// ------------------------------------------------------------------------- 
// High Level Design Compiler for Intel(R) FPGAs Version 21.1 (Release Build #173.3)
// 
// Legal Notice: Copyright 2021 Intel Corporation.  All rights reserved.
// Your use of  Intel Corporation's design tools,  logic functions and other
// software and  tools, and its AMPP partner logic functions, and any output
// files any  of the foregoing (including  device programming  or simulation
// files), and  any associated  documentation  or information  are expressly
// subject  to the terms and  conditions of the  Intel FPGA Software License
// Agreement, Intel MegaCore Function License Agreement, or other applicable
// license agreement,  including,  without limitation,  that your use is for
// the  sole  purpose of  programming  logic devices  manufactured by  Intel
// and  sold by Intel  or its authorized  distributors. Please refer  to the
// applicable agreement for further details.
// ---------------------------------------------------------------------------

// SystemVerilog created from mmul_i_sfc_logic_s_c0_in_for_body_s_c0_enter13281_mmul0
// SystemVerilog created on Sat May  6 18:14:24 2023


(* altera_attribute = "-name AUTO_SHIFT_REGISTER_RECOGNITION OFF; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 10037; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410; -name MESSAGE_DISABLE 113007; -name MESSAGE_DISABLE 10958" *)
module mmul_i_sfc_logic_s_c0_in_for_body_s_c0_enter13281_mmul0 (
    input wire [1023:0] in_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_readdata,
    input wire [0:0] in_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_writeack,
    input wire [0:0] in_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_waitrequest,
    input wire [0:0] in_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_readdatavalid,
    output wire [31:0] out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_address,
    output wire [0:0] out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_enable,
    output wire [0:0] out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_read,
    output wire [0:0] out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_write,
    output wire [1023:0] out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_writedata,
    output wire [127:0] out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_byteenable,
    output wire [0:0] out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_burstcount,
    input wire [0:0] in_flush,
    input wire [0:0] in_wgl_0_exit_exit_valid_out,
    input wire [0:0] in_wgl_0_exit_exit_stall_out,
    output wire [0:0] out_wgl_0_exit_exit_valid_in,
    output wire [0:0] out_wgl_0_exit_exit_stall_in,
    input wire [31:0] in_lm802_mmul_avm_readdata,
    input wire [0:0] in_lm802_mmul_avm_writeack,
    input wire [0:0] in_lm802_mmul_avm_waitrequest,
    input wire [0:0] in_lm802_mmul_avm_readdatavalid,
    output wire [31:0] out_lm802_mmul_avm_address,
    output wire [0:0] out_lm802_mmul_avm_enable,
    output wire [0:0] out_lm802_mmul_avm_read,
    output wire [0:0] out_lm802_mmul_avm_write,
    output wire [31:0] out_lm802_mmul_avm_writedata,
    output wire [3:0] out_lm802_mmul_avm_byteenable,
    output wire [0:0] out_lm802_mmul_avm_burstcount,
    input wire [31:0] in_lm843_mmul_avm_readdata,
    input wire [0:0] in_lm843_mmul_avm_writeack,
    input wire [0:0] in_lm843_mmul_avm_waitrequest,
    input wire [0:0] in_lm843_mmul_avm_readdatavalid,
    output wire [31:0] out_lm843_mmul_avm_address,
    output wire [0:0] out_lm843_mmul_avm_enable,
    output wire [0:0] out_lm843_mmul_avm_read,
    output wire [0:0] out_lm843_mmul_avm_write,
    output wire [31:0] out_lm843_mmul_avm_writedata,
    output wire [3:0] out_lm843_mmul_avm_byteenable,
    output wire [0:0] out_lm843_mmul_avm_burstcount,
    input wire [31:0] in_lm884_mmul_avm_readdata,
    input wire [0:0] in_lm884_mmul_avm_writeack,
    input wire [0:0] in_lm884_mmul_avm_waitrequest,
    input wire [0:0] in_lm884_mmul_avm_readdatavalid,
    output wire [31:0] out_lm884_mmul_avm_address,
    output wire [0:0] out_lm884_mmul_avm_enable,
    output wire [0:0] out_lm884_mmul_avm_read,
    output wire [0:0] out_lm884_mmul_avm_write,
    output wire [31:0] out_lm884_mmul_avm_writedata,
    output wire [3:0] out_lm884_mmul_avm_byteenable,
    output wire [0:0] out_lm884_mmul_avm_burstcount,
    input wire [31:0] in_lm925_mmul_avm_readdata,
    input wire [0:0] in_lm925_mmul_avm_writeack,
    input wire [0:0] in_lm925_mmul_avm_waitrequest,
    input wire [0:0] in_lm925_mmul_avm_readdatavalid,
    output wire [31:0] out_lm925_mmul_avm_address,
    output wire [0:0] out_lm925_mmul_avm_enable,
    output wire [0:0] out_lm925_mmul_avm_read,
    output wire [0:0] out_lm925_mmul_avm_write,
    output wire [31:0] out_lm925_mmul_avm_writedata,
    output wire [3:0] out_lm925_mmul_avm_byteenable,
    output wire [0:0] out_lm925_mmul_avm_burstcount,
    input wire [31:0] in_lm966_mmul_avm_readdata,
    input wire [0:0] in_lm966_mmul_avm_writeack,
    input wire [0:0] in_lm966_mmul_avm_waitrequest,
    input wire [0:0] in_lm966_mmul_avm_readdatavalid,
    output wire [31:0] out_lm966_mmul_avm_address,
    output wire [0:0] out_lm966_mmul_avm_enable,
    output wire [0:0] out_lm966_mmul_avm_read,
    output wire [0:0] out_lm966_mmul_avm_write,
    output wire [31:0] out_lm966_mmul_avm_writedata,
    output wire [3:0] out_lm966_mmul_avm_byteenable,
    output wire [0:0] out_lm966_mmul_avm_burstcount,
    input wire [31:0] in_lm1007_mmul_avm_readdata,
    input wire [0:0] in_lm1007_mmul_avm_writeack,
    input wire [0:0] in_lm1007_mmul_avm_waitrequest,
    input wire [0:0] in_lm1007_mmul_avm_readdatavalid,
    output wire [31:0] out_lm1007_mmul_avm_address,
    output wire [0:0] out_lm1007_mmul_avm_enable,
    output wire [0:0] out_lm1007_mmul_avm_read,
    output wire [0:0] out_lm1007_mmul_avm_write,
    output wire [31:0] out_lm1007_mmul_avm_writedata,
    output wire [3:0] out_lm1007_mmul_avm_byteenable,
    output wire [0:0] out_lm1007_mmul_avm_burstcount,
    input wire [31:0] in_lm1048_mmul_avm_readdata,
    input wire [0:0] in_lm1048_mmul_avm_writeack,
    input wire [0:0] in_lm1048_mmul_avm_waitrequest,
    input wire [0:0] in_lm1048_mmul_avm_readdatavalid,
    output wire [31:0] out_lm1048_mmul_avm_address,
    output wire [0:0] out_lm1048_mmul_avm_enable,
    output wire [0:0] out_lm1048_mmul_avm_read,
    output wire [0:0] out_lm1048_mmul_avm_write,
    output wire [31:0] out_lm1048_mmul_avm_writedata,
    output wire [3:0] out_lm1048_mmul_avm_byteenable,
    output wire [0:0] out_lm1048_mmul_avm_burstcount,
    input wire [31:0] in_lm1089_mmul_avm_readdata,
    input wire [0:0] in_lm1089_mmul_avm_writeack,
    input wire [0:0] in_lm1089_mmul_avm_waitrequest,
    input wire [0:0] in_lm1089_mmul_avm_readdatavalid,
    output wire [31:0] out_lm1089_mmul_avm_address,
    output wire [0:0] out_lm1089_mmul_avm_enable,
    output wire [0:0] out_lm1089_mmul_avm_read,
    output wire [0:0] out_lm1089_mmul_avm_write,
    output wire [31:0] out_lm1089_mmul_avm_writedata,
    output wire [3:0] out_lm1089_mmul_avm_byteenable,
    output wire [0:0] out_lm1089_mmul_avm_burstcount,
    input wire [31:0] in_lm11210_mmul_avm_readdata,
    input wire [0:0] in_lm11210_mmul_avm_writeack,
    input wire [0:0] in_lm11210_mmul_avm_waitrequest,
    input wire [0:0] in_lm11210_mmul_avm_readdatavalid,
    output wire [31:0] out_lm11210_mmul_avm_address,
    output wire [0:0] out_lm11210_mmul_avm_enable,
    output wire [0:0] out_lm11210_mmul_avm_read,
    output wire [0:0] out_lm11210_mmul_avm_write,
    output wire [31:0] out_lm11210_mmul_avm_writedata,
    output wire [3:0] out_lm11210_mmul_avm_byteenable,
    output wire [0:0] out_lm11210_mmul_avm_burstcount,
    input wire [31:0] in_lm11611_mmul_avm_readdata,
    input wire [0:0] in_lm11611_mmul_avm_writeack,
    input wire [0:0] in_lm11611_mmul_avm_waitrequest,
    input wire [0:0] in_lm11611_mmul_avm_readdatavalid,
    output wire [31:0] out_lm11611_mmul_avm_address,
    output wire [0:0] out_lm11611_mmul_avm_enable,
    output wire [0:0] out_lm11611_mmul_avm_read,
    output wire [0:0] out_lm11611_mmul_avm_write,
    output wire [31:0] out_lm11611_mmul_avm_writedata,
    output wire [3:0] out_lm11611_mmul_avm_byteenable,
    output wire [0:0] out_lm11611_mmul_avm_burstcount,
    input wire [31:0] in_lm12012_mmul_avm_readdata,
    input wire [0:0] in_lm12012_mmul_avm_writeack,
    input wire [0:0] in_lm12012_mmul_avm_waitrequest,
    input wire [0:0] in_lm12012_mmul_avm_readdatavalid,
    output wire [31:0] out_lm12012_mmul_avm_address,
    output wire [0:0] out_lm12012_mmul_avm_enable,
    output wire [0:0] out_lm12012_mmul_avm_read,
    output wire [0:0] out_lm12012_mmul_avm_write,
    output wire [31:0] out_lm12012_mmul_avm_writedata,
    output wire [3:0] out_lm12012_mmul_avm_byteenable,
    output wire [0:0] out_lm12012_mmul_avm_burstcount,
    input wire [31:0] in_lm12413_mmul_avm_readdata,
    input wire [0:0] in_lm12413_mmul_avm_writeack,
    input wire [0:0] in_lm12413_mmul_avm_waitrequest,
    input wire [0:0] in_lm12413_mmul_avm_readdatavalid,
    output wire [31:0] out_lm12413_mmul_avm_address,
    output wire [0:0] out_lm12413_mmul_avm_enable,
    output wire [0:0] out_lm12413_mmul_avm_read,
    output wire [0:0] out_lm12413_mmul_avm_write,
    output wire [31:0] out_lm12413_mmul_avm_writedata,
    output wire [3:0] out_lm12413_mmul_avm_byteenable,
    output wire [0:0] out_lm12413_mmul_avm_burstcount,
    input wire [31:0] in_lm12814_mmul_avm_readdata,
    input wire [0:0] in_lm12814_mmul_avm_writeack,
    input wire [0:0] in_lm12814_mmul_avm_waitrequest,
    input wire [0:0] in_lm12814_mmul_avm_readdatavalid,
    output wire [31:0] out_lm12814_mmul_avm_address,
    output wire [0:0] out_lm12814_mmul_avm_enable,
    output wire [0:0] out_lm12814_mmul_avm_read,
    output wire [0:0] out_lm12814_mmul_avm_write,
    output wire [31:0] out_lm12814_mmul_avm_writedata,
    output wire [3:0] out_lm12814_mmul_avm_byteenable,
    output wire [0:0] out_lm12814_mmul_avm_burstcount,
    input wire [31:0] in_lm13215_mmul_avm_readdata,
    input wire [0:0] in_lm13215_mmul_avm_writeack,
    input wire [0:0] in_lm13215_mmul_avm_waitrequest,
    input wire [0:0] in_lm13215_mmul_avm_readdatavalid,
    output wire [31:0] out_lm13215_mmul_avm_address,
    output wire [0:0] out_lm13215_mmul_avm_enable,
    output wire [0:0] out_lm13215_mmul_avm_read,
    output wire [0:0] out_lm13215_mmul_avm_write,
    output wire [31:0] out_lm13215_mmul_avm_writedata,
    output wire [3:0] out_lm13215_mmul_avm_byteenable,
    output wire [0:0] out_lm13215_mmul_avm_burstcount,
    input wire [31:0] in_lm13616_mmul_avm_readdata,
    input wire [0:0] in_lm13616_mmul_avm_writeack,
    input wire [0:0] in_lm13616_mmul_avm_waitrequest,
    input wire [0:0] in_lm13616_mmul_avm_readdatavalid,
    output wire [31:0] out_lm13616_mmul_avm_address,
    output wire [0:0] out_lm13616_mmul_avm_enable,
    output wire [0:0] out_lm13616_mmul_avm_read,
    output wire [0:0] out_lm13616_mmul_avm_write,
    output wire [31:0] out_lm13616_mmul_avm_writedata,
    output wire [3:0] out_lm13616_mmul_avm_byteenable,
    output wire [0:0] out_lm13616_mmul_avm_burstcount,
    input wire [31:0] in_lm14017_mmul_avm_readdata,
    input wire [0:0] in_lm14017_mmul_avm_writeack,
    input wire [0:0] in_lm14017_mmul_avm_waitrequest,
    input wire [0:0] in_lm14017_mmul_avm_readdatavalid,
    output wire [31:0] out_lm14017_mmul_avm_address,
    output wire [0:0] out_lm14017_mmul_avm_enable,
    output wire [0:0] out_lm14017_mmul_avm_read,
    output wire [0:0] out_lm14017_mmul_avm_write,
    output wire [31:0] out_lm14017_mmul_avm_writedata,
    output wire [3:0] out_lm14017_mmul_avm_byteenable,
    output wire [0:0] out_lm14017_mmul_avm_burstcount,
    input wire [31:0] in_lm14418_mmul_avm_readdata,
    input wire [0:0] in_lm14418_mmul_avm_writeack,
    input wire [0:0] in_lm14418_mmul_avm_waitrequest,
    input wire [0:0] in_lm14418_mmul_avm_readdatavalid,
    output wire [31:0] out_lm14418_mmul_avm_address,
    output wire [0:0] out_lm14418_mmul_avm_enable,
    output wire [0:0] out_lm14418_mmul_avm_read,
    output wire [0:0] out_lm14418_mmul_avm_write,
    output wire [31:0] out_lm14418_mmul_avm_writedata,
    output wire [3:0] out_lm14418_mmul_avm_byteenable,
    output wire [0:0] out_lm14418_mmul_avm_burstcount,
    input wire [31:0] in_lm14819_mmul_avm_readdata,
    input wire [0:0] in_lm14819_mmul_avm_writeack,
    input wire [0:0] in_lm14819_mmul_avm_waitrequest,
    input wire [0:0] in_lm14819_mmul_avm_readdatavalid,
    output wire [31:0] out_lm14819_mmul_avm_address,
    output wire [0:0] out_lm14819_mmul_avm_enable,
    output wire [0:0] out_lm14819_mmul_avm_read,
    output wire [0:0] out_lm14819_mmul_avm_write,
    output wire [31:0] out_lm14819_mmul_avm_writedata,
    output wire [3:0] out_lm14819_mmul_avm_byteenable,
    output wire [0:0] out_lm14819_mmul_avm_burstcount,
    input wire [31:0] in_lm15220_mmul_avm_readdata,
    input wire [0:0] in_lm15220_mmul_avm_writeack,
    input wire [0:0] in_lm15220_mmul_avm_waitrequest,
    input wire [0:0] in_lm15220_mmul_avm_readdatavalid,
    output wire [31:0] out_lm15220_mmul_avm_address,
    output wire [0:0] out_lm15220_mmul_avm_enable,
    output wire [0:0] out_lm15220_mmul_avm_read,
    output wire [0:0] out_lm15220_mmul_avm_write,
    output wire [31:0] out_lm15220_mmul_avm_writedata,
    output wire [3:0] out_lm15220_mmul_avm_byteenable,
    output wire [0:0] out_lm15220_mmul_avm_burstcount,
    input wire [31:0] in_lm15621_mmul_avm_readdata,
    input wire [0:0] in_lm15621_mmul_avm_writeack,
    input wire [0:0] in_lm15621_mmul_avm_waitrequest,
    input wire [0:0] in_lm15621_mmul_avm_readdatavalid,
    output wire [31:0] out_lm15621_mmul_avm_address,
    output wire [0:0] out_lm15621_mmul_avm_enable,
    output wire [0:0] out_lm15621_mmul_avm_read,
    output wire [0:0] out_lm15621_mmul_avm_write,
    output wire [31:0] out_lm15621_mmul_avm_writedata,
    output wire [3:0] out_lm15621_mmul_avm_byteenable,
    output wire [0:0] out_lm15621_mmul_avm_burstcount,
    input wire [31:0] in_lm16022_mmul_avm_readdata,
    input wire [0:0] in_lm16022_mmul_avm_writeack,
    input wire [0:0] in_lm16022_mmul_avm_waitrequest,
    input wire [0:0] in_lm16022_mmul_avm_readdatavalid,
    output wire [31:0] out_lm16022_mmul_avm_address,
    output wire [0:0] out_lm16022_mmul_avm_enable,
    output wire [0:0] out_lm16022_mmul_avm_read,
    output wire [0:0] out_lm16022_mmul_avm_write,
    output wire [31:0] out_lm16022_mmul_avm_writedata,
    output wire [3:0] out_lm16022_mmul_avm_byteenable,
    output wire [0:0] out_lm16022_mmul_avm_burstcount,
    input wire [31:0] in_lm16423_mmul_avm_readdata,
    input wire [0:0] in_lm16423_mmul_avm_writeack,
    input wire [0:0] in_lm16423_mmul_avm_waitrequest,
    input wire [0:0] in_lm16423_mmul_avm_readdatavalid,
    output wire [31:0] out_lm16423_mmul_avm_address,
    output wire [0:0] out_lm16423_mmul_avm_enable,
    output wire [0:0] out_lm16423_mmul_avm_read,
    output wire [0:0] out_lm16423_mmul_avm_write,
    output wire [31:0] out_lm16423_mmul_avm_writedata,
    output wire [3:0] out_lm16423_mmul_avm_byteenable,
    output wire [0:0] out_lm16423_mmul_avm_burstcount,
    input wire [31:0] in_lm16824_mmul_avm_readdata,
    input wire [0:0] in_lm16824_mmul_avm_writeack,
    input wire [0:0] in_lm16824_mmul_avm_waitrequest,
    input wire [0:0] in_lm16824_mmul_avm_readdatavalid,
    output wire [31:0] out_lm16824_mmul_avm_address,
    output wire [0:0] out_lm16824_mmul_avm_enable,
    output wire [0:0] out_lm16824_mmul_avm_read,
    output wire [0:0] out_lm16824_mmul_avm_write,
    output wire [31:0] out_lm16824_mmul_avm_writedata,
    output wire [3:0] out_lm16824_mmul_avm_byteenable,
    output wire [0:0] out_lm16824_mmul_avm_burstcount,
    input wire [31:0] in_lm17225_mmul_avm_readdata,
    input wire [0:0] in_lm17225_mmul_avm_writeack,
    input wire [0:0] in_lm17225_mmul_avm_waitrequest,
    input wire [0:0] in_lm17225_mmul_avm_readdatavalid,
    output wire [31:0] out_lm17225_mmul_avm_address,
    output wire [0:0] out_lm17225_mmul_avm_enable,
    output wire [0:0] out_lm17225_mmul_avm_read,
    output wire [0:0] out_lm17225_mmul_avm_write,
    output wire [31:0] out_lm17225_mmul_avm_writedata,
    output wire [3:0] out_lm17225_mmul_avm_byteenable,
    output wire [0:0] out_lm17225_mmul_avm_burstcount,
    input wire [31:0] in_lm17626_mmul_avm_readdata,
    input wire [0:0] in_lm17626_mmul_avm_writeack,
    input wire [0:0] in_lm17626_mmul_avm_waitrequest,
    input wire [0:0] in_lm17626_mmul_avm_readdatavalid,
    output wire [31:0] out_lm17626_mmul_avm_address,
    output wire [0:0] out_lm17626_mmul_avm_enable,
    output wire [0:0] out_lm17626_mmul_avm_read,
    output wire [0:0] out_lm17626_mmul_avm_write,
    output wire [31:0] out_lm17626_mmul_avm_writedata,
    output wire [3:0] out_lm17626_mmul_avm_byteenable,
    output wire [0:0] out_lm17626_mmul_avm_burstcount,
    input wire [31:0] in_lm18027_mmul_avm_readdata,
    input wire [0:0] in_lm18027_mmul_avm_writeack,
    input wire [0:0] in_lm18027_mmul_avm_waitrequest,
    input wire [0:0] in_lm18027_mmul_avm_readdatavalid,
    output wire [31:0] out_lm18027_mmul_avm_address,
    output wire [0:0] out_lm18027_mmul_avm_enable,
    output wire [0:0] out_lm18027_mmul_avm_read,
    output wire [0:0] out_lm18027_mmul_avm_write,
    output wire [31:0] out_lm18027_mmul_avm_writedata,
    output wire [3:0] out_lm18027_mmul_avm_byteenable,
    output wire [0:0] out_lm18027_mmul_avm_burstcount,
    input wire [31:0] in_lm18428_mmul_avm_readdata,
    input wire [0:0] in_lm18428_mmul_avm_writeack,
    input wire [0:0] in_lm18428_mmul_avm_waitrequest,
    input wire [0:0] in_lm18428_mmul_avm_readdatavalid,
    output wire [31:0] out_lm18428_mmul_avm_address,
    output wire [0:0] out_lm18428_mmul_avm_enable,
    output wire [0:0] out_lm18428_mmul_avm_read,
    output wire [0:0] out_lm18428_mmul_avm_write,
    output wire [31:0] out_lm18428_mmul_avm_writedata,
    output wire [3:0] out_lm18428_mmul_avm_byteenable,
    output wire [0:0] out_lm18428_mmul_avm_burstcount,
    input wire [31:0] in_lm18829_mmul_avm_readdata,
    input wire [0:0] in_lm18829_mmul_avm_writeack,
    input wire [0:0] in_lm18829_mmul_avm_waitrequest,
    input wire [0:0] in_lm18829_mmul_avm_readdatavalid,
    output wire [31:0] out_lm18829_mmul_avm_address,
    output wire [0:0] out_lm18829_mmul_avm_enable,
    output wire [0:0] out_lm18829_mmul_avm_read,
    output wire [0:0] out_lm18829_mmul_avm_write,
    output wire [31:0] out_lm18829_mmul_avm_writedata,
    output wire [3:0] out_lm18829_mmul_avm_byteenable,
    output wire [0:0] out_lm18829_mmul_avm_burstcount,
    input wire [31:0] in_lm19230_mmul_avm_readdata,
    input wire [0:0] in_lm19230_mmul_avm_writeack,
    input wire [0:0] in_lm19230_mmul_avm_waitrequest,
    input wire [0:0] in_lm19230_mmul_avm_readdatavalid,
    output wire [31:0] out_lm19230_mmul_avm_address,
    output wire [0:0] out_lm19230_mmul_avm_enable,
    output wire [0:0] out_lm19230_mmul_avm_read,
    output wire [0:0] out_lm19230_mmul_avm_write,
    output wire [31:0] out_lm19230_mmul_avm_writedata,
    output wire [3:0] out_lm19230_mmul_avm_byteenable,
    output wire [0:0] out_lm19230_mmul_avm_burstcount,
    input wire [31:0] in_lm19631_mmul_avm_readdata,
    input wire [0:0] in_lm19631_mmul_avm_writeack,
    input wire [0:0] in_lm19631_mmul_avm_waitrequest,
    input wire [0:0] in_lm19631_mmul_avm_readdatavalid,
    output wire [31:0] out_lm19631_mmul_avm_address,
    output wire [0:0] out_lm19631_mmul_avm_enable,
    output wire [0:0] out_lm19631_mmul_avm_read,
    output wire [0:0] out_lm19631_mmul_avm_write,
    output wire [31:0] out_lm19631_mmul_avm_writedata,
    output wire [3:0] out_lm19631_mmul_avm_byteenable,
    output wire [0:0] out_lm19631_mmul_avm_burstcount,
    input wire [31:0] in_lm20032_mmul_avm_readdata,
    input wire [0:0] in_lm20032_mmul_avm_writeack,
    input wire [0:0] in_lm20032_mmul_avm_waitrequest,
    input wire [0:0] in_lm20032_mmul_avm_readdatavalid,
    output wire [31:0] out_lm20032_mmul_avm_address,
    output wire [0:0] out_lm20032_mmul_avm_enable,
    output wire [0:0] out_lm20032_mmul_avm_read,
    output wire [0:0] out_lm20032_mmul_avm_write,
    output wire [31:0] out_lm20032_mmul_avm_writedata,
    output wire [3:0] out_lm20032_mmul_avm_byteenable,
    output wire [0:0] out_lm20032_mmul_avm_burstcount,
    input wire [31:0] in_lm20433_mmul_avm_readdata,
    input wire [0:0] in_lm20433_mmul_avm_writeack,
    input wire [0:0] in_lm20433_mmul_avm_waitrequest,
    input wire [0:0] in_lm20433_mmul_avm_readdatavalid,
    output wire [31:0] out_lm20433_mmul_avm_address,
    output wire [0:0] out_lm20433_mmul_avm_enable,
    output wire [0:0] out_lm20433_mmul_avm_read,
    output wire [0:0] out_lm20433_mmul_avm_write,
    output wire [31:0] out_lm20433_mmul_avm_writedata,
    output wire [3:0] out_lm20433_mmul_avm_byteenable,
    output wire [0:0] out_lm20433_mmul_avm_burstcount,
    input wire [0:0] in_wgl_1_exit_exit_valid_out,
    input wire [0:0] in_wgl_1_exit_exit_stall_out,
    output wire [0:0] out_wgl_1_exit_exit_valid_in,
    output wire [0:0] out_wgl_1_exit_exit_stall_in,
    output wire [0:0] out_c0_exi2138_0_tpl,
    output wire [0:0] out_c0_exi2138_1_tpl,
    output wire [31:0] out_c0_exi2138_2_tpl,
    output wire [0:0] out_o_valid,
    output wire [0:0] out_unnamed_mmul0,
    input wire [0:0] in_c0_eni9_0_tpl,
    input wire [63:0] in_c0_eni9_1_tpl,
    input wire [0:0] in_c0_eni9_2_tpl,
    input wire [0:0] in_c0_eni9_3_tpl,
    input wire [63:0] in_c0_eni9_4_tpl,
    input wire [31:0] in_c0_eni9_5_tpl,
    input wire [31:0] in_c0_eni9_6_tpl,
    input wire [63:0] in_c0_eni9_7_tpl,
    input wire [31:0] in_c0_eni9_8_tpl,
    input wire [31:0] in_c0_eni9_9_tpl,
    input wire [0:0] in_i_valid,
    input wire clock,
    input wire resetn
    );

    wire [0:0] GND_q;
    wire [0:0] VCC_q;
    wire [63:0] c_Bwrk_q;
    wire [31:0] c_float_0_000000e_00444_q;
    wire [31:0] c_i32_128488_q;
    wire [31:0] c_i32_160489_q;
    wire [31:0] c_i32_192490_q;
    wire [31:0] c_i32_224491_q;
    wire [31:0] c_i32_256492_q;
    wire [31:0] c_i32_288493_q;
    wire [31:0] c_i32_320494_q;
    wire [31:0] c_i32_32485_q;
    wire [31:0] c_i32_352495_q;
    wire [31:0] c_i32_384496_q;
    wire [31:0] c_i32_416497_q;
    wire [31:0] c_i32_448498_q;
    wire [31:0] c_i32_480499_q;
    wire [31:0] c_i32_512500_q;
    wire [31:0] c_i32_544501_q;
    wire [31:0] c_i32_576502_q;
    wire [31:0] c_i32_608503_q;
    wire [31:0] c_i32_640504_q;
    wire [31:0] c_i32_64486_q;
    wire [31:0] c_i32_672505_q;
    wire [31:0] c_i32_704506_q;
    wire [31:0] c_i32_736507_q;
    wire [31:0] c_i32_768508_q;
    wire [31:0] c_i32_800509_q;
    wire [31:0] c_i32_832510_q;
    wire [31:0] c_i32_864511_q;
    wire [31:0] c_i32_896512_q;
    wire [31:0] c_i32_928513_q;
    wire [31:0] c_i32_960514_q;
    wire [31:0] c_i32_96487_q;
    wire [31:0] c_i32_992515_q;
    wire [32:0] i_add39_10_mmul96_a;
    wire [32:0] i_add39_10_mmul96_b;
    logic [32:0] i_add39_10_mmul96_o;
    wire [32:0] i_add39_10_mmul96_q;
    wire [32:0] i_add39_11_mmul104_a;
    wire [32:0] i_add39_11_mmul104_b;
    logic [32:0] i_add39_11_mmul104_o;
    wire [32:0] i_add39_11_mmul104_q;
    wire [32:0] i_add39_12_mmul112_a;
    wire [32:0] i_add39_12_mmul112_b;
    logic [32:0] i_add39_12_mmul112_o;
    wire [32:0] i_add39_12_mmul112_q;
    wire [32:0] i_add39_13_mmul120_a;
    wire [32:0] i_add39_13_mmul120_b;
    logic [32:0] i_add39_13_mmul120_o;
    wire [32:0] i_add39_13_mmul120_q;
    wire [32:0] i_add39_14_mmul128_a;
    wire [32:0] i_add39_14_mmul128_b;
    logic [32:0] i_add39_14_mmul128_o;
    wire [32:0] i_add39_14_mmul128_q;
    wire [32:0] i_add39_15_mmul136_a;
    wire [32:0] i_add39_15_mmul136_b;
    logic [32:0] i_add39_15_mmul136_o;
    wire [32:0] i_add39_15_mmul136_q;
    wire [32:0] i_add39_16_mmul144_a;
    wire [32:0] i_add39_16_mmul144_b;
    logic [32:0] i_add39_16_mmul144_o;
    wire [32:0] i_add39_16_mmul144_q;
    wire [32:0] i_add39_17_mmul152_a;
    wire [32:0] i_add39_17_mmul152_b;
    logic [32:0] i_add39_17_mmul152_o;
    wire [32:0] i_add39_17_mmul152_q;
    wire [32:0] i_add39_18_mmul160_a;
    wire [32:0] i_add39_18_mmul160_b;
    logic [32:0] i_add39_18_mmul160_o;
    wire [32:0] i_add39_18_mmul160_q;
    wire [32:0] i_add39_19_mmul168_a;
    wire [32:0] i_add39_19_mmul168_b;
    logic [32:0] i_add39_19_mmul168_o;
    wire [32:0] i_add39_19_mmul168_q;
    wire [32:0] i_add39_1_mmul24_a;
    wire [32:0] i_add39_1_mmul24_b;
    logic [32:0] i_add39_1_mmul24_o;
    wire [32:0] i_add39_1_mmul24_q;
    wire [32:0] i_add39_20_mmul176_a;
    wire [32:0] i_add39_20_mmul176_b;
    logic [32:0] i_add39_20_mmul176_o;
    wire [32:0] i_add39_20_mmul176_q;
    wire [32:0] i_add39_21_mmul184_a;
    wire [32:0] i_add39_21_mmul184_b;
    logic [32:0] i_add39_21_mmul184_o;
    wire [32:0] i_add39_21_mmul184_q;
    wire [32:0] i_add39_22_mmul192_a;
    wire [32:0] i_add39_22_mmul192_b;
    logic [32:0] i_add39_22_mmul192_o;
    wire [32:0] i_add39_22_mmul192_q;
    wire [32:0] i_add39_23_mmul200_a;
    wire [32:0] i_add39_23_mmul200_b;
    logic [32:0] i_add39_23_mmul200_o;
    wire [32:0] i_add39_23_mmul200_q;
    wire [32:0] i_add39_24_mmul208_a;
    wire [32:0] i_add39_24_mmul208_b;
    logic [32:0] i_add39_24_mmul208_o;
    wire [32:0] i_add39_24_mmul208_q;
    wire [32:0] i_add39_25_mmul216_a;
    wire [32:0] i_add39_25_mmul216_b;
    logic [32:0] i_add39_25_mmul216_o;
    wire [32:0] i_add39_25_mmul216_q;
    wire [32:0] i_add39_26_mmul224_a;
    wire [32:0] i_add39_26_mmul224_b;
    logic [32:0] i_add39_26_mmul224_o;
    wire [32:0] i_add39_26_mmul224_q;
    wire [32:0] i_add39_27_mmul232_a;
    wire [32:0] i_add39_27_mmul232_b;
    logic [32:0] i_add39_27_mmul232_o;
    wire [32:0] i_add39_27_mmul232_q;
    wire [32:0] i_add39_28_mmul240_a;
    wire [32:0] i_add39_28_mmul240_b;
    logic [32:0] i_add39_28_mmul240_o;
    wire [32:0] i_add39_28_mmul240_q;
    wire [32:0] i_add39_29_mmul248_a;
    wire [32:0] i_add39_29_mmul248_b;
    logic [32:0] i_add39_29_mmul248_o;
    wire [32:0] i_add39_29_mmul248_q;
    wire [32:0] i_add39_2_mmul32_a;
    wire [32:0] i_add39_2_mmul32_b;
    logic [32:0] i_add39_2_mmul32_o;
    wire [32:0] i_add39_2_mmul32_q;
    wire [32:0] i_add39_30_mmul256_a;
    wire [32:0] i_add39_30_mmul256_b;
    logic [32:0] i_add39_30_mmul256_o;
    wire [32:0] i_add39_30_mmul256_q;
    wire [32:0] i_add39_31_mmul264_a;
    wire [32:0] i_add39_31_mmul264_b;
    logic [32:0] i_add39_31_mmul264_o;
    wire [32:0] i_add39_31_mmul264_q;
    wire [32:0] i_add39_3_mmul40_a;
    wire [32:0] i_add39_3_mmul40_b;
    logic [32:0] i_add39_3_mmul40_o;
    wire [32:0] i_add39_3_mmul40_q;
    wire [32:0] i_add39_4_mmul48_a;
    wire [32:0] i_add39_4_mmul48_b;
    logic [32:0] i_add39_4_mmul48_o;
    wire [32:0] i_add39_4_mmul48_q;
    wire [32:0] i_add39_5_mmul56_a;
    wire [32:0] i_add39_5_mmul56_b;
    logic [32:0] i_add39_5_mmul56_o;
    wire [32:0] i_add39_5_mmul56_q;
    wire [32:0] i_add39_6_mmul64_a;
    wire [32:0] i_add39_6_mmul64_b;
    logic [32:0] i_add39_6_mmul64_o;
    wire [32:0] i_add39_6_mmul64_q;
    wire [32:0] i_add39_7_mmul72_a;
    wire [32:0] i_add39_7_mmul72_b;
    logic [32:0] i_add39_7_mmul72_o;
    wire [32:0] i_add39_7_mmul72_q;
    wire [32:0] i_add39_8_mmul80_a;
    wire [32:0] i_add39_8_mmul80_b;
    logic [32:0] i_add39_8_mmul80_o;
    wire [32:0] i_add39_8_mmul80_q;
    wire [32:0] i_add39_9_mmul88_a;
    wire [32:0] i_add39_9_mmul88_b;
    logic [32:0] i_add39_9_mmul88_o;
    wire [32:0] i_add39_9_mmul88_q;
    wire [1:0] i_arrayidx414_mmul18_vt_const_1_q;
    wire [63:0] i_arrayidx414_mmul18_vt_join_q;
    wire [61:0] i_arrayidx414_mmul18_vt_select_63_b;
    wire [63:0] i_arrayidx41_1029_mmul98_vt_join_q;
    wire [61:0] i_arrayidx41_1029_mmul98_vt_select_63_b;
    wire [63:0] i_arrayidx41_111_mmul26_vt_join_q;
    wire [61:0] i_arrayidx41_111_mmul26_vt_select_63_b;
    wire [63:0] i_arrayidx41_1131_mmul106_vt_join_q;
    wire [61:0] i_arrayidx41_1131_mmul106_vt_select_63_b;
    wire [63:0] i_arrayidx41_1233_mmul114_vt_join_q;
    wire [61:0] i_arrayidx41_1233_mmul114_vt_select_63_b;
    wire [63:0] i_arrayidx41_1335_mmul122_vt_join_q;
    wire [61:0] i_arrayidx41_1335_mmul122_vt_select_63_b;
    wire [63:0] i_arrayidx41_1437_mmul130_vt_join_q;
    wire [61:0] i_arrayidx41_1437_mmul130_vt_select_63_b;
    wire [63:0] i_arrayidx41_1539_mmul138_vt_join_q;
    wire [61:0] i_arrayidx41_1539_mmul138_vt_select_63_b;
    wire [63:0] i_arrayidx41_1641_mmul146_vt_join_q;
    wire [61:0] i_arrayidx41_1641_mmul146_vt_select_63_b;
    wire [63:0] i_arrayidx41_1743_mmul154_vt_join_q;
    wire [61:0] i_arrayidx41_1743_mmul154_vt_select_63_b;
    wire [63:0] i_arrayidx41_1845_mmul162_vt_join_q;
    wire [61:0] i_arrayidx41_1845_mmul162_vt_select_63_b;
    wire [63:0] i_arrayidx41_1947_mmul170_vt_join_q;
    wire [61:0] i_arrayidx41_1947_mmul170_vt_select_63_b;
    wire [63:0] i_arrayidx41_2049_mmul178_vt_join_q;
    wire [61:0] i_arrayidx41_2049_mmul178_vt_select_63_b;
    wire [63:0] i_arrayidx41_213_mmul34_vt_join_q;
    wire [61:0] i_arrayidx41_213_mmul34_vt_select_63_b;
    wire [63:0] i_arrayidx41_2151_mmul186_vt_join_q;
    wire [61:0] i_arrayidx41_2151_mmul186_vt_select_63_b;
    wire [63:0] i_arrayidx41_2253_mmul194_vt_join_q;
    wire [61:0] i_arrayidx41_2253_mmul194_vt_select_63_b;
    wire [63:0] i_arrayidx41_2355_mmul202_vt_join_q;
    wire [61:0] i_arrayidx41_2355_mmul202_vt_select_63_b;
    wire [63:0] i_arrayidx41_2457_mmul210_vt_join_q;
    wire [61:0] i_arrayidx41_2457_mmul210_vt_select_63_b;
    wire [63:0] i_arrayidx41_2559_mmul218_vt_join_q;
    wire [61:0] i_arrayidx41_2559_mmul218_vt_select_63_b;
    wire [63:0] i_arrayidx41_2661_mmul226_vt_join_q;
    wire [61:0] i_arrayidx41_2661_mmul226_vt_select_63_b;
    wire [63:0] i_arrayidx41_2763_mmul234_vt_join_q;
    wire [61:0] i_arrayidx41_2763_mmul234_vt_select_63_b;
    wire [63:0] i_arrayidx41_2865_mmul242_vt_join_q;
    wire [61:0] i_arrayidx41_2865_mmul242_vt_select_63_b;
    wire [63:0] i_arrayidx41_2967_mmul250_vt_join_q;
    wire [61:0] i_arrayidx41_2967_mmul250_vt_select_63_b;
    wire [63:0] i_arrayidx41_3069_mmul258_vt_join_q;
    wire [61:0] i_arrayidx41_3069_mmul258_vt_select_63_b;
    wire [63:0] i_arrayidx41_315_mmul42_vt_join_q;
    wire [61:0] i_arrayidx41_315_mmul42_vt_select_63_b;
    wire [63:0] i_arrayidx41_3171_mmul266_vt_join_q;
    wire [61:0] i_arrayidx41_3171_mmul266_vt_select_63_b;
    wire [63:0] i_arrayidx41_417_mmul50_vt_join_q;
    wire [61:0] i_arrayidx41_417_mmul50_vt_select_63_b;
    wire [63:0] i_arrayidx41_519_mmul58_vt_join_q;
    wire [61:0] i_arrayidx41_519_mmul58_vt_select_63_b;
    wire [63:0] i_arrayidx41_621_mmul66_vt_join_q;
    wire [61:0] i_arrayidx41_621_mmul66_vt_select_63_b;
    wire [63:0] i_arrayidx41_723_mmul74_vt_join_q;
    wire [61:0] i_arrayidx41_723_mmul74_vt_select_63_b;
    wire [63:0] i_arrayidx41_825_mmul82_vt_join_q;
    wire [61:0] i_arrayidx41_825_mmul82_vt_select_63_b;
    wire [63:0] i_arrayidx41_927_mmul90_vt_join_q;
    wire [61:0] i_arrayidx41_927_mmul90_vt_select_63_b;
    wire [0:0] i_barrier_dep100_mmul308_q;
    wire [0:0] i_barrier_dep101_mmul309_q;
    wire [0:0] i_barrier_dep102_mmul310_q;
    wire [0:0] i_barrier_dep103_mmul311_q;
    wire [0:0] i_barrier_dep104_mmul312_q;
    wire [0:0] i_barrier_dep105_mmul313_q;
    wire [0:0] i_barrier_dep106_mmul314_q;
    wire [0:0] i_barrier_dep107_mmul315_q;
    wire [0:0] i_barrier_dep108_mmul316_q;
    wire [0:0] i_barrier_dep109_mmul317_q;
    wire [0:0] i_barrier_dep110_mmul318_q;
    wire [0:0] i_barrier_dep111_mmul319_q;
    wire [0:0] i_barrier_dep112_mmul320_q;
    wire [0:0] i_barrier_dep113_mmul321_q;
    wire [0:0] i_barrier_dep114_mmul322_q;
    wire [0:0] i_barrier_dep115_mmul323_q;
    wire [0:0] i_barrier_dep116_mmul324_q;
    wire [0:0] i_barrier_dep117_mmul325_q;
    wire [0:0] i_barrier_dep118_mmul326_q;
    wire [0:0] i_barrier_dep119_mmul327_q;
    wire [0:0] i_barrier_dep120_mmul328_q;
    wire [0:0] i_barrier_dep121_mmul329_q;
    wire [0:0] i_barrier_dep122_mmul330_q;
    wire [0:0] i_barrier_dep123_mmul331_q;
    wire [0:0] i_barrier_dep124_mmul332_q;
    wire [0:0] i_barrier_dep125_mmul333_q;
    wire [0:0] i_barrier_dep126_mmul334_q;
    wire [0:0] i_barrier_dep127_mmul335_qi;
    reg [0:0] i_barrier_dep127_mmul335_q;
    wire [0:0] i_barrier_dep96_mmul304_q;
    wire [0:0] i_barrier_dep97_mmul305_q;
    wire [0:0] i_barrier_dep98_mmul306_q;
    wire [0:0] i_barrier_dep99_mmul307_q;
    wire [0:0] i_ctmp_0_lcssa_sel_mmul448_s;
    reg [31:0] i_ctmp_0_lcssa_sel_mmul448_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor152_mmul2_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor_mmul5_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor155_mmul6_q;
    (* dont_merge *) reg [0:0] i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor_mmul9_q;
    wire [31:0] i_llvm_fpga_mem_lm1007_mmul59_out_lm1007_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm1007_mmul59_out_lm1007_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm1007_mmul59_out_lm1007_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm1007_mmul59_out_lm1007_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm1007_mmul59_out_lm1007_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm1007_mmul59_out_lm1007_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm1007_mmul59_out_lm1007_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm1007_mmul59_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm1048_mmul67_out_lm1048_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm1048_mmul67_out_lm1048_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm1048_mmul67_out_lm1048_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm1048_mmul67_out_lm1048_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm1048_mmul67_out_lm1048_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm1048_mmul67_out_lm1048_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm1048_mmul67_out_lm1048_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm1048_mmul67_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm1089_mmul75_out_lm1089_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm1089_mmul75_out_lm1089_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm1089_mmul75_out_lm1089_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm1089_mmul75_out_lm1089_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm1089_mmul75_out_lm1089_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm1089_mmul75_out_lm1089_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm1089_mmul75_out_lm1089_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm1089_mmul75_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm11210_mmul83_out_lm11210_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm11210_mmul83_out_lm11210_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm11210_mmul83_out_lm11210_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm11210_mmul83_out_lm11210_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm11210_mmul83_out_lm11210_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm11210_mmul83_out_lm11210_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm11210_mmul83_out_lm11210_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm11210_mmul83_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm11611_mmul91_out_lm11611_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm11611_mmul91_out_lm11611_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm11611_mmul91_out_lm11611_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm11611_mmul91_out_lm11611_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm11611_mmul91_out_lm11611_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm11611_mmul91_out_lm11611_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm11611_mmul91_out_lm11611_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm11611_mmul91_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm12012_mmul99_out_lm12012_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm12012_mmul99_out_lm12012_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm12012_mmul99_out_lm12012_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm12012_mmul99_out_lm12012_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm12012_mmul99_out_lm12012_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm12012_mmul99_out_lm12012_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm12012_mmul99_out_lm12012_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm12012_mmul99_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm12413_mmul107_out_lm12413_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm12413_mmul107_out_lm12413_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm12413_mmul107_out_lm12413_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm12413_mmul107_out_lm12413_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm12413_mmul107_out_lm12413_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm12413_mmul107_out_lm12413_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm12413_mmul107_out_lm12413_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm12413_mmul107_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm12814_mmul115_out_lm12814_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm12814_mmul115_out_lm12814_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm12814_mmul115_out_lm12814_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm12814_mmul115_out_lm12814_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm12814_mmul115_out_lm12814_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm12814_mmul115_out_lm12814_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm12814_mmul115_out_lm12814_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm12814_mmul115_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm13215_mmul123_out_lm13215_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm13215_mmul123_out_lm13215_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm13215_mmul123_out_lm13215_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm13215_mmul123_out_lm13215_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm13215_mmul123_out_lm13215_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm13215_mmul123_out_lm13215_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm13215_mmul123_out_lm13215_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm13215_mmul123_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm13616_mmul131_out_lm13616_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm13616_mmul131_out_lm13616_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm13616_mmul131_out_lm13616_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm13616_mmul131_out_lm13616_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm13616_mmul131_out_lm13616_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm13616_mmul131_out_lm13616_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm13616_mmul131_out_lm13616_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm13616_mmul131_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm14017_mmul139_out_lm14017_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm14017_mmul139_out_lm14017_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm14017_mmul139_out_lm14017_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm14017_mmul139_out_lm14017_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm14017_mmul139_out_lm14017_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm14017_mmul139_out_lm14017_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm14017_mmul139_out_lm14017_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm14017_mmul139_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm14418_mmul147_out_lm14418_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm14418_mmul147_out_lm14418_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm14418_mmul147_out_lm14418_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm14418_mmul147_out_lm14418_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm14418_mmul147_out_lm14418_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm14418_mmul147_out_lm14418_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm14418_mmul147_out_lm14418_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm14418_mmul147_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm14819_mmul155_out_lm14819_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm14819_mmul155_out_lm14819_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm14819_mmul155_out_lm14819_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm14819_mmul155_out_lm14819_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm14819_mmul155_out_lm14819_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm14819_mmul155_out_lm14819_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm14819_mmul155_out_lm14819_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm14819_mmul155_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm15220_mmul163_out_lm15220_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm15220_mmul163_out_lm15220_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm15220_mmul163_out_lm15220_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm15220_mmul163_out_lm15220_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm15220_mmul163_out_lm15220_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm15220_mmul163_out_lm15220_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm15220_mmul163_out_lm15220_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm15220_mmul163_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm15621_mmul171_out_lm15621_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm15621_mmul171_out_lm15621_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm15621_mmul171_out_lm15621_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm15621_mmul171_out_lm15621_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm15621_mmul171_out_lm15621_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm15621_mmul171_out_lm15621_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm15621_mmul171_out_lm15621_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm15621_mmul171_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm16022_mmul179_out_lm16022_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm16022_mmul179_out_lm16022_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm16022_mmul179_out_lm16022_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm16022_mmul179_out_lm16022_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm16022_mmul179_out_lm16022_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm16022_mmul179_out_lm16022_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm16022_mmul179_out_lm16022_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm16022_mmul179_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm16423_mmul187_out_lm16423_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm16423_mmul187_out_lm16423_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm16423_mmul187_out_lm16423_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm16423_mmul187_out_lm16423_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm16423_mmul187_out_lm16423_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm16423_mmul187_out_lm16423_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm16423_mmul187_out_lm16423_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm16423_mmul187_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm16824_mmul195_out_lm16824_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm16824_mmul195_out_lm16824_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm16824_mmul195_out_lm16824_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm16824_mmul195_out_lm16824_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm16824_mmul195_out_lm16824_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm16824_mmul195_out_lm16824_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm16824_mmul195_out_lm16824_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm16824_mmul195_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm17225_mmul203_out_lm17225_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm17225_mmul203_out_lm17225_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm17225_mmul203_out_lm17225_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm17225_mmul203_out_lm17225_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm17225_mmul203_out_lm17225_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm17225_mmul203_out_lm17225_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm17225_mmul203_out_lm17225_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm17225_mmul203_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm17626_mmul211_out_lm17626_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm17626_mmul211_out_lm17626_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm17626_mmul211_out_lm17626_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm17626_mmul211_out_lm17626_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm17626_mmul211_out_lm17626_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm17626_mmul211_out_lm17626_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm17626_mmul211_out_lm17626_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm17626_mmul211_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm18027_mmul219_out_lm18027_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm18027_mmul219_out_lm18027_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm18027_mmul219_out_lm18027_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm18027_mmul219_out_lm18027_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm18027_mmul219_out_lm18027_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm18027_mmul219_out_lm18027_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm18027_mmul219_out_lm18027_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm18027_mmul219_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm18428_mmul227_out_lm18428_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm18428_mmul227_out_lm18428_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm18428_mmul227_out_lm18428_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm18428_mmul227_out_lm18428_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm18428_mmul227_out_lm18428_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm18428_mmul227_out_lm18428_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm18428_mmul227_out_lm18428_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm18428_mmul227_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm18829_mmul235_out_lm18829_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm18829_mmul235_out_lm18829_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm18829_mmul235_out_lm18829_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm18829_mmul235_out_lm18829_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm18829_mmul235_out_lm18829_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm18829_mmul235_out_lm18829_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm18829_mmul235_out_lm18829_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm19230_mmul243_out_lm19230_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm19230_mmul243_out_lm19230_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm19230_mmul243_out_lm19230_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm19230_mmul243_out_lm19230_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm19230_mmul243_out_lm19230_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm19230_mmul243_out_lm19230_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm19230_mmul243_out_lm19230_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm19631_mmul251_out_lm19631_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm19631_mmul251_out_lm19631_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm19631_mmul251_out_lm19631_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm19631_mmul251_out_lm19631_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm19631_mmul251_out_lm19631_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm19631_mmul251_out_lm19631_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm19631_mmul251_out_lm19631_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm20032_mmul259_out_lm20032_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm20032_mmul259_out_lm20032_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm20032_mmul259_out_lm20032_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm20032_mmul259_out_lm20032_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm20032_mmul259_out_lm20032_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm20032_mmul259_out_lm20032_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm20032_mmul259_out_lm20032_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm20433_mmul267_out_lm20433_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm20433_mmul267_out_lm20433_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm20433_mmul267_out_lm20433_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm20433_mmul267_out_lm20433_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm20433_mmul267_out_lm20433_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm20433_mmul267_out_lm20433_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm20433_mmul267_out_lm20433_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm802_mmul19_out_lm802_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm802_mmul19_out_lm802_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm802_mmul19_out_lm802_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm802_mmul19_out_lm802_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm802_mmul19_out_lm802_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm802_mmul19_out_lm802_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm802_mmul19_out_lm802_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm802_mmul19_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm843_mmul27_out_lm843_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm843_mmul27_out_lm843_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm843_mmul27_out_lm843_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm843_mmul27_out_lm843_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm843_mmul27_out_lm843_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm843_mmul27_out_lm843_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm843_mmul27_out_lm843_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm843_mmul27_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm884_mmul35_out_lm884_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm884_mmul35_out_lm884_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm884_mmul35_out_lm884_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm884_mmul35_out_lm884_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm884_mmul35_out_lm884_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm884_mmul35_out_lm884_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm884_mmul35_out_lm884_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm884_mmul35_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm925_mmul43_out_lm925_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm925_mmul43_out_lm925_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm925_mmul43_out_lm925_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm925_mmul43_out_lm925_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm925_mmul43_out_lm925_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm925_mmul43_out_lm925_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm925_mmul43_out_lm925_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm925_mmul43_out_o_readdata;
    wire [31:0] i_llvm_fpga_mem_lm966_mmul51_out_lm966_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_lm966_mmul51_out_lm966_mmul_avm_burstcount;
    wire [3:0] i_llvm_fpga_mem_lm966_mmul51_out_lm966_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_lm966_mmul51_out_lm966_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_lm966_mmul51_out_lm966_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_lm966_mmul51_out_lm966_mmul_avm_write;
    wire [31:0] i_llvm_fpga_mem_lm966_mmul51_out_lm966_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_lm966_mmul51_out_o_readdata;
    wire [0:0] i_llvm_fpga_wg_limiter_exit_unnamed_mmul4_mmul16_out_exit_stall_in;
    wire [0:0] i_llvm_fpga_wg_limiter_exit_unnamed_mmul4_mmul16_out_exit_valid_in;
    wire [0:0] i_llvm_fpga_wg_limiter_exit_unnamed_mmul5_mmul303_out_exit_stall_in;
    wire [0:0] i_llvm_fpga_wg_limiter_exit_unnamed_mmul5_mmul303_out_exit_valid_in;
    wire [0:0] i_lm1007_toi1_intcast57_or_mmul297_q;
    wire [0:0] i_lm1048_toi1_intcast55_or_mmul296_q;
    wire [0:0] i_lm1089_toi1_intcast53_or_mmul295_qi;
    reg [0:0] i_lm1089_toi1_intcast53_or_mmul295_q;
    wire [0:0] i_lm11210_toi1_intcast51_or_mmul294_q;
    wire [0:0] i_lm11611_toi1_intcast49_or_mmul293_q;
    wire [0:0] i_lm12012_toi1_intcast47_or_mmul292_q;
    wire [0:0] i_lm12413_toi1_intcast45_or_mmul291_q;
    wire [0:0] i_lm12814_toi1_intcast43_or_mmul290_q;
    wire [0:0] i_lm13215_toi1_intcast41_or_mmul289_qi;
    reg [0:0] i_lm13215_toi1_intcast41_or_mmul289_q;
    wire [0:0] i_lm13616_toi1_intcast39_or_mmul288_q;
    wire [0:0] i_lm14017_toi1_intcast37_or_mmul287_q;
    wire [0:0] i_lm14418_toi1_intcast35_or_mmul286_q;
    wire [0:0] i_lm14819_toi1_intcast33_or_mmul285_q;
    wire [0:0] i_lm15220_toi1_intcast31_or_mmul284_q;
    wire [0:0] i_lm15621_toi1_intcast29_or_mmul283_qi;
    reg [0:0] i_lm15621_toi1_intcast29_or_mmul283_q;
    wire [0:0] i_lm16022_toi1_intcast27_or_mmul282_q;
    wire [0:0] i_lm16423_toi1_intcast25_or_mmul281_q;
    wire [0:0] i_lm16824_toi1_intcast23_or_mmul280_q;
    wire [0:0] i_lm17225_toi1_intcast21_or_mmul279_q;
    wire [0:0] i_lm17626_toi1_intcast19_or_mmul278_q;
    wire [0:0] i_lm18027_toi1_intcast17_or_mmul277_qi;
    reg [0:0] i_lm18027_toi1_intcast17_or_mmul277_q;
    wire [0:0] i_lm18428_toi1_intcast15_or_mmul276_q;
    wire [0:0] i_lm18829_toi1_intcast13_or_mmul275_q;
    wire [0:0] i_lm19230_toi1_intcast11_or_mmul274_q;
    wire [0:0] i_lm19631_toi1_intcast9_or_mmul273_q;
    wire [0:0] i_lm802_toi1_intcast67_or_mmul302_q;
    wire [0:0] i_lm843_toi1_intcast65_or_mmul301_qi;
    reg [0:0] i_lm843_toi1_intcast65_or_mmul301_q;
    wire [0:0] i_lm884_toi1_intcast63_or_mmul300_q;
    wire [0:0] i_lm925_toi1_intcast61_or_mmul299_q;
    wire [0:0] i_lm966_toi1_intcast59_or_mmul298_q;
    wire [31:0] bgTrunc_i_add39_10_mmul96_sel_x_b;
    wire [31:0] bgTrunc_i_add39_11_mmul104_sel_x_b;
    wire [31:0] bgTrunc_i_add39_12_mmul112_sel_x_b;
    wire [31:0] bgTrunc_i_add39_13_mmul120_sel_x_b;
    wire [31:0] bgTrunc_i_add39_14_mmul128_sel_x_b;
    wire [31:0] bgTrunc_i_add39_15_mmul136_sel_x_b;
    wire [31:0] bgTrunc_i_add39_16_mmul144_sel_x_b;
    wire [31:0] bgTrunc_i_add39_17_mmul152_sel_x_b;
    wire [31:0] bgTrunc_i_add39_18_mmul160_sel_x_b;
    wire [31:0] bgTrunc_i_add39_19_mmul168_sel_x_b;
    wire [31:0] bgTrunc_i_add39_1_mmul24_sel_x_b;
    wire [31:0] bgTrunc_i_add39_20_mmul176_sel_x_b;
    wire [31:0] bgTrunc_i_add39_21_mmul184_sel_x_b;
    wire [31:0] bgTrunc_i_add39_22_mmul192_sel_x_b;
    wire [31:0] bgTrunc_i_add39_23_mmul200_sel_x_b;
    wire [31:0] bgTrunc_i_add39_24_mmul208_sel_x_b;
    wire [31:0] bgTrunc_i_add39_25_mmul216_sel_x_b;
    wire [31:0] bgTrunc_i_add39_26_mmul224_sel_x_b;
    wire [31:0] bgTrunc_i_add39_27_mmul232_sel_x_b;
    wire [31:0] bgTrunc_i_add39_28_mmul240_sel_x_b;
    wire [31:0] bgTrunc_i_add39_29_mmul248_sel_x_b;
    wire [31:0] bgTrunc_i_add39_2_mmul32_sel_x_b;
    wire [31:0] bgTrunc_i_add39_30_mmul256_sel_x_b;
    wire [31:0] bgTrunc_i_add39_31_mmul264_sel_x_b;
    wire [31:0] bgTrunc_i_add39_3_mmul40_sel_x_b;
    wire [31:0] bgTrunc_i_add39_4_mmul48_sel_x_b;
    wire [31:0] bgTrunc_i_add39_5_mmul56_sel_x_b;
    wire [31:0] bgTrunc_i_add39_6_mmul64_sel_x_b;
    wire [31:0] bgTrunc_i_add39_7_mmul72_sel_x_b;
    wire [31:0] bgTrunc_i_add39_8_mmul80_sel_x_b;
    wire [31:0] bgTrunc_i_add39_9_mmul88_sel_x_b;
    wire [14:0] i_arrayidx414_mmul0_add_x_a;
    wire [14:0] i_arrayidx414_mmul0_add_x_b;
    logic [14:0] i_arrayidx414_mmul0_add_x_o;
    wire [14:0] i_arrayidx414_mmul0_add_x_q;
    wire [63:0] i_arrayidx414_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx414_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx414_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx414_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx414_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_1029_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_1029_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_1029_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_1029_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_1029_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_1029_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_1029_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_1029_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_1029_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_111_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_111_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_111_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_111_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_111_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_111_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_111_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_111_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_111_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_1131_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_1131_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_1131_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_1131_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_1131_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_1131_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_1131_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_1131_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_1131_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_1233_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_1233_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_1233_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_1233_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_1233_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_1233_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_1233_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_1233_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_1233_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_1335_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_1335_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_1335_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_1335_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_1335_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_1335_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_1335_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_1335_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_1335_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_1437_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_1437_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_1437_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_1437_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_1437_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_1437_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_1437_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_1437_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_1437_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_1539_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_1539_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_1539_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_1539_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_1539_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_1539_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_1539_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_1539_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_1539_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_1641_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_1641_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_1641_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_1641_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_1641_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_1641_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_1641_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_1641_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_1641_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_1743_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_1743_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_1743_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_1743_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_1743_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_1743_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_1743_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_1743_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_1743_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_1845_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_1845_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_1845_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_1845_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_1845_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_1845_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_1845_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_1845_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_1845_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_1947_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_1947_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_1947_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_1947_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_1947_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_1947_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_1947_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_1947_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_1947_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_2049_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_2049_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_2049_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_2049_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_2049_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_2049_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_2049_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_2049_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_2049_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_213_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_213_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_213_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_213_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_213_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_213_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_213_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_213_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_213_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_2151_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_2151_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_2151_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_2151_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_2151_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_2151_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_2151_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_2151_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_2151_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_2253_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_2253_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_2253_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_2253_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_2253_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_2253_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_2253_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_2253_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_2253_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_2355_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_2355_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_2355_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_2355_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_2355_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_2355_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_2355_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_2355_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_2355_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_2457_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_2457_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_2457_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_2457_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_2457_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_2457_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_2457_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_2457_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_2457_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_2559_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_2559_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_2559_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_2559_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_2559_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_2559_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_2559_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_2559_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_2559_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_2661_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_2661_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_2661_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_2661_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_2661_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_2661_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_2661_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_2661_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_2661_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_2763_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_2763_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_2763_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_2763_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_2763_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_2763_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_2763_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_2763_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_2763_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_2865_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_2865_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_2865_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_2865_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_2865_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_2865_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_2865_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_2865_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_2865_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_2967_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_2967_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_2967_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_2967_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_2967_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_2967_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_2967_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_2967_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_2967_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_3069_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_3069_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_3069_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_3069_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_3069_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_3069_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_3069_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_3069_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_3069_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_315_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_315_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_315_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_315_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_315_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_315_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_315_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_315_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_315_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_3171_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_3171_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_3171_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_3171_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_3171_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_3171_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_3171_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_3171_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_3171_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_417_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_417_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_417_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_417_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_417_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_417_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_417_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_417_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_417_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_519_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_519_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_519_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_519_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_519_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_519_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_519_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_519_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_519_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_621_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_621_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_621_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_621_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_621_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_621_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_621_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_621_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_621_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_723_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_723_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_723_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_723_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_723_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_723_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_723_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_723_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_723_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_825_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_825_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_825_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_825_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_825_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_825_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_825_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_825_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_825_mmul0_dupName_2_trunc_sel_x_b;
    wire [14:0] i_arrayidx41_927_mmul0_add_x_a;
    wire [14:0] i_arrayidx41_927_mmul0_add_x_b;
    logic [14:0] i_arrayidx41_927_mmul0_add_x_o;
    wire [14:0] i_arrayidx41_927_mmul0_add_x_q;
    wire [63:0] i_arrayidx41_927_mmul0_append_upper_bits_x_q;
    wire [11:0] i_arrayidx41_927_mmul0_narrow_x_b;
    wire [13:0] i_arrayidx41_927_mmul0_shift_join_x_q;
    wire [13:0] i_arrayidx41_927_mmul0_dupName_0_trunc_sel_x_b;
    wire [13:0] i_arrayidx41_927_mmul0_dupName_2_trunc_sel_x_b;
    wire [63:0] i_idxprom40_10_mmul97_sel_x_b;
    wire [63:0] i_idxprom40_11_mmul105_sel_x_b;
    wire [63:0] i_idxprom40_12_mmul113_sel_x_b;
    wire [63:0] i_idxprom40_13_mmul121_sel_x_b;
    wire [63:0] i_idxprom40_14_mmul129_sel_x_b;
    wire [63:0] i_idxprom40_15_mmul137_sel_x_b;
    wire [63:0] i_idxprom40_16_mmul145_sel_x_b;
    wire [63:0] i_idxprom40_17_mmul153_sel_x_b;
    wire [63:0] i_idxprom40_18_mmul161_sel_x_b;
    wire [63:0] i_idxprom40_19_mmul169_sel_x_b;
    wire [63:0] i_idxprom40_1_mmul25_sel_x_b;
    wire [63:0] i_idxprom40_20_mmul177_sel_x_b;
    wire [63:0] i_idxprom40_21_mmul185_sel_x_b;
    wire [63:0] i_idxprom40_22_mmul193_sel_x_b;
    wire [63:0] i_idxprom40_23_mmul201_sel_x_b;
    wire [63:0] i_idxprom40_24_mmul209_sel_x_b;
    wire [63:0] i_idxprom40_25_mmul217_sel_x_b;
    wire [63:0] i_idxprom40_26_mmul225_sel_x_b;
    wire [63:0] i_idxprom40_27_mmul233_sel_x_b;
    wire [63:0] i_idxprom40_28_mmul241_sel_x_b;
    wire [63:0] i_idxprom40_29_mmul249_sel_x_b;
    wire [63:0] i_idxprom40_2_mmul33_sel_x_b;
    wire [63:0] i_idxprom40_30_mmul257_sel_x_b;
    wire [63:0] i_idxprom40_31_mmul265_sel_x_b;
    wire [63:0] i_idxprom40_3_mmul41_sel_x_b;
    wire [63:0] i_idxprom40_4_mmul49_sel_x_b;
    wire [63:0] i_idxprom40_5_mmul57_sel_x_b;
    wire [63:0] i_idxprom40_6_mmul65_sel_x_b;
    wire [63:0] i_idxprom40_7_mmul73_sel_x_b;
    wire [63:0] i_idxprom40_8_mmul81_sel_x_b;
    wire [63:0] i_idxprom40_9_mmul89_sel_x_b;
    wire [63:0] i_idxprom40_mmul17_sel_x_b;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod11_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod16_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod21_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod26_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod31_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod36_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod41_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod46_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod51_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod56_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod61_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod66_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod71_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod76_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod81_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_address;
    wire [0:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_burstcount;
    wire [127:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_byteenable;
    wire [0:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_enable;
    wire [0:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_read;
    wire [0:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_write;
    wire [1023:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_writedata;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_0_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl;
    wire [31:0] i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl;
    wire [0:0] i_lm1007_toi1_intcast57_mmul61_sel_x_b;
    wire [0:0] i_lm1048_toi1_intcast55_mmul69_sel_x_b;
    wire [0:0] i_lm1089_toi1_intcast53_mmul77_sel_x_b;
    wire [0:0] i_lm11210_toi1_intcast51_mmul85_sel_x_b;
    wire [0:0] i_lm11611_toi1_intcast49_mmul93_sel_x_b;
    wire [0:0] i_lm12012_toi1_intcast47_mmul101_sel_x_b;
    wire [0:0] i_lm12413_toi1_intcast45_mmul109_sel_x_b;
    wire [0:0] i_lm12814_toi1_intcast43_mmul117_sel_x_b;
    wire [0:0] i_lm13215_toi1_intcast41_mmul125_sel_x_b;
    wire [0:0] i_lm13616_toi1_intcast39_mmul133_sel_x_b;
    wire [0:0] i_lm14017_toi1_intcast37_mmul141_sel_x_b;
    wire [0:0] i_lm14418_toi1_intcast35_mmul149_sel_x_b;
    wire [0:0] i_lm14819_toi1_intcast33_mmul157_sel_x_b;
    wire [0:0] i_lm15220_toi1_intcast31_mmul165_sel_x_b;
    wire [0:0] i_lm15621_toi1_intcast29_mmul173_sel_x_b;
    wire [0:0] i_lm16022_toi1_intcast27_mmul181_sel_x_b;
    wire [0:0] i_lm16423_toi1_intcast25_mmul189_sel_x_b;
    wire [0:0] i_lm16824_toi1_intcast23_mmul197_sel_x_b;
    wire [0:0] i_lm17225_toi1_intcast21_mmul205_sel_x_b;
    wire [0:0] i_lm17626_toi1_intcast19_mmul213_sel_x_b;
    wire [0:0] i_lm18027_toi1_intcast17_mmul221_sel_x_b;
    wire [0:0] i_lm18428_toi1_intcast15_mmul229_sel_x_b;
    wire [0:0] i_lm18829_toi1_intcast13_mmul237_sel_x_b;
    wire [0:0] i_lm19230_toi1_intcast11_mmul245_sel_x_b;
    wire [0:0] i_lm19631_toi1_intcast9_mmul253_sel_x_b;
    wire [0:0] i_lm20032_toi1_intcast7_mmul261_sel_x_b;
    wire [0:0] i_lm20433_toi1_intcast5_mmul269_sel_x_b;
    wire [0:0] i_lm802_toi1_intcast67_mmul21_sel_x_b;
    wire [0:0] i_lm843_toi1_intcast65_mmul29_sel_x_b;
    wire [0:0] i_lm884_toi1_intcast63_mmul37_sel_x_b;
    wire [0:0] i_lm925_toi1_intcast61_mmul45_sel_x_b;
    wire [0:0] i_lm966_toi1_intcast59_mmul53_sel_x_b;
    wire [0:0] i_memcoalesce_load_mmul_fpgaunique_321_toi1_intcast3_mmul13_sel_x_b;
    (* dont_merge *) reg [0:0] valid_fanout_reg0_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg1_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg2_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg3_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg4_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg5_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg6_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg7_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg8_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg9_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg10_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg11_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg12_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg13_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg14_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg15_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg16_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg17_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg18_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg19_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg20_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg21_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg22_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg23_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg24_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg25_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg26_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg27_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg28_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg29_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg30_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg31_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg32_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg33_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg34_q;
    (* dont_merge *) reg [0:0] valid_fanout_reg35_q;
    wire [49:0] i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b;
    wire [13:0] i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c;
    reg [13:0] redist25_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_3_q;
    reg [13:0] redist25_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_3_delay_0;
    reg [13:0] redist25_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_3_delay_1;
    reg [13:0] redist26_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_6_q;
    reg [13:0] redist26_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_6_delay_0;
    reg [13:0] redist26_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_6_delay_1;
    reg [13:0] redist27_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_9_q;
    reg [13:0] redist27_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_9_delay_0;
    reg [13:0] redist27_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_9_delay_1;
    reg [13:0] redist28_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_12_q;
    reg [13:0] redist28_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_12_delay_0;
    reg [13:0] redist28_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_12_delay_1;
    reg [13:0] redist29_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_15_q;
    reg [13:0] redist29_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_15_delay_0;
    reg [13:0] redist29_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_15_delay_1;
    reg [13:0] redist30_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_18_q;
    reg [13:0] redist30_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_18_delay_0;
    reg [13:0] redist30_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_18_delay_1;
    reg [13:0] redist31_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_21_q;
    reg [13:0] redist31_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_21_delay_0;
    reg [13:0] redist31_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_21_delay_1;
    reg [13:0] redist32_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_24_q;
    reg [13:0] redist32_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_24_delay_0;
    reg [13:0] redist32_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_24_delay_1;
    reg [13:0] redist33_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_27_q;
    reg [13:0] redist33_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_27_delay_0;
    reg [13:0] redist33_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_27_delay_1;
    reg [13:0] redist34_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_30_q;
    reg [13:0] redist34_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_30_delay_0;
    reg [13:0] redist34_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_30_delay_1;
    reg [13:0] redist35_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_33_q;
    reg [13:0] redist35_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_33_delay_0;
    reg [13:0] redist35_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_33_delay_1;
    reg [13:0] redist36_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_36_q;
    reg [13:0] redist36_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_36_delay_0;
    reg [13:0] redist36_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_36_delay_1;
    reg [13:0] redist37_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_39_q;
    reg [13:0] redist37_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_39_delay_0;
    reg [13:0] redist37_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_39_delay_1;
    reg [13:0] redist38_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_42_q;
    reg [13:0] redist38_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_42_delay_0;
    reg [13:0] redist38_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_42_delay_1;
    reg [13:0] redist39_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_45_q;
    reg [13:0] redist39_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_45_delay_0;
    reg [13:0] redist39_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_45_delay_1;
    reg [13:0] redist40_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_48_q;
    reg [13:0] redist40_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_48_delay_0;
    reg [13:0] redist40_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_48_delay_1;
    reg [13:0] redist41_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_51_q;
    reg [13:0] redist41_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_51_delay_0;
    reg [13:0] redist41_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_51_delay_1;
    reg [13:0] redist42_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_54_q;
    reg [13:0] redist42_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_54_delay_0;
    reg [13:0] redist42_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_54_delay_1;
    reg [13:0] redist43_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_57_q;
    reg [13:0] redist43_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_57_delay_0;
    reg [13:0] redist43_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_57_delay_1;
    reg [13:0] redist44_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_60_q;
    reg [13:0] redist44_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_60_delay_0;
    reg [13:0] redist44_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_60_delay_1;
    reg [13:0] redist45_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_63_q;
    reg [13:0] redist45_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_63_delay_0;
    reg [13:0] redist45_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_63_delay_1;
    reg [13:0] redist46_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_66_q;
    reg [13:0] redist46_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_66_delay_0;
    reg [13:0] redist46_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_66_delay_1;
    reg [13:0] redist47_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_69_q;
    reg [13:0] redist47_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_69_delay_0;
    reg [13:0] redist47_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_69_delay_1;
    reg [13:0] redist48_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_72_q;
    reg [13:0] redist48_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_72_delay_0;
    reg [13:0] redist48_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_72_delay_1;
    reg [13:0] redist49_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_74_q;
    reg [13:0] redist49_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_74_delay_0;
    reg [0:0] redist50_valid_fanout_reg0_q_17_q;
    reg [63:0] redist51_sync_together518_aunroll_x_in_c0_eni9_1_tpl_2_q;
    reg [63:0] redist51_sync_together518_aunroll_x_in_c0_eni9_1_tpl_2_delay_0;
    reg [0:0] redist52_sync_together518_aunroll_x_in_c0_eni9_2_tpl_1_q;
    reg [0:0] redist53_sync_together518_aunroll_x_in_c0_eni9_2_tpl_39_q;
    reg [0:0] redist54_sync_together518_aunroll_x_in_c0_eni9_3_tpl_1_q;
    reg [0:0] redist55_sync_together518_aunroll_x_in_c0_eni9_3_tpl_39_q;
    reg [0:0] redist56_sync_together518_aunroll_x_in_c0_eni9_3_tpl_75_q;
    reg [63:0] redist57_sync_together518_aunroll_x_in_c0_eni9_4_tpl_2_q;
    reg [63:0] redist57_sync_together518_aunroll_x_in_c0_eni9_4_tpl_2_delay_0;
    reg [31:0] redist59_sync_together518_aunroll_x_in_c0_eni9_6_tpl_1_q;
    reg [31:0] redist60_sync_together518_aunroll_x_in_c0_eni9_6_tpl_3_q;
    reg [31:0] redist60_sync_together518_aunroll_x_in_c0_eni9_6_tpl_3_delay_0;
    reg [63:0] redist85_sync_together518_aunroll_x_in_c0_eni9_7_tpl_1_q;
    reg [63:0] redist87_sync_together518_aunroll_x_in_c0_eni9_7_tpl_7_q;
    reg [63:0] redist87_sync_together518_aunroll_x_in_c0_eni9_7_tpl_7_delay_0;
    reg [63:0] redist89_sync_together518_aunroll_x_in_c0_eni9_7_tpl_13_q;
    reg [63:0] redist89_sync_together518_aunroll_x_in_c0_eni9_7_tpl_13_delay_0;
    reg [63:0] redist91_sync_together518_aunroll_x_in_c0_eni9_7_tpl_19_q;
    reg [63:0] redist91_sync_together518_aunroll_x_in_c0_eni9_7_tpl_19_delay_0;
    reg [63:0] redist93_sync_together518_aunroll_x_in_c0_eni9_7_tpl_25_q;
    reg [63:0] redist93_sync_together518_aunroll_x_in_c0_eni9_7_tpl_25_delay_0;
    reg [63:0] redist95_sync_together518_aunroll_x_in_c0_eni9_7_tpl_31_q;
    reg [63:0] redist95_sync_together518_aunroll_x_in_c0_eni9_7_tpl_31_delay_0;
    reg [63:0] redist97_sync_together518_aunroll_x_in_c0_eni9_7_tpl_37_q;
    reg [63:0] redist97_sync_together518_aunroll_x_in_c0_eni9_7_tpl_37_delay_0;
    reg [63:0] redist99_sync_together518_aunroll_x_in_c0_eni9_7_tpl_43_q;
    reg [63:0] redist99_sync_together518_aunroll_x_in_c0_eni9_7_tpl_43_delay_0;
    reg [63:0] redist101_sync_together518_aunroll_x_in_c0_eni9_7_tpl_49_q;
    reg [63:0] redist101_sync_together518_aunroll_x_in_c0_eni9_7_tpl_49_delay_0;
    reg [63:0] redist103_sync_together518_aunroll_x_in_c0_eni9_7_tpl_55_q;
    reg [63:0] redist103_sync_together518_aunroll_x_in_c0_eni9_7_tpl_55_delay_0;
    reg [63:0] redist105_sync_together518_aunroll_x_in_c0_eni9_7_tpl_61_q;
    reg [63:0] redist105_sync_together518_aunroll_x_in_c0_eni9_7_tpl_61_delay_0;
    reg [63:0] redist107_sync_together518_aunroll_x_in_c0_eni9_7_tpl_67_q;
    reg [63:0] redist107_sync_together518_aunroll_x_in_c0_eni9_7_tpl_67_delay_0;
    reg [63:0] redist109_sync_together518_aunroll_x_in_c0_eni9_7_tpl_73_q;
    reg [63:0] redist109_sync_together518_aunroll_x_in_c0_eni9_7_tpl_73_delay_0;
    reg [0:0] redist113_sync_together518_aunroll_x_in_i_valid_1_q;
    reg [0:0] redist114_sync_together518_aunroll_x_in_i_valid_3_q;
    reg [0:0] redist114_sync_together518_aunroll_x_in_i_valid_3_delay_0;
    reg [0:0] redist115_sync_together518_aunroll_x_in_i_valid_5_q;
    reg [0:0] redist115_sync_together518_aunroll_x_in_i_valid_5_delay_0;
    reg [0:0] redist116_sync_together518_aunroll_x_in_i_valid_6_q;
    reg [0:0] redist117_sync_together518_aunroll_x_in_i_valid_9_q;
    reg [0:0] redist117_sync_together518_aunroll_x_in_i_valid_9_delay_0;
    reg [0:0] redist117_sync_together518_aunroll_x_in_i_valid_9_delay_1;
    reg [0:0] redist118_sync_together518_aunroll_x_in_i_valid_12_q;
    reg [0:0] redist118_sync_together518_aunroll_x_in_i_valid_12_delay_0;
    reg [0:0] redist118_sync_together518_aunroll_x_in_i_valid_12_delay_1;
    reg [0:0] redist119_sync_together518_aunroll_x_in_i_valid_15_q;
    reg [0:0] redist119_sync_together518_aunroll_x_in_i_valid_15_delay_0;
    reg [0:0] redist119_sync_together518_aunroll_x_in_i_valid_15_delay_1;
    reg [0:0] redist120_sync_together518_aunroll_x_in_i_valid_18_q;
    reg [0:0] redist120_sync_together518_aunroll_x_in_i_valid_18_delay_0;
    reg [0:0] redist120_sync_together518_aunroll_x_in_i_valid_18_delay_1;
    reg [0:0] redist121_sync_together518_aunroll_x_in_i_valid_21_q;
    reg [0:0] redist121_sync_together518_aunroll_x_in_i_valid_21_delay_0;
    reg [0:0] redist121_sync_together518_aunroll_x_in_i_valid_21_delay_1;
    reg [0:0] redist122_sync_together518_aunroll_x_in_i_valid_24_q;
    reg [0:0] redist122_sync_together518_aunroll_x_in_i_valid_24_delay_0;
    reg [0:0] redist122_sync_together518_aunroll_x_in_i_valid_24_delay_1;
    reg [0:0] redist123_sync_together518_aunroll_x_in_i_valid_27_q;
    reg [0:0] redist123_sync_together518_aunroll_x_in_i_valid_27_delay_0;
    reg [0:0] redist123_sync_together518_aunroll_x_in_i_valid_27_delay_1;
    reg [0:0] redist124_sync_together518_aunroll_x_in_i_valid_30_q;
    reg [0:0] redist124_sync_together518_aunroll_x_in_i_valid_30_delay_0;
    reg [0:0] redist124_sync_together518_aunroll_x_in_i_valid_30_delay_1;
    reg [0:0] redist125_sync_together518_aunroll_x_in_i_valid_33_q;
    reg [0:0] redist125_sync_together518_aunroll_x_in_i_valid_33_delay_0;
    reg [0:0] redist125_sync_together518_aunroll_x_in_i_valid_33_delay_1;
    reg [0:0] redist126_sync_together518_aunroll_x_in_i_valid_36_q;
    reg [0:0] redist126_sync_together518_aunroll_x_in_i_valid_36_delay_0;
    reg [0:0] redist126_sync_together518_aunroll_x_in_i_valid_36_delay_1;
    reg [0:0] redist127_sync_together518_aunroll_x_in_i_valid_39_q;
    reg [0:0] redist127_sync_together518_aunroll_x_in_i_valid_39_delay_0;
    reg [0:0] redist127_sync_together518_aunroll_x_in_i_valid_39_delay_1;
    reg [0:0] redist128_sync_together518_aunroll_x_in_i_valid_42_q;
    reg [0:0] redist128_sync_together518_aunroll_x_in_i_valid_42_delay_0;
    reg [0:0] redist128_sync_together518_aunroll_x_in_i_valid_42_delay_1;
    reg [0:0] redist129_sync_together518_aunroll_x_in_i_valid_45_q;
    reg [0:0] redist129_sync_together518_aunroll_x_in_i_valid_45_delay_0;
    reg [0:0] redist129_sync_together518_aunroll_x_in_i_valid_45_delay_1;
    reg [0:0] redist130_sync_together518_aunroll_x_in_i_valid_48_q;
    reg [0:0] redist130_sync_together518_aunroll_x_in_i_valid_48_delay_0;
    reg [0:0] redist130_sync_together518_aunroll_x_in_i_valid_48_delay_1;
    reg [0:0] redist131_sync_together518_aunroll_x_in_i_valid_51_q;
    reg [0:0] redist131_sync_together518_aunroll_x_in_i_valid_51_delay_0;
    reg [0:0] redist131_sync_together518_aunroll_x_in_i_valid_51_delay_1;
    reg [0:0] redist132_sync_together518_aunroll_x_in_i_valid_54_q;
    reg [0:0] redist132_sync_together518_aunroll_x_in_i_valid_54_delay_0;
    reg [0:0] redist132_sync_together518_aunroll_x_in_i_valid_54_delay_1;
    reg [0:0] redist133_sync_together518_aunroll_x_in_i_valid_57_q;
    reg [0:0] redist133_sync_together518_aunroll_x_in_i_valid_57_delay_0;
    reg [0:0] redist133_sync_together518_aunroll_x_in_i_valid_57_delay_1;
    reg [0:0] redist134_sync_together518_aunroll_x_in_i_valid_60_q;
    reg [0:0] redist134_sync_together518_aunroll_x_in_i_valid_60_delay_0;
    reg [0:0] redist134_sync_together518_aunroll_x_in_i_valid_60_delay_1;
    reg [0:0] redist135_sync_together518_aunroll_x_in_i_valid_63_q;
    reg [0:0] redist135_sync_together518_aunroll_x_in_i_valid_63_delay_0;
    reg [0:0] redist135_sync_together518_aunroll_x_in_i_valid_63_delay_1;
    reg [0:0] redist136_sync_together518_aunroll_x_in_i_valid_66_q;
    reg [0:0] redist136_sync_together518_aunroll_x_in_i_valid_66_delay_0;
    reg [0:0] redist136_sync_together518_aunroll_x_in_i_valid_66_delay_1;
    reg [0:0] redist137_sync_together518_aunroll_x_in_i_valid_69_q;
    reg [0:0] redist137_sync_together518_aunroll_x_in_i_valid_69_delay_0;
    reg [0:0] redist137_sync_together518_aunroll_x_in_i_valid_69_delay_1;
    reg [0:0] redist138_sync_together518_aunroll_x_in_i_valid_72_q;
    reg [0:0] redist138_sync_together518_aunroll_x_in_i_valid_72_delay_0;
    reg [0:0] redist138_sync_together518_aunroll_x_in_i_valid_72_delay_1;
    reg [0:0] redist139_sync_together518_aunroll_x_in_i_valid_75_q;
    reg [0:0] redist139_sync_together518_aunroll_x_in_i_valid_75_delay_0;
    reg [0:0] redist139_sync_together518_aunroll_x_in_i_valid_75_delay_1;
    reg [0:0] redist140_sync_together518_aunroll_x_in_i_valid_85_q;
    reg [0:0] redist141_i_memcoalesce_load_mmul_fpgaunique_321_toi1_intcast3_mmul13_sel_x_b_75_q;
    reg [0:0] redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_q;
    reg [0:0] redist143_i_lm966_toi1_intcast59_mmul53_sel_x_b_67_q;
    reg [0:0] redist143_i_lm966_toi1_intcast59_mmul53_sel_x_b_67_delay_0;
    reg [0:0] redist143_i_lm966_toi1_intcast59_mmul53_sel_x_b_67_delay_1;
    reg [0:0] redist143_i_lm966_toi1_intcast59_mmul53_sel_x_b_67_delay_2;
    reg [0:0] redist144_i_lm925_toi1_intcast61_mmul45_sel_x_b_66_q;
    reg [0:0] redist145_i_lm925_toi1_intcast61_mmul45_sel_x_b_70_q;
    reg [0:0] redist145_i_lm925_toi1_intcast61_mmul45_sel_x_b_70_delay_0;
    reg [0:0] redist145_i_lm925_toi1_intcast61_mmul45_sel_x_b_70_delay_1;
    reg [0:0] redist145_i_lm925_toi1_intcast61_mmul45_sel_x_b_70_delay_2;
    reg [0:0] redist146_i_lm884_toi1_intcast63_mmul37_sel_x_b_69_q;
    reg [0:0] redist147_i_lm884_toi1_intcast63_mmul37_sel_x_b_73_q;
    reg [0:0] redist147_i_lm884_toi1_intcast63_mmul37_sel_x_b_73_delay_0;
    reg [0:0] redist147_i_lm884_toi1_intcast63_mmul37_sel_x_b_73_delay_1;
    reg [0:0] redist147_i_lm884_toi1_intcast63_mmul37_sel_x_b_73_delay_2;
    reg [0:0] redist148_i_lm843_toi1_intcast65_mmul29_sel_x_b_72_q;
    reg [0:0] redist149_i_lm843_toi1_intcast65_mmul29_sel_x_b_76_q;
    reg [0:0] redist149_i_lm843_toi1_intcast65_mmul29_sel_x_b_76_delay_0;
    reg [0:0] redist149_i_lm843_toi1_intcast65_mmul29_sel_x_b_76_delay_1;
    reg [0:0] redist149_i_lm843_toi1_intcast65_mmul29_sel_x_b_76_delay_2;
    reg [0:0] redist150_i_lm802_toi1_intcast67_mmul21_sel_x_b_75_q;
    reg [0:0] redist151_i_lm802_toi1_intcast67_mmul21_sel_x_b_80_q;
    reg [0:0] redist151_i_lm802_toi1_intcast67_mmul21_sel_x_b_80_delay_0;
    reg [0:0] redist151_i_lm802_toi1_intcast67_mmul21_sel_x_b_80_delay_1;
    reg [0:0] redist151_i_lm802_toi1_intcast67_mmul21_sel_x_b_80_delay_2;
    reg [0:0] redist151_i_lm802_toi1_intcast67_mmul21_sel_x_b_80_delay_3;
    reg [0:0] redist152_i_lm17626_toi1_intcast19_mmul213_sel_x_b_3_q;
    reg [0:0] redist152_i_lm17626_toi1_intcast19_mmul213_sel_x_b_3_delay_0;
    reg [0:0] redist152_i_lm17626_toi1_intcast19_mmul213_sel_x_b_3_delay_1;
    reg [0:0] redist153_i_lm17626_toi1_intcast19_mmul213_sel_x_b_4_q;
    reg [0:0] redist154_i_lm17225_toi1_intcast21_mmul205_sel_x_b_6_q;
    reg [0:0] redist155_i_lm17225_toi1_intcast21_mmul205_sel_x_b_7_q;
    reg [0:0] redist156_i_lm16824_toi1_intcast23_mmul197_sel_x_b_9_q;
    reg [0:0] redist157_i_lm16824_toi1_intcast23_mmul197_sel_x_b_10_q;
    reg [0:0] redist158_i_lm16423_toi1_intcast25_mmul189_sel_x_b_12_q;
    reg [0:0] redist159_i_lm16423_toi1_intcast25_mmul189_sel_x_b_13_q;
    reg [0:0] redist160_i_lm16022_toi1_intcast27_mmul181_sel_x_b_15_q;
    reg [0:0] redist161_i_lm16022_toi1_intcast27_mmul181_sel_x_b_16_q;
    reg [0:0] redist162_i_lm15621_toi1_intcast29_mmul173_sel_x_b_18_q;
    reg [0:0] redist163_i_lm15621_toi1_intcast29_mmul173_sel_x_b_19_q;
    reg [0:0] redist164_i_lm15220_toi1_intcast31_mmul165_sel_x_b_21_q;
    reg [0:0] redist165_i_lm15220_toi1_intcast31_mmul165_sel_x_b_23_q;
    reg [0:0] redist165_i_lm15220_toi1_intcast31_mmul165_sel_x_b_23_delay_0;
    reg [0:0] redist166_i_lm14819_toi1_intcast33_mmul157_sel_x_b_24_q;
    reg [0:0] redist167_i_lm14819_toi1_intcast33_mmul157_sel_x_b_26_q;
    reg [0:0] redist167_i_lm14819_toi1_intcast33_mmul157_sel_x_b_26_delay_0;
    reg [0:0] redist168_i_lm14418_toi1_intcast35_mmul149_sel_x_b_27_q;
    reg [0:0] redist169_i_lm14418_toi1_intcast35_mmul149_sel_x_b_29_q;
    reg [0:0] redist169_i_lm14418_toi1_intcast35_mmul149_sel_x_b_29_delay_0;
    reg [0:0] redist170_i_lm14017_toi1_intcast37_mmul141_sel_x_b_30_q;
    reg [0:0] redist171_i_lm14017_toi1_intcast37_mmul141_sel_x_b_32_q;
    reg [0:0] redist171_i_lm14017_toi1_intcast37_mmul141_sel_x_b_32_delay_0;
    reg [0:0] redist173_i_lm13616_toi1_intcast39_mmul133_sel_x_b_35_q;
    reg [0:0] redist173_i_lm13616_toi1_intcast39_mmul133_sel_x_b_35_delay_0;
    reg [0:0] redist174_i_lm13215_toi1_intcast41_mmul125_sel_x_b_36_q;
    reg [0:0] redist175_i_lm13215_toi1_intcast41_mmul125_sel_x_b_38_q;
    reg [0:0] redist175_i_lm13215_toi1_intcast41_mmul125_sel_x_b_38_delay_0;
    reg [0:0] redist176_i_lm12814_toi1_intcast43_mmul117_sel_x_b_39_q;
    reg [0:0] redist177_i_lm12814_toi1_intcast43_mmul117_sel_x_b_42_q;
    reg [0:0] redist177_i_lm12814_toi1_intcast43_mmul117_sel_x_b_42_delay_0;
    reg [0:0] redist177_i_lm12814_toi1_intcast43_mmul117_sel_x_b_42_delay_1;
    reg [0:0] redist178_i_lm12413_toi1_intcast45_mmul109_sel_x_b_42_q;
    reg [0:0] redist179_i_lm12413_toi1_intcast45_mmul109_sel_x_b_45_q;
    reg [0:0] redist179_i_lm12413_toi1_intcast45_mmul109_sel_x_b_45_delay_0;
    reg [0:0] redist179_i_lm12413_toi1_intcast45_mmul109_sel_x_b_45_delay_1;
    reg [0:0] redist180_i_lm12012_toi1_intcast47_mmul101_sel_x_b_45_q;
    reg [0:0] redist181_i_lm12012_toi1_intcast47_mmul101_sel_x_b_48_q;
    reg [0:0] redist181_i_lm12012_toi1_intcast47_mmul101_sel_x_b_48_delay_0;
    reg [0:0] redist181_i_lm12012_toi1_intcast47_mmul101_sel_x_b_48_delay_1;
    reg [0:0] redist182_i_lm11611_toi1_intcast49_mmul93_sel_x_b_48_q;
    reg [0:0] redist183_i_lm11611_toi1_intcast49_mmul93_sel_x_b_51_q;
    reg [0:0] redist183_i_lm11611_toi1_intcast49_mmul93_sel_x_b_51_delay_0;
    reg [0:0] redist183_i_lm11611_toi1_intcast49_mmul93_sel_x_b_51_delay_1;
    reg [0:0] redist184_i_lm11210_toi1_intcast51_mmul85_sel_x_b_51_q;
    reg [0:0] redist185_i_lm11210_toi1_intcast51_mmul85_sel_x_b_54_q;
    reg [0:0] redist185_i_lm11210_toi1_intcast51_mmul85_sel_x_b_54_delay_0;
    reg [0:0] redist185_i_lm11210_toi1_intcast51_mmul85_sel_x_b_54_delay_1;
    reg [0:0] redist186_i_lm1089_toi1_intcast53_mmul77_sel_x_b_54_q;
    reg [0:0] redist187_i_lm1089_toi1_intcast53_mmul77_sel_x_b_57_q;
    reg [0:0] redist187_i_lm1089_toi1_intcast53_mmul77_sel_x_b_57_delay_0;
    reg [0:0] redist187_i_lm1089_toi1_intcast53_mmul77_sel_x_b_57_delay_1;
    reg [0:0] redist188_i_lm1048_toi1_intcast55_mmul69_sel_x_b_57_q;
    reg [0:0] redist189_i_lm1048_toi1_intcast55_mmul69_sel_x_b_61_q;
    reg [0:0] redist189_i_lm1048_toi1_intcast55_mmul69_sel_x_b_61_delay_0;
    reg [0:0] redist189_i_lm1048_toi1_intcast55_mmul69_sel_x_b_61_delay_1;
    reg [0:0] redist189_i_lm1048_toi1_intcast55_mmul69_sel_x_b_61_delay_2;
    reg [0:0] redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_q;
    reg [0:0] redist191_i_lm1007_toi1_intcast57_mmul61_sel_x_b_64_q;
    reg [0:0] redist191_i_lm1007_toi1_intcast57_mmul61_sel_x_b_64_delay_0;
    reg [0:0] redist191_i_lm1007_toi1_intcast57_mmul61_sel_x_b_64_delay_1;
    reg [0:0] redist191_i_lm1007_toi1_intcast57_mmul61_sel_x_b_64_delay_2;
    reg [31:0] redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_q;
    reg [31:0] redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_delay_0;
    reg [11:0] redist223_i_arrayidx41_927_mmul0_narrow_x_b_1_q;
    reg [11:0] redist224_i_arrayidx41_825_mmul0_narrow_x_b_1_q;
    reg [11:0] redist225_i_arrayidx41_723_mmul0_narrow_x_b_1_q;
    reg [11:0] redist226_i_arrayidx41_621_mmul0_narrow_x_b_1_q;
    reg [11:0] redist227_i_arrayidx41_519_mmul0_narrow_x_b_1_q;
    reg [11:0] redist228_i_arrayidx41_417_mmul0_narrow_x_b_1_q;
    reg [13:0] redist229_i_arrayidx41_3171_mmul0_dupName_2_trunc_sel_x_b_1_q;
    reg [11:0] redist230_i_arrayidx41_315_mmul0_narrow_x_b_1_q;
    reg [13:0] redist231_i_arrayidx41_3069_mmul0_dupName_2_trunc_sel_x_b_1_q;
    reg [13:0] redist232_i_arrayidx41_2967_mmul0_dupName_2_trunc_sel_x_b_1_q;
    reg [13:0] redist233_i_arrayidx41_2865_mmul0_dupName_2_trunc_sel_x_b_1_q;
    reg [13:0] redist234_i_arrayidx41_2763_mmul0_dupName_2_trunc_sel_x_b_1_q;
    reg [13:0] redist235_i_arrayidx41_2661_mmul0_dupName_2_trunc_sel_x_b_1_q;
    reg [13:0] redist236_i_arrayidx41_2559_mmul0_dupName_2_trunc_sel_x_b_1_q;
    reg [11:0] redist237_i_arrayidx41_2457_mmul0_narrow_x_b_1_q;
    reg [11:0] redist238_i_arrayidx41_2355_mmul0_narrow_x_b_1_q;
    reg [11:0] redist239_i_arrayidx41_2253_mmul0_narrow_x_b_1_q;
    reg [11:0] redist240_i_arrayidx41_2151_mmul0_narrow_x_b_1_q;
    reg [11:0] redist241_i_arrayidx41_213_mmul0_narrow_x_b_1_q;
    reg [11:0] redist242_i_arrayidx41_2049_mmul0_narrow_x_b_1_q;
    reg [11:0] redist243_i_arrayidx41_1947_mmul0_narrow_x_b_1_q;
    reg [11:0] redist244_i_arrayidx41_1845_mmul0_narrow_x_b_1_q;
    reg [11:0] redist245_i_arrayidx41_1743_mmul0_narrow_x_b_1_q;
    reg [11:0] redist246_i_arrayidx41_1641_mmul0_narrow_x_b_1_q;
    reg [11:0] redist247_i_arrayidx41_1539_mmul0_narrow_x_b_1_q;
    reg [11:0] redist248_i_arrayidx41_1437_mmul0_narrow_x_b_1_q;
    reg [11:0] redist249_i_arrayidx41_1335_mmul0_narrow_x_b_1_q;
    reg [11:0] redist250_i_arrayidx41_1233_mmul0_narrow_x_b_1_q;
    reg [11:0] redist251_i_arrayidx41_1131_mmul0_narrow_x_b_1_q;
    reg [11:0] redist252_i_arrayidx41_111_mmul0_narrow_x_b_1_q;
    reg [11:0] redist253_i_arrayidx41_1029_mmul0_narrow_x_b_1_q;
    reg [31:0] redist259_i_llvm_fpga_mem_lm18428_mmul227_out_o_readdata_3_q;
    reg [31:0] redist259_i_llvm_fpga_mem_lm18428_mmul227_out_o_readdata_3_delay_0;
    reg [0:0] redist260_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_3_q;
    reg [0:0] redist260_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_3_delay_0;
    reg [0:0] redist260_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_3_delay_1;
    reg [0:0] redist261_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_6_q;
    reg [0:0] redist261_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_6_delay_0;
    reg [0:0] redist261_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_6_delay_1;
    reg [0:0] redist262_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_9_q;
    reg [0:0] redist262_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_9_delay_0;
    reg [0:0] redist262_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_9_delay_1;
    reg [0:0] redist263_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_12_q;
    reg [0:0] redist263_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_12_delay_0;
    reg [0:0] redist263_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_12_delay_1;
    reg [0:0] redist264_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_15_q;
    reg [0:0] redist264_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_15_delay_0;
    reg [0:0] redist264_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_15_delay_1;
    reg [0:0] redist265_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_18_q;
    reg [0:0] redist265_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_18_delay_0;
    reg [0:0] redist265_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_18_delay_1;
    reg [0:0] redist266_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_21_q;
    reg [0:0] redist266_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_21_delay_0;
    reg [0:0] redist266_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_21_delay_1;
    reg [0:0] redist267_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_24_q;
    reg [0:0] redist267_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_24_delay_0;
    reg [0:0] redist267_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_24_delay_1;
    reg [0:0] redist268_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_27_q;
    reg [0:0] redist268_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_27_delay_0;
    reg [0:0] redist268_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_27_delay_1;
    reg [0:0] redist269_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_30_q;
    reg [0:0] redist269_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_30_delay_0;
    reg [0:0] redist269_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_30_delay_1;
    reg [0:0] redist270_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_33_q;
    reg [0:0] redist270_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_33_delay_0;
    reg [0:0] redist270_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_33_delay_1;
    reg [0:0] redist271_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_36_q;
    reg [0:0] redist271_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_36_delay_0;
    reg [0:0] redist271_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_36_delay_1;
    reg [0:0] redist272_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_3_q;
    reg [0:0] redist272_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_3_delay_0;
    reg [0:0] redist272_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_3_delay_1;
    reg [0:0] redist273_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_6_q;
    reg [0:0] redist273_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_6_delay_0;
    reg [0:0] redist273_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_6_delay_1;
    reg [0:0] redist274_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_9_q;
    reg [0:0] redist274_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_9_delay_0;
    reg [0:0] redist274_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_9_delay_1;
    reg [0:0] redist275_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_12_q;
    reg [0:0] redist275_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_12_delay_0;
    reg [0:0] redist275_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_12_delay_1;
    reg [0:0] redist276_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_15_q;
    reg [0:0] redist276_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_15_delay_0;
    reg [0:0] redist276_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_15_delay_1;
    reg [0:0] redist277_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_18_q;
    reg [0:0] redist277_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_18_delay_0;
    reg [0:0] redist277_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_18_delay_1;
    reg [0:0] redist278_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_21_q;
    reg [0:0] redist278_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_21_delay_0;
    reg [0:0] redist278_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_21_delay_1;
    reg [0:0] redist279_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_24_q;
    reg [0:0] redist279_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_24_delay_0;
    reg [0:0] redist279_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_24_delay_1;
    reg [0:0] redist280_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_27_q;
    reg [0:0] redist280_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_27_delay_0;
    reg [0:0] redist280_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_27_delay_1;
    reg [0:0] redist281_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_30_q;
    reg [0:0] redist281_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_30_delay_0;
    reg [0:0] redist281_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_30_delay_1;
    reg [0:0] redist282_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_33_q;
    reg [0:0] redist282_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_33_delay_0;
    reg [0:0] redist282_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_33_delay_1;
    reg [0:0] redist283_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_36_q;
    reg [0:0] redist283_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_36_delay_0;
    reg [0:0] redist283_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_36_delay_1;
    reg [0:0] redist284_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor_mmul5_q_101_q;
    reg [0:0] redist285_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor152_mmul2_q_36_q;
    reg [0:0] redist286_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_3_q;
    reg [0:0] redist286_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_3_delay_0;
    reg [0:0] redist286_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_3_delay_1;
    reg [0:0] redist287_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_6_q;
    reg [0:0] redist287_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_6_delay_0;
    reg [0:0] redist287_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_6_delay_1;
    reg [0:0] redist288_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_9_q;
    reg [0:0] redist288_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_9_delay_0;
    reg [0:0] redist288_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_9_delay_1;
    reg [0:0] redist289_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_12_q;
    reg [0:0] redist289_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_12_delay_0;
    reg [0:0] redist289_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_12_delay_1;
    reg [0:0] redist290_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_15_q;
    reg [0:0] redist290_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_15_delay_0;
    reg [0:0] redist290_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_15_delay_1;
    reg [0:0] redist291_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_18_q;
    reg [0:0] redist291_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_18_delay_0;
    reg [0:0] redist291_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_18_delay_1;
    reg [0:0] redist292_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_21_q;
    reg [0:0] redist292_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_21_delay_0;
    reg [0:0] redist292_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_21_delay_1;
    reg [0:0] redist293_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_24_q;
    reg [0:0] redist293_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_24_delay_0;
    reg [0:0] redist293_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_24_delay_1;
    reg [0:0] redist294_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_27_q;
    reg [0:0] redist294_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_27_delay_0;
    reg [0:0] redist294_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_27_delay_1;
    reg [0:0] redist295_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_30_q;
    reg [0:0] redist295_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_30_delay_0;
    reg [0:0] redist295_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_30_delay_1;
    reg [0:0] redist296_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_33_q;
    reg [0:0] redist296_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_33_delay_0;
    reg [0:0] redist296_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_33_delay_1;
    reg [0:0] redist297_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_36_q;
    reg [0:0] redist297_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_36_delay_0;
    reg [0:0] redist297_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_36_delay_1;
    reg [0:0] redist298_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_3_q;
    reg [0:0] redist298_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_3_delay_0;
    reg [0:0] redist298_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_3_delay_1;
    reg [0:0] redist299_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_6_q;
    reg [0:0] redist299_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_6_delay_0;
    reg [0:0] redist299_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_6_delay_1;
    reg [0:0] redist300_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_9_q;
    reg [0:0] redist300_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_9_delay_0;
    reg [0:0] redist300_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_9_delay_1;
    reg [0:0] redist301_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_12_q;
    reg [0:0] redist301_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_12_delay_0;
    reg [0:0] redist301_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_12_delay_1;
    reg [0:0] redist302_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_15_q;
    reg [0:0] redist302_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_15_delay_0;
    reg [0:0] redist302_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_15_delay_1;
    reg [0:0] redist303_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_18_q;
    reg [0:0] redist303_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_18_delay_0;
    reg [0:0] redist303_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_18_delay_1;
    reg [0:0] redist304_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_21_q;
    reg [0:0] redist304_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_21_delay_0;
    reg [0:0] redist304_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_21_delay_1;
    reg [0:0] redist305_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_24_q;
    reg [0:0] redist305_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_24_delay_0;
    reg [0:0] redist305_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_24_delay_1;
    reg [0:0] redist306_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_27_q;
    reg [0:0] redist306_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_27_delay_0;
    reg [0:0] redist306_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_27_delay_1;
    reg [0:0] redist307_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_30_q;
    reg [0:0] redist307_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_30_delay_0;
    reg [0:0] redist307_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_30_delay_1;
    reg [0:0] redist308_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_33_q;
    reg [0:0] redist308_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_33_delay_0;
    reg [0:0] redist308_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_33_delay_1;
    reg [0:0] redist309_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_36_q;
    reg [0:0] redist309_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_36_delay_0;
    reg [0:0] redist309_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_36_delay_1;
    reg [0:0] redist310_i_barrier_dep127_mmul335_q_22_q;
    wire redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_mem_reset0;
    wire [49:0] redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_mem_ia;
    wire [0:0] redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_mem_aa;
    wire [0:0] redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_mem_ab;
    wire [49:0] redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_mem_iq;
    wire [49:0] redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_mem_q;
    wire [0:0] redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_rdcnt_q;
    (* preserve *) reg [0:0] redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_rdcnt_i;
    reg [0:0] redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_wraddr_q;
    (* dont_merge *) reg [0:0] redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_cmpReg_q;
    wire [0:0] redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_notEnable_q;
    wire [0:0] redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_nor_q;
    (* dont_merge *) reg [0:0] redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_sticky_ena_q;
    wire [0:0] redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_enaAnd_q;
    wire redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_mem_reset0;
    wire [49:0] redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_mem_ia;
    wire [0:0] redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_mem_aa;
    wire [0:0] redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_mem_ab;
    wire [49:0] redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_mem_iq;
    wire [49:0] redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_mem_q;
    wire [0:0] redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_rdcnt_q;
    (* preserve *) reg [0:0] redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_rdcnt_i;
    reg [0:0] redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_wraddr_q;
    (* dont_merge *) reg [0:0] redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_cmpReg_q;
    wire [0:0] redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_notEnable_q;
    wire [0:0] redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_nor_q;
    (* dont_merge *) reg [0:0] redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_sticky_ena_q;
    wire [0:0] redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_enaAnd_q;
    wire redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_mem_reset0;
    wire [49:0] redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_mem_ia;
    wire [0:0] redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_mem_aa;
    wire [0:0] redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_mem_ab;
    wire [49:0] redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_mem_iq;
    wire [49:0] redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_mem_q;
    wire [0:0] redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_rdcnt_q;
    (* preserve *) reg [0:0] redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_rdcnt_i;
    reg [0:0] redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_wraddr_q;
    (* dont_merge *) reg [0:0] redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_cmpReg_q;
    wire [0:0] redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_notEnable_q;
    wire [0:0] redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_nor_q;
    (* dont_merge *) reg [0:0] redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_sticky_ena_q;
    wire [0:0] redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_enaAnd_q;
    wire redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_mem_reset0;
    wire [49:0] redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_mem_ia;
    wire [0:0] redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_mem_aa;
    wire [0:0] redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_mem_ab;
    wire [49:0] redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_mem_iq;
    wire [49:0] redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_mem_q;
    wire [0:0] redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_rdcnt_q;
    (* preserve *) reg [0:0] redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_rdcnt_i;
    reg [0:0] redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_wraddr_q;
    (* dont_merge *) reg [0:0] redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_cmpReg_q;
    wire [0:0] redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_notEnable_q;
    wire [0:0] redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_nor_q;
    (* dont_merge *) reg [0:0] redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_sticky_ena_q;
    wire [0:0] redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_enaAnd_q;
    wire redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_mem_reset0;
    wire [49:0] redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_mem_ia;
    wire [0:0] redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_mem_aa;
    wire [0:0] redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_mem_ab;
    wire [49:0] redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_mem_iq;
    wire [49:0] redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_mem_q;
    wire [0:0] redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_rdcnt_q;
    (* preserve *) reg [0:0] redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_rdcnt_i;
    reg [0:0] redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_wraddr_q;
    (* dont_merge *) reg [0:0] redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_cmpReg_q;
    wire [0:0] redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_notEnable_q;
    wire [0:0] redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_nor_q;
    (* dont_merge *) reg [0:0] redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_sticky_ena_q;
    wire [0:0] redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_enaAnd_q;
    wire redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_mem_reset0;
    wire [49:0] redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_mem_ia;
    wire [0:0] redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_mem_aa;
    wire [0:0] redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_mem_ab;
    wire [49:0] redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_mem_iq;
    wire [49:0] redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_mem_q;
    wire [0:0] redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_rdcnt_q;
    (* preserve *) reg [0:0] redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_rdcnt_i;
    reg [0:0] redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_wraddr_q;
    (* dont_merge *) reg [0:0] redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_cmpReg_q;
    wire [0:0] redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_notEnable_q;
    wire [0:0] redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_nor_q;
    (* dont_merge *) reg [0:0] redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_sticky_ena_q;
    wire [0:0] redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_enaAnd_q;
    wire redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_mem_reset0;
    wire [49:0] redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_mem_ia;
    wire [0:0] redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_mem_aa;
    wire [0:0] redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_mem_ab;
    wire [49:0] redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_mem_iq;
    wire [49:0] redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_mem_q;
    wire [0:0] redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_rdcnt_q;
    (* preserve *) reg [0:0] redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_rdcnt_i;
    reg [0:0] redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_wraddr_q;
    (* dont_merge *) reg [0:0] redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_cmpReg_q;
    wire [0:0] redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_notEnable_q;
    wire [0:0] redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_nor_q;
    (* dont_merge *) reg [0:0] redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_sticky_ena_q;
    wire [0:0] redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_enaAnd_q;
    wire redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_mem_reset0;
    wire [49:0] redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_mem_ia;
    wire [0:0] redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_mem_aa;
    wire [0:0] redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_mem_ab;
    wire [49:0] redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_mem_iq;
    wire [49:0] redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_mem_q;
    wire [0:0] redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_rdcnt_q;
    (* preserve *) reg [0:0] redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_rdcnt_i;
    reg [0:0] redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_wraddr_q;
    (* dont_merge *) reg [0:0] redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_cmpReg_q;
    wire [0:0] redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_notEnable_q;
    wire [0:0] redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_nor_q;
    (* dont_merge *) reg [0:0] redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_sticky_ena_q;
    wire [0:0] redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_enaAnd_q;
    wire redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_mem_reset0;
    wire [49:0] redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_mem_ia;
    wire [0:0] redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_mem_aa;
    wire [0:0] redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_mem_ab;
    wire [49:0] redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_mem_iq;
    wire [49:0] redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_mem_q;
    wire [0:0] redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_rdcnt_q;
    (* preserve *) reg [0:0] redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_rdcnt_i;
    reg [0:0] redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_wraddr_q;
    (* dont_merge *) reg [0:0] redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_cmpReg_q;
    wire [0:0] redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_notEnable_q;
    wire [0:0] redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_nor_q;
    (* dont_merge *) reg [0:0] redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_sticky_ena_q;
    wire [0:0] redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_enaAnd_q;
    wire redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_mem_reset0;
    wire [49:0] redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_mem_ia;
    wire [0:0] redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_mem_aa;
    wire [0:0] redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_mem_ab;
    wire [49:0] redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_mem_iq;
    wire [49:0] redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_mem_q;
    wire [0:0] redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_rdcnt_q;
    (* preserve *) reg [0:0] redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_rdcnt_i;
    reg [0:0] redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_wraddr_q;
    (* dont_merge *) reg [0:0] redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_cmpReg_q;
    wire [0:0] redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_notEnable_q;
    wire [0:0] redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_nor_q;
    (* dont_merge *) reg [0:0] redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_sticky_ena_q;
    wire [0:0] redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_enaAnd_q;
    wire redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_mem_reset0;
    wire [49:0] redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_mem_ia;
    wire [0:0] redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_mem_aa;
    wire [0:0] redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_mem_ab;
    wire [49:0] redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_mem_iq;
    wire [49:0] redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_mem_q;
    wire [0:0] redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_rdcnt_q;
    (* preserve *) reg [0:0] redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_rdcnt_i;
    reg [0:0] redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_wraddr_q;
    (* dont_merge *) reg [0:0] redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_cmpReg_q;
    wire [0:0] redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_notEnable_q;
    wire [0:0] redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_nor_q;
    (* dont_merge *) reg [0:0] redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_sticky_ena_q;
    wire [0:0] redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_enaAnd_q;
    wire redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_mem_reset0;
    wire [49:0] redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_mem_ia;
    wire [0:0] redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_mem_aa;
    wire [0:0] redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_mem_ab;
    wire [49:0] redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_mem_iq;
    wire [49:0] redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_mem_q;
    wire [0:0] redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_rdcnt_q;
    (* preserve *) reg [0:0] redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_rdcnt_i;
    reg [0:0] redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_wraddr_q;
    (* dont_merge *) reg [0:0] redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_cmpReg_q;
    wire [0:0] redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_notEnable_q;
    wire [0:0] redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_nor_q;
    (* dont_merge *) reg [0:0] redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_sticky_ena_q;
    wire [0:0] redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_enaAnd_q;
    wire redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_mem_reset0;
    wire [49:0] redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_mem_ia;
    wire [0:0] redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_mem_aa;
    wire [0:0] redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_mem_ab;
    wire [49:0] redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_mem_iq;
    wire [49:0] redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_mem_q;
    wire [0:0] redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_rdcnt_q;
    (* preserve *) reg [0:0] redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_rdcnt_i;
    reg [0:0] redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_wraddr_q;
    (* dont_merge *) reg [0:0] redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_cmpReg_q;
    wire [0:0] redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_notEnable_q;
    wire [0:0] redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_nor_q;
    (* dont_merge *) reg [0:0] redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_sticky_ena_q;
    wire [0:0] redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_enaAnd_q;
    wire redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_mem_reset0;
    wire [49:0] redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_mem_ia;
    wire [0:0] redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_mem_aa;
    wire [0:0] redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_mem_ab;
    wire [49:0] redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_mem_iq;
    wire [49:0] redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_mem_q;
    wire [0:0] redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_rdcnt_q;
    (* preserve *) reg [0:0] redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_rdcnt_i;
    reg [0:0] redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_wraddr_q;
    (* dont_merge *) reg [0:0] redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_cmpReg_q;
    wire [0:0] redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_notEnable_q;
    wire [0:0] redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_nor_q;
    (* dont_merge *) reg [0:0] redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_sticky_ena_q;
    wire [0:0] redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_enaAnd_q;
    wire redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_mem_reset0;
    wire [49:0] redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_mem_ia;
    wire [0:0] redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_mem_aa;
    wire [0:0] redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_mem_ab;
    wire [49:0] redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_mem_iq;
    wire [49:0] redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_mem_q;
    wire [0:0] redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_rdcnt_q;
    (* preserve *) reg [0:0] redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_rdcnt_i;
    reg [0:0] redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_wraddr_q;
    (* dont_merge *) reg [0:0] redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_cmpReg_q;
    wire [0:0] redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_notEnable_q;
    wire [0:0] redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_nor_q;
    (* dont_merge *) reg [0:0] redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_sticky_ena_q;
    wire [0:0] redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_enaAnd_q;
    wire redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_mem_reset0;
    wire [49:0] redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_mem_ia;
    wire [0:0] redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_mem_aa;
    wire [0:0] redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_mem_ab;
    wire [49:0] redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_mem_iq;
    wire [49:0] redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_mem_q;
    wire [0:0] redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_rdcnt_q;
    (* preserve *) reg [0:0] redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_rdcnt_i;
    reg [0:0] redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_wraddr_q;
    (* dont_merge *) reg [0:0] redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_cmpReg_q;
    wire [0:0] redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_notEnable_q;
    wire [0:0] redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_nor_q;
    (* dont_merge *) reg [0:0] redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_sticky_ena_q;
    wire [0:0] redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_enaAnd_q;
    wire redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_mem_reset0;
    wire [49:0] redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_mem_ia;
    wire [0:0] redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_mem_aa;
    wire [0:0] redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_mem_ab;
    wire [49:0] redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_mem_iq;
    wire [49:0] redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_mem_q;
    wire [0:0] redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_rdcnt_q;
    (* preserve *) reg [0:0] redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_rdcnt_i;
    reg [0:0] redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_wraddr_q;
    (* dont_merge *) reg [0:0] redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_cmpReg_q;
    wire [0:0] redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_notEnable_q;
    wire [0:0] redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_nor_q;
    (* dont_merge *) reg [0:0] redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_sticky_ena_q;
    wire [0:0] redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_enaAnd_q;
    wire redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_mem_reset0;
    wire [49:0] redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_mem_ia;
    wire [0:0] redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_mem_aa;
    wire [0:0] redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_mem_ab;
    wire [49:0] redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_mem_iq;
    wire [49:0] redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_mem_q;
    wire [0:0] redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_rdcnt_q;
    (* preserve *) reg [0:0] redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_rdcnt_i;
    reg [0:0] redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_wraddr_q;
    (* dont_merge *) reg [0:0] redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_cmpReg_q;
    wire [0:0] redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_notEnable_q;
    wire [0:0] redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_nor_q;
    (* dont_merge *) reg [0:0] redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_sticky_ena_q;
    wire [0:0] redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_enaAnd_q;
    wire redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_mem_reset0;
    wire [49:0] redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_mem_ia;
    wire [0:0] redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_mem_aa;
    wire [0:0] redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_mem_ab;
    wire [49:0] redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_mem_iq;
    wire [49:0] redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_mem_q;
    wire [0:0] redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_rdcnt_q;
    (* preserve *) reg [0:0] redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_rdcnt_i;
    reg [0:0] redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_wraddr_q;
    (* dont_merge *) reg [0:0] redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_cmpReg_q;
    wire [0:0] redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_notEnable_q;
    wire [0:0] redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_nor_q;
    (* dont_merge *) reg [0:0] redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_sticky_ena_q;
    wire [0:0] redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_enaAnd_q;
    wire redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_mem_reset0;
    wire [49:0] redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_mem_ia;
    wire [0:0] redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_mem_aa;
    wire [0:0] redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_mem_ab;
    wire [49:0] redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_mem_iq;
    wire [49:0] redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_mem_q;
    wire [0:0] redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_rdcnt_q;
    (* preserve *) reg [0:0] redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_rdcnt_i;
    reg [0:0] redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_wraddr_q;
    (* dont_merge *) reg [0:0] redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_cmpReg_q;
    wire [0:0] redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_notEnable_q;
    wire [0:0] redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_nor_q;
    (* dont_merge *) reg [0:0] redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_sticky_ena_q;
    wire [0:0] redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_enaAnd_q;
    wire redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_mem_reset0;
    wire [49:0] redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_mem_ia;
    wire [0:0] redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_mem_aa;
    wire [0:0] redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_mem_ab;
    wire [49:0] redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_mem_iq;
    wire [49:0] redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_mem_q;
    wire [0:0] redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_rdcnt_q;
    (* preserve *) reg [0:0] redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_rdcnt_i;
    reg [0:0] redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_wraddr_q;
    (* dont_merge *) reg [0:0] redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_cmpReg_q;
    wire [0:0] redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_notEnable_q;
    wire [0:0] redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_nor_q;
    (* dont_merge *) reg [0:0] redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_sticky_ena_q;
    wire [0:0] redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_enaAnd_q;
    wire redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_mem_reset0;
    wire [49:0] redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_mem_ia;
    wire [0:0] redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_mem_aa;
    wire [0:0] redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_mem_ab;
    wire [49:0] redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_mem_iq;
    wire [49:0] redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_mem_q;
    wire [0:0] redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_rdcnt_q;
    (* preserve *) reg [0:0] redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_rdcnt_i;
    reg [0:0] redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_wraddr_q;
    (* dont_merge *) reg [0:0] redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_cmpReg_q;
    wire [0:0] redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_notEnable_q;
    wire [0:0] redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_nor_q;
    (* dont_merge *) reg [0:0] redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_sticky_ena_q;
    wire [0:0] redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_enaAnd_q;
    wire redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_mem_reset0;
    wire [49:0] redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_mem_ia;
    wire [0:0] redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_mem_aa;
    wire [0:0] redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_mem_ab;
    wire [49:0] redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_mem_iq;
    wire [49:0] redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_mem_q;
    wire [0:0] redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_rdcnt_q;
    (* preserve *) reg [0:0] redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_rdcnt_i;
    reg [0:0] redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_wraddr_q;
    (* dont_merge *) reg [0:0] redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_cmpReg_q;
    wire [0:0] redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_notEnable_q;
    wire [0:0] redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_nor_q;
    (* dont_merge *) reg [0:0] redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_sticky_ena_q;
    wire [0:0] redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_enaAnd_q;
    wire redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_mem_reset0;
    wire [49:0] redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_mem_ia;
    wire [0:0] redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_mem_aa;
    wire [0:0] redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_mem_ab;
    wire [49:0] redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_mem_iq;
    wire [49:0] redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_mem_q;
    wire [0:0] redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_rdcnt_q;
    (* preserve *) reg [0:0] redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_rdcnt_i;
    reg [0:0] redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_wraddr_q;
    (* dont_merge *) reg [0:0] redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_cmpReg_q;
    wire [0:0] redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_notEnable_q;
    wire [0:0] redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_nor_q;
    (* dont_merge *) reg [0:0] redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_sticky_ena_q;
    wire [0:0] redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_enaAnd_q;
    wire redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_reset0;
    wire [49:0] redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_ia;
    wire [0:0] redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_aa;
    wire [0:0] redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_ab;
    wire [49:0] redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_iq;
    wire [49:0] redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_q;
    wire [0:0] redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_rdcnt_q;
    (* preserve *) reg [0:0] redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_rdcnt_i;
    reg [0:0] redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_wraddr_q;
    (* dont_merge *) reg [0:0] redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_cmpReg_q;
    wire [0:0] redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_notEnable_q;
    wire [0:0] redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_nor_q;
    (* dont_merge *) reg [0:0] redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_sticky_ena_q;
    wire [0:0] redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_enaAnd_q;
    wire redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_reset0;
    wire [31:0] redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_ia;
    wire [2:0] redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_aa;
    wire [2:0] redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_ab;
    wire [31:0] redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_iq;
    wire [31:0] redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_q;
    wire [2:0] redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_rdcnt_q;
    (* preserve *) reg [2:0] redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_rdcnt_i;
    (* preserve *) reg redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_rdcnt_eq;
    reg [2:0] redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_wraddr_q;
    wire [2:0] redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_last_q;
    wire [0:0] redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_cmpReg_q;
    wire [0:0] redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_notEnable_q;
    wire [0:0] redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_sticky_ena_q;
    wire [0:0] redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_enaAnd_q;
    wire redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_mem_reset0;
    wire [31:0] redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_mem_ia;
    wire [0:0] redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_mem_aa;
    wire [0:0] redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_mem_ab;
    wire [31:0] redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_mem_iq;
    wire [31:0] redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_mem_q;
    wire [0:0] redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_rdcnt_q;
    (* preserve *) reg [0:0] redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_rdcnt_i;
    reg [0:0] redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_wraddr_q;
    (* dont_merge *) reg [0:0] redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_cmpReg_q;
    wire [0:0] redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_notEnable_q;
    wire [0:0] redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_sticky_ena_q;
    wire [0:0] redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_enaAnd_q;
    wire redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_mem_reset0;
    wire [31:0] redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_mem_ia;
    wire [0:0] redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_mem_aa;
    wire [0:0] redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_mem_ab;
    wire [31:0] redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_mem_iq;
    wire [31:0] redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_mem_q;
    wire [0:0] redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_rdcnt_q;
    (* preserve *) reg [0:0] redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_rdcnt_i;
    reg [0:0] redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_wraddr_q;
    (* dont_merge *) reg [0:0] redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_cmpReg_q;
    wire [0:0] redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_notEnable_q;
    wire [0:0] redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_sticky_ena_q;
    wire [0:0] redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_enaAnd_q;
    wire redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_mem_reset0;
    wire [31:0] redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_mem_ia;
    wire [0:0] redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_mem_aa;
    wire [0:0] redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_mem_ab;
    wire [31:0] redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_mem_iq;
    wire [31:0] redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_mem_q;
    wire [0:0] redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_rdcnt_q;
    (* preserve *) reg [0:0] redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_rdcnt_i;
    reg [0:0] redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_wraddr_q;
    (* dont_merge *) reg [0:0] redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_cmpReg_q;
    wire [0:0] redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_notEnable_q;
    wire [0:0] redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_sticky_ena_q;
    wire [0:0] redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_enaAnd_q;
    wire redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_mem_reset0;
    wire [31:0] redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_mem_ia;
    wire [0:0] redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_mem_aa;
    wire [0:0] redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_mem_ab;
    wire [31:0] redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_mem_iq;
    wire [31:0] redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_mem_q;
    wire [0:0] redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_rdcnt_q;
    (* preserve *) reg [0:0] redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_rdcnt_i;
    reg [0:0] redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_wraddr_q;
    (* dont_merge *) reg [0:0] redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_cmpReg_q;
    wire [0:0] redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_notEnable_q;
    wire [0:0] redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_nor_q;
    (* dont_merge *) reg [0:0] redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_sticky_ena_q;
    wire [0:0] redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_enaAnd_q;
    wire redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_mem_reset0;
    wire [31:0] redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_mem_ia;
    wire [0:0] redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_mem_aa;
    wire [0:0] redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_mem_ab;
    wire [31:0] redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_mem_iq;
    wire [31:0] redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_mem_q;
    wire [0:0] redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_rdcnt_q;
    (* preserve *) reg [0:0] redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_rdcnt_i;
    reg [0:0] redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_wraddr_q;
    (* dont_merge *) reg [0:0] redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_cmpReg_q;
    wire [0:0] redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_notEnable_q;
    wire [0:0] redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_nor_q;
    (* dont_merge *) reg [0:0] redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_sticky_ena_q;
    wire [0:0] redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_enaAnd_q;
    wire redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_mem_reset0;
    wire [31:0] redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_mem_ia;
    wire [0:0] redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_mem_aa;
    wire [0:0] redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_mem_ab;
    wire [31:0] redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_mem_iq;
    wire [31:0] redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_mem_q;
    wire [0:0] redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_rdcnt_q;
    (* preserve *) reg [0:0] redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_rdcnt_i;
    reg [0:0] redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_wraddr_q;
    (* dont_merge *) reg [0:0] redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_cmpReg_q;
    wire [0:0] redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_notEnable_q;
    wire [0:0] redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_nor_q;
    (* dont_merge *) reg [0:0] redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_sticky_ena_q;
    wire [0:0] redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_enaAnd_q;
    wire redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_mem_reset0;
    wire [31:0] redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_mem_ia;
    wire [0:0] redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_mem_aa;
    wire [0:0] redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_mem_ab;
    wire [31:0] redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_mem_iq;
    wire [31:0] redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_mem_q;
    wire [0:0] redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_rdcnt_q;
    (* preserve *) reg [0:0] redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_rdcnt_i;
    reg [0:0] redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_wraddr_q;
    (* dont_merge *) reg [0:0] redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_cmpReg_q;
    wire [0:0] redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_notEnable_q;
    wire [0:0] redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_nor_q;
    (* dont_merge *) reg [0:0] redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_sticky_ena_q;
    wire [0:0] redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_enaAnd_q;
    wire redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_mem_reset0;
    wire [31:0] redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_mem_ia;
    wire [0:0] redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_mem_aa;
    wire [0:0] redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_mem_ab;
    wire [31:0] redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_mem_iq;
    wire [31:0] redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_mem_q;
    wire [0:0] redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_rdcnt_q;
    (* preserve *) reg [0:0] redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_rdcnt_i;
    reg [0:0] redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_wraddr_q;
    (* dont_merge *) reg [0:0] redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_cmpReg_q;
    wire [0:0] redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_notEnable_q;
    wire [0:0] redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_nor_q;
    (* dont_merge *) reg [0:0] redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_sticky_ena_q;
    wire [0:0] redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_enaAnd_q;
    wire redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_mem_reset0;
    wire [31:0] redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_mem_ia;
    wire [0:0] redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_mem_aa;
    wire [0:0] redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_mem_ab;
    wire [31:0] redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_mem_iq;
    wire [31:0] redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_mem_q;
    wire [0:0] redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_rdcnt_q;
    (* preserve *) reg [0:0] redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_rdcnt_i;
    reg [0:0] redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_wraddr_q;
    (* dont_merge *) reg [0:0] redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_cmpReg_q;
    wire [0:0] redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_notEnable_q;
    wire [0:0] redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_nor_q;
    (* dont_merge *) reg [0:0] redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_sticky_ena_q;
    wire [0:0] redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_enaAnd_q;
    wire redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_mem_reset0;
    wire [31:0] redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_mem_ia;
    wire [0:0] redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_mem_aa;
    wire [0:0] redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_mem_ab;
    wire [31:0] redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_mem_iq;
    wire [31:0] redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_mem_q;
    wire [0:0] redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_rdcnt_q;
    (* preserve *) reg [0:0] redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_rdcnt_i;
    reg [0:0] redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_wraddr_q;
    (* dont_merge *) reg [0:0] redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_cmpReg_q;
    wire [0:0] redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_notEnable_q;
    wire [0:0] redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_nor_q;
    (* dont_merge *) reg [0:0] redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_sticky_ena_q;
    wire [0:0] redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_enaAnd_q;
    wire redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_mem_reset0;
    wire [31:0] redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_mem_ia;
    wire [0:0] redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_mem_aa;
    wire [0:0] redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_mem_ab;
    wire [31:0] redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_mem_iq;
    wire [31:0] redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_mem_q;
    wire [0:0] redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_rdcnt_q;
    (* preserve *) reg [0:0] redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_rdcnt_i;
    reg [0:0] redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_wraddr_q;
    (* dont_merge *) reg [0:0] redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_cmpReg_q;
    wire [0:0] redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_notEnable_q;
    wire [0:0] redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_nor_q;
    (* dont_merge *) reg [0:0] redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_sticky_ena_q;
    wire [0:0] redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_enaAnd_q;
    wire redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_mem_reset0;
    wire [31:0] redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_mem_ia;
    wire [0:0] redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_mem_aa;
    wire [0:0] redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_mem_ab;
    wire [31:0] redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_mem_iq;
    wire [31:0] redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_mem_q;
    wire [0:0] redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_rdcnt_q;
    (* preserve *) reg [0:0] redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_rdcnt_i;
    reg [0:0] redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_wraddr_q;
    (* dont_merge *) reg [0:0] redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_cmpReg_q;
    wire [0:0] redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_notEnable_q;
    wire [0:0] redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_nor_q;
    (* dont_merge *) reg [0:0] redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_sticky_ena_q;
    wire [0:0] redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_enaAnd_q;
    wire redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_mem_reset0;
    wire [31:0] redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_mem_ia;
    wire [0:0] redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_mem_aa;
    wire [0:0] redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_mem_ab;
    wire [31:0] redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_mem_iq;
    wire [31:0] redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_mem_q;
    wire [0:0] redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_rdcnt_q;
    (* preserve *) reg [0:0] redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_rdcnt_i;
    reg [0:0] redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_wraddr_q;
    (* dont_merge *) reg [0:0] redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_cmpReg_q;
    wire [0:0] redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_notEnable_q;
    wire [0:0] redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_nor_q;
    (* dont_merge *) reg [0:0] redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_sticky_ena_q;
    wire [0:0] redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_enaAnd_q;
    wire redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_mem_reset0;
    wire [31:0] redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_mem_ia;
    wire [0:0] redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_mem_aa;
    wire [0:0] redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_mem_ab;
    wire [31:0] redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_mem_iq;
    wire [31:0] redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_mem_q;
    wire [0:0] redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_rdcnt_q;
    (* preserve *) reg [0:0] redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_rdcnt_i;
    reg [0:0] redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_wraddr_q;
    (* dont_merge *) reg [0:0] redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_cmpReg_q;
    wire [0:0] redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_notEnable_q;
    wire [0:0] redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_nor_q;
    (* dont_merge *) reg [0:0] redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_sticky_ena_q;
    wire [0:0] redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_enaAnd_q;
    wire redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_mem_reset0;
    wire [31:0] redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_mem_ia;
    wire [0:0] redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_mem_aa;
    wire [0:0] redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_mem_ab;
    wire [31:0] redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_mem_iq;
    wire [31:0] redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_mem_q;
    wire [0:0] redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_rdcnt_q;
    (* preserve *) reg [0:0] redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_rdcnt_i;
    reg [0:0] redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_wraddr_q;
    (* dont_merge *) reg [0:0] redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_cmpReg_q;
    wire [0:0] redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_notEnable_q;
    wire [0:0] redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_nor_q;
    (* dont_merge *) reg [0:0] redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_sticky_ena_q;
    wire [0:0] redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_enaAnd_q;
    wire redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_mem_reset0;
    wire [31:0] redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_mem_ia;
    wire [0:0] redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_mem_aa;
    wire [0:0] redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_mem_ab;
    wire [31:0] redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_mem_iq;
    wire [31:0] redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_mem_q;
    wire [0:0] redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_rdcnt_q;
    (* preserve *) reg [0:0] redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_rdcnt_i;
    reg [0:0] redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_wraddr_q;
    (* dont_merge *) reg [0:0] redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_cmpReg_q;
    wire [0:0] redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_notEnable_q;
    wire [0:0] redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_nor_q;
    (* dont_merge *) reg [0:0] redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_sticky_ena_q;
    wire [0:0] redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_enaAnd_q;
    wire redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_mem_reset0;
    wire [31:0] redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_mem_ia;
    wire [0:0] redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_mem_aa;
    wire [0:0] redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_mem_ab;
    wire [31:0] redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_mem_iq;
    wire [31:0] redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_mem_q;
    wire [0:0] redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_rdcnt_q;
    (* preserve *) reg [0:0] redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_rdcnt_i;
    reg [0:0] redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_wraddr_q;
    (* dont_merge *) reg [0:0] redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_cmpReg_q;
    wire [0:0] redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_notEnable_q;
    wire [0:0] redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_nor_q;
    (* dont_merge *) reg [0:0] redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_sticky_ena_q;
    wire [0:0] redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_enaAnd_q;
    wire redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_mem_reset0;
    wire [31:0] redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_mem_ia;
    wire [0:0] redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_mem_aa;
    wire [0:0] redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_mem_ab;
    wire [31:0] redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_mem_iq;
    wire [31:0] redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_mem_q;
    wire [0:0] redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_rdcnt_q;
    (* preserve *) reg [0:0] redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_rdcnt_i;
    reg [0:0] redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_wraddr_q;
    (* dont_merge *) reg [0:0] redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_cmpReg_q;
    wire [0:0] redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_notEnable_q;
    wire [0:0] redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_nor_q;
    (* dont_merge *) reg [0:0] redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_sticky_ena_q;
    wire [0:0] redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_enaAnd_q;
    wire redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_mem_reset0;
    wire [31:0] redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_mem_ia;
    wire [0:0] redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_mem_aa;
    wire [0:0] redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_mem_ab;
    wire [31:0] redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_mem_iq;
    wire [31:0] redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_mem_q;
    wire [0:0] redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_rdcnt_q;
    (* preserve *) reg [0:0] redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_rdcnt_i;
    reg [0:0] redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_wraddr_q;
    (* dont_merge *) reg [0:0] redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_cmpReg_q;
    wire [0:0] redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_notEnable_q;
    wire [0:0] redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_nor_q;
    (* dont_merge *) reg [0:0] redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_sticky_ena_q;
    wire [0:0] redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_enaAnd_q;
    wire redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_mem_reset0;
    wire [31:0] redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_mem_ia;
    wire [0:0] redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_mem_aa;
    wire [0:0] redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_mem_ab;
    wire [31:0] redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_mem_iq;
    wire [31:0] redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_mem_q;
    wire [0:0] redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_rdcnt_q;
    (* preserve *) reg [0:0] redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_rdcnt_i;
    reg [0:0] redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_wraddr_q;
    (* dont_merge *) reg [0:0] redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_cmpReg_q;
    wire [0:0] redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_notEnable_q;
    wire [0:0] redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_nor_q;
    (* dont_merge *) reg [0:0] redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_sticky_ena_q;
    wire [0:0] redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_enaAnd_q;
    wire redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_mem_reset0;
    wire [31:0] redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_mem_ia;
    wire [0:0] redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_mem_aa;
    wire [0:0] redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_mem_ab;
    wire [31:0] redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_mem_iq;
    wire [31:0] redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_mem_q;
    wire [0:0] redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_rdcnt_q;
    (* preserve *) reg [0:0] redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_rdcnt_i;
    reg [0:0] redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_wraddr_q;
    (* dont_merge *) reg [0:0] redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_cmpReg_q;
    wire [0:0] redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_notEnable_q;
    wire [0:0] redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_nor_q;
    (* dont_merge *) reg [0:0] redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_sticky_ena_q;
    wire [0:0] redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_enaAnd_q;
    wire redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_mem_reset0;
    wire [31:0] redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_mem_ia;
    wire [0:0] redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_mem_aa;
    wire [0:0] redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_mem_ab;
    wire [31:0] redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_mem_iq;
    wire [31:0] redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_mem_q;
    wire [0:0] redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_rdcnt_q;
    (* preserve *) reg [0:0] redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_rdcnt_i;
    reg [0:0] redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_wraddr_q;
    (* dont_merge *) reg [0:0] redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_cmpReg_q;
    wire [0:0] redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_notEnable_q;
    wire [0:0] redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_nor_q;
    (* dont_merge *) reg [0:0] redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_sticky_ena_q;
    wire [0:0] redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_enaAnd_q;
    wire redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_mem_reset0;
    wire [31:0] redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_mem_ia;
    wire [0:0] redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_mem_aa;
    wire [0:0] redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_mem_ab;
    wire [31:0] redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_mem_iq;
    wire [31:0] redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_mem_q;
    wire [0:0] redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_rdcnt_q;
    (* preserve *) reg [0:0] redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_rdcnt_i;
    reg [0:0] redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_wraddr_q;
    (* dont_merge *) reg [0:0] redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_cmpReg_q;
    wire [0:0] redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_notEnable_q;
    wire [0:0] redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_nor_q;
    (* dont_merge *) reg [0:0] redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_sticky_ena_q;
    wire [0:0] redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_enaAnd_q;
    wire redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_reset0;
    wire [31:0] redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_ia;
    wire [0:0] redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_aa;
    wire [0:0] redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_ab;
    wire [31:0] redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_iq;
    wire [31:0] redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_q;
    wire [0:0] redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_rdcnt_q;
    (* preserve *) reg [0:0] redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_rdcnt_i;
    reg [0:0] redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_wraddr_q;
    (* dont_merge *) reg [0:0] redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_cmpReg_q;
    wire [0:0] redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_notEnable_q;
    wire [0:0] redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_nor_q;
    (* dont_merge *) reg [0:0] redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_sticky_ena_q;
    wire [0:0] redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_enaAnd_q;
    wire redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_mem_reset0;
    wire [63:0] redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_mem_ia;
    wire [0:0] redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_mem_aa;
    wire [0:0] redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_mem_ab;
    wire [63:0] redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_mem_iq;
    wire [63:0] redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_mem_q;
    wire [0:0] redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_rdcnt_q;
    (* preserve *) reg [0:0] redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_rdcnt_i;
    reg [0:0] redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_wraddr_q;
    (* dont_merge *) reg [0:0] redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_cmpReg_q;
    wire [0:0] redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_notEnable_q;
    wire [0:0] redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_nor_q;
    (* dont_merge *) reg [0:0] redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_sticky_ena_q;
    wire [0:0] redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_enaAnd_q;
    reg [63:0] redist87_sync_together518_aunroll_x_in_c0_eni9_7_tpl_7_outputreg0_q;
    wire redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_mem_reset0;
    wire [63:0] redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_mem_ia;
    wire [0:0] redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_mem_aa;
    wire [0:0] redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_mem_ab;
    wire [63:0] redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_mem_iq;
    wire [63:0] redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_mem_q;
    wire [0:0] redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_rdcnt_q;
    (* preserve *) reg [0:0] redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_rdcnt_i;
    reg [0:0] redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_wraddr_q;
    (* dont_merge *) reg [0:0] redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_cmpReg_q;
    wire [0:0] redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_notEnable_q;
    wire [0:0] redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_nor_q;
    (* dont_merge *) reg [0:0] redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_sticky_ena_q;
    wire [0:0] redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_enaAnd_q;
    reg [63:0] redist89_sync_together518_aunroll_x_in_c0_eni9_7_tpl_13_outputreg0_q;
    wire redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_mem_reset0;
    wire [63:0] redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_mem_ia;
    wire [0:0] redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_mem_aa;
    wire [0:0] redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_mem_ab;
    wire [63:0] redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_mem_iq;
    wire [63:0] redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_mem_q;
    wire [0:0] redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_rdcnt_q;
    (* preserve *) reg [0:0] redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_rdcnt_i;
    reg [0:0] redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_wraddr_q;
    (* dont_merge *) reg [0:0] redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_cmpReg_q;
    wire [0:0] redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_notEnable_q;
    wire [0:0] redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_nor_q;
    (* dont_merge *) reg [0:0] redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_sticky_ena_q;
    wire [0:0] redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_enaAnd_q;
    reg [63:0] redist91_sync_together518_aunroll_x_in_c0_eni9_7_tpl_19_outputreg0_q;
    wire redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_mem_reset0;
    wire [63:0] redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_mem_ia;
    wire [0:0] redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_mem_aa;
    wire [0:0] redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_mem_ab;
    wire [63:0] redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_mem_iq;
    wire [63:0] redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_mem_q;
    wire [0:0] redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_rdcnt_q;
    (* preserve *) reg [0:0] redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_rdcnt_i;
    reg [0:0] redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_wraddr_q;
    (* dont_merge *) reg [0:0] redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_cmpReg_q;
    wire [0:0] redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_notEnable_q;
    wire [0:0] redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_nor_q;
    (* dont_merge *) reg [0:0] redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_sticky_ena_q;
    wire [0:0] redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_enaAnd_q;
    reg [63:0] redist93_sync_together518_aunroll_x_in_c0_eni9_7_tpl_25_outputreg0_q;
    wire redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_mem_reset0;
    wire [63:0] redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_mem_ia;
    wire [0:0] redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_mem_aa;
    wire [0:0] redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_mem_ab;
    wire [63:0] redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_mem_iq;
    wire [63:0] redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_mem_q;
    wire [0:0] redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_rdcnt_q;
    (* preserve *) reg [0:0] redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_rdcnt_i;
    reg [0:0] redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_wraddr_q;
    (* dont_merge *) reg [0:0] redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_cmpReg_q;
    wire [0:0] redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_notEnable_q;
    wire [0:0] redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_nor_q;
    (* dont_merge *) reg [0:0] redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_sticky_ena_q;
    wire [0:0] redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_enaAnd_q;
    reg [63:0] redist95_sync_together518_aunroll_x_in_c0_eni9_7_tpl_31_outputreg0_q;
    wire redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_mem_reset0;
    wire [63:0] redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_mem_ia;
    wire [0:0] redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_mem_aa;
    wire [0:0] redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_mem_ab;
    wire [63:0] redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_mem_iq;
    wire [63:0] redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_mem_q;
    wire [0:0] redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_rdcnt_q;
    (* preserve *) reg [0:0] redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_rdcnt_i;
    reg [0:0] redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_wraddr_q;
    (* dont_merge *) reg [0:0] redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_cmpReg_q;
    wire [0:0] redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_notEnable_q;
    wire [0:0] redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_nor_q;
    (* dont_merge *) reg [0:0] redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_sticky_ena_q;
    wire [0:0] redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_enaAnd_q;
    reg [63:0] redist97_sync_together518_aunroll_x_in_c0_eni9_7_tpl_37_outputreg0_q;
    wire redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_mem_reset0;
    wire [63:0] redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_mem_ia;
    wire [0:0] redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_mem_aa;
    wire [0:0] redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_mem_ab;
    wire [63:0] redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_mem_iq;
    wire [63:0] redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_mem_q;
    wire [0:0] redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_rdcnt_q;
    (* preserve *) reg [0:0] redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_rdcnt_i;
    reg [0:0] redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_wraddr_q;
    (* dont_merge *) reg [0:0] redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_cmpReg_q;
    wire [0:0] redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_notEnable_q;
    wire [0:0] redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_nor_q;
    (* dont_merge *) reg [0:0] redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_sticky_ena_q;
    wire [0:0] redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_enaAnd_q;
    reg [63:0] redist99_sync_together518_aunroll_x_in_c0_eni9_7_tpl_43_outputreg0_q;
    wire redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_mem_reset0;
    wire [63:0] redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_mem_ia;
    wire [0:0] redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_mem_aa;
    wire [0:0] redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_mem_ab;
    wire [63:0] redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_mem_iq;
    wire [63:0] redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_mem_q;
    wire [0:0] redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_rdcnt_q;
    (* preserve *) reg [0:0] redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_rdcnt_i;
    reg [0:0] redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_wraddr_q;
    (* dont_merge *) reg [0:0] redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_cmpReg_q;
    wire [0:0] redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_notEnable_q;
    wire [0:0] redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_nor_q;
    (* dont_merge *) reg [0:0] redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_sticky_ena_q;
    wire [0:0] redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_enaAnd_q;
    reg [63:0] redist101_sync_together518_aunroll_x_in_c0_eni9_7_tpl_49_outputreg0_q;
    wire redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_mem_reset0;
    wire [63:0] redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_mem_ia;
    wire [0:0] redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_mem_aa;
    wire [0:0] redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_mem_ab;
    wire [63:0] redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_mem_iq;
    wire [63:0] redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_mem_q;
    wire [0:0] redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_rdcnt_q;
    (* preserve *) reg [0:0] redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_rdcnt_i;
    reg [0:0] redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_wraddr_q;
    (* dont_merge *) reg [0:0] redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_cmpReg_q;
    wire [0:0] redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_notEnable_q;
    wire [0:0] redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_nor_q;
    (* dont_merge *) reg [0:0] redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_sticky_ena_q;
    wire [0:0] redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_enaAnd_q;
    reg [63:0] redist103_sync_together518_aunroll_x_in_c0_eni9_7_tpl_55_outputreg0_q;
    wire redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_mem_reset0;
    wire [63:0] redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_mem_ia;
    wire [0:0] redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_mem_aa;
    wire [0:0] redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_mem_ab;
    wire [63:0] redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_mem_iq;
    wire [63:0] redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_mem_q;
    wire [0:0] redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_rdcnt_q;
    (* preserve *) reg [0:0] redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_rdcnt_i;
    reg [0:0] redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_wraddr_q;
    (* dont_merge *) reg [0:0] redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_cmpReg_q;
    wire [0:0] redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_notEnable_q;
    wire [0:0] redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_nor_q;
    (* dont_merge *) reg [0:0] redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_sticky_ena_q;
    wire [0:0] redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_enaAnd_q;
    reg [63:0] redist105_sync_together518_aunroll_x_in_c0_eni9_7_tpl_61_outputreg0_q;
    wire redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_mem_reset0;
    wire [63:0] redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_mem_ia;
    wire [0:0] redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_mem_aa;
    wire [0:0] redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_mem_ab;
    wire [63:0] redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_mem_iq;
    wire [63:0] redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_mem_q;
    wire [0:0] redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_rdcnt_q;
    (* preserve *) reg [0:0] redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_rdcnt_i;
    reg [0:0] redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_wraddr_q;
    (* dont_merge *) reg [0:0] redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_cmpReg_q;
    wire [0:0] redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_notEnable_q;
    wire [0:0] redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_nor_q;
    (* dont_merge *) reg [0:0] redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_sticky_ena_q;
    wire [0:0] redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_enaAnd_q;
    reg [63:0] redist107_sync_together518_aunroll_x_in_c0_eni9_7_tpl_67_outputreg0_q;
    wire redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_mem_reset0;
    wire [63:0] redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_mem_ia;
    wire [0:0] redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_mem_aa;
    wire [0:0] redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_mem_ab;
    wire [63:0] redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_mem_iq;
    wire [63:0] redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_mem_q;
    wire [0:0] redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_rdcnt_q;
    (* preserve *) reg [0:0] redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_rdcnt_i;
    reg [0:0] redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_wraddr_q;
    (* dont_merge *) reg [0:0] redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_cmpReg_q;
    wire [0:0] redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_notEnable_q;
    wire [0:0] redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_nor_q;
    (* dont_merge *) reg [0:0] redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_sticky_ena_q;
    wire [0:0] redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_enaAnd_q;
    reg [63:0] redist109_sync_together518_aunroll_x_in_c0_eni9_7_tpl_73_outputreg0_q;
    wire redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_reset0;
    wire [63:0] redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_ia;
    wire [0:0] redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_aa;
    wire [0:0] redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_ab;
    wire [63:0] redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_iq;
    wire [63:0] redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_q;
    wire [0:0] redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_rdcnt_q;
    (* preserve *) reg [0:0] redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_rdcnt_i;
    reg [0:0] redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_wraddr_q;
    (* dont_merge *) reg [0:0] redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_cmpReg_q;
    wire [0:0] redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_notEnable_q;
    wire [0:0] redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_nor_q;
    (* dont_merge *) reg [0:0] redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_sticky_ena_q;
    wire [0:0] redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_enaAnd_q;
    wire redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_reset0;
    wire [31:0] redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_ia;
    wire [6:0] redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_aa;
    wire [6:0] redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_ab;
    wire [31:0] redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_iq;
    wire [31:0] redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_q;
    wire [6:0] redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_rdcnt_q;
    (* preserve *) reg [6:0] redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_rdcnt_i;
    (* preserve *) reg redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_rdcnt_eq;
    reg [6:0] redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_wraddr_q;
    wire [7:0] redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_last_q;
    wire [7:0] redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_cmp_b;
    wire [0:0] redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_cmp_q;
    reg [0:0] redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_cmpReg_q;
    wire [0:0] redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_notEnable_q;
    wire [0:0] redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_nor_q;
    reg [0:0] redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_sticky_ena_q;
    wire [0:0] redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_enaAnd_q;
    wire redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_reset0;
    wire [31:0] redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_ia;
    wire [2:0] redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_aa;
    wire [2:0] redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_ab;
    wire [31:0] redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_iq;
    wire [31:0] redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_q;
    wire [2:0] redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_rdcnt_q;
    (* preserve *) reg [2:0] redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_rdcnt_i;
    (* preserve *) reg redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_rdcnt_eq;
    reg [2:0] redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_wraddr_q;
    wire [3:0] redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_last_q;
    wire [3:0] redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_cmp_b;
    wire [0:0] redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_cmp_q;
    (* dont_merge *) reg [0:0] redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_cmpReg_q;
    wire [0:0] redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_notEnable_q;
    wire [0:0] redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_nor_q;
    (* dont_merge *) reg [0:0] redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_sticky_ena_q;
    wire [0:0] redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_enaAnd_q;
    wire redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_reset0;
    wire [0:0] redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_ia;
    wire [4:0] redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_aa;
    wire [4:0] redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_ab;
    wire [0:0] redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_iq;
    wire [0:0] redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_q;
    wire [4:0] redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_rdcnt_q;
    (* preserve *) reg [4:0] redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_rdcnt_i;
    reg [4:0] redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_wraddr_q;
    wire [5:0] redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_last_q;
    wire [5:0] redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_cmp_b;
    wire [0:0] redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_cmp_q;
    (* dont_merge *) reg [0:0] redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_cmpReg_q;
    wire [0:0] redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_notEnable_q;
    wire [0:0] redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_nor_q;
    (* dont_merge *) reg [0:0] redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_sticky_ena_q;
    wire [0:0] redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_enaAnd_q;
    wire redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_mem_reset0;
    wire [31:0] redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_mem_ia;
    wire [0:0] redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_mem_aa;
    wire [0:0] redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_mem_ab;
    wire [31:0] redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_mem_iq;
    wire [31:0] redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_mem_q;
    wire [0:0] redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_rdcnt_q;
    (* preserve *) reg [0:0] redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_rdcnt_i;
    reg [0:0] redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_wraddr_q;
    (* dont_merge *) reg [0:0] redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_cmpReg_q;
    wire [0:0] redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_notEnable_q;
    wire [0:0] redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_nor_q;
    (* dont_merge *) reg [0:0] redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_sticky_ena_q;
    wire [0:0] redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_enaAnd_q;
    reg [31:0] redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_outputreg0_q;
    wire redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_reset0;
    wire [31:0] redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_ia;
    wire [1:0] redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_aa;
    wire [1:0] redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_ab;
    wire [31:0] redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_iq;
    wire [31:0] redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_q;
    wire [1:0] redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_rdcnt_q;
    (* preserve *) reg [1:0] redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_rdcnt_i;
    reg [1:0] redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_wraddr_q;
    wire [2:0] redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_last_q;
    wire [2:0] redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_cmp_b;
    wire [0:0] redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_cmp_q;
    (* dont_merge *) reg [0:0] redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_cmpReg_q;
    wire [0:0] redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_notEnable_q;
    wire [0:0] redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_nor_q;
    (* dont_merge *) reg [0:0] redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_sticky_ena_q;
    wire [0:0] redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_enaAnd_q;
    wire redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_reset0;
    wire [31:0] redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_ia;
    wire [2:0] redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_aa;
    wire [2:0] redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_ab;
    wire [31:0] redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_iq;
    wire [31:0] redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_q;
    wire [2:0] redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_rdcnt_q;
    (* preserve *) reg [2:0] redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_rdcnt_i;
    reg [2:0] redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_wraddr_q;
    wire [3:0] redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_last_q;
    wire [3:0] redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_cmp_b;
    wire [0:0] redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_cmp_q;
    (* dont_merge *) reg [0:0] redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_cmpReg_q;
    wire [0:0] redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_notEnable_q;
    wire [0:0] redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_nor_q;
    (* dont_merge *) reg [0:0] redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_sticky_ena_q;
    wire [0:0] redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_enaAnd_q;
    reg [31:0] redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_outputreg0_q;
    wire redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_reset0;
    wire [31:0] redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_ia;
    wire [3:0] redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_aa;
    wire [3:0] redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_ab;
    wire [31:0] redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_iq;
    wire [31:0] redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_q;
    wire [3:0] redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_rdcnt_q;
    (* preserve *) reg [3:0] redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_rdcnt_i;
    (* preserve *) reg redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_rdcnt_eq;
    reg [3:0] redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_wraddr_q;
    wire [4:0] redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_last_q;
    wire [4:0] redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_cmp_b;
    wire [0:0] redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_cmp_q;
    (* dont_merge *) reg [0:0] redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_cmpReg_q;
    wire [0:0] redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_notEnable_q;
    wire [0:0] redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_nor_q;
    (* dont_merge *) reg [0:0] redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_sticky_ena_q;
    wire [0:0] redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_enaAnd_q;
    wire redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_reset0;
    wire [31:0] redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_ia;
    wire [3:0] redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_aa;
    wire [3:0] redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_ab;
    wire [31:0] redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_iq;
    wire [31:0] redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_q;
    wire [3:0] redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_rdcnt_q;
    (* preserve *) reg [3:0] redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_rdcnt_i;
    (* preserve *) reg redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_rdcnt_eq;
    reg [3:0] redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_wraddr_q;
    wire [4:0] redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_last_q;
    wire [4:0] redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_cmp_b;
    wire [0:0] redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_cmp_q;
    (* dont_merge *) reg [0:0] redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_cmpReg_q;
    wire [0:0] redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_notEnable_q;
    wire [0:0] redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_nor_q;
    (* dont_merge *) reg [0:0] redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_sticky_ena_q;
    wire [0:0] redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_enaAnd_q;
    reg [31:0] redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_outputreg0_q;
    wire redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_reset0;
    wire [31:0] redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_ia;
    wire [3:0] redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_aa;
    wire [3:0] redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_ab;
    wire [31:0] redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_iq;
    wire [31:0] redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_q;
    wire [3:0] redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_rdcnt_q;
    (* preserve *) reg [3:0] redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_rdcnt_i;
    reg [3:0] redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_wraddr_q;
    wire [4:0] redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_last_q;
    wire [4:0] redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_cmp_b;
    wire [0:0] redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_cmp_q;
    (* dont_merge *) reg [0:0] redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_cmpReg_q;
    wire [0:0] redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_notEnable_q;
    wire [0:0] redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_nor_q;
    (* dont_merge *) reg [0:0] redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_sticky_ena_q;
    wire [0:0] redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_enaAnd_q;
    wire redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_reset0;
    wire [31:0] redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_ia;
    wire [4:0] redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_aa;
    wire [4:0] redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_ab;
    wire [31:0] redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_iq;
    wire [31:0] redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_q;
    wire [4:0] redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_rdcnt_q;
    (* preserve *) reg [4:0] redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_rdcnt_i;
    (* preserve *) reg redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_rdcnt_eq;
    reg [4:0] redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_wraddr_q;
    wire [5:0] redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_last_q;
    wire [5:0] redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_cmp_b;
    wire [0:0] redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_cmp_q;
    (* dont_merge *) reg [0:0] redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_cmpReg_q;
    wire [0:0] redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_notEnable_q;
    wire [0:0] redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_nor_q;
    (* dont_merge *) reg [0:0] redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_sticky_ena_q;
    wire [0:0] redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_enaAnd_q;
    reg [31:0] redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_outputreg0_q;
    wire redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_reset0;
    wire [31:0] redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_ia;
    wire [4:0] redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_aa;
    wire [4:0] redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_ab;
    wire [31:0] redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_iq;
    wire [31:0] redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_q;
    wire [4:0] redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_rdcnt_q;
    (* preserve *) reg [4:0] redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_rdcnt_i;
    (* preserve *) reg redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_rdcnt_eq;
    reg [4:0] redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_wraddr_q;
    wire [5:0] redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_last_q;
    wire [5:0] redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_cmp_b;
    wire [0:0] redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_cmp_q;
    (* dont_merge *) reg [0:0] redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_cmpReg_q;
    wire [0:0] redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_notEnable_q;
    wire [0:0] redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_nor_q;
    (* dont_merge *) reg [0:0] redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_sticky_ena_q;
    wire [0:0] redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_enaAnd_q;
    wire redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_reset0;
    wire [31:0] redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_ia;
    wire [4:0] redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_aa;
    wire [4:0] redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_ab;
    wire [31:0] redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_iq;
    wire [31:0] redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_q;
    wire [4:0] redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_rdcnt_q;
    (* preserve *) reg [4:0] redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_rdcnt_i;
    (* preserve *) reg redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_rdcnt_eq;
    reg [4:0] redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_wraddr_q;
    wire [5:0] redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_last_q;
    wire [5:0] redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_cmp_b;
    wire [0:0] redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_cmp_q;
    (* dont_merge *) reg [0:0] redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_cmpReg_q;
    wire [0:0] redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_notEnable_q;
    wire [0:0] redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_nor_q;
    (* dont_merge *) reg [0:0] redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_sticky_ena_q;
    wire [0:0] redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_enaAnd_q;
    reg [31:0] redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_outputreg0_q;
    wire redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_reset0;
    wire [31:0] redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_ia;
    wire [4:0] redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_aa;
    wire [4:0] redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_ab;
    wire [31:0] redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_iq;
    wire [31:0] redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_q;
    wire [4:0] redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_rdcnt_q;
    (* preserve *) reg [4:0] redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_rdcnt_i;
    (* preserve *) reg redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_rdcnt_eq;
    reg [4:0] redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_wraddr_q;
    wire [5:0] redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_last_q;
    wire [5:0] redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_cmp_b;
    wire [0:0] redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_cmp_q;
    (* dont_merge *) reg [0:0] redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_cmpReg_q;
    wire [0:0] redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_notEnable_q;
    wire [0:0] redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_nor_q;
    (* dont_merge *) reg [0:0] redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_sticky_ena_q;
    wire [0:0] redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_enaAnd_q;
    wire redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_reset0;
    wire [31:0] redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_ia;
    wire [4:0] redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_aa;
    wire [4:0] redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_ab;
    wire [31:0] redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_iq;
    wire [31:0] redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_q;
    wire [4:0] redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_rdcnt_q;
    (* preserve *) reg [4:0] redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_rdcnt_i;
    reg [4:0] redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_wraddr_q;
    wire [5:0] redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_last_q;
    wire [5:0] redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_cmp_b;
    wire [0:0] redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_cmp_q;
    (* dont_merge *) reg [0:0] redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_cmpReg_q;
    wire [0:0] redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_notEnable_q;
    wire [0:0] redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_nor_q;
    (* dont_merge *) reg [0:0] redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_sticky_ena_q;
    wire [0:0] redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_enaAnd_q;
    reg [31:0] redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_outputreg0_q;
    wire redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_reset0;
    wire [31:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_ia;
    wire [2:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_aa;
    wire [2:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_ab;
    wire [31:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_iq;
    wire [31:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_q;
    wire [2:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_rdcnt_q;
    (* preserve *) reg [2:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_rdcnt_i;
    (* preserve *) reg redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_rdcnt_eq;
    reg [2:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_wraddr_q;
    wire [2:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_last_q;
    wire [0:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_cmp_q;
    (* dont_merge *) reg [0:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_cmpReg_q;
    wire [0:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_notEnable_q;
    wire [0:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_nor_q;
    (* dont_merge *) reg [0:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_sticky_ena_q;
    wire [0:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_enaAnd_q;
    reg [31:0] redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_outputreg0_q;
    wire redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_reset0;
    wire [31:0] redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_ia;
    wire [5:0] redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_aa;
    wire [5:0] redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_ab;
    wire [31:0] redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_iq;
    wire [31:0] redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_q;
    wire [5:0] redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_rdcnt_q;
    (* preserve *) reg [5:0] redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_rdcnt_i;
    (* preserve *) reg redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_rdcnt_eq;
    reg [5:0] redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_wraddr_q;
    wire [6:0] redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_last_q;
    wire [6:0] redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_cmp_b;
    wire [0:0] redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_cmp_q;
    reg [0:0] redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_cmpReg_q;
    wire [0:0] redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_notEnable_q;
    wire [0:0] redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_nor_q;
    reg [0:0] redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_sticky_ena_q;
    wire [0:0] redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_enaAnd_q;
    wire redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_reset0;
    wire [31:0] redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_ia;
    wire [5:0] redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_aa;
    wire [5:0] redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_ab;
    wire [31:0] redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_iq;
    wire [31:0] redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_q;
    wire [5:0] redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_rdcnt_q;
    (* preserve *) reg [5:0] redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_rdcnt_i;
    (* preserve *) reg redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_rdcnt_eq;
    reg [5:0] redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_wraddr_q;
    wire [6:0] redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_last_q;
    wire [6:0] redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_cmp_b;
    wire [0:0] redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_cmp_q;
    reg [0:0] redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_cmpReg_q;
    wire [0:0] redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_notEnable_q;
    wire [0:0] redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_nor_q;
    reg [0:0] redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_sticky_ena_q;
    wire [0:0] redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_enaAnd_q;
    reg [31:0] redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_outputreg0_q;
    wire redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_reset0;
    wire [31:0] redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_ia;
    wire [5:0] redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_aa;
    wire [5:0] redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_ab;
    wire [31:0] redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_iq;
    wire [31:0] redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_q;
    wire [5:0] redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_rdcnt_q;
    (* preserve *) reg [5:0] redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_rdcnt_i;
    (* preserve *) reg redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_rdcnt_eq;
    reg [5:0] redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_wraddr_q;
    wire [6:0] redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_last_q;
    wire [6:0] redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_cmp_b;
    wire [0:0] redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_cmp_q;
    reg [0:0] redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_cmpReg_q;
    wire [0:0] redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_notEnable_q;
    wire [0:0] redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_nor_q;
    reg [0:0] redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_sticky_ena_q;
    wire [0:0] redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_enaAnd_q;
    wire redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_reset0;
    wire [31:0] redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_ia;
    wire [5:0] redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_aa;
    wire [5:0] redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_ab;
    wire [31:0] redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_iq;
    wire [31:0] redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_q;
    wire [5:0] redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_rdcnt_q;
    (* preserve *) reg [5:0] redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_rdcnt_i;
    (* preserve *) reg redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_rdcnt_eq;
    reg [5:0] redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_wraddr_q;
    wire [6:0] redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_last_q;
    wire [6:0] redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_cmp_b;
    wire [0:0] redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_cmp_q;
    reg [0:0] redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_cmpReg_q;
    wire [0:0] redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_notEnable_q;
    wire [0:0] redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_nor_q;
    reg [0:0] redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_sticky_ena_q;
    wire [0:0] redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_enaAnd_q;
    reg [31:0] redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_outputreg0_q;
    wire redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_reset0;
    wire [31:0] redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_ia;
    wire [5:0] redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_aa;
    wire [5:0] redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_ab;
    wire [31:0] redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_iq;
    wire [31:0] redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_q;
    wire [5:0] redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_rdcnt_q;
    (* preserve *) reg [5:0] redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_rdcnt_i;
    (* preserve *) reg redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_rdcnt_eq;
    reg [5:0] redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_wraddr_q;
    wire [6:0] redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_last_q;
    wire [6:0] redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_cmp_b;
    wire [0:0] redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_cmp_q;
    reg [0:0] redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_cmpReg_q;
    wire [0:0] redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_notEnable_q;
    wire [0:0] redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_nor_q;
    reg [0:0] redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_sticky_ena_q;
    wire [0:0] redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_enaAnd_q;
    wire redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_reset0;
    wire [31:0] redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_ia;
    wire [5:0] redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_aa;
    wire [5:0] redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_ab;
    wire [31:0] redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_iq;
    wire [31:0] redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_q;
    wire [5:0] redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_rdcnt_q;
    (* preserve *) reg [5:0] redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_rdcnt_i;
    (* preserve *) reg redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_rdcnt_eq;
    reg [5:0] redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_wraddr_q;
    wire [6:0] redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_last_q;
    wire [6:0] redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_cmp_b;
    wire [0:0] redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_cmp_q;
    reg [0:0] redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_cmpReg_q;
    wire [0:0] redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_notEnable_q;
    wire [0:0] redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_nor_q;
    reg [0:0] redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_sticky_ena_q;
    wire [0:0] redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_enaAnd_q;
    reg [31:0] redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_outputreg0_q;
    wire redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_reset0;
    wire [31:0] redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_ia;
    wire [5:0] redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_aa;
    wire [5:0] redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_ab;
    wire [31:0] redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_iq;
    wire [31:0] redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_q;
    wire [5:0] redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_rdcnt_q;
    (* preserve *) reg [5:0] redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_rdcnt_i;
    (* preserve *) reg redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_rdcnt_eq;
    reg [5:0] redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_wraddr_q;
    wire [6:0] redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_last_q;
    wire [6:0] redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_cmp_b;
    wire [0:0] redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_cmp_q;
    reg [0:0] redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_cmpReg_q;
    wire [0:0] redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_notEnable_q;
    wire [0:0] redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_nor_q;
    reg [0:0] redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_sticky_ena_q;
    wire [0:0] redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_enaAnd_q;
    wire redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_reset0;
    wire [31:0] redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_ia;
    wire [5:0] redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_aa;
    wire [5:0] redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_ab;
    wire [31:0] redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_iq;
    wire [31:0] redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_q;
    wire [5:0] redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_rdcnt_q;
    (* preserve *) reg [5:0] redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_rdcnt_i;
    (* preserve *) reg redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_rdcnt_eq;
    reg [5:0] redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_wraddr_q;
    wire [6:0] redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_last_q;
    wire [6:0] redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_cmp_b;
    wire [0:0] redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_cmp_q;
    reg [0:0] redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_cmpReg_q;
    wire [0:0] redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_notEnable_q;
    wire [0:0] redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_nor_q;
    reg [0:0] redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_sticky_ena_q;
    wire [0:0] redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_enaAnd_q;
    reg [31:0] redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_outputreg0_q;
    wire redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_reset0;
    wire [31:0] redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_ia;
    wire [5:0] redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_aa;
    wire [5:0] redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_ab;
    wire [31:0] redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_iq;
    wire [31:0] redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_q;
    wire [5:0] redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_rdcnt_q;
    (* preserve *) reg [5:0] redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_rdcnt_i;
    reg [5:0] redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_wraddr_q;
    wire [6:0] redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_last_q;
    wire [6:0] redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_cmp_b;
    wire [0:0] redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_cmp_q;
    reg [0:0] redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_cmpReg_q;
    wire [0:0] redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_notEnable_q;
    wire [0:0] redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_nor_q;
    reg [0:0] redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_sticky_ena_q;
    wire [0:0] redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_enaAnd_q;
    wire redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_reset0;
    wire [31:0] redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_ia;
    wire [6:0] redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_aa;
    wire [6:0] redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_ab;
    wire [31:0] redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_iq;
    wire [31:0] redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_q;
    wire [6:0] redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_rdcnt_q;
    (* preserve *) reg [6:0] redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_rdcnt_i;
    (* preserve *) reg redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_rdcnt_eq;
    reg [6:0] redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_wraddr_q;
    wire [7:0] redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_last_q;
    wire [7:0] redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_cmp_b;
    wire [0:0] redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_cmp_q;
    reg [0:0] redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_cmpReg_q;
    wire [0:0] redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_notEnable_q;
    wire [0:0] redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_nor_q;
    reg [0:0] redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_sticky_ena_q;
    wire [0:0] redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_enaAnd_q;
    reg [31:0] redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_outputreg0_q;
    wire redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_reset0;
    wire [31:0] redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_ia;
    wire [6:0] redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_aa;
    wire [6:0] redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_ab;
    wire [31:0] redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_iq;
    wire [31:0] redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_q;
    wire [6:0] redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_rdcnt_q;
    (* preserve *) reg [6:0] redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_rdcnt_i;
    (* preserve *) reg redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_rdcnt_eq;
    reg [6:0] redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_wraddr_q;
    wire [7:0] redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_last_q;
    wire [7:0] redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_cmp_b;
    wire [0:0] redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_cmp_q;
    reg [0:0] redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_cmpReg_q;
    wire [0:0] redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_notEnable_q;
    wire [0:0] redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_nor_q;
    reg [0:0] redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_sticky_ena_q;
    wire [0:0] redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_enaAnd_q;
    wire redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_reset0;
    wire [31:0] redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_ia;
    wire [6:0] redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_aa;
    wire [6:0] redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_ab;
    wire [31:0] redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_iq;
    wire [31:0] redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_q;
    wire [6:0] redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_rdcnt_q;
    (* preserve *) reg [6:0] redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_rdcnt_i;
    (* preserve *) reg redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_rdcnt_eq;
    reg [6:0] redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_wraddr_q;
    wire [7:0] redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_last_q;
    wire [7:0] redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_cmp_b;
    wire [0:0] redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_cmp_q;
    reg [0:0] redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_cmpReg_q;
    wire [0:0] redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_notEnable_q;
    wire [0:0] redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_nor_q;
    reg [0:0] redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_sticky_ena_q;
    wire [0:0] redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_enaAnd_q;
    reg [31:0] redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_outputreg0_q;
    wire redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_reset0;
    wire [31:0] redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_ia;
    wire [6:0] redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_aa;
    wire [6:0] redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_ab;
    wire [31:0] redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_iq;
    wire [31:0] redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_q;
    wire [6:0] redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_rdcnt_q;
    (* preserve *) reg [6:0] redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_rdcnt_i;
    (* preserve *) reg redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_rdcnt_eq;
    reg [6:0] redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_wraddr_q;
    wire [7:0] redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_last_q;
    wire [7:0] redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_cmp_b;
    wire [0:0] redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_cmp_q;
    reg [0:0] redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_cmpReg_q;
    wire [0:0] redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_notEnable_q;
    wire [0:0] redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_nor_q;
    reg [0:0] redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_sticky_ena_q;
    wire [0:0] redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_enaAnd_q;
    wire redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_reset0;
    wire [31:0] redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_ia;
    wire [6:0] redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_aa;
    wire [6:0] redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_ab;
    wire [31:0] redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_iq;
    wire [31:0] redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_q;
    wire [6:0] redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_rdcnt_q;
    (* preserve *) reg [6:0] redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_rdcnt_i;
    (* preserve *) reg redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_rdcnt_eq;
    reg [6:0] redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_wraddr_q;
    wire [7:0] redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_last_q;
    wire [7:0] redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_cmp_b;
    wire [0:0] redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_cmp_q;
    reg [0:0] redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_cmpReg_q;
    wire [0:0] redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_notEnable_q;
    wire [0:0] redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_nor_q;
    reg [0:0] redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_sticky_ena_q;
    wire [0:0] redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_enaAnd_q;
    reg [31:0] redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_outputreg0_q;
    wire redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_reset0;
    wire [31:0] redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_ia;
    wire [6:0] redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_aa;
    wire [6:0] redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_ab;
    wire [31:0] redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_iq;
    wire [31:0] redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_q;
    wire [6:0] redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_rdcnt_q;
    (* preserve *) reg [6:0] redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_rdcnt_i;
    (* preserve *) reg redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_rdcnt_eq;
    reg [6:0] redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_wraddr_q;
    wire [7:0] redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_last_q;
    wire [7:0] redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_cmp_b;
    wire [0:0] redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_cmp_q;
    reg [0:0] redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_cmpReg_q;
    wire [0:0] redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_notEnable_q;
    wire [0:0] redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_nor_q;
    reg [0:0] redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_sticky_ena_q;
    wire [0:0] redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_enaAnd_q;
    wire redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_reset0;
    wire [31:0] redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_ia;
    wire [6:0] redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_aa;
    wire [6:0] redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_ab;
    wire [31:0] redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_iq;
    wire [31:0] redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_q;
    wire [6:0] redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_rdcnt_q;
    (* preserve *) reg [6:0] redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_rdcnt_i;
    (* preserve *) reg redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_rdcnt_eq;
    reg [6:0] redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_wraddr_q;
    wire [7:0] redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_last_q;
    wire [7:0] redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_cmp_b;
    wire [0:0] redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_cmp_q;
    reg [0:0] redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_cmpReg_q;
    wire [0:0] redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_notEnable_q;
    wire [0:0] redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_nor_q;
    reg [0:0] redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_sticky_ena_q;
    wire [0:0] redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_enaAnd_q;
    reg [31:0] redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_outputreg0_q;
    wire redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_reset0;
    wire [31:0] redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_ia;
    wire [6:0] redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_aa;
    wire [6:0] redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_ab;
    wire [31:0] redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_iq;
    wire [31:0] redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_q;
    wire [6:0] redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_rdcnt_q;
    (* preserve *) reg [6:0] redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_rdcnt_i;
    (* preserve *) reg redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_rdcnt_eq;
    reg [6:0] redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_wraddr_q;
    wire [7:0] redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_last_q;
    wire [7:0] redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_cmp_b;
    wire [0:0] redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_cmp_q;
    reg [0:0] redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_cmpReg_q;
    wire [0:0] redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_notEnable_q;
    wire [0:0] redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_nor_q;
    reg [0:0] redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_sticky_ena_q;
    wire [0:0] redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_enaAnd_q;
    wire redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_reset0;
    wire [31:0] redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_ia;
    wire [6:0] redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_aa;
    wire [6:0] redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_ab;
    wire [31:0] redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_iq;
    wire [31:0] redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_q;
    wire [6:0] redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_rdcnt_q;
    (* preserve *) reg [6:0] redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_rdcnt_i;
    (* preserve *) reg redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_rdcnt_eq;
    reg [6:0] redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_wraddr_q;
    wire [7:0] redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_last_q;
    wire [7:0] redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_cmp_b;
    wire [0:0] redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_cmp_q;
    reg [0:0] redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_cmpReg_q;
    wire [0:0] redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_notEnable_q;
    wire [0:0] redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_nor_q;
    reg [0:0] redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_sticky_ena_q;
    wire [0:0] redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_enaAnd_q;
    wire redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_reset0;
    wire [31:0] redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_ia;
    wire [4:0] redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_aa;
    wire [4:0] redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_ab;
    wire [31:0] redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_iq;
    wire [31:0] redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_q;
    wire [4:0] redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_rdcnt_q;
    (* preserve *) reg [4:0] redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_rdcnt_i;
    (* preserve *) reg redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_rdcnt_eq;
    reg [4:0] redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_wraddr_q;
    wire [4:0] redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_last_q;
    wire [0:0] redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_cmp_q;
    (* dont_merge *) reg [0:0] redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_cmpReg_q;
    wire [0:0] redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_notEnable_q;
    wire [0:0] redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_nor_q;
    (* dont_merge *) reg [0:0] redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_sticky_ena_q;
    wire [0:0] redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_enaAnd_q;
    reg [31:0] redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_outputreg0_q;
    wire redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_reset0;
    wire [31:0] redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_ia;
    wire [3:0] redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_aa;
    wire [3:0] redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_ab;
    wire [31:0] redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_iq;
    wire [31:0] redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_q;
    wire [3:0] redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_rdcnt_q;
    (* preserve *) reg [3:0] redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_rdcnt_i;
    (* preserve *) reg redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_rdcnt_eq;
    reg [3:0] redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_wraddr_q;
    wire [4:0] redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_last_q;
    wire [4:0] redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_cmp_b;
    wire [0:0] redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_cmp_q;
    (* dont_merge *) reg [0:0] redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_cmpReg_q;
    wire [0:0] redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_notEnable_q;
    wire [0:0] redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_nor_q;
    (* dont_merge *) reg [0:0] redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_sticky_ena_q;
    wire [0:0] redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_enaAnd_q;
    wire redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_reset0;
    wire [31:0] redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_ia;
    wire [3:0] redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_aa;
    wire [3:0] redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_ab;
    wire [31:0] redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_iq;
    wire [31:0] redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_q;
    wire [3:0] redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_rdcnt_q;
    (* preserve *) reg [3:0] redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_rdcnt_i;
    (* preserve *) reg redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_rdcnt_eq;
    reg [3:0] redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_wraddr_q;
    wire [4:0] redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_last_q;
    wire [4:0] redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_cmp_b;
    wire [0:0] redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_cmp_q;
    (* dont_merge *) reg [0:0] redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_cmpReg_q;
    wire [0:0] redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_notEnable_q;
    wire [0:0] redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_nor_q;
    (* dont_merge *) reg [0:0] redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_sticky_ena_q;
    wire [0:0] redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_enaAnd_q;
    reg [31:0] redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_outputreg0_q;
    wire redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_reset0;
    wire [31:0] redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_ia;
    wire [2:0] redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_aa;
    wire [2:0] redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_ab;
    wire [31:0] redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_iq;
    wire [31:0] redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_q;
    wire [2:0] redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_rdcnt_q;
    (* preserve *) reg [2:0] redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_rdcnt_i;
    (* preserve *) reg redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_rdcnt_eq;
    reg [2:0] redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_wraddr_q;
    wire [3:0] redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_last_q;
    wire [3:0] redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_cmp_b;
    wire [0:0] redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_cmp_q;
    (* dont_merge *) reg [0:0] redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_cmpReg_q;
    wire [0:0] redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_notEnable_q;
    wire [0:0] redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_nor_q;
    (* dont_merge *) reg [0:0] redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_sticky_ena_q;
    wire [0:0] redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_enaAnd_q;
    wire redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_reset0;
    wire [31:0] redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_ia;
    wire [2:0] redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_aa;
    wire [2:0] redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_ab;
    wire [31:0] redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_iq;
    wire [31:0] redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_q;
    wire [2:0] redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_rdcnt_q;
    (* preserve *) reg [2:0] redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_rdcnt_i;
    (* preserve *) reg redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_rdcnt_eq;
    reg [2:0] redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_wraddr_q;
    wire [2:0] redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_last_q;
    wire [0:0] redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_cmp_q;
    (* dont_merge *) reg [0:0] redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_cmpReg_q;
    wire [0:0] redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_notEnable_q;
    wire [0:0] redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_nor_q;
    (* dont_merge *) reg [0:0] redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_sticky_ena_q;
    wire [0:0] redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_enaAnd_q;
    reg [31:0] redist259_i_llvm_fpga_mem_lm18428_mmul227_out_o_readdata_3_outputreg0_q;
    wire redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_reset0;
    wire [0:0] redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_ia;
    wire [4:0] redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_aa;
    wire [4:0] redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_ab;
    wire [0:0] redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_iq;
    wire [0:0] redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_q;
    wire [4:0] redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_rdcnt_i;
    reg [4:0] redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_wraddr_q;
    wire [5:0] redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_last_q;
    wire [5:0] redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_cmp_b;
    wire [0:0] redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_cmpReg_q;
    wire [0:0] redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_notEnable_q;
    wire [0:0] redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_sticky_ena_q;
    wire [0:0] redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_enaAnd_q;
    wire redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_reset0;
    wire [0:0] redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_ia;
    wire [4:0] redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_aa;
    wire [4:0] redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_ab;
    wire [0:0] redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_iq;
    wire [0:0] redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_q;
    wire [4:0] redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_rdcnt_i;
    reg [4:0] redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_wraddr_q;
    wire [5:0] redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_last_q;
    wire [5:0] redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_cmp_b;
    wire [0:0] redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_cmpReg_q;
    wire [0:0] redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_notEnable_q;
    wire [0:0] redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_sticky_ena_q;
    wire [0:0] redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_enaAnd_q;
    wire redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_reset0;
    wire [31:0] redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_ia;
    wire [4:0] redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_aa;
    wire [4:0] redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_ab;
    wire [31:0] redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_iq;
    wire [31:0] redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_q;
    wire [4:0] redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_rdcnt_i;
    reg [4:0] redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_wraddr_q;
    wire [5:0] redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_last_q;
    wire [5:0] redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_cmp_b;
    wire [0:0] redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_cmpReg_q;
    wire [0:0] redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_notEnable_q;
    wire [0:0] redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_sticky_ena_q;
    wire [0:0] redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_enaAnd_q;
    wire redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_reset0;
    wire [31:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_ia;
    wire [4:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_aa;
    wire [4:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_ab;
    wire [31:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_iq;
    wire [31:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_q;
    wire [4:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_rdcnt_q;
    (* preserve *) reg [4:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_rdcnt_i;
    reg [4:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_wraddr_q;
    wire [5:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_last_q;
    wire [5:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_cmp_b;
    wire [0:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_cmp_q;
    (* dont_merge *) reg [0:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_cmpReg_q;
    wire [0:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_nor_q;
    (* dont_merge *) reg [0:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_sticky_ena_q;
    wire [0:0] redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_enaAnd_q;


    // VCC(CONSTANT,1)
    assign VCC_q = $unsigned(1'b1);

    // redist113_sync_together518_aunroll_x_in_i_valid_1(DELAY,1445)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist113_sync_together518_aunroll_x_in_i_valid_1_q <= '0;
        end
        else
        begin
            redist113_sync_together518_aunroll_x_in_i_valid_1_q <= $unsigned(in_i_valid);
        end
    end

    // valid_fanout_reg1(REG,1167)@293 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg1_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg1_q <= $unsigned(redist113_sync_together518_aunroll_x_in_i_valid_1_q);
        end
    end

    // GND(CONSTANT,0)
    assign GND_q = $unsigned(1'b0);

    // redist52_sync_together518_aunroll_x_in_c0_eni9_2_tpl_1(DELAY,1384)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist52_sync_together518_aunroll_x_in_c0_eni9_2_tpl_1_q <= '0;
        end
        else
        begin
            redist52_sync_together518_aunroll_x_in_c0_eni9_2_tpl_1_q <= $unsigned(in_c0_eni9_2_tpl);
        end
    end

    // i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor_mmul5(REG,330)@293 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor_mmul5_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor_mmul5_q <= redist52_sync_together518_aunroll_x_in_c0_eni9_2_tpl_1_q;
        end
    end

    // redist54_sync_together518_aunroll_x_in_c0_eni9_3_tpl_1(DELAY,1386)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist54_sync_together518_aunroll_x_in_c0_eni9_3_tpl_1_q <= '0;
        end
        else
        begin
            redist54_sync_together518_aunroll_x_in_c0_eni9_3_tpl_1_q <= $unsigned(in_c0_eni9_3_tpl);
        end
    end

    // i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor_mmul9(REG,334)@293 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor_mmul9_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor_mmul9_q <= redist54_sync_together518_aunroll_x_in_c0_eni9_3_tpl_1_q;
        end
    end

    // redist51_sync_together518_aunroll_x_in_c0_eni9_1_tpl_2(DELAY,1383)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist51_sync_together518_aunroll_x_in_c0_eni9_1_tpl_2_delay_0 <= '0;
            redist51_sync_together518_aunroll_x_in_c0_eni9_1_tpl_2_q <= '0;
        end
        else
        begin
            redist51_sync_together518_aunroll_x_in_c0_eni9_1_tpl_2_delay_0 <= $unsigned(in_c0_eni9_1_tpl);
            redist51_sync_together518_aunroll_x_in_c0_eni9_1_tpl_2_q <= redist51_sync_together518_aunroll_x_in_c0_eni9_1_tpl_2_delay_0;
        end
    end

    // redist57_sync_together518_aunroll_x_in_c0_eni9_4_tpl_2(DELAY,1389)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist57_sync_together518_aunroll_x_in_c0_eni9_4_tpl_2_delay_0 <= '0;
            redist57_sync_together518_aunroll_x_in_c0_eni9_4_tpl_2_q <= '0;
        end
        else
        begin
            redist57_sync_together518_aunroll_x_in_c0_eni9_4_tpl_2_delay_0 <= $unsigned(in_c0_eni9_4_tpl);
            redist57_sync_together518_aunroll_x_in_c0_eni9_4_tpl_2_q <= redist57_sync_together518_aunroll_x_in_c0_eni9_4_tpl_2_delay_0;
        end
    end

    // i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x(BLACKBOX,1097)@294
    // in in_i_stall@20000000
    // out out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_address@20000000
    // out out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_burstcount@20000000
    // out out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_byteenable@20000000
    // out out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_enable@20000000
    // out out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_read@20000000
    // out out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_write@20000000
    // out out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_writedata@20000000
    // out out_o_stall@297
    // out out_o_valid@298
    // out out_o_readdata_0_tpl@298
    // out out_o_readdata_1_tpl@298
    // out out_o_readdata_2_tpl@298
    // out out_o_readdata_3_tpl@298
    // out out_o_readdata_4_tpl@298
    // out out_o_readdata_5_tpl@298
    // out out_o_readdata_6_tpl@298
    // out out_o_readdata_7_tpl@298
    // out out_o_readdata_8_tpl@298
    // out out_o_readdata_9_tpl@298
    // out out_o_readdata_10_tpl@298
    // out out_o_readdata_11_tpl@298
    // out out_o_readdata_12_tpl@298
    // out out_o_readdata_13_tpl@298
    // out out_o_readdata_14_tpl@298
    // out out_o_readdata_15_tpl@298
    // out out_o_readdata_16_tpl@298
    // out out_o_readdata_17_tpl@298
    // out out_o_readdata_18_tpl@298
    // out out_o_readdata_19_tpl@298
    // out out_o_readdata_20_tpl@298
    // out out_o_readdata_21_tpl@298
    // out out_o_readdata_22_tpl@298
    // out out_o_readdata_23_tpl@298
    // out out_o_readdata_24_tpl@298
    // out out_o_readdata_25_tpl@298
    // out out_o_readdata_26_tpl@298
    // out out_o_readdata_27_tpl@298
    // out out_o_readdata_28_tpl@298
    // out out_o_readdata_29_tpl@298
    // out out_o_readdata_30_tpl@298
    // out out_o_readdata_31_tpl@298
    mmul_i_llvm_fpga_mem_memcoalesce_load_fpgaunique_321_mmul0 thei_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x (
        .in_AddrOffset(redist57_sync_together518_aunroll_x_in_c0_eni9_4_tpl_2_q),
        .in_flush(in_flush),
        .in_i_address(redist51_sync_together518_aunroll_x_in_c0_eni9_1_tpl_2_q),
        .in_i_dependence(i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor_mmul9_q),
        .in_i_predicate(i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor_mmul5_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg1_q),
        .in_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_readdata(in_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_readdata),
        .in_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_readdatavalid(in_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_readdatavalid),
        .in_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_waitrequest(in_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_waitrequest),
        .in_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_writeack(in_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_writeack),
        .out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_address(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_address),
        .out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_burstcount(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_burstcount),
        .out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_byteenable(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_byteenable),
        .out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_enable(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_enable),
        .out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_read(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_read),
        .out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_write(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_write),
        .out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_writedata(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_writedata),
        .out_o_stall(),
        .out_o_valid(),
        .out_o_readdata_0_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_0_tpl),
        .out_o_readdata_1_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl),
        .out_o_readdata_2_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl),
        .out_o_readdata_3_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl),
        .out_o_readdata_4_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl),
        .out_o_readdata_5_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl),
        .out_o_readdata_6_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl),
        .out_o_readdata_7_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl),
        .out_o_readdata_8_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl),
        .out_o_readdata_9_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl),
        .out_o_readdata_10_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl),
        .out_o_readdata_11_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl),
        .out_o_readdata_12_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl),
        .out_o_readdata_13_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl),
        .out_o_readdata_14_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl),
        .out_o_readdata_15_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl),
        .out_o_readdata_16_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl),
        .out_o_readdata_17_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl),
        .out_o_readdata_18_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl),
        .out_o_readdata_19_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl),
        .out_o_readdata_20_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl),
        .out_o_readdata_21_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl),
        .out_o_readdata_22_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl),
        .out_o_readdata_23_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl),
        .out_o_readdata_24_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl),
        .out_o_readdata_25_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl),
        .out_o_readdata_26_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl),
        .out_o_readdata_27_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl),
        .out_o_readdata_28_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl),
        .out_o_readdata_29_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl),
        .out_o_readdata_30_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl),
        .out_o_readdata_31_tpl(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl),
        .clock(clock),
        .resetn(resetn)
    );

    // ext_sig_sync_out(GPOUT,102)
    assign out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_address = i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_address;
    assign out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_enable = i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_enable;
    assign out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_read = i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_read;
    assign out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_write = i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_write;
    assign out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_writedata = i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_writedata;
    assign out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_byteenable = i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_byteenable;
    assign out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_burstcount = i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_memcoalesce_load_mmul_fpgaunique_321_mmul_avm_burstcount;

    // redist114_sync_together518_aunroll_x_in_i_valid_3(DELAY,1446)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist114_sync_together518_aunroll_x_in_i_valid_3_delay_0 <= '0;
            redist114_sync_together518_aunroll_x_in_i_valid_3_q <= '0;
        end
        else
        begin
            redist114_sync_together518_aunroll_x_in_i_valid_3_delay_0 <= $unsigned(redist113_sync_together518_aunroll_x_in_i_valid_1_q);
            redist114_sync_together518_aunroll_x_in_i_valid_3_q <= redist114_sync_together518_aunroll_x_in_i_valid_3_delay_0;
        end
    end

    // redist115_sync_together518_aunroll_x_in_i_valid_5(DELAY,1447)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist115_sync_together518_aunroll_x_in_i_valid_5_delay_0 <= '0;
            redist115_sync_together518_aunroll_x_in_i_valid_5_q <= '0;
        end
        else
        begin
            redist115_sync_together518_aunroll_x_in_i_valid_5_delay_0 <= $unsigned(redist114_sync_together518_aunroll_x_in_i_valid_3_q);
            redist115_sync_together518_aunroll_x_in_i_valid_5_q <= redist115_sync_together518_aunroll_x_in_i_valid_5_delay_0;
        end
    end

    // valid_fanout_reg2(REG,1168)@297 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg2_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg2_q <= $unsigned(redist115_sync_together518_aunroll_x_in_i_valid_5_q);
        end
    end

    // i_memcoalesce_load_mmul_fpgaunique_321_toi1_intcast3_mmul13_sel_x(BITSELECT,1162)@298
    assign i_memcoalesce_load_mmul_fpgaunique_321_toi1_intcast3_mmul13_sel_x_b = i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_0_tpl[0:0];

    // redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_notEnable(LOGICAL,1853)
    assign redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_nor(LOGICAL,1854)
    assign redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_nor_q = ~ (redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_notEnable_q | redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_sticky_ena_q);

    // redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_last(CONSTANT,1850)
    assign redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_last_q = $unsigned(3'b011);

    // redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_cmp(LOGICAL,1851)
    assign redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_cmp_q = $unsigned(redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_last_q == redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_cmpReg(REG,1852)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_cmpReg_q <= $unsigned(redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_cmp_q);
        end
    end

    // redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_sticky_ena(REG,1855)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_nor_q == 1'b1)
        begin
            redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_sticky_ena_q <= $unsigned(redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_cmpReg_q);
        end
    end

    // redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_enaAnd(LOGICAL,1856)
    assign redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_enaAnd_q = redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_sticky_ena_q & VCC_q;

    // redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_rdcnt(COUNTER,1848)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_rdcnt_i <= 3'd0;
            redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_rdcnt_i == 3'd3)
            begin
                redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_rdcnt_eq <= 1'b0;
            end
            if (redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_rdcnt_eq == 1'b1)
            begin
                redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_rdcnt_i <= $unsigned(redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_rdcnt_i <= $unsigned(redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_rdcnt_q = redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_rdcnt_i[2:0];

    // redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_wraddr(REG,1849)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_wraddr_q <= $unsigned(redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_rdcnt_q);
        end
    end

    // redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem(DUALMEM,1847)
    assign redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_ia = $unsigned(in_c0_eni9_5_tpl);
    assign redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_aa = redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_wraddr_q;
    assign redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_ab = redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_rdcnt_q;
    assign redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_dmem (
        .clocken1(redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_aa),
        .data_a(redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_ab),
        .q_b(redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_q = redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_iq[31:0];

    // i_llvm_fpga_wg_limiter_exit_unnamed_mmul4_mmul16(BLACKBOX,367)@298
    // in in_stall_in@20000000
    // out out_data_out@299
    // out out_exit_stall_in@299
    // out out_exit_valid_in@299
    // out out_stall_out@20000000
    // out out_valid_out@299
    mmul_i_llvm_fpga_wg_limiter_exit_unnamed_4_mmul0 thei_llvm_fpga_wg_limiter_exit_unnamed_mmul4_mmul16 (
        .in_data_in(redist58_sync_together518_aunroll_x_in_c0_eni9_5_tpl_6_mem_q),
        .in_exit_stall_out(in_wgl_0_exit_exit_stall_out),
        .in_exit_valid_out(in_wgl_0_exit_exit_valid_out),
        .in_lim_exit_dep(i_memcoalesce_load_mmul_fpgaunique_321_toi1_intcast3_mmul13_sel_x_b),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg2_q),
        .out_data_out(),
        .out_exit_stall_in(i_llvm_fpga_wg_limiter_exit_unnamed_mmul4_mmul16_out_exit_stall_in),
        .out_exit_valid_in(i_llvm_fpga_wg_limiter_exit_unnamed_mmul4_mmul16_out_exit_valid_in),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_0_ext_sig_sync_out_x(GPOUT,567)
    assign out_wgl_0_exit_exit_valid_in = i_llvm_fpga_wg_limiter_exit_unnamed_mmul4_mmul16_out_exit_valid_in;
    assign out_wgl_0_exit_exit_stall_in = i_llvm_fpga_wg_limiter_exit_unnamed_mmul4_mmul16_out_exit_stall_in;

    // valid_fanout_reg3(REG,1169)@292 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg3_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg3_q <= $unsigned(in_i_valid);
        end
    end

    // i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4(REG,327)@292 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q <= in_c0_eni9_2_tpl;
        end
    end

    // i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8(REG,331)@292 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q <= in_c0_eni9_3_tpl;
        end
    end

    // c_Bwrk(CONSTANT,33)
    assign c_Bwrk_q = $unsigned(64'b0100000001000001000000000000000000000000000000000000000000000000);

    // i_arrayidx414_mmul0_upper_bits_x_merged_bit_select(BITSELECT,1331)@293
    assign i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b = c_Bwrk_q[63:14];
    assign i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c = c_Bwrk_q[13:0];

    // redist59_sync_together518_aunroll_x_in_c0_eni9_6_tpl_1(DELAY,1391)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist59_sync_together518_aunroll_x_in_c0_eni9_6_tpl_1_q <= '0;
        end
        else
        begin
            redist59_sync_together518_aunroll_x_in_c0_eni9_6_tpl_1_q <= $unsigned(in_c0_eni9_6_tpl);
        end
    end

    // i_idxprom40_mmul17_sel_x(BITSELECT,1080)@293
    assign i_idxprom40_mmul17_sel_x_b = $unsigned({{32{redist59_sync_together518_aunroll_x_in_c0_eni9_6_tpl_1_q[31]}}, redist59_sync_together518_aunroll_x_in_c0_eni9_6_tpl_1_q[31:0]});

    // i_arrayidx414_mmul0_dupName_0_trunc_sel_x(BITSELECT,675)@293
    assign i_arrayidx414_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_mmul17_sel_x_b[13:0];

    // i_arrayidx414_mmul0_narrow_x(BITSELECT,668)@293
    assign i_arrayidx414_mmul0_narrow_x_b = i_arrayidx414_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // i_arrayidx414_mmul0_shift_join_x(BITJOIN,669)@293
    assign i_arrayidx414_mmul0_shift_join_x_q = {i_arrayidx414_mmul0_narrow_x_b, i_arrayidx414_mmul18_vt_const_1_q};

    // i_arrayidx414_mmul0_add_x(ADD,665)@293
    assign i_arrayidx414_mmul0_add_x_a = {1'b0, i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c};
    assign i_arrayidx414_mmul0_add_x_b = {1'b0, i_arrayidx414_mmul0_shift_join_x_q};
    assign i_arrayidx414_mmul0_add_x_o = $unsigned(i_arrayidx414_mmul0_add_x_a) + $unsigned(i_arrayidx414_mmul0_add_x_b);
    assign i_arrayidx414_mmul0_add_x_q = i_arrayidx414_mmul0_add_x_o[14:0];

    // i_arrayidx414_mmul0_dupName_2_trunc_sel_x(BITSELECT,676)@293
    assign i_arrayidx414_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx414_mmul0_add_x_q[13:0];

    // i_arrayidx414_mmul0_append_upper_bits_x(BITJOIN,666)@293
    assign i_arrayidx414_mmul0_append_upper_bits_x_q = {i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b, i_arrayidx414_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx414_mmul18_vt_select_63(BITSELECT,136)@293
    assign i_arrayidx414_mmul18_vt_select_63_b = i_arrayidx414_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx414_mmul18_vt_const_1(CONSTANT,134)
    assign i_arrayidx414_mmul18_vt_const_1_q = $unsigned(2'b00);

    // i_arrayidx414_mmul18_vt_join(BITJOIN,135)@293
    assign i_arrayidx414_mmul18_vt_join_q = {i_arrayidx414_mmul18_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist85_sync_together518_aunroll_x_in_c0_eni9_7_tpl_1(DELAY,1417)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist85_sync_together518_aunroll_x_in_c0_eni9_7_tpl_1_q <= '0;
        end
        else
        begin
            redist85_sync_together518_aunroll_x_in_c0_eni9_7_tpl_1_q <= $unsigned(in_c0_eni9_7_tpl);
        end
    end

    // i_llvm_fpga_mem_lm802_mmul19(BLACKBOX,362)@293
    // in in_i_stall@20000000
    // out out_lm802_mmul_avm_address@20000000
    // out out_lm802_mmul_avm_burstcount@20000000
    // out out_lm802_mmul_avm_byteenable@20000000
    // out out_lm802_mmul_avm_enable@20000000
    // out out_lm802_mmul_avm_read@20000000
    // out out_lm802_mmul_avm_write@20000000
    // out out_lm802_mmul_avm_writedata@20000000
    // out out_o_readdata@298
    // out out_o_stall@297
    // out out_o_valid@298
    mmul_i_llvm_fpga_mem_lm802_0 thei_llvm_fpga_mem_lm802_mmul19 (
        .in_AddrOffset(redist85_sync_together518_aunroll_x_in_c0_eni9_7_tpl_1_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx414_mmul18_vt_join_q),
        .in_i_dependence(i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q),
        .in_i_predicate(i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg3_q),
        .in_lm802_mmul_avm_readdata(in_lm802_mmul_avm_readdata),
        .in_lm802_mmul_avm_readdatavalid(in_lm802_mmul_avm_readdatavalid),
        .in_lm802_mmul_avm_waitrequest(in_lm802_mmul_avm_waitrequest),
        .in_lm802_mmul_avm_writeack(in_lm802_mmul_avm_writeack),
        .out_lm802_mmul_avm_address(i_llvm_fpga_mem_lm802_mmul19_out_lm802_mmul_avm_address),
        .out_lm802_mmul_avm_burstcount(i_llvm_fpga_mem_lm802_mmul19_out_lm802_mmul_avm_burstcount),
        .out_lm802_mmul_avm_byteenable(i_llvm_fpga_mem_lm802_mmul19_out_lm802_mmul_avm_byteenable),
        .out_lm802_mmul_avm_enable(i_llvm_fpga_mem_lm802_mmul19_out_lm802_mmul_avm_enable),
        .out_lm802_mmul_avm_read(i_llvm_fpga_mem_lm802_mmul19_out_lm802_mmul_avm_read),
        .out_lm802_mmul_avm_write(i_llvm_fpga_mem_lm802_mmul19_out_lm802_mmul_avm_write),
        .out_lm802_mmul_avm_writedata(i_llvm_fpga_mem_lm802_mmul19_out_lm802_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm802_mmul19_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_1_ext_sig_sync_out_x(GPOUT,570)
    assign out_lm802_mmul_avm_address = i_llvm_fpga_mem_lm802_mmul19_out_lm802_mmul_avm_address;
    assign out_lm802_mmul_avm_enable = i_llvm_fpga_mem_lm802_mmul19_out_lm802_mmul_avm_enable;
    assign out_lm802_mmul_avm_read = i_llvm_fpga_mem_lm802_mmul19_out_lm802_mmul_avm_read;
    assign out_lm802_mmul_avm_write = i_llvm_fpga_mem_lm802_mmul19_out_lm802_mmul_avm_write;
    assign out_lm802_mmul_avm_writedata = i_llvm_fpga_mem_lm802_mmul19_out_lm802_mmul_avm_writedata;
    assign out_lm802_mmul_avm_byteenable = i_llvm_fpga_mem_lm802_mmul19_out_lm802_mmul_avm_byteenable;
    assign out_lm802_mmul_avm_burstcount = i_llvm_fpga_mem_lm802_mmul19_out_lm802_mmul_avm_burstcount;

    // valid_fanout_reg4(REG,1170)@295 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg4_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg4_q <= $unsigned(redist114_sync_together518_aunroll_x_in_i_valid_3_q);
        end
    end

    // redist298_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_3(DELAY,1630)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist298_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_3_delay_0 <= '0;
            redist298_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_3_delay_1 <= '0;
            redist298_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_3_q <= '0;
        end
        else
        begin
            redist298_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_3_delay_0 <= $unsigned(i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q);
            redist298_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_3_delay_1 <= redist298_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_3_delay_0;
            redist298_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_3_q <= redist298_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_3_delay_1;
        end
    end

    // redist272_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_3(DELAY,1604)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist272_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_3_delay_0 <= '0;
            redist272_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_3_delay_1 <= '0;
            redist272_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_3_q <= '0;
        end
        else
        begin
            redist272_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_3_delay_0 <= $unsigned(i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q);
            redist272_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_3_delay_1 <= redist272_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_3_delay_0;
            redist272_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_3_q <= redist272_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_3_delay_1;
        end
    end

    // redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_notEnable(LOGICAL,1651)
    assign redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_notEnable_q = $unsigned(~ (VCC_q));

    // redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_nor(LOGICAL,1652)
    assign redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_nor_q = ~ (redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_notEnable_q | redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_sticky_ena_q);

    // redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_cmpReg(REG,1650)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_sticky_ena(REG,1653)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_nor_q == 1'b1)
        begin
            redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_sticky_ena_q <= $unsigned(redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_cmpReg_q);
        end
    end

    // redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_enaAnd(LOGICAL,1654)
    assign redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_enaAnd_q = redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_sticky_ena_q & VCC_q;

    // redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_rdcnt(COUNTER,1648)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_rdcnt_i <= $unsigned(redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_rdcnt_q = redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_rdcnt_i[0:0];

    // redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_wraddr(REG,1649)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_wraddr_q <= $unsigned(redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_rdcnt_q);
        end
    end

    // redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_mem(DUALMEM,1647)
    assign redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_mem_ia = $unsigned(i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b);
    assign redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_mem_aa = redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_wraddr_q;
    assign redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_mem_ab = redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_rdcnt_q;
    assign redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_mem_dmem (
        .clocken1(redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_mem_reset0),
        .clock1(clock),
        .address_a(redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_mem_aa),
        .data_a(redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_mem_ab),
        .q_b(redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_mem_q = redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_mem_iq[49:0];

    // c_i32_32485(CONSTANT,77)
    assign c_i32_32485_q = $unsigned(32'b00000000000000000000000000100000);

    // redist60_sync_together518_aunroll_x_in_c0_eni9_6_tpl_3(DELAY,1392)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist60_sync_together518_aunroll_x_in_c0_eni9_6_tpl_3_delay_0 <= '0;
            redist60_sync_together518_aunroll_x_in_c0_eni9_6_tpl_3_q <= '0;
        end
        else
        begin
            redist60_sync_together518_aunroll_x_in_c0_eni9_6_tpl_3_delay_0 <= $unsigned(redist59_sync_together518_aunroll_x_in_c0_eni9_6_tpl_1_q);
            redist60_sync_together518_aunroll_x_in_c0_eni9_6_tpl_3_q <= redist60_sync_together518_aunroll_x_in_c0_eni9_6_tpl_3_delay_0;
        end
    end

    // i_add39_1_mmul24(ADD,113)@295
    assign i_add39_1_mmul24_a = {1'b0, redist60_sync_together518_aunroll_x_in_c0_eni9_6_tpl_3_q};
    assign i_add39_1_mmul24_b = {1'b0, c_i32_32485_q};
    assign i_add39_1_mmul24_o = $unsigned(i_add39_1_mmul24_a) + $unsigned(i_add39_1_mmul24_b);
    assign i_add39_1_mmul24_q = i_add39_1_mmul24_o[32:0];

    // bgTrunc_i_add39_1_mmul24_sel_x(BITSELECT,545)@295
    assign bgTrunc_i_add39_1_mmul24_sel_x_b = i_add39_1_mmul24_q[31:0];

    // i_idxprom40_1_mmul25_sel_x(BITSELECT,1059)@295
    assign i_idxprom40_1_mmul25_sel_x_b = $unsigned({{32{bgTrunc_i_add39_1_mmul24_sel_x_b[31]}}, bgTrunc_i_add39_1_mmul24_sel_x_b[31:0]});

    // i_arrayidx41_111_mmul0_dupName_0_trunc_sel_x(BITSELECT,699)@295
    assign i_arrayidx41_111_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_1_mmul25_sel_x_b[13:0];

    // i_arrayidx41_111_mmul0_narrow_x(BITSELECT,692)@295
    assign i_arrayidx41_111_mmul0_narrow_x_b = i_arrayidx41_111_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist252_i_arrayidx41_111_mmul0_narrow_x_b_1(DELAY,1584)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist252_i_arrayidx41_111_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist252_i_arrayidx41_111_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_111_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_111_mmul0_shift_join_x(BITJOIN,693)@296
    assign i_arrayidx41_111_mmul0_shift_join_x_q = {redist252_i_arrayidx41_111_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist25_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_3(DELAY,1357)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist25_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_3_delay_0 <= '0;
            redist25_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_3_delay_1 <= '0;
            redist25_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_3_q <= '0;
        end
        else
        begin
            redist25_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_3_delay_0 <= $unsigned(i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c);
            redist25_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_3_delay_1 <= redist25_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_3_delay_0;
            redist25_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_3_q <= redist25_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_3_delay_1;
        end
    end

    // i_arrayidx41_111_mmul0_add_x(ADD,689)@296
    assign i_arrayidx41_111_mmul0_add_x_a = {1'b0, redist25_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_3_q};
    assign i_arrayidx41_111_mmul0_add_x_b = {1'b0, i_arrayidx41_111_mmul0_shift_join_x_q};
    assign i_arrayidx41_111_mmul0_add_x_o = $unsigned(i_arrayidx41_111_mmul0_add_x_a) + $unsigned(i_arrayidx41_111_mmul0_add_x_b);
    assign i_arrayidx41_111_mmul0_add_x_q = i_arrayidx41_111_mmul0_add_x_o[14:0];

    // i_arrayidx41_111_mmul0_dupName_2_trunc_sel_x(BITSELECT,700)@296
    assign i_arrayidx41_111_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_111_mmul0_add_x_q[13:0];

    // i_arrayidx41_111_mmul0_append_upper_bits_x(BITJOIN,690)@296
    assign i_arrayidx41_111_mmul0_append_upper_bits_x_q = {redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_mem_q, i_arrayidx41_111_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_111_mmul26_vt_select_63(BITSELECT,142)@296
    assign i_arrayidx41_111_mmul26_vt_select_63_b = i_arrayidx41_111_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_111_mmul26_vt_join(BITJOIN,141)@296
    assign i_arrayidx41_111_mmul26_vt_join_q = {i_arrayidx41_111_mmul26_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_notEnable(LOGICAL,2053)
    assign redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_notEnable_q = $unsigned(~ (VCC_q));

    // redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_nor(LOGICAL,2054)
    assign redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_nor_q = ~ (redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_notEnable_q | redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_sticky_ena_q);

    // redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_cmpReg(REG,2052)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_sticky_ena(REG,2055)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_nor_q == 1'b1)
        begin
            redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_sticky_ena_q <= $unsigned(redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_cmpReg_q);
        end
    end

    // redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_enaAnd(LOGICAL,2056)
    assign redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_enaAnd_q = redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_sticky_ena_q & VCC_q;

    // redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_rdcnt(COUNTER,2050)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_rdcnt_i <= $unsigned(redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_rdcnt_q = redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_rdcnt_i[0:0];

    // redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_wraddr(REG,2051)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_wraddr_q <= $unsigned(redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_rdcnt_q);
        end
    end

    // redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_mem(DUALMEM,2049)
    assign redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_mem_ia = $unsigned(redist85_sync_together518_aunroll_x_in_c0_eni9_7_tpl_1_q);
    assign redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_mem_aa = redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_wraddr_q;
    assign redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_mem_ab = redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_rdcnt_q;
    assign redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_mem_dmem (
        .clocken1(redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_mem_reset0),
        .clock1(clock),
        .address_a(redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_mem_aa),
        .data_a(redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_mem_ab),
        .q_b(redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_mem_q = redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_mem_iq[63:0];

    // i_llvm_fpga_mem_lm843_mmul27(BLACKBOX,363)@296
    // in in_i_stall@20000000
    // out out_lm843_mmul_avm_address@20000000
    // out out_lm843_mmul_avm_burstcount@20000000
    // out out_lm843_mmul_avm_byteenable@20000000
    // out out_lm843_mmul_avm_enable@20000000
    // out out_lm843_mmul_avm_read@20000000
    // out out_lm843_mmul_avm_write@20000000
    // out out_lm843_mmul_avm_writedata@20000000
    // out out_o_readdata@301
    // out out_o_stall@300
    // out out_o_valid@301
    mmul_i_llvm_fpga_mem_lm843_0 thei_llvm_fpga_mem_lm843_mmul27 (
        .in_AddrOffset(redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_mem_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_111_mmul26_vt_join_q),
        .in_i_dependence(redist272_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_3_q),
        .in_i_predicate(redist298_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_3_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg4_q),
        .in_lm843_mmul_avm_readdata(in_lm843_mmul_avm_readdata),
        .in_lm843_mmul_avm_readdatavalid(in_lm843_mmul_avm_readdatavalid),
        .in_lm843_mmul_avm_waitrequest(in_lm843_mmul_avm_waitrequest),
        .in_lm843_mmul_avm_writeack(in_lm843_mmul_avm_writeack),
        .out_lm843_mmul_avm_address(i_llvm_fpga_mem_lm843_mmul27_out_lm843_mmul_avm_address),
        .out_lm843_mmul_avm_burstcount(i_llvm_fpga_mem_lm843_mmul27_out_lm843_mmul_avm_burstcount),
        .out_lm843_mmul_avm_byteenable(i_llvm_fpga_mem_lm843_mmul27_out_lm843_mmul_avm_byteenable),
        .out_lm843_mmul_avm_enable(i_llvm_fpga_mem_lm843_mmul27_out_lm843_mmul_avm_enable),
        .out_lm843_mmul_avm_read(i_llvm_fpga_mem_lm843_mmul27_out_lm843_mmul_avm_read),
        .out_lm843_mmul_avm_write(i_llvm_fpga_mem_lm843_mmul27_out_lm843_mmul_avm_write),
        .out_lm843_mmul_avm_writedata(i_llvm_fpga_mem_lm843_mmul27_out_lm843_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm843_mmul27_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_2_ext_sig_sync_out_x(GPOUT,573)
    assign out_lm843_mmul_avm_address = i_llvm_fpga_mem_lm843_mmul27_out_lm843_mmul_avm_address;
    assign out_lm843_mmul_avm_enable = i_llvm_fpga_mem_lm843_mmul27_out_lm843_mmul_avm_enable;
    assign out_lm843_mmul_avm_read = i_llvm_fpga_mem_lm843_mmul27_out_lm843_mmul_avm_read;
    assign out_lm843_mmul_avm_write = i_llvm_fpga_mem_lm843_mmul27_out_lm843_mmul_avm_write;
    assign out_lm843_mmul_avm_writedata = i_llvm_fpga_mem_lm843_mmul27_out_lm843_mmul_avm_writedata;
    assign out_lm843_mmul_avm_byteenable = i_llvm_fpga_mem_lm843_mmul27_out_lm843_mmul_avm_byteenable;
    assign out_lm843_mmul_avm_burstcount = i_llvm_fpga_mem_lm843_mmul27_out_lm843_mmul_avm_burstcount;

    // redist116_sync_together518_aunroll_x_in_i_valid_6(DELAY,1448)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist116_sync_together518_aunroll_x_in_i_valid_6_q <= '0;
        end
        else
        begin
            redist116_sync_together518_aunroll_x_in_i_valid_6_q <= $unsigned(redist115_sync_together518_aunroll_x_in_i_valid_5_q);
        end
    end

    // valid_fanout_reg5(REG,1171)@298 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg5_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg5_q <= $unsigned(redist116_sync_together518_aunroll_x_in_i_valid_6_q);
        end
    end

    // redist299_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_6(DELAY,1631)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist299_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_6_delay_0 <= '0;
            redist299_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_6_delay_1 <= '0;
            redist299_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_6_q <= '0;
        end
        else
        begin
            redist299_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_6_delay_0 <= $unsigned(redist298_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_3_q);
            redist299_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_6_delay_1 <= redist299_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_6_delay_0;
            redist299_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_6_q <= redist299_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_6_delay_1;
        end
    end

    // redist273_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_6(DELAY,1605)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist273_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_6_delay_0 <= '0;
            redist273_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_6_delay_1 <= '0;
            redist273_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_6_q <= '0;
        end
        else
        begin
            redist273_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_6_delay_0 <= $unsigned(redist272_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_3_q);
            redist273_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_6_delay_1 <= redist273_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_6_delay_0;
            redist273_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_6_q <= redist273_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_6_delay_1;
        end
    end

    // redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_notEnable(LOGICAL,1659)
    assign redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_nor(LOGICAL,1660)
    assign redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_nor_q = ~ (redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_notEnable_q | redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_sticky_ena_q);

    // redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_cmpReg(REG,1658)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_sticky_ena(REG,1661)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_nor_q == 1'b1)
        begin
            redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_sticky_ena_q <= $unsigned(redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_cmpReg_q);
        end
    end

    // redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_enaAnd(LOGICAL,1662)
    assign redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_enaAnd_q = redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_sticky_ena_q & VCC_q;

    // redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_rdcnt(COUNTER,1656)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_rdcnt_i <= $unsigned(redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_rdcnt_q = redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_rdcnt_i[0:0];

    // redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_wraddr(REG,1657)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_wraddr_q <= $unsigned(redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_rdcnt_q);
        end
    end

    // redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_mem(DUALMEM,1655)
    assign redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_mem_ia = $unsigned(redist0_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_3_mem_q);
    assign redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_mem_aa = redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_wraddr_q;
    assign redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_mem_ab = redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_rdcnt_q;
    assign redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_mem_dmem (
        .clocken1(redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_mem_reset0),
        .clock1(clock),
        .address_a(redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_mem_aa),
        .data_a(redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_mem_ab),
        .q_b(redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_mem_q = redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_mem_iq[49:0];

    // c_i32_64486(CONSTANT,88)
    assign c_i32_64486_q = $unsigned(32'b00000000000000000000000001000000);

    // redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_notEnable(LOGICAL,1861)
    assign redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_nor(LOGICAL,1862)
    assign redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_nor_q = ~ (redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_notEnable_q | redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_sticky_ena_q);

    // redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_cmpReg(REG,1860)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_sticky_ena(REG,1863)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_nor_q == 1'b1)
        begin
            redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_sticky_ena_q <= $unsigned(redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_cmpReg_q);
        end
    end

    // redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_enaAnd(LOGICAL,1864)
    assign redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_enaAnd_q = redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_sticky_ena_q & VCC_q;

    // redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_rdcnt(COUNTER,1858)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_rdcnt_i <= $unsigned(redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_rdcnt_q = redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_rdcnt_i[0:0];

    // redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_wraddr(REG,1859)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_wraddr_q <= $unsigned(redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_rdcnt_q);
        end
    end

    // redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_mem(DUALMEM,1857)
    assign redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_mem_ia = $unsigned(redist60_sync_together518_aunroll_x_in_c0_eni9_6_tpl_3_q);
    assign redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_mem_aa = redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_wraddr_q;
    assign redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_mem_ab = redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_rdcnt_q;
    assign redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_mem_dmem (
        .clocken1(redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_mem_aa),
        .data_a(redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_mem_ab),
        .q_b(redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_mem_q = redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_mem_iq[31:0];

    // i_add39_2_mmul32(ADD,124)@298
    assign i_add39_2_mmul32_a = {1'b0, redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_mem_q};
    assign i_add39_2_mmul32_b = {1'b0, c_i32_64486_q};
    assign i_add39_2_mmul32_o = $unsigned(i_add39_2_mmul32_a) + $unsigned(i_add39_2_mmul32_b);
    assign i_add39_2_mmul32_q = i_add39_2_mmul32_o[32:0];

    // bgTrunc_i_add39_2_mmul32_sel_x(BITSELECT,556)@298
    assign bgTrunc_i_add39_2_mmul32_sel_x_b = i_add39_2_mmul32_q[31:0];

    // i_idxprom40_2_mmul33_sel_x(BITSELECT,1070)@298
    assign i_idxprom40_2_mmul33_sel_x_b = $unsigned({{32{bgTrunc_i_add39_2_mmul32_sel_x_b[31]}}, bgTrunc_i_add39_2_mmul32_sel_x_b[31:0]});

    // i_arrayidx41_213_mmul0_dupName_0_trunc_sel_x(BITSELECT,831)@298
    assign i_arrayidx41_213_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_2_mmul33_sel_x_b[13:0];

    // i_arrayidx41_213_mmul0_narrow_x(BITSELECT,824)@298
    assign i_arrayidx41_213_mmul0_narrow_x_b = i_arrayidx41_213_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist241_i_arrayidx41_213_mmul0_narrow_x_b_1(DELAY,1573)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist241_i_arrayidx41_213_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist241_i_arrayidx41_213_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_213_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_213_mmul0_shift_join_x(BITJOIN,825)@299
    assign i_arrayidx41_213_mmul0_shift_join_x_q = {redist241_i_arrayidx41_213_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist26_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_6(DELAY,1358)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist26_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_6_delay_0 <= '0;
            redist26_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_6_delay_1 <= '0;
            redist26_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_6_q <= '0;
        end
        else
        begin
            redist26_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_6_delay_0 <= $unsigned(redist25_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_3_q);
            redist26_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_6_delay_1 <= redist26_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_6_delay_0;
            redist26_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_6_q <= redist26_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_6_delay_1;
        end
    end

    // i_arrayidx41_213_mmul0_add_x(ADD,821)@299
    assign i_arrayidx41_213_mmul0_add_x_a = {1'b0, redist26_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_6_q};
    assign i_arrayidx41_213_mmul0_add_x_b = {1'b0, i_arrayidx41_213_mmul0_shift_join_x_q};
    assign i_arrayidx41_213_mmul0_add_x_o = $unsigned(i_arrayidx41_213_mmul0_add_x_a) + $unsigned(i_arrayidx41_213_mmul0_add_x_b);
    assign i_arrayidx41_213_mmul0_add_x_q = i_arrayidx41_213_mmul0_add_x_o[14:0];

    // i_arrayidx41_213_mmul0_dupName_2_trunc_sel_x(BITSELECT,832)@299
    assign i_arrayidx41_213_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_213_mmul0_add_x_q[13:0];

    // i_arrayidx41_213_mmul0_append_upper_bits_x(BITJOIN,822)@299
    assign i_arrayidx41_213_mmul0_append_upper_bits_x_q = {redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_mem_q, i_arrayidx41_213_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_213_mmul34_vt_select_63(BITSELECT,175)@299
    assign i_arrayidx41_213_mmul34_vt_select_63_b = i_arrayidx41_213_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_213_mmul34_vt_join(BITJOIN,174)@299
    assign i_arrayidx41_213_mmul34_vt_join_q = {i_arrayidx41_213_mmul34_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist87_sync_together518_aunroll_x_in_c0_eni9_7_tpl_7(DELAY,1419)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist87_sync_together518_aunroll_x_in_c0_eni9_7_tpl_7_delay_0 <= '0;
            redist87_sync_together518_aunroll_x_in_c0_eni9_7_tpl_7_q <= '0;
        end
        else
        begin
            redist87_sync_together518_aunroll_x_in_c0_eni9_7_tpl_7_delay_0 <= $unsigned(redist86_sync_together518_aunroll_x_in_c0_eni9_7_tpl_4_mem_q);
            redist87_sync_together518_aunroll_x_in_c0_eni9_7_tpl_7_q <= redist87_sync_together518_aunroll_x_in_c0_eni9_7_tpl_7_delay_0;
        end
    end

    // redist87_sync_together518_aunroll_x_in_c0_eni9_7_tpl_7_outputreg0(DELAY,2057)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist87_sync_together518_aunroll_x_in_c0_eni9_7_tpl_7_outputreg0_q <= '0;
        end
        else
        begin
            redist87_sync_together518_aunroll_x_in_c0_eni9_7_tpl_7_outputreg0_q <= $unsigned(redist87_sync_together518_aunroll_x_in_c0_eni9_7_tpl_7_q);
        end
    end

    // i_llvm_fpga_mem_lm884_mmul35(BLACKBOX,364)@299
    // in in_i_stall@20000000
    // out out_lm884_mmul_avm_address@20000000
    // out out_lm884_mmul_avm_burstcount@20000000
    // out out_lm884_mmul_avm_byteenable@20000000
    // out out_lm884_mmul_avm_enable@20000000
    // out out_lm884_mmul_avm_read@20000000
    // out out_lm884_mmul_avm_write@20000000
    // out out_lm884_mmul_avm_writedata@20000000
    // out out_o_readdata@304
    // out out_o_stall@303
    // out out_o_valid@304
    mmul_i_llvm_fpga_mem_lm884_0 thei_llvm_fpga_mem_lm884_mmul35 (
        .in_AddrOffset(redist87_sync_together518_aunroll_x_in_c0_eni9_7_tpl_7_outputreg0_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_213_mmul34_vt_join_q),
        .in_i_dependence(redist273_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_6_q),
        .in_i_predicate(redist299_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_6_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg5_q),
        .in_lm884_mmul_avm_readdata(in_lm884_mmul_avm_readdata),
        .in_lm884_mmul_avm_readdatavalid(in_lm884_mmul_avm_readdatavalid),
        .in_lm884_mmul_avm_waitrequest(in_lm884_mmul_avm_waitrequest),
        .in_lm884_mmul_avm_writeack(in_lm884_mmul_avm_writeack),
        .out_lm884_mmul_avm_address(i_llvm_fpga_mem_lm884_mmul35_out_lm884_mmul_avm_address),
        .out_lm884_mmul_avm_burstcount(i_llvm_fpga_mem_lm884_mmul35_out_lm884_mmul_avm_burstcount),
        .out_lm884_mmul_avm_byteenable(i_llvm_fpga_mem_lm884_mmul35_out_lm884_mmul_avm_byteenable),
        .out_lm884_mmul_avm_enable(i_llvm_fpga_mem_lm884_mmul35_out_lm884_mmul_avm_enable),
        .out_lm884_mmul_avm_read(i_llvm_fpga_mem_lm884_mmul35_out_lm884_mmul_avm_read),
        .out_lm884_mmul_avm_write(i_llvm_fpga_mem_lm884_mmul35_out_lm884_mmul_avm_write),
        .out_lm884_mmul_avm_writedata(i_llvm_fpga_mem_lm884_mmul35_out_lm884_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm884_mmul35_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_3_ext_sig_sync_out_x(GPOUT,576)
    assign out_lm884_mmul_avm_address = i_llvm_fpga_mem_lm884_mmul35_out_lm884_mmul_avm_address;
    assign out_lm884_mmul_avm_enable = i_llvm_fpga_mem_lm884_mmul35_out_lm884_mmul_avm_enable;
    assign out_lm884_mmul_avm_read = i_llvm_fpga_mem_lm884_mmul35_out_lm884_mmul_avm_read;
    assign out_lm884_mmul_avm_write = i_llvm_fpga_mem_lm884_mmul35_out_lm884_mmul_avm_write;
    assign out_lm884_mmul_avm_writedata = i_llvm_fpga_mem_lm884_mmul35_out_lm884_mmul_avm_writedata;
    assign out_lm884_mmul_avm_byteenable = i_llvm_fpga_mem_lm884_mmul35_out_lm884_mmul_avm_byteenable;
    assign out_lm884_mmul_avm_burstcount = i_llvm_fpga_mem_lm884_mmul35_out_lm884_mmul_avm_burstcount;

    // redist117_sync_together518_aunroll_x_in_i_valid_9(DELAY,1449)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist117_sync_together518_aunroll_x_in_i_valid_9_delay_0 <= '0;
            redist117_sync_together518_aunroll_x_in_i_valid_9_delay_1 <= '0;
            redist117_sync_together518_aunroll_x_in_i_valid_9_q <= '0;
        end
        else
        begin
            redist117_sync_together518_aunroll_x_in_i_valid_9_delay_0 <= $unsigned(redist116_sync_together518_aunroll_x_in_i_valid_6_q);
            redist117_sync_together518_aunroll_x_in_i_valid_9_delay_1 <= redist117_sync_together518_aunroll_x_in_i_valid_9_delay_0;
            redist117_sync_together518_aunroll_x_in_i_valid_9_q <= redist117_sync_together518_aunroll_x_in_i_valid_9_delay_1;
        end
    end

    // valid_fanout_reg6(REG,1172)@301 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg6_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg6_q <= $unsigned(redist117_sync_together518_aunroll_x_in_i_valid_9_q);
        end
    end

    // redist300_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_9(DELAY,1632)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist300_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_9_delay_0 <= '0;
            redist300_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_9_delay_1 <= '0;
            redist300_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_9_q <= '0;
        end
        else
        begin
            redist300_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_9_delay_0 <= $unsigned(redist299_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_6_q);
            redist300_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_9_delay_1 <= redist300_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_9_delay_0;
            redist300_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_9_q <= redist300_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_9_delay_1;
        end
    end

    // redist274_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_9(DELAY,1606)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist274_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_9_delay_0 <= '0;
            redist274_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_9_delay_1 <= '0;
            redist274_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_9_q <= '0;
        end
        else
        begin
            redist274_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_9_delay_0 <= $unsigned(redist273_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_6_q);
            redist274_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_9_delay_1 <= redist274_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_9_delay_0;
            redist274_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_9_q <= redist274_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_9_delay_1;
        end
    end

    // redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_notEnable(LOGICAL,1667)
    assign redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_nor(LOGICAL,1668)
    assign redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_nor_q = ~ (redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_notEnable_q | redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_sticky_ena_q);

    // redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_cmpReg(REG,1666)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_sticky_ena(REG,1669)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_nor_q == 1'b1)
        begin
            redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_sticky_ena_q <= $unsigned(redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_cmpReg_q);
        end
    end

    // redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_enaAnd(LOGICAL,1670)
    assign redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_enaAnd_q = redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_sticky_ena_q & VCC_q;

    // redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_rdcnt(COUNTER,1664)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_rdcnt_i <= $unsigned(redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_rdcnt_q = redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_rdcnt_i[0:0];

    // redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_wraddr(REG,1665)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_wraddr_q <= $unsigned(redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_rdcnt_q);
        end
    end

    // redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_mem(DUALMEM,1663)
    assign redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_mem_ia = $unsigned(redist1_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_6_mem_q);
    assign redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_mem_aa = redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_wraddr_q;
    assign redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_mem_ab = redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_rdcnt_q;
    assign redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_mem_dmem (
        .clocken1(redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_mem_reset0),
        .clock1(clock),
        .address_a(redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_mem_aa),
        .data_a(redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_mem_ab),
        .q_b(redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_mem_q = redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_mem_iq[49:0];

    // c_i32_96487(CONSTANT,99)
    assign c_i32_96487_q = $unsigned(32'b00000000000000000000000001100000);

    // redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_notEnable(LOGICAL,1869)
    assign redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_nor(LOGICAL,1870)
    assign redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_nor_q = ~ (redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_notEnable_q | redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_sticky_ena_q);

    // redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_cmpReg(REG,1868)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_sticky_ena(REG,1871)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_nor_q == 1'b1)
        begin
            redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_sticky_ena_q <= $unsigned(redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_cmpReg_q);
        end
    end

    // redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_enaAnd(LOGICAL,1872)
    assign redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_enaAnd_q = redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_sticky_ena_q & VCC_q;

    // redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_rdcnt(COUNTER,1866)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_rdcnt_i <= $unsigned(redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_rdcnt_q = redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_rdcnt_i[0:0];

    // redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_wraddr(REG,1867)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_wraddr_q <= $unsigned(redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_rdcnt_q);
        end
    end

    // redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_mem(DUALMEM,1865)
    assign redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_mem_ia = $unsigned(redist61_sync_together518_aunroll_x_in_c0_eni9_6_tpl_6_mem_q);
    assign redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_mem_aa = redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_wraddr_q;
    assign redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_mem_ab = redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_rdcnt_q;
    assign redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_mem_dmem (
        .clocken1(redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_mem_aa),
        .data_a(redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_mem_ab),
        .q_b(redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_mem_q = redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_mem_iq[31:0];

    // i_add39_3_mmul40(ADD,127)@301
    assign i_add39_3_mmul40_a = {1'b0, redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_mem_q};
    assign i_add39_3_mmul40_b = {1'b0, c_i32_96487_q};
    assign i_add39_3_mmul40_o = $unsigned(i_add39_3_mmul40_a) + $unsigned(i_add39_3_mmul40_b);
    assign i_add39_3_mmul40_q = i_add39_3_mmul40_o[32:0];

    // bgTrunc_i_add39_3_mmul40_sel_x(BITSELECT,559)@301
    assign bgTrunc_i_add39_3_mmul40_sel_x_b = i_add39_3_mmul40_q[31:0];

    // i_idxprom40_3_mmul41_sel_x(BITSELECT,1073)@301
    assign i_idxprom40_3_mmul41_sel_x_b = $unsigned({{32{bgTrunc_i_add39_3_mmul40_sel_x_b[31]}}, bgTrunc_i_add39_3_mmul40_sel_x_b[31:0]});

    // i_arrayidx41_315_mmul0_dupName_0_trunc_sel_x(BITSELECT,963)@301
    assign i_arrayidx41_315_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_3_mmul41_sel_x_b[13:0];

    // i_arrayidx41_315_mmul0_narrow_x(BITSELECT,956)@301
    assign i_arrayidx41_315_mmul0_narrow_x_b = i_arrayidx41_315_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist230_i_arrayidx41_315_mmul0_narrow_x_b_1(DELAY,1562)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist230_i_arrayidx41_315_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist230_i_arrayidx41_315_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_315_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_315_mmul0_shift_join_x(BITJOIN,957)@302
    assign i_arrayidx41_315_mmul0_shift_join_x_q = {redist230_i_arrayidx41_315_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist27_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_9(DELAY,1359)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist27_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_9_delay_0 <= '0;
            redist27_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_9_delay_1 <= '0;
            redist27_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_9_q <= '0;
        end
        else
        begin
            redist27_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_9_delay_0 <= $unsigned(redist26_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_6_q);
            redist27_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_9_delay_1 <= redist27_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_9_delay_0;
            redist27_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_9_q <= redist27_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_9_delay_1;
        end
    end

    // i_arrayidx41_315_mmul0_add_x(ADD,953)@302
    assign i_arrayidx41_315_mmul0_add_x_a = {1'b0, redist27_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_9_q};
    assign i_arrayidx41_315_mmul0_add_x_b = {1'b0, i_arrayidx41_315_mmul0_shift_join_x_q};
    assign i_arrayidx41_315_mmul0_add_x_o = $unsigned(i_arrayidx41_315_mmul0_add_x_a) + $unsigned(i_arrayidx41_315_mmul0_add_x_b);
    assign i_arrayidx41_315_mmul0_add_x_q = i_arrayidx41_315_mmul0_add_x_o[14:0];

    // i_arrayidx41_315_mmul0_dupName_2_trunc_sel_x(BITSELECT,964)@302
    assign i_arrayidx41_315_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_315_mmul0_add_x_q[13:0];

    // i_arrayidx41_315_mmul0_append_upper_bits_x(BITJOIN,954)@302
    assign i_arrayidx41_315_mmul0_append_upper_bits_x_q = {redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_mem_q, i_arrayidx41_315_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_315_mmul42_vt_select_63(BITSELECT,208)@302
    assign i_arrayidx41_315_mmul42_vt_select_63_b = i_arrayidx41_315_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_315_mmul42_vt_join(BITJOIN,207)@302
    assign i_arrayidx41_315_mmul42_vt_join_q = {i_arrayidx41_315_mmul42_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_notEnable(LOGICAL,2062)
    assign redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_notEnable_q = $unsigned(~ (VCC_q));

    // redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_nor(LOGICAL,2063)
    assign redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_nor_q = ~ (redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_notEnable_q | redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_sticky_ena_q);

    // redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_cmpReg(REG,2061)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_sticky_ena(REG,2064)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_nor_q == 1'b1)
        begin
            redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_sticky_ena_q <= $unsigned(redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_cmpReg_q);
        end
    end

    // redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_enaAnd(LOGICAL,2065)
    assign redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_enaAnd_q = redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_sticky_ena_q & VCC_q;

    // redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_rdcnt(COUNTER,2059)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_rdcnt_i <= $unsigned(redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_rdcnt_q = redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_rdcnt_i[0:0];

    // redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_wraddr(REG,2060)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_wraddr_q <= $unsigned(redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_rdcnt_q);
        end
    end

    // redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_mem(DUALMEM,2058)
    assign redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_mem_ia = $unsigned(redist87_sync_together518_aunroll_x_in_c0_eni9_7_tpl_7_outputreg0_q);
    assign redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_mem_aa = redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_wraddr_q;
    assign redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_mem_ab = redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_rdcnt_q;
    assign redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_mem_dmem (
        .clocken1(redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_mem_reset0),
        .clock1(clock),
        .address_a(redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_mem_aa),
        .data_a(redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_mem_ab),
        .q_b(redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_mem_q = redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_mem_iq[63:0];

    // i_llvm_fpga_mem_lm925_mmul43(BLACKBOX,365)@302
    // in in_i_stall@20000000
    // out out_lm925_mmul_avm_address@20000000
    // out out_lm925_mmul_avm_burstcount@20000000
    // out out_lm925_mmul_avm_byteenable@20000000
    // out out_lm925_mmul_avm_enable@20000000
    // out out_lm925_mmul_avm_read@20000000
    // out out_lm925_mmul_avm_write@20000000
    // out out_lm925_mmul_avm_writedata@20000000
    // out out_o_readdata@307
    // out out_o_stall@306
    // out out_o_valid@307
    mmul_i_llvm_fpga_mem_lm925_0 thei_llvm_fpga_mem_lm925_mmul43 (
        .in_AddrOffset(redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_mem_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_315_mmul42_vt_join_q),
        .in_i_dependence(redist274_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_9_q),
        .in_i_predicate(redist300_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_9_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg6_q),
        .in_lm925_mmul_avm_readdata(in_lm925_mmul_avm_readdata),
        .in_lm925_mmul_avm_readdatavalid(in_lm925_mmul_avm_readdatavalid),
        .in_lm925_mmul_avm_waitrequest(in_lm925_mmul_avm_waitrequest),
        .in_lm925_mmul_avm_writeack(in_lm925_mmul_avm_writeack),
        .out_lm925_mmul_avm_address(i_llvm_fpga_mem_lm925_mmul43_out_lm925_mmul_avm_address),
        .out_lm925_mmul_avm_burstcount(i_llvm_fpga_mem_lm925_mmul43_out_lm925_mmul_avm_burstcount),
        .out_lm925_mmul_avm_byteenable(i_llvm_fpga_mem_lm925_mmul43_out_lm925_mmul_avm_byteenable),
        .out_lm925_mmul_avm_enable(i_llvm_fpga_mem_lm925_mmul43_out_lm925_mmul_avm_enable),
        .out_lm925_mmul_avm_read(i_llvm_fpga_mem_lm925_mmul43_out_lm925_mmul_avm_read),
        .out_lm925_mmul_avm_write(i_llvm_fpga_mem_lm925_mmul43_out_lm925_mmul_avm_write),
        .out_lm925_mmul_avm_writedata(i_llvm_fpga_mem_lm925_mmul43_out_lm925_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm925_mmul43_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_4_ext_sig_sync_out_x(GPOUT,579)
    assign out_lm925_mmul_avm_address = i_llvm_fpga_mem_lm925_mmul43_out_lm925_mmul_avm_address;
    assign out_lm925_mmul_avm_enable = i_llvm_fpga_mem_lm925_mmul43_out_lm925_mmul_avm_enable;
    assign out_lm925_mmul_avm_read = i_llvm_fpga_mem_lm925_mmul43_out_lm925_mmul_avm_read;
    assign out_lm925_mmul_avm_write = i_llvm_fpga_mem_lm925_mmul43_out_lm925_mmul_avm_write;
    assign out_lm925_mmul_avm_writedata = i_llvm_fpga_mem_lm925_mmul43_out_lm925_mmul_avm_writedata;
    assign out_lm925_mmul_avm_byteenable = i_llvm_fpga_mem_lm925_mmul43_out_lm925_mmul_avm_byteenable;
    assign out_lm925_mmul_avm_burstcount = i_llvm_fpga_mem_lm925_mmul43_out_lm925_mmul_avm_burstcount;

    // redist118_sync_together518_aunroll_x_in_i_valid_12(DELAY,1450)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist118_sync_together518_aunroll_x_in_i_valid_12_delay_0 <= '0;
            redist118_sync_together518_aunroll_x_in_i_valid_12_delay_1 <= '0;
            redist118_sync_together518_aunroll_x_in_i_valid_12_q <= '0;
        end
        else
        begin
            redist118_sync_together518_aunroll_x_in_i_valid_12_delay_0 <= $unsigned(redist117_sync_together518_aunroll_x_in_i_valid_9_q);
            redist118_sync_together518_aunroll_x_in_i_valid_12_delay_1 <= redist118_sync_together518_aunroll_x_in_i_valid_12_delay_0;
            redist118_sync_together518_aunroll_x_in_i_valid_12_q <= redist118_sync_together518_aunroll_x_in_i_valid_12_delay_1;
        end
    end

    // valid_fanout_reg7(REG,1173)@304 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg7_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg7_q <= $unsigned(redist118_sync_together518_aunroll_x_in_i_valid_12_q);
        end
    end

    // redist301_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_12(DELAY,1633)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist301_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_12_delay_0 <= '0;
            redist301_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_12_delay_1 <= '0;
            redist301_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_12_q <= '0;
        end
        else
        begin
            redist301_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_12_delay_0 <= $unsigned(redist300_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_9_q);
            redist301_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_12_delay_1 <= redist301_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_12_delay_0;
            redist301_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_12_q <= redist301_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_12_delay_1;
        end
    end

    // redist275_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_12(DELAY,1607)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist275_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_12_delay_0 <= '0;
            redist275_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_12_delay_1 <= '0;
            redist275_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_12_q <= '0;
        end
        else
        begin
            redist275_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_12_delay_0 <= $unsigned(redist274_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_9_q);
            redist275_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_12_delay_1 <= redist275_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_12_delay_0;
            redist275_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_12_q <= redist275_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_12_delay_1;
        end
    end

    // redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_notEnable(LOGICAL,1675)
    assign redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_nor(LOGICAL,1676)
    assign redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_nor_q = ~ (redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_notEnable_q | redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_sticky_ena_q);

    // redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_cmpReg(REG,1674)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_sticky_ena(REG,1677)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_nor_q == 1'b1)
        begin
            redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_sticky_ena_q <= $unsigned(redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_cmpReg_q);
        end
    end

    // redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_enaAnd(LOGICAL,1678)
    assign redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_enaAnd_q = redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_sticky_ena_q & VCC_q;

    // redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_rdcnt(COUNTER,1672)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_rdcnt_i <= $unsigned(redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_rdcnt_q = redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_rdcnt_i[0:0];

    // redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_wraddr(REG,1673)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_wraddr_q <= $unsigned(redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_rdcnt_q);
        end
    end

    // redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_mem(DUALMEM,1671)
    assign redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_mem_ia = $unsigned(redist2_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_9_mem_q);
    assign redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_mem_aa = redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_wraddr_q;
    assign redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_mem_ab = redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_rdcnt_q;
    assign redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_mem_dmem (
        .clocken1(redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_mem_reset0),
        .clock1(clock),
        .address_a(redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_mem_aa),
        .data_a(redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_mem_ab),
        .q_b(redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_mem_q = redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_mem_iq[49:0];

    // c_i32_128488(CONSTANT,70)
    assign c_i32_128488_q = $unsigned(32'b00000000000000000000000010000000);

    // redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_notEnable(LOGICAL,1877)
    assign redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_nor(LOGICAL,1878)
    assign redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_nor_q = ~ (redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_notEnable_q | redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_sticky_ena_q);

    // redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_cmpReg(REG,1876)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_sticky_ena(REG,1879)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_nor_q == 1'b1)
        begin
            redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_sticky_ena_q <= $unsigned(redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_cmpReg_q);
        end
    end

    // redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_enaAnd(LOGICAL,1880)
    assign redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_enaAnd_q = redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_sticky_ena_q & VCC_q;

    // redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_rdcnt(COUNTER,1874)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_rdcnt_i <= $unsigned(redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_rdcnt_q = redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_rdcnt_i[0:0];

    // redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_wraddr(REG,1875)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_wraddr_q <= $unsigned(redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_rdcnt_q);
        end
    end

    // redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_mem(DUALMEM,1873)
    assign redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_mem_ia = $unsigned(redist62_sync_together518_aunroll_x_in_c0_eni9_6_tpl_9_mem_q);
    assign redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_mem_aa = redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_wraddr_q;
    assign redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_mem_ab = redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_rdcnt_q;
    assign redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_mem_dmem (
        .clocken1(redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_mem_aa),
        .data_a(redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_mem_ab),
        .q_b(redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_mem_q = redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_mem_iq[31:0];

    // i_add39_4_mmul48(ADD,128)@304
    assign i_add39_4_mmul48_a = {1'b0, redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_mem_q};
    assign i_add39_4_mmul48_b = {1'b0, c_i32_128488_q};
    assign i_add39_4_mmul48_o = $unsigned(i_add39_4_mmul48_a) + $unsigned(i_add39_4_mmul48_b);
    assign i_add39_4_mmul48_q = i_add39_4_mmul48_o[32:0];

    // bgTrunc_i_add39_4_mmul48_sel_x(BITSELECT,560)@304
    assign bgTrunc_i_add39_4_mmul48_sel_x_b = i_add39_4_mmul48_q[31:0];

    // i_idxprom40_4_mmul49_sel_x(BITSELECT,1074)@304
    assign i_idxprom40_4_mmul49_sel_x_b = $unsigned({{32{bgTrunc_i_add39_4_mmul48_sel_x_b[31]}}, bgTrunc_i_add39_4_mmul48_sel_x_b[31:0]});

    // i_arrayidx41_417_mmul0_dupName_0_trunc_sel_x(BITSELECT,987)@304
    assign i_arrayidx41_417_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_4_mmul49_sel_x_b[13:0];

    // i_arrayidx41_417_mmul0_narrow_x(BITSELECT,980)@304
    assign i_arrayidx41_417_mmul0_narrow_x_b = i_arrayidx41_417_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist228_i_arrayidx41_417_mmul0_narrow_x_b_1(DELAY,1560)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist228_i_arrayidx41_417_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist228_i_arrayidx41_417_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_417_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_417_mmul0_shift_join_x(BITJOIN,981)@305
    assign i_arrayidx41_417_mmul0_shift_join_x_q = {redist228_i_arrayidx41_417_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist28_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_12(DELAY,1360)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist28_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_12_delay_0 <= '0;
            redist28_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_12_delay_1 <= '0;
            redist28_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_12_q <= '0;
        end
        else
        begin
            redist28_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_12_delay_0 <= $unsigned(redist27_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_9_q);
            redist28_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_12_delay_1 <= redist28_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_12_delay_0;
            redist28_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_12_q <= redist28_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_12_delay_1;
        end
    end

    // i_arrayidx41_417_mmul0_add_x(ADD,977)@305
    assign i_arrayidx41_417_mmul0_add_x_a = {1'b0, redist28_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_12_q};
    assign i_arrayidx41_417_mmul0_add_x_b = {1'b0, i_arrayidx41_417_mmul0_shift_join_x_q};
    assign i_arrayidx41_417_mmul0_add_x_o = $unsigned(i_arrayidx41_417_mmul0_add_x_a) + $unsigned(i_arrayidx41_417_mmul0_add_x_b);
    assign i_arrayidx41_417_mmul0_add_x_q = i_arrayidx41_417_mmul0_add_x_o[14:0];

    // i_arrayidx41_417_mmul0_dupName_2_trunc_sel_x(BITSELECT,988)@305
    assign i_arrayidx41_417_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_417_mmul0_add_x_q[13:0];

    // i_arrayidx41_417_mmul0_append_upper_bits_x(BITJOIN,978)@305
    assign i_arrayidx41_417_mmul0_append_upper_bits_x_q = {redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_mem_q, i_arrayidx41_417_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_417_mmul50_vt_select_63(BITSELECT,214)@305
    assign i_arrayidx41_417_mmul50_vt_select_63_b = i_arrayidx41_417_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_417_mmul50_vt_join(BITJOIN,213)@305
    assign i_arrayidx41_417_mmul50_vt_join_q = {i_arrayidx41_417_mmul50_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist89_sync_together518_aunroll_x_in_c0_eni9_7_tpl_13(DELAY,1421)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist89_sync_together518_aunroll_x_in_c0_eni9_7_tpl_13_delay_0 <= '0;
            redist89_sync_together518_aunroll_x_in_c0_eni9_7_tpl_13_q <= '0;
        end
        else
        begin
            redist89_sync_together518_aunroll_x_in_c0_eni9_7_tpl_13_delay_0 <= $unsigned(redist88_sync_together518_aunroll_x_in_c0_eni9_7_tpl_10_mem_q);
            redist89_sync_together518_aunroll_x_in_c0_eni9_7_tpl_13_q <= redist89_sync_together518_aunroll_x_in_c0_eni9_7_tpl_13_delay_0;
        end
    end

    // redist89_sync_together518_aunroll_x_in_c0_eni9_7_tpl_13_outputreg0(DELAY,2066)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist89_sync_together518_aunroll_x_in_c0_eni9_7_tpl_13_outputreg0_q <= '0;
        end
        else
        begin
            redist89_sync_together518_aunroll_x_in_c0_eni9_7_tpl_13_outputreg0_q <= $unsigned(redist89_sync_together518_aunroll_x_in_c0_eni9_7_tpl_13_q);
        end
    end

    // i_llvm_fpga_mem_lm966_mmul51(BLACKBOX,366)@305
    // in in_i_stall@20000000
    // out out_lm966_mmul_avm_address@20000000
    // out out_lm966_mmul_avm_burstcount@20000000
    // out out_lm966_mmul_avm_byteenable@20000000
    // out out_lm966_mmul_avm_enable@20000000
    // out out_lm966_mmul_avm_read@20000000
    // out out_lm966_mmul_avm_write@20000000
    // out out_lm966_mmul_avm_writedata@20000000
    // out out_o_readdata@310
    // out out_o_stall@309
    // out out_o_valid@310
    mmul_i_llvm_fpga_mem_lm966_0 thei_llvm_fpga_mem_lm966_mmul51 (
        .in_AddrOffset(redist89_sync_together518_aunroll_x_in_c0_eni9_7_tpl_13_outputreg0_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_417_mmul50_vt_join_q),
        .in_i_dependence(redist275_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_12_q),
        .in_i_predicate(redist301_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_12_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg7_q),
        .in_lm966_mmul_avm_readdata(in_lm966_mmul_avm_readdata),
        .in_lm966_mmul_avm_readdatavalid(in_lm966_mmul_avm_readdatavalid),
        .in_lm966_mmul_avm_waitrequest(in_lm966_mmul_avm_waitrequest),
        .in_lm966_mmul_avm_writeack(in_lm966_mmul_avm_writeack),
        .out_lm966_mmul_avm_address(i_llvm_fpga_mem_lm966_mmul51_out_lm966_mmul_avm_address),
        .out_lm966_mmul_avm_burstcount(i_llvm_fpga_mem_lm966_mmul51_out_lm966_mmul_avm_burstcount),
        .out_lm966_mmul_avm_byteenable(i_llvm_fpga_mem_lm966_mmul51_out_lm966_mmul_avm_byteenable),
        .out_lm966_mmul_avm_enable(i_llvm_fpga_mem_lm966_mmul51_out_lm966_mmul_avm_enable),
        .out_lm966_mmul_avm_read(i_llvm_fpga_mem_lm966_mmul51_out_lm966_mmul_avm_read),
        .out_lm966_mmul_avm_write(i_llvm_fpga_mem_lm966_mmul51_out_lm966_mmul_avm_write),
        .out_lm966_mmul_avm_writedata(i_llvm_fpga_mem_lm966_mmul51_out_lm966_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm966_mmul51_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_5_ext_sig_sync_out_x(GPOUT,582)
    assign out_lm966_mmul_avm_address = i_llvm_fpga_mem_lm966_mmul51_out_lm966_mmul_avm_address;
    assign out_lm966_mmul_avm_enable = i_llvm_fpga_mem_lm966_mmul51_out_lm966_mmul_avm_enable;
    assign out_lm966_mmul_avm_read = i_llvm_fpga_mem_lm966_mmul51_out_lm966_mmul_avm_read;
    assign out_lm966_mmul_avm_write = i_llvm_fpga_mem_lm966_mmul51_out_lm966_mmul_avm_write;
    assign out_lm966_mmul_avm_writedata = i_llvm_fpga_mem_lm966_mmul51_out_lm966_mmul_avm_writedata;
    assign out_lm966_mmul_avm_byteenable = i_llvm_fpga_mem_lm966_mmul51_out_lm966_mmul_avm_byteenable;
    assign out_lm966_mmul_avm_burstcount = i_llvm_fpga_mem_lm966_mmul51_out_lm966_mmul_avm_burstcount;

    // redist119_sync_together518_aunroll_x_in_i_valid_15(DELAY,1451)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist119_sync_together518_aunroll_x_in_i_valid_15_delay_0 <= '0;
            redist119_sync_together518_aunroll_x_in_i_valid_15_delay_1 <= '0;
            redist119_sync_together518_aunroll_x_in_i_valid_15_q <= '0;
        end
        else
        begin
            redist119_sync_together518_aunroll_x_in_i_valid_15_delay_0 <= $unsigned(redist118_sync_together518_aunroll_x_in_i_valid_12_q);
            redist119_sync_together518_aunroll_x_in_i_valid_15_delay_1 <= redist119_sync_together518_aunroll_x_in_i_valid_15_delay_0;
            redist119_sync_together518_aunroll_x_in_i_valid_15_q <= redist119_sync_together518_aunroll_x_in_i_valid_15_delay_1;
        end
    end

    // valid_fanout_reg8(REG,1174)@307 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg8_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg8_q <= $unsigned(redist119_sync_together518_aunroll_x_in_i_valid_15_q);
        end
    end

    // redist302_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_15(DELAY,1634)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist302_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_15_delay_0 <= '0;
            redist302_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_15_delay_1 <= '0;
            redist302_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_15_q <= '0;
        end
        else
        begin
            redist302_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_15_delay_0 <= $unsigned(redist301_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_12_q);
            redist302_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_15_delay_1 <= redist302_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_15_delay_0;
            redist302_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_15_q <= redist302_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_15_delay_1;
        end
    end

    // redist276_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_15(DELAY,1608)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist276_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_15_delay_0 <= '0;
            redist276_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_15_delay_1 <= '0;
            redist276_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_15_q <= '0;
        end
        else
        begin
            redist276_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_15_delay_0 <= $unsigned(redist275_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_12_q);
            redist276_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_15_delay_1 <= redist276_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_15_delay_0;
            redist276_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_15_q <= redist276_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_15_delay_1;
        end
    end

    // redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_notEnable(LOGICAL,1683)
    assign redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_notEnable_q = $unsigned(~ (VCC_q));

    // redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_nor(LOGICAL,1684)
    assign redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_nor_q = ~ (redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_notEnable_q | redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_sticky_ena_q);

    // redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_cmpReg(REG,1682)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_sticky_ena(REG,1685)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_nor_q == 1'b1)
        begin
            redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_sticky_ena_q <= $unsigned(redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_cmpReg_q);
        end
    end

    // redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_enaAnd(LOGICAL,1686)
    assign redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_enaAnd_q = redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_sticky_ena_q & VCC_q;

    // redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_rdcnt(COUNTER,1680)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_rdcnt_i <= $unsigned(redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_rdcnt_q = redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_rdcnt_i[0:0];

    // redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_wraddr(REG,1681)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_wraddr_q <= $unsigned(redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_rdcnt_q);
        end
    end

    // redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_mem(DUALMEM,1679)
    assign redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_mem_ia = $unsigned(redist3_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_12_mem_q);
    assign redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_mem_aa = redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_wraddr_q;
    assign redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_mem_ab = redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_rdcnt_q;
    assign redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_mem_dmem (
        .clocken1(redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_mem_reset0),
        .clock1(clock),
        .address_a(redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_mem_aa),
        .data_a(redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_mem_ab),
        .q_b(redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_mem_q = redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_mem_iq[49:0];

    // c_i32_160489(CONSTANT,71)
    assign c_i32_160489_q = $unsigned(32'b00000000000000000000000010100000);

    // redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_notEnable(LOGICAL,1885)
    assign redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_notEnable_q = $unsigned(~ (VCC_q));

    // redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_nor(LOGICAL,1886)
    assign redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_nor_q = ~ (redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_notEnable_q | redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_sticky_ena_q);

    // redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_cmpReg(REG,1884)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_sticky_ena(REG,1887)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_nor_q == 1'b1)
        begin
            redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_sticky_ena_q <= $unsigned(redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_cmpReg_q);
        end
    end

    // redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_enaAnd(LOGICAL,1888)
    assign redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_enaAnd_q = redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_sticky_ena_q & VCC_q;

    // redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_rdcnt(COUNTER,1882)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_rdcnt_i <= $unsigned(redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_rdcnt_q = redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_rdcnt_i[0:0];

    // redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_wraddr(REG,1883)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_wraddr_q <= $unsigned(redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_rdcnt_q);
        end
    end

    // redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_mem(DUALMEM,1881)
    assign redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_mem_ia = $unsigned(redist63_sync_together518_aunroll_x_in_c0_eni9_6_tpl_12_mem_q);
    assign redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_mem_aa = redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_wraddr_q;
    assign redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_mem_ab = redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_rdcnt_q;
    assign redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_mem_dmem (
        .clocken1(redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_mem_reset0),
        .clock1(clock),
        .address_a(redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_mem_aa),
        .data_a(redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_mem_ab),
        .q_b(redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_mem_q = redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_mem_iq[31:0];

    // i_add39_5_mmul56(ADD,129)@307
    assign i_add39_5_mmul56_a = {1'b0, redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_mem_q};
    assign i_add39_5_mmul56_b = {1'b0, c_i32_160489_q};
    assign i_add39_5_mmul56_o = $unsigned(i_add39_5_mmul56_a) + $unsigned(i_add39_5_mmul56_b);
    assign i_add39_5_mmul56_q = i_add39_5_mmul56_o[32:0];

    // bgTrunc_i_add39_5_mmul56_sel_x(BITSELECT,561)@307
    assign bgTrunc_i_add39_5_mmul56_sel_x_b = i_add39_5_mmul56_q[31:0];

    // i_idxprom40_5_mmul57_sel_x(BITSELECT,1075)@307
    assign i_idxprom40_5_mmul57_sel_x_b = $unsigned({{32{bgTrunc_i_add39_5_mmul56_sel_x_b[31]}}, bgTrunc_i_add39_5_mmul56_sel_x_b[31:0]});

    // i_arrayidx41_519_mmul0_dupName_0_trunc_sel_x(BITSELECT,999)@307
    assign i_arrayidx41_519_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_5_mmul57_sel_x_b[13:0];

    // i_arrayidx41_519_mmul0_narrow_x(BITSELECT,992)@307
    assign i_arrayidx41_519_mmul0_narrow_x_b = i_arrayidx41_519_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist227_i_arrayidx41_519_mmul0_narrow_x_b_1(DELAY,1559)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist227_i_arrayidx41_519_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist227_i_arrayidx41_519_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_519_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_519_mmul0_shift_join_x(BITJOIN,993)@308
    assign i_arrayidx41_519_mmul0_shift_join_x_q = {redist227_i_arrayidx41_519_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist29_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_15(DELAY,1361)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist29_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_15_delay_0 <= '0;
            redist29_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_15_delay_1 <= '0;
            redist29_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_15_q <= '0;
        end
        else
        begin
            redist29_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_15_delay_0 <= $unsigned(redist28_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_12_q);
            redist29_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_15_delay_1 <= redist29_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_15_delay_0;
            redist29_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_15_q <= redist29_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_15_delay_1;
        end
    end

    // i_arrayidx41_519_mmul0_add_x(ADD,989)@308
    assign i_arrayidx41_519_mmul0_add_x_a = {1'b0, redist29_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_15_q};
    assign i_arrayidx41_519_mmul0_add_x_b = {1'b0, i_arrayidx41_519_mmul0_shift_join_x_q};
    assign i_arrayidx41_519_mmul0_add_x_o = $unsigned(i_arrayidx41_519_mmul0_add_x_a) + $unsigned(i_arrayidx41_519_mmul0_add_x_b);
    assign i_arrayidx41_519_mmul0_add_x_q = i_arrayidx41_519_mmul0_add_x_o[14:0];

    // i_arrayidx41_519_mmul0_dupName_2_trunc_sel_x(BITSELECT,1000)@308
    assign i_arrayidx41_519_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_519_mmul0_add_x_q[13:0];

    // i_arrayidx41_519_mmul0_append_upper_bits_x(BITJOIN,990)@308
    assign i_arrayidx41_519_mmul0_append_upper_bits_x_q = {redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_mem_q, i_arrayidx41_519_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_519_mmul58_vt_select_63(BITSELECT,217)@308
    assign i_arrayidx41_519_mmul58_vt_select_63_b = i_arrayidx41_519_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_519_mmul58_vt_join(BITJOIN,216)@308
    assign i_arrayidx41_519_mmul58_vt_join_q = {i_arrayidx41_519_mmul58_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_notEnable(LOGICAL,2071)
    assign redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_notEnable_q = $unsigned(~ (VCC_q));

    // redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_nor(LOGICAL,2072)
    assign redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_nor_q = ~ (redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_notEnable_q | redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_sticky_ena_q);

    // redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_cmpReg(REG,2070)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_sticky_ena(REG,2073)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_nor_q == 1'b1)
        begin
            redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_sticky_ena_q <= $unsigned(redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_cmpReg_q);
        end
    end

    // redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_enaAnd(LOGICAL,2074)
    assign redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_enaAnd_q = redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_sticky_ena_q & VCC_q;

    // redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_rdcnt(COUNTER,2068)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_rdcnt_i <= $unsigned(redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_rdcnt_q = redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_rdcnt_i[0:0];

    // redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_wraddr(REG,2069)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_wraddr_q <= $unsigned(redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_rdcnt_q);
        end
    end

    // redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_mem(DUALMEM,2067)
    assign redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_mem_ia = $unsigned(redist89_sync_together518_aunroll_x_in_c0_eni9_7_tpl_13_outputreg0_q);
    assign redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_mem_aa = redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_wraddr_q;
    assign redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_mem_ab = redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_rdcnt_q;
    assign redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_mem_dmem (
        .clocken1(redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_mem_reset0),
        .clock1(clock),
        .address_a(redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_mem_aa),
        .data_a(redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_mem_ab),
        .q_b(redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_mem_q = redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_mem_iq[63:0];

    // i_llvm_fpga_mem_lm1007_mmul59(BLACKBOX,335)@308
    // in in_i_stall@20000000
    // out out_lm1007_mmul_avm_address@20000000
    // out out_lm1007_mmul_avm_burstcount@20000000
    // out out_lm1007_mmul_avm_byteenable@20000000
    // out out_lm1007_mmul_avm_enable@20000000
    // out out_lm1007_mmul_avm_read@20000000
    // out out_lm1007_mmul_avm_write@20000000
    // out out_lm1007_mmul_avm_writedata@20000000
    // out out_o_readdata@313
    // out out_o_stall@312
    // out out_o_valid@313
    mmul_i_llvm_fpga_mem_lm1007_0 thei_llvm_fpga_mem_lm1007_mmul59 (
        .in_AddrOffset(redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_mem_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_519_mmul58_vt_join_q),
        .in_i_dependence(redist276_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_15_q),
        .in_i_predicate(redist302_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_15_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg8_q),
        .in_lm1007_mmul_avm_readdata(in_lm1007_mmul_avm_readdata),
        .in_lm1007_mmul_avm_readdatavalid(in_lm1007_mmul_avm_readdatavalid),
        .in_lm1007_mmul_avm_waitrequest(in_lm1007_mmul_avm_waitrequest),
        .in_lm1007_mmul_avm_writeack(in_lm1007_mmul_avm_writeack),
        .out_lm1007_mmul_avm_address(i_llvm_fpga_mem_lm1007_mmul59_out_lm1007_mmul_avm_address),
        .out_lm1007_mmul_avm_burstcount(i_llvm_fpga_mem_lm1007_mmul59_out_lm1007_mmul_avm_burstcount),
        .out_lm1007_mmul_avm_byteenable(i_llvm_fpga_mem_lm1007_mmul59_out_lm1007_mmul_avm_byteenable),
        .out_lm1007_mmul_avm_enable(i_llvm_fpga_mem_lm1007_mmul59_out_lm1007_mmul_avm_enable),
        .out_lm1007_mmul_avm_read(i_llvm_fpga_mem_lm1007_mmul59_out_lm1007_mmul_avm_read),
        .out_lm1007_mmul_avm_write(i_llvm_fpga_mem_lm1007_mmul59_out_lm1007_mmul_avm_write),
        .out_lm1007_mmul_avm_writedata(i_llvm_fpga_mem_lm1007_mmul59_out_lm1007_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm1007_mmul59_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_6_ext_sig_sync_out_x(GPOUT,585)
    assign out_lm1007_mmul_avm_address = i_llvm_fpga_mem_lm1007_mmul59_out_lm1007_mmul_avm_address;
    assign out_lm1007_mmul_avm_enable = i_llvm_fpga_mem_lm1007_mmul59_out_lm1007_mmul_avm_enable;
    assign out_lm1007_mmul_avm_read = i_llvm_fpga_mem_lm1007_mmul59_out_lm1007_mmul_avm_read;
    assign out_lm1007_mmul_avm_write = i_llvm_fpga_mem_lm1007_mmul59_out_lm1007_mmul_avm_write;
    assign out_lm1007_mmul_avm_writedata = i_llvm_fpga_mem_lm1007_mmul59_out_lm1007_mmul_avm_writedata;
    assign out_lm1007_mmul_avm_byteenable = i_llvm_fpga_mem_lm1007_mmul59_out_lm1007_mmul_avm_byteenable;
    assign out_lm1007_mmul_avm_burstcount = i_llvm_fpga_mem_lm1007_mmul59_out_lm1007_mmul_avm_burstcount;

    // redist120_sync_together518_aunroll_x_in_i_valid_18(DELAY,1452)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist120_sync_together518_aunroll_x_in_i_valid_18_delay_0 <= '0;
            redist120_sync_together518_aunroll_x_in_i_valid_18_delay_1 <= '0;
            redist120_sync_together518_aunroll_x_in_i_valid_18_q <= '0;
        end
        else
        begin
            redist120_sync_together518_aunroll_x_in_i_valid_18_delay_0 <= $unsigned(redist119_sync_together518_aunroll_x_in_i_valid_15_q);
            redist120_sync_together518_aunroll_x_in_i_valid_18_delay_1 <= redist120_sync_together518_aunroll_x_in_i_valid_18_delay_0;
            redist120_sync_together518_aunroll_x_in_i_valid_18_q <= redist120_sync_together518_aunroll_x_in_i_valid_18_delay_1;
        end
    end

    // valid_fanout_reg9(REG,1175)@310 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg9_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg9_q <= $unsigned(redist120_sync_together518_aunroll_x_in_i_valid_18_q);
        end
    end

    // redist303_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_18(DELAY,1635)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist303_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_18_delay_0 <= '0;
            redist303_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_18_delay_1 <= '0;
            redist303_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_18_q <= '0;
        end
        else
        begin
            redist303_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_18_delay_0 <= $unsigned(redist302_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_15_q);
            redist303_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_18_delay_1 <= redist303_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_18_delay_0;
            redist303_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_18_q <= redist303_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_18_delay_1;
        end
    end

    // redist277_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_18(DELAY,1609)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist277_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_18_delay_0 <= '0;
            redist277_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_18_delay_1 <= '0;
            redist277_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_18_q <= '0;
        end
        else
        begin
            redist277_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_18_delay_0 <= $unsigned(redist276_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_15_q);
            redist277_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_18_delay_1 <= redist277_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_18_delay_0;
            redist277_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_18_q <= redist277_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_18_delay_1;
        end
    end

    // redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_notEnable(LOGICAL,1691)
    assign redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_notEnable_q = $unsigned(~ (VCC_q));

    // redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_nor(LOGICAL,1692)
    assign redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_nor_q = ~ (redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_notEnable_q | redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_sticky_ena_q);

    // redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_cmpReg(REG,1690)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_sticky_ena(REG,1693)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_nor_q == 1'b1)
        begin
            redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_sticky_ena_q <= $unsigned(redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_cmpReg_q);
        end
    end

    // redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_enaAnd(LOGICAL,1694)
    assign redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_enaAnd_q = redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_sticky_ena_q & VCC_q;

    // redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_rdcnt(COUNTER,1688)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_rdcnt_i <= $unsigned(redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_rdcnt_q = redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_rdcnt_i[0:0];

    // redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_wraddr(REG,1689)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_wraddr_q <= $unsigned(redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_rdcnt_q);
        end
    end

    // redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_mem(DUALMEM,1687)
    assign redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_mem_ia = $unsigned(redist4_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_15_mem_q);
    assign redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_mem_aa = redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_wraddr_q;
    assign redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_mem_ab = redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_rdcnt_q;
    assign redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_mem_dmem (
        .clocken1(redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_mem_reset0),
        .clock1(clock),
        .address_a(redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_mem_aa),
        .data_a(redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_mem_ab),
        .q_b(redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_mem_q = redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_mem_iq[49:0];

    // c_i32_192490(CONSTANT,72)
    assign c_i32_192490_q = $unsigned(32'b00000000000000000000000011000000);

    // redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_notEnable(LOGICAL,1893)
    assign redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_notEnable_q = $unsigned(~ (VCC_q));

    // redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_nor(LOGICAL,1894)
    assign redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_nor_q = ~ (redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_notEnable_q | redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_sticky_ena_q);

    // redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_cmpReg(REG,1892)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_sticky_ena(REG,1895)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_nor_q == 1'b1)
        begin
            redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_sticky_ena_q <= $unsigned(redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_cmpReg_q);
        end
    end

    // redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_enaAnd(LOGICAL,1896)
    assign redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_enaAnd_q = redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_sticky_ena_q & VCC_q;

    // redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_rdcnt(COUNTER,1890)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_rdcnt_i <= $unsigned(redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_rdcnt_q = redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_rdcnt_i[0:0];

    // redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_wraddr(REG,1891)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_wraddr_q <= $unsigned(redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_rdcnt_q);
        end
    end

    // redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_mem(DUALMEM,1889)
    assign redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_mem_ia = $unsigned(redist64_sync_together518_aunroll_x_in_c0_eni9_6_tpl_15_mem_q);
    assign redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_mem_aa = redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_wraddr_q;
    assign redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_mem_ab = redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_rdcnt_q;
    assign redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_mem_dmem (
        .clocken1(redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_mem_reset0),
        .clock1(clock),
        .address_a(redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_mem_aa),
        .data_a(redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_mem_ab),
        .q_b(redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_mem_q = redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_mem_iq[31:0];

    // i_add39_6_mmul64(ADD,130)@310
    assign i_add39_6_mmul64_a = {1'b0, redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_mem_q};
    assign i_add39_6_mmul64_b = {1'b0, c_i32_192490_q};
    assign i_add39_6_mmul64_o = $unsigned(i_add39_6_mmul64_a) + $unsigned(i_add39_6_mmul64_b);
    assign i_add39_6_mmul64_q = i_add39_6_mmul64_o[32:0];

    // bgTrunc_i_add39_6_mmul64_sel_x(BITSELECT,562)@310
    assign bgTrunc_i_add39_6_mmul64_sel_x_b = i_add39_6_mmul64_q[31:0];

    // i_idxprom40_6_mmul65_sel_x(BITSELECT,1076)@310
    assign i_idxprom40_6_mmul65_sel_x_b = $unsigned({{32{bgTrunc_i_add39_6_mmul64_sel_x_b[31]}}, bgTrunc_i_add39_6_mmul64_sel_x_b[31:0]});

    // i_arrayidx41_621_mmul0_dupName_0_trunc_sel_x(BITSELECT,1011)@310
    assign i_arrayidx41_621_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_6_mmul65_sel_x_b[13:0];

    // i_arrayidx41_621_mmul0_narrow_x(BITSELECT,1004)@310
    assign i_arrayidx41_621_mmul0_narrow_x_b = i_arrayidx41_621_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist226_i_arrayidx41_621_mmul0_narrow_x_b_1(DELAY,1558)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist226_i_arrayidx41_621_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist226_i_arrayidx41_621_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_621_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_621_mmul0_shift_join_x(BITJOIN,1005)@311
    assign i_arrayidx41_621_mmul0_shift_join_x_q = {redist226_i_arrayidx41_621_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist30_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_18(DELAY,1362)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist30_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_18_delay_0 <= '0;
            redist30_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_18_delay_1 <= '0;
            redist30_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_18_q <= '0;
        end
        else
        begin
            redist30_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_18_delay_0 <= $unsigned(redist29_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_15_q);
            redist30_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_18_delay_1 <= redist30_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_18_delay_0;
            redist30_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_18_q <= redist30_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_18_delay_1;
        end
    end

    // i_arrayidx41_621_mmul0_add_x(ADD,1001)@311
    assign i_arrayidx41_621_mmul0_add_x_a = {1'b0, redist30_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_18_q};
    assign i_arrayidx41_621_mmul0_add_x_b = {1'b0, i_arrayidx41_621_mmul0_shift_join_x_q};
    assign i_arrayidx41_621_mmul0_add_x_o = $unsigned(i_arrayidx41_621_mmul0_add_x_a) + $unsigned(i_arrayidx41_621_mmul0_add_x_b);
    assign i_arrayidx41_621_mmul0_add_x_q = i_arrayidx41_621_mmul0_add_x_o[14:0];

    // i_arrayidx41_621_mmul0_dupName_2_trunc_sel_x(BITSELECT,1012)@311
    assign i_arrayidx41_621_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_621_mmul0_add_x_q[13:0];

    // i_arrayidx41_621_mmul0_append_upper_bits_x(BITJOIN,1002)@311
    assign i_arrayidx41_621_mmul0_append_upper_bits_x_q = {redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_mem_q, i_arrayidx41_621_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_621_mmul66_vt_select_63(BITSELECT,220)@311
    assign i_arrayidx41_621_mmul66_vt_select_63_b = i_arrayidx41_621_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_621_mmul66_vt_join(BITJOIN,219)@311
    assign i_arrayidx41_621_mmul66_vt_join_q = {i_arrayidx41_621_mmul66_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist91_sync_together518_aunroll_x_in_c0_eni9_7_tpl_19(DELAY,1423)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist91_sync_together518_aunroll_x_in_c0_eni9_7_tpl_19_delay_0 <= '0;
            redist91_sync_together518_aunroll_x_in_c0_eni9_7_tpl_19_q <= '0;
        end
        else
        begin
            redist91_sync_together518_aunroll_x_in_c0_eni9_7_tpl_19_delay_0 <= $unsigned(redist90_sync_together518_aunroll_x_in_c0_eni9_7_tpl_16_mem_q);
            redist91_sync_together518_aunroll_x_in_c0_eni9_7_tpl_19_q <= redist91_sync_together518_aunroll_x_in_c0_eni9_7_tpl_19_delay_0;
        end
    end

    // redist91_sync_together518_aunroll_x_in_c0_eni9_7_tpl_19_outputreg0(DELAY,2075)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist91_sync_together518_aunroll_x_in_c0_eni9_7_tpl_19_outputreg0_q <= '0;
        end
        else
        begin
            redist91_sync_together518_aunroll_x_in_c0_eni9_7_tpl_19_outputreg0_q <= $unsigned(redist91_sync_together518_aunroll_x_in_c0_eni9_7_tpl_19_q);
        end
    end

    // i_llvm_fpga_mem_lm1048_mmul67(BLACKBOX,336)@311
    // in in_i_stall@20000000
    // out out_lm1048_mmul_avm_address@20000000
    // out out_lm1048_mmul_avm_burstcount@20000000
    // out out_lm1048_mmul_avm_byteenable@20000000
    // out out_lm1048_mmul_avm_enable@20000000
    // out out_lm1048_mmul_avm_read@20000000
    // out out_lm1048_mmul_avm_write@20000000
    // out out_lm1048_mmul_avm_writedata@20000000
    // out out_o_readdata@316
    // out out_o_stall@315
    // out out_o_valid@316
    mmul_i_llvm_fpga_mem_lm1048_0 thei_llvm_fpga_mem_lm1048_mmul67 (
        .in_AddrOffset(redist91_sync_together518_aunroll_x_in_c0_eni9_7_tpl_19_outputreg0_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_621_mmul66_vt_join_q),
        .in_i_dependence(redist277_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_18_q),
        .in_i_predicate(redist303_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_18_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg9_q),
        .in_lm1048_mmul_avm_readdata(in_lm1048_mmul_avm_readdata),
        .in_lm1048_mmul_avm_readdatavalid(in_lm1048_mmul_avm_readdatavalid),
        .in_lm1048_mmul_avm_waitrequest(in_lm1048_mmul_avm_waitrequest),
        .in_lm1048_mmul_avm_writeack(in_lm1048_mmul_avm_writeack),
        .out_lm1048_mmul_avm_address(i_llvm_fpga_mem_lm1048_mmul67_out_lm1048_mmul_avm_address),
        .out_lm1048_mmul_avm_burstcount(i_llvm_fpga_mem_lm1048_mmul67_out_lm1048_mmul_avm_burstcount),
        .out_lm1048_mmul_avm_byteenable(i_llvm_fpga_mem_lm1048_mmul67_out_lm1048_mmul_avm_byteenable),
        .out_lm1048_mmul_avm_enable(i_llvm_fpga_mem_lm1048_mmul67_out_lm1048_mmul_avm_enable),
        .out_lm1048_mmul_avm_read(i_llvm_fpga_mem_lm1048_mmul67_out_lm1048_mmul_avm_read),
        .out_lm1048_mmul_avm_write(i_llvm_fpga_mem_lm1048_mmul67_out_lm1048_mmul_avm_write),
        .out_lm1048_mmul_avm_writedata(i_llvm_fpga_mem_lm1048_mmul67_out_lm1048_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm1048_mmul67_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_7_ext_sig_sync_out_x(GPOUT,588)
    assign out_lm1048_mmul_avm_address = i_llvm_fpga_mem_lm1048_mmul67_out_lm1048_mmul_avm_address;
    assign out_lm1048_mmul_avm_enable = i_llvm_fpga_mem_lm1048_mmul67_out_lm1048_mmul_avm_enable;
    assign out_lm1048_mmul_avm_read = i_llvm_fpga_mem_lm1048_mmul67_out_lm1048_mmul_avm_read;
    assign out_lm1048_mmul_avm_write = i_llvm_fpga_mem_lm1048_mmul67_out_lm1048_mmul_avm_write;
    assign out_lm1048_mmul_avm_writedata = i_llvm_fpga_mem_lm1048_mmul67_out_lm1048_mmul_avm_writedata;
    assign out_lm1048_mmul_avm_byteenable = i_llvm_fpga_mem_lm1048_mmul67_out_lm1048_mmul_avm_byteenable;
    assign out_lm1048_mmul_avm_burstcount = i_llvm_fpga_mem_lm1048_mmul67_out_lm1048_mmul_avm_burstcount;

    // redist121_sync_together518_aunroll_x_in_i_valid_21(DELAY,1453)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist121_sync_together518_aunroll_x_in_i_valid_21_delay_0 <= '0;
            redist121_sync_together518_aunroll_x_in_i_valid_21_delay_1 <= '0;
            redist121_sync_together518_aunroll_x_in_i_valid_21_q <= '0;
        end
        else
        begin
            redist121_sync_together518_aunroll_x_in_i_valid_21_delay_0 <= $unsigned(redist120_sync_together518_aunroll_x_in_i_valid_18_q);
            redist121_sync_together518_aunroll_x_in_i_valid_21_delay_1 <= redist121_sync_together518_aunroll_x_in_i_valid_21_delay_0;
            redist121_sync_together518_aunroll_x_in_i_valid_21_q <= redist121_sync_together518_aunroll_x_in_i_valid_21_delay_1;
        end
    end

    // valid_fanout_reg10(REG,1176)@313 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg10_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg10_q <= $unsigned(redist121_sync_together518_aunroll_x_in_i_valid_21_q);
        end
    end

    // redist304_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_21(DELAY,1636)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist304_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_21_delay_0 <= '0;
            redist304_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_21_delay_1 <= '0;
            redist304_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_21_q <= '0;
        end
        else
        begin
            redist304_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_21_delay_0 <= $unsigned(redist303_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_18_q);
            redist304_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_21_delay_1 <= redist304_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_21_delay_0;
            redist304_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_21_q <= redist304_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_21_delay_1;
        end
    end

    // redist278_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_21(DELAY,1610)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist278_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_21_delay_0 <= '0;
            redist278_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_21_delay_1 <= '0;
            redist278_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_21_q <= '0;
        end
        else
        begin
            redist278_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_21_delay_0 <= $unsigned(redist277_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_18_q);
            redist278_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_21_delay_1 <= redist278_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_21_delay_0;
            redist278_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_21_q <= redist278_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_21_delay_1;
        end
    end

    // redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_notEnable(LOGICAL,1699)
    assign redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_notEnable_q = $unsigned(~ (VCC_q));

    // redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_nor(LOGICAL,1700)
    assign redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_nor_q = ~ (redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_notEnable_q | redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_sticky_ena_q);

    // redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_cmpReg(REG,1698)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_sticky_ena(REG,1701)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_nor_q == 1'b1)
        begin
            redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_sticky_ena_q <= $unsigned(redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_cmpReg_q);
        end
    end

    // redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_enaAnd(LOGICAL,1702)
    assign redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_enaAnd_q = redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_sticky_ena_q & VCC_q;

    // redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_rdcnt(COUNTER,1696)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_rdcnt_i <= $unsigned(redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_rdcnt_q = redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_rdcnt_i[0:0];

    // redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_wraddr(REG,1697)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_wraddr_q <= $unsigned(redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_rdcnt_q);
        end
    end

    // redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_mem(DUALMEM,1695)
    assign redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_mem_ia = $unsigned(redist5_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_18_mem_q);
    assign redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_mem_aa = redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_wraddr_q;
    assign redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_mem_ab = redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_rdcnt_q;
    assign redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_mem_dmem (
        .clocken1(redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_mem_reset0),
        .clock1(clock),
        .address_a(redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_mem_aa),
        .data_a(redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_mem_ab),
        .q_b(redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_mem_q = redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_mem_iq[49:0];

    // c_i32_224491(CONSTANT,73)
    assign c_i32_224491_q = $unsigned(32'b00000000000000000000000011100000);

    // redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_notEnable(LOGICAL,1901)
    assign redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_notEnable_q = $unsigned(~ (VCC_q));

    // redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_nor(LOGICAL,1902)
    assign redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_nor_q = ~ (redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_notEnable_q | redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_sticky_ena_q);

    // redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_cmpReg(REG,1900)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_sticky_ena(REG,1903)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_nor_q == 1'b1)
        begin
            redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_sticky_ena_q <= $unsigned(redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_cmpReg_q);
        end
    end

    // redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_enaAnd(LOGICAL,1904)
    assign redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_enaAnd_q = redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_sticky_ena_q & VCC_q;

    // redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_rdcnt(COUNTER,1898)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_rdcnt_i <= $unsigned(redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_rdcnt_q = redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_rdcnt_i[0:0];

    // redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_wraddr(REG,1899)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_wraddr_q <= $unsigned(redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_rdcnt_q);
        end
    end

    // redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_mem(DUALMEM,1897)
    assign redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_mem_ia = $unsigned(redist65_sync_together518_aunroll_x_in_c0_eni9_6_tpl_18_mem_q);
    assign redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_mem_aa = redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_wraddr_q;
    assign redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_mem_ab = redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_rdcnt_q;
    assign redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_mem_dmem (
        .clocken1(redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_mem_reset0),
        .clock1(clock),
        .address_a(redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_mem_aa),
        .data_a(redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_mem_ab),
        .q_b(redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_mem_q = redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_mem_iq[31:0];

    // i_add39_7_mmul72(ADD,131)@313
    assign i_add39_7_mmul72_a = {1'b0, redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_mem_q};
    assign i_add39_7_mmul72_b = {1'b0, c_i32_224491_q};
    assign i_add39_7_mmul72_o = $unsigned(i_add39_7_mmul72_a) + $unsigned(i_add39_7_mmul72_b);
    assign i_add39_7_mmul72_q = i_add39_7_mmul72_o[32:0];

    // bgTrunc_i_add39_7_mmul72_sel_x(BITSELECT,563)@313
    assign bgTrunc_i_add39_7_mmul72_sel_x_b = i_add39_7_mmul72_q[31:0];

    // i_idxprom40_7_mmul73_sel_x(BITSELECT,1077)@313
    assign i_idxprom40_7_mmul73_sel_x_b = $unsigned({{32{bgTrunc_i_add39_7_mmul72_sel_x_b[31]}}, bgTrunc_i_add39_7_mmul72_sel_x_b[31:0]});

    // i_arrayidx41_723_mmul0_dupName_0_trunc_sel_x(BITSELECT,1023)@313
    assign i_arrayidx41_723_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_7_mmul73_sel_x_b[13:0];

    // i_arrayidx41_723_mmul0_narrow_x(BITSELECT,1016)@313
    assign i_arrayidx41_723_mmul0_narrow_x_b = i_arrayidx41_723_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist225_i_arrayidx41_723_mmul0_narrow_x_b_1(DELAY,1557)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist225_i_arrayidx41_723_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist225_i_arrayidx41_723_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_723_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_723_mmul0_shift_join_x(BITJOIN,1017)@314
    assign i_arrayidx41_723_mmul0_shift_join_x_q = {redist225_i_arrayidx41_723_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist31_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_21(DELAY,1363)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist31_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_21_delay_0 <= '0;
            redist31_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_21_delay_1 <= '0;
            redist31_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_21_q <= '0;
        end
        else
        begin
            redist31_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_21_delay_0 <= $unsigned(redist30_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_18_q);
            redist31_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_21_delay_1 <= redist31_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_21_delay_0;
            redist31_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_21_q <= redist31_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_21_delay_1;
        end
    end

    // i_arrayidx41_723_mmul0_add_x(ADD,1013)@314
    assign i_arrayidx41_723_mmul0_add_x_a = {1'b0, redist31_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_21_q};
    assign i_arrayidx41_723_mmul0_add_x_b = {1'b0, i_arrayidx41_723_mmul0_shift_join_x_q};
    assign i_arrayidx41_723_mmul0_add_x_o = $unsigned(i_arrayidx41_723_mmul0_add_x_a) + $unsigned(i_arrayidx41_723_mmul0_add_x_b);
    assign i_arrayidx41_723_mmul0_add_x_q = i_arrayidx41_723_mmul0_add_x_o[14:0];

    // i_arrayidx41_723_mmul0_dupName_2_trunc_sel_x(BITSELECT,1024)@314
    assign i_arrayidx41_723_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_723_mmul0_add_x_q[13:0];

    // i_arrayidx41_723_mmul0_append_upper_bits_x(BITJOIN,1014)@314
    assign i_arrayidx41_723_mmul0_append_upper_bits_x_q = {redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_mem_q, i_arrayidx41_723_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_723_mmul74_vt_select_63(BITSELECT,223)@314
    assign i_arrayidx41_723_mmul74_vt_select_63_b = i_arrayidx41_723_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_723_mmul74_vt_join(BITJOIN,222)@314
    assign i_arrayidx41_723_mmul74_vt_join_q = {i_arrayidx41_723_mmul74_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_notEnable(LOGICAL,2080)
    assign redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_notEnable_q = $unsigned(~ (VCC_q));

    // redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_nor(LOGICAL,2081)
    assign redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_nor_q = ~ (redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_notEnable_q | redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_sticky_ena_q);

    // redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_cmpReg(REG,2079)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_sticky_ena(REG,2082)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_nor_q == 1'b1)
        begin
            redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_sticky_ena_q <= $unsigned(redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_cmpReg_q);
        end
    end

    // redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_enaAnd(LOGICAL,2083)
    assign redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_enaAnd_q = redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_sticky_ena_q & VCC_q;

    // redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_rdcnt(COUNTER,2077)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_rdcnt_i <= $unsigned(redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_rdcnt_q = redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_rdcnt_i[0:0];

    // redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_wraddr(REG,2078)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_wraddr_q <= $unsigned(redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_rdcnt_q);
        end
    end

    // redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_mem(DUALMEM,2076)
    assign redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_mem_ia = $unsigned(redist91_sync_together518_aunroll_x_in_c0_eni9_7_tpl_19_outputreg0_q);
    assign redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_mem_aa = redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_wraddr_q;
    assign redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_mem_ab = redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_rdcnt_q;
    assign redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_mem_dmem (
        .clocken1(redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_mem_reset0),
        .clock1(clock),
        .address_a(redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_mem_aa),
        .data_a(redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_mem_ab),
        .q_b(redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_mem_q = redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_mem_iq[63:0];

    // i_llvm_fpga_mem_lm1089_mmul75(BLACKBOX,337)@314
    // in in_i_stall@20000000
    // out out_lm1089_mmul_avm_address@20000000
    // out out_lm1089_mmul_avm_burstcount@20000000
    // out out_lm1089_mmul_avm_byteenable@20000000
    // out out_lm1089_mmul_avm_enable@20000000
    // out out_lm1089_mmul_avm_read@20000000
    // out out_lm1089_mmul_avm_write@20000000
    // out out_lm1089_mmul_avm_writedata@20000000
    // out out_o_readdata@319
    // out out_o_stall@318
    // out out_o_valid@319
    mmul_i_llvm_fpga_mem_lm1089_0 thei_llvm_fpga_mem_lm1089_mmul75 (
        .in_AddrOffset(redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_mem_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_723_mmul74_vt_join_q),
        .in_i_dependence(redist278_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_21_q),
        .in_i_predicate(redist304_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_21_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg10_q),
        .in_lm1089_mmul_avm_readdata(in_lm1089_mmul_avm_readdata),
        .in_lm1089_mmul_avm_readdatavalid(in_lm1089_mmul_avm_readdatavalid),
        .in_lm1089_mmul_avm_waitrequest(in_lm1089_mmul_avm_waitrequest),
        .in_lm1089_mmul_avm_writeack(in_lm1089_mmul_avm_writeack),
        .out_lm1089_mmul_avm_address(i_llvm_fpga_mem_lm1089_mmul75_out_lm1089_mmul_avm_address),
        .out_lm1089_mmul_avm_burstcount(i_llvm_fpga_mem_lm1089_mmul75_out_lm1089_mmul_avm_burstcount),
        .out_lm1089_mmul_avm_byteenable(i_llvm_fpga_mem_lm1089_mmul75_out_lm1089_mmul_avm_byteenable),
        .out_lm1089_mmul_avm_enable(i_llvm_fpga_mem_lm1089_mmul75_out_lm1089_mmul_avm_enable),
        .out_lm1089_mmul_avm_read(i_llvm_fpga_mem_lm1089_mmul75_out_lm1089_mmul_avm_read),
        .out_lm1089_mmul_avm_write(i_llvm_fpga_mem_lm1089_mmul75_out_lm1089_mmul_avm_write),
        .out_lm1089_mmul_avm_writedata(i_llvm_fpga_mem_lm1089_mmul75_out_lm1089_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm1089_mmul75_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_8_ext_sig_sync_out_x(GPOUT,591)
    assign out_lm1089_mmul_avm_address = i_llvm_fpga_mem_lm1089_mmul75_out_lm1089_mmul_avm_address;
    assign out_lm1089_mmul_avm_enable = i_llvm_fpga_mem_lm1089_mmul75_out_lm1089_mmul_avm_enable;
    assign out_lm1089_mmul_avm_read = i_llvm_fpga_mem_lm1089_mmul75_out_lm1089_mmul_avm_read;
    assign out_lm1089_mmul_avm_write = i_llvm_fpga_mem_lm1089_mmul75_out_lm1089_mmul_avm_write;
    assign out_lm1089_mmul_avm_writedata = i_llvm_fpga_mem_lm1089_mmul75_out_lm1089_mmul_avm_writedata;
    assign out_lm1089_mmul_avm_byteenable = i_llvm_fpga_mem_lm1089_mmul75_out_lm1089_mmul_avm_byteenable;
    assign out_lm1089_mmul_avm_burstcount = i_llvm_fpga_mem_lm1089_mmul75_out_lm1089_mmul_avm_burstcount;

    // redist122_sync_together518_aunroll_x_in_i_valid_24(DELAY,1454)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist122_sync_together518_aunroll_x_in_i_valid_24_delay_0 <= '0;
            redist122_sync_together518_aunroll_x_in_i_valid_24_delay_1 <= '0;
            redist122_sync_together518_aunroll_x_in_i_valid_24_q <= '0;
        end
        else
        begin
            redist122_sync_together518_aunroll_x_in_i_valid_24_delay_0 <= $unsigned(redist121_sync_together518_aunroll_x_in_i_valid_21_q);
            redist122_sync_together518_aunroll_x_in_i_valid_24_delay_1 <= redist122_sync_together518_aunroll_x_in_i_valid_24_delay_0;
            redist122_sync_together518_aunroll_x_in_i_valid_24_q <= redist122_sync_together518_aunroll_x_in_i_valid_24_delay_1;
        end
    end

    // valid_fanout_reg11(REG,1177)@316 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg11_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg11_q <= $unsigned(redist122_sync_together518_aunroll_x_in_i_valid_24_q);
        end
    end

    // redist305_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_24(DELAY,1637)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist305_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_24_delay_0 <= '0;
            redist305_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_24_delay_1 <= '0;
            redist305_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_24_q <= '0;
        end
        else
        begin
            redist305_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_24_delay_0 <= $unsigned(redist304_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_21_q);
            redist305_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_24_delay_1 <= redist305_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_24_delay_0;
            redist305_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_24_q <= redist305_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_24_delay_1;
        end
    end

    // redist279_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_24(DELAY,1611)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist279_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_24_delay_0 <= '0;
            redist279_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_24_delay_1 <= '0;
            redist279_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_24_q <= '0;
        end
        else
        begin
            redist279_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_24_delay_0 <= $unsigned(redist278_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_21_q);
            redist279_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_24_delay_1 <= redist279_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_24_delay_0;
            redist279_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_24_q <= redist279_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_24_delay_1;
        end
    end

    // redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_notEnable(LOGICAL,1707)
    assign redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_notEnable_q = $unsigned(~ (VCC_q));

    // redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_nor(LOGICAL,1708)
    assign redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_nor_q = ~ (redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_notEnable_q | redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_sticky_ena_q);

    // redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_cmpReg(REG,1706)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_sticky_ena(REG,1709)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_nor_q == 1'b1)
        begin
            redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_sticky_ena_q <= $unsigned(redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_cmpReg_q);
        end
    end

    // redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_enaAnd(LOGICAL,1710)
    assign redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_enaAnd_q = redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_sticky_ena_q & VCC_q;

    // redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_rdcnt(COUNTER,1704)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_rdcnt_i <= $unsigned(redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_rdcnt_q = redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_rdcnt_i[0:0];

    // redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_wraddr(REG,1705)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_wraddr_q <= $unsigned(redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_rdcnt_q);
        end
    end

    // redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_mem(DUALMEM,1703)
    assign redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_mem_ia = $unsigned(redist6_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_21_mem_q);
    assign redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_mem_aa = redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_wraddr_q;
    assign redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_mem_ab = redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_rdcnt_q;
    assign redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_mem_dmem (
        .clocken1(redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_mem_reset0),
        .clock1(clock),
        .address_a(redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_mem_aa),
        .data_a(redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_mem_ab),
        .q_b(redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_mem_q = redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_mem_iq[49:0];

    // c_i32_256492(CONSTANT,74)
    assign c_i32_256492_q = $unsigned(32'b00000000000000000000000100000000);

    // redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_notEnable(LOGICAL,1909)
    assign redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_notEnable_q = $unsigned(~ (VCC_q));

    // redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_nor(LOGICAL,1910)
    assign redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_nor_q = ~ (redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_notEnable_q | redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_sticky_ena_q);

    // redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_cmpReg(REG,1908)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_sticky_ena(REG,1911)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_nor_q == 1'b1)
        begin
            redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_sticky_ena_q <= $unsigned(redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_cmpReg_q);
        end
    end

    // redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_enaAnd(LOGICAL,1912)
    assign redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_enaAnd_q = redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_sticky_ena_q & VCC_q;

    // redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_rdcnt(COUNTER,1906)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_rdcnt_i <= $unsigned(redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_rdcnt_q = redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_rdcnt_i[0:0];

    // redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_wraddr(REG,1907)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_wraddr_q <= $unsigned(redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_rdcnt_q);
        end
    end

    // redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_mem(DUALMEM,1905)
    assign redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_mem_ia = $unsigned(redist66_sync_together518_aunroll_x_in_c0_eni9_6_tpl_21_mem_q);
    assign redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_mem_aa = redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_wraddr_q;
    assign redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_mem_ab = redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_rdcnt_q;
    assign redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_mem_dmem (
        .clocken1(redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_mem_reset0),
        .clock1(clock),
        .address_a(redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_mem_aa),
        .data_a(redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_mem_ab),
        .q_b(redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_mem_q = redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_mem_iq[31:0];

    // i_add39_8_mmul80(ADD,132)@316
    assign i_add39_8_mmul80_a = {1'b0, redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_mem_q};
    assign i_add39_8_mmul80_b = {1'b0, c_i32_256492_q};
    assign i_add39_8_mmul80_o = $unsigned(i_add39_8_mmul80_a) + $unsigned(i_add39_8_mmul80_b);
    assign i_add39_8_mmul80_q = i_add39_8_mmul80_o[32:0];

    // bgTrunc_i_add39_8_mmul80_sel_x(BITSELECT,564)@316
    assign bgTrunc_i_add39_8_mmul80_sel_x_b = i_add39_8_mmul80_q[31:0];

    // i_idxprom40_8_mmul81_sel_x(BITSELECT,1078)@316
    assign i_idxprom40_8_mmul81_sel_x_b = $unsigned({{32{bgTrunc_i_add39_8_mmul80_sel_x_b[31]}}, bgTrunc_i_add39_8_mmul80_sel_x_b[31:0]});

    // i_arrayidx41_825_mmul0_dupName_0_trunc_sel_x(BITSELECT,1035)@316
    assign i_arrayidx41_825_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_8_mmul81_sel_x_b[13:0];

    // i_arrayidx41_825_mmul0_narrow_x(BITSELECT,1028)@316
    assign i_arrayidx41_825_mmul0_narrow_x_b = i_arrayidx41_825_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist224_i_arrayidx41_825_mmul0_narrow_x_b_1(DELAY,1556)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist224_i_arrayidx41_825_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist224_i_arrayidx41_825_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_825_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_825_mmul0_shift_join_x(BITJOIN,1029)@317
    assign i_arrayidx41_825_mmul0_shift_join_x_q = {redist224_i_arrayidx41_825_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist32_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_24(DELAY,1364)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist32_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_24_delay_0 <= '0;
            redist32_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_24_delay_1 <= '0;
            redist32_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_24_q <= '0;
        end
        else
        begin
            redist32_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_24_delay_0 <= $unsigned(redist31_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_21_q);
            redist32_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_24_delay_1 <= redist32_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_24_delay_0;
            redist32_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_24_q <= redist32_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_24_delay_1;
        end
    end

    // i_arrayidx41_825_mmul0_add_x(ADD,1025)@317
    assign i_arrayidx41_825_mmul0_add_x_a = {1'b0, redist32_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_24_q};
    assign i_arrayidx41_825_mmul0_add_x_b = {1'b0, i_arrayidx41_825_mmul0_shift_join_x_q};
    assign i_arrayidx41_825_mmul0_add_x_o = $unsigned(i_arrayidx41_825_mmul0_add_x_a) + $unsigned(i_arrayidx41_825_mmul0_add_x_b);
    assign i_arrayidx41_825_mmul0_add_x_q = i_arrayidx41_825_mmul0_add_x_o[14:0];

    // i_arrayidx41_825_mmul0_dupName_2_trunc_sel_x(BITSELECT,1036)@317
    assign i_arrayidx41_825_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_825_mmul0_add_x_q[13:0];

    // i_arrayidx41_825_mmul0_append_upper_bits_x(BITJOIN,1026)@317
    assign i_arrayidx41_825_mmul0_append_upper_bits_x_q = {redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_mem_q, i_arrayidx41_825_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_825_mmul82_vt_select_63(BITSELECT,226)@317
    assign i_arrayidx41_825_mmul82_vt_select_63_b = i_arrayidx41_825_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_825_mmul82_vt_join(BITJOIN,225)@317
    assign i_arrayidx41_825_mmul82_vt_join_q = {i_arrayidx41_825_mmul82_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist93_sync_together518_aunroll_x_in_c0_eni9_7_tpl_25(DELAY,1425)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_sync_together518_aunroll_x_in_c0_eni9_7_tpl_25_delay_0 <= '0;
            redist93_sync_together518_aunroll_x_in_c0_eni9_7_tpl_25_q <= '0;
        end
        else
        begin
            redist93_sync_together518_aunroll_x_in_c0_eni9_7_tpl_25_delay_0 <= $unsigned(redist92_sync_together518_aunroll_x_in_c0_eni9_7_tpl_22_mem_q);
            redist93_sync_together518_aunroll_x_in_c0_eni9_7_tpl_25_q <= redist93_sync_together518_aunroll_x_in_c0_eni9_7_tpl_25_delay_0;
        end
    end

    // redist93_sync_together518_aunroll_x_in_c0_eni9_7_tpl_25_outputreg0(DELAY,2084)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist93_sync_together518_aunroll_x_in_c0_eni9_7_tpl_25_outputreg0_q <= '0;
        end
        else
        begin
            redist93_sync_together518_aunroll_x_in_c0_eni9_7_tpl_25_outputreg0_q <= $unsigned(redist93_sync_together518_aunroll_x_in_c0_eni9_7_tpl_25_q);
        end
    end

    // i_llvm_fpga_mem_lm11210_mmul83(BLACKBOX,338)@317
    // in in_i_stall@20000000
    // out out_lm11210_mmul_avm_address@20000000
    // out out_lm11210_mmul_avm_burstcount@20000000
    // out out_lm11210_mmul_avm_byteenable@20000000
    // out out_lm11210_mmul_avm_enable@20000000
    // out out_lm11210_mmul_avm_read@20000000
    // out out_lm11210_mmul_avm_write@20000000
    // out out_lm11210_mmul_avm_writedata@20000000
    // out out_o_readdata@322
    // out out_o_stall@321
    // out out_o_valid@322
    mmul_i_llvm_fpga_mem_lm11210_0 thei_llvm_fpga_mem_lm11210_mmul83 (
        .in_AddrOffset(redist93_sync_together518_aunroll_x_in_c0_eni9_7_tpl_25_outputreg0_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_825_mmul82_vt_join_q),
        .in_i_dependence(redist279_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_24_q),
        .in_i_predicate(redist305_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_24_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg11_q),
        .in_lm11210_mmul_avm_readdata(in_lm11210_mmul_avm_readdata),
        .in_lm11210_mmul_avm_readdatavalid(in_lm11210_mmul_avm_readdatavalid),
        .in_lm11210_mmul_avm_waitrequest(in_lm11210_mmul_avm_waitrequest),
        .in_lm11210_mmul_avm_writeack(in_lm11210_mmul_avm_writeack),
        .out_lm11210_mmul_avm_address(i_llvm_fpga_mem_lm11210_mmul83_out_lm11210_mmul_avm_address),
        .out_lm11210_mmul_avm_burstcount(i_llvm_fpga_mem_lm11210_mmul83_out_lm11210_mmul_avm_burstcount),
        .out_lm11210_mmul_avm_byteenable(i_llvm_fpga_mem_lm11210_mmul83_out_lm11210_mmul_avm_byteenable),
        .out_lm11210_mmul_avm_enable(i_llvm_fpga_mem_lm11210_mmul83_out_lm11210_mmul_avm_enable),
        .out_lm11210_mmul_avm_read(i_llvm_fpga_mem_lm11210_mmul83_out_lm11210_mmul_avm_read),
        .out_lm11210_mmul_avm_write(i_llvm_fpga_mem_lm11210_mmul83_out_lm11210_mmul_avm_write),
        .out_lm11210_mmul_avm_writedata(i_llvm_fpga_mem_lm11210_mmul83_out_lm11210_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm11210_mmul83_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_9_ext_sig_sync_out_x(GPOUT,594)
    assign out_lm11210_mmul_avm_address = i_llvm_fpga_mem_lm11210_mmul83_out_lm11210_mmul_avm_address;
    assign out_lm11210_mmul_avm_enable = i_llvm_fpga_mem_lm11210_mmul83_out_lm11210_mmul_avm_enable;
    assign out_lm11210_mmul_avm_read = i_llvm_fpga_mem_lm11210_mmul83_out_lm11210_mmul_avm_read;
    assign out_lm11210_mmul_avm_write = i_llvm_fpga_mem_lm11210_mmul83_out_lm11210_mmul_avm_write;
    assign out_lm11210_mmul_avm_writedata = i_llvm_fpga_mem_lm11210_mmul83_out_lm11210_mmul_avm_writedata;
    assign out_lm11210_mmul_avm_byteenable = i_llvm_fpga_mem_lm11210_mmul83_out_lm11210_mmul_avm_byteenable;
    assign out_lm11210_mmul_avm_burstcount = i_llvm_fpga_mem_lm11210_mmul83_out_lm11210_mmul_avm_burstcount;

    // redist123_sync_together518_aunroll_x_in_i_valid_27(DELAY,1455)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist123_sync_together518_aunroll_x_in_i_valid_27_delay_0 <= '0;
            redist123_sync_together518_aunroll_x_in_i_valid_27_delay_1 <= '0;
            redist123_sync_together518_aunroll_x_in_i_valid_27_q <= '0;
        end
        else
        begin
            redist123_sync_together518_aunroll_x_in_i_valid_27_delay_0 <= $unsigned(redist122_sync_together518_aunroll_x_in_i_valid_24_q);
            redist123_sync_together518_aunroll_x_in_i_valid_27_delay_1 <= redist123_sync_together518_aunroll_x_in_i_valid_27_delay_0;
            redist123_sync_together518_aunroll_x_in_i_valid_27_q <= redist123_sync_together518_aunroll_x_in_i_valid_27_delay_1;
        end
    end

    // valid_fanout_reg12(REG,1178)@319 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg12_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg12_q <= $unsigned(redist123_sync_together518_aunroll_x_in_i_valid_27_q);
        end
    end

    // redist306_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_27(DELAY,1638)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist306_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_27_delay_0 <= '0;
            redist306_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_27_delay_1 <= '0;
            redist306_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_27_q <= '0;
        end
        else
        begin
            redist306_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_27_delay_0 <= $unsigned(redist305_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_24_q);
            redist306_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_27_delay_1 <= redist306_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_27_delay_0;
            redist306_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_27_q <= redist306_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_27_delay_1;
        end
    end

    // redist280_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_27(DELAY,1612)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist280_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_27_delay_0 <= '0;
            redist280_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_27_delay_1 <= '0;
            redist280_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_27_q <= '0;
        end
        else
        begin
            redist280_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_27_delay_0 <= $unsigned(redist279_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_24_q);
            redist280_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_27_delay_1 <= redist280_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_27_delay_0;
            redist280_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_27_q <= redist280_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_27_delay_1;
        end
    end

    // redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_notEnable(LOGICAL,1715)
    assign redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_notEnable_q = $unsigned(~ (VCC_q));

    // redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_nor(LOGICAL,1716)
    assign redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_nor_q = ~ (redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_notEnable_q | redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_sticky_ena_q);

    // redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_cmpReg(REG,1714)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_sticky_ena(REG,1717)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_nor_q == 1'b1)
        begin
            redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_sticky_ena_q <= $unsigned(redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_cmpReg_q);
        end
    end

    // redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_enaAnd(LOGICAL,1718)
    assign redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_enaAnd_q = redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_sticky_ena_q & VCC_q;

    // redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_rdcnt(COUNTER,1712)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_rdcnt_i <= $unsigned(redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_rdcnt_q = redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_rdcnt_i[0:0];

    // redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_wraddr(REG,1713)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_wraddr_q <= $unsigned(redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_rdcnt_q);
        end
    end

    // redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_mem(DUALMEM,1711)
    assign redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_mem_ia = $unsigned(redist7_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_24_mem_q);
    assign redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_mem_aa = redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_wraddr_q;
    assign redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_mem_ab = redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_rdcnt_q;
    assign redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_mem_dmem (
        .clocken1(redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_mem_reset0),
        .clock1(clock),
        .address_a(redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_mem_aa),
        .data_a(redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_mem_ab),
        .q_b(redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_mem_q = redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_mem_iq[49:0];

    // c_i32_288493(CONSTANT,75)
    assign c_i32_288493_q = $unsigned(32'b00000000000000000000000100100000);

    // redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_notEnable(LOGICAL,1917)
    assign redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_notEnable_q = $unsigned(~ (VCC_q));

    // redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_nor(LOGICAL,1918)
    assign redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_nor_q = ~ (redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_notEnable_q | redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_sticky_ena_q);

    // redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_cmpReg(REG,1916)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_sticky_ena(REG,1919)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_nor_q == 1'b1)
        begin
            redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_sticky_ena_q <= $unsigned(redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_cmpReg_q);
        end
    end

    // redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_enaAnd(LOGICAL,1920)
    assign redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_enaAnd_q = redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_sticky_ena_q & VCC_q;

    // redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_rdcnt(COUNTER,1914)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_rdcnt_i <= $unsigned(redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_rdcnt_q = redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_rdcnt_i[0:0];

    // redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_wraddr(REG,1915)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_wraddr_q <= $unsigned(redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_rdcnt_q);
        end
    end

    // redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_mem(DUALMEM,1913)
    assign redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_mem_ia = $unsigned(redist67_sync_together518_aunroll_x_in_c0_eni9_6_tpl_24_mem_q);
    assign redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_mem_aa = redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_wraddr_q;
    assign redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_mem_ab = redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_rdcnt_q;
    assign redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_mem_dmem (
        .clocken1(redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_mem_reset0),
        .clock1(clock),
        .address_a(redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_mem_aa),
        .data_a(redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_mem_ab),
        .q_b(redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_mem_q = redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_mem_iq[31:0];

    // i_add39_9_mmul88(ADD,133)@319
    assign i_add39_9_mmul88_a = {1'b0, redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_mem_q};
    assign i_add39_9_mmul88_b = {1'b0, c_i32_288493_q};
    assign i_add39_9_mmul88_o = $unsigned(i_add39_9_mmul88_a) + $unsigned(i_add39_9_mmul88_b);
    assign i_add39_9_mmul88_q = i_add39_9_mmul88_o[32:0];

    // bgTrunc_i_add39_9_mmul88_sel_x(BITSELECT,565)@319
    assign bgTrunc_i_add39_9_mmul88_sel_x_b = i_add39_9_mmul88_q[31:0];

    // i_idxprom40_9_mmul89_sel_x(BITSELECT,1079)@319
    assign i_idxprom40_9_mmul89_sel_x_b = $unsigned({{32{bgTrunc_i_add39_9_mmul88_sel_x_b[31]}}, bgTrunc_i_add39_9_mmul88_sel_x_b[31:0]});

    // i_arrayidx41_927_mmul0_dupName_0_trunc_sel_x(BITSELECT,1047)@319
    assign i_arrayidx41_927_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_9_mmul89_sel_x_b[13:0];

    // i_arrayidx41_927_mmul0_narrow_x(BITSELECT,1040)@319
    assign i_arrayidx41_927_mmul0_narrow_x_b = i_arrayidx41_927_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist223_i_arrayidx41_927_mmul0_narrow_x_b_1(DELAY,1555)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist223_i_arrayidx41_927_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist223_i_arrayidx41_927_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_927_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_927_mmul0_shift_join_x(BITJOIN,1041)@320
    assign i_arrayidx41_927_mmul0_shift_join_x_q = {redist223_i_arrayidx41_927_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist33_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_27(DELAY,1365)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist33_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_27_delay_0 <= '0;
            redist33_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_27_delay_1 <= '0;
            redist33_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_27_q <= '0;
        end
        else
        begin
            redist33_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_27_delay_0 <= $unsigned(redist32_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_24_q);
            redist33_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_27_delay_1 <= redist33_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_27_delay_0;
            redist33_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_27_q <= redist33_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_27_delay_1;
        end
    end

    // i_arrayidx41_927_mmul0_add_x(ADD,1037)@320
    assign i_arrayidx41_927_mmul0_add_x_a = {1'b0, redist33_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_27_q};
    assign i_arrayidx41_927_mmul0_add_x_b = {1'b0, i_arrayidx41_927_mmul0_shift_join_x_q};
    assign i_arrayidx41_927_mmul0_add_x_o = $unsigned(i_arrayidx41_927_mmul0_add_x_a) + $unsigned(i_arrayidx41_927_mmul0_add_x_b);
    assign i_arrayidx41_927_mmul0_add_x_q = i_arrayidx41_927_mmul0_add_x_o[14:0];

    // i_arrayidx41_927_mmul0_dupName_2_trunc_sel_x(BITSELECT,1048)@320
    assign i_arrayidx41_927_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_927_mmul0_add_x_q[13:0];

    // i_arrayidx41_927_mmul0_append_upper_bits_x(BITJOIN,1038)@320
    assign i_arrayidx41_927_mmul0_append_upper_bits_x_q = {redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_mem_q, i_arrayidx41_927_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_927_mmul90_vt_select_63(BITSELECT,229)@320
    assign i_arrayidx41_927_mmul90_vt_select_63_b = i_arrayidx41_927_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_927_mmul90_vt_join(BITJOIN,228)@320
    assign i_arrayidx41_927_mmul90_vt_join_q = {i_arrayidx41_927_mmul90_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_notEnable(LOGICAL,2089)
    assign redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_notEnable_q = $unsigned(~ (VCC_q));

    // redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_nor(LOGICAL,2090)
    assign redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_nor_q = ~ (redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_notEnable_q | redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_sticky_ena_q);

    // redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_cmpReg(REG,2088)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_sticky_ena(REG,2091)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_nor_q == 1'b1)
        begin
            redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_sticky_ena_q <= $unsigned(redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_cmpReg_q);
        end
    end

    // redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_enaAnd(LOGICAL,2092)
    assign redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_enaAnd_q = redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_sticky_ena_q & VCC_q;

    // redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_rdcnt(COUNTER,2086)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_rdcnt_i <= $unsigned(redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_rdcnt_q = redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_rdcnt_i[0:0];

    // redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_wraddr(REG,2087)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_wraddr_q <= $unsigned(redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_rdcnt_q);
        end
    end

    // redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_mem(DUALMEM,2085)
    assign redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_mem_ia = $unsigned(redist93_sync_together518_aunroll_x_in_c0_eni9_7_tpl_25_outputreg0_q);
    assign redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_mem_aa = redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_wraddr_q;
    assign redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_mem_ab = redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_rdcnt_q;
    assign redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_mem_dmem (
        .clocken1(redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_mem_reset0),
        .clock1(clock),
        .address_a(redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_mem_aa),
        .data_a(redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_mem_ab),
        .q_b(redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_mem_q = redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_mem_iq[63:0];

    // i_llvm_fpga_mem_lm11611_mmul91(BLACKBOX,339)@320
    // in in_i_stall@20000000
    // out out_lm11611_mmul_avm_address@20000000
    // out out_lm11611_mmul_avm_burstcount@20000000
    // out out_lm11611_mmul_avm_byteenable@20000000
    // out out_lm11611_mmul_avm_enable@20000000
    // out out_lm11611_mmul_avm_read@20000000
    // out out_lm11611_mmul_avm_write@20000000
    // out out_lm11611_mmul_avm_writedata@20000000
    // out out_o_readdata@325
    // out out_o_stall@324
    // out out_o_valid@325
    mmul_i_llvm_fpga_mem_lm11611_0 thei_llvm_fpga_mem_lm11611_mmul91 (
        .in_AddrOffset(redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_mem_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_927_mmul90_vt_join_q),
        .in_i_dependence(redist280_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_27_q),
        .in_i_predicate(redist306_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_27_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg12_q),
        .in_lm11611_mmul_avm_readdata(in_lm11611_mmul_avm_readdata),
        .in_lm11611_mmul_avm_readdatavalid(in_lm11611_mmul_avm_readdatavalid),
        .in_lm11611_mmul_avm_waitrequest(in_lm11611_mmul_avm_waitrequest),
        .in_lm11611_mmul_avm_writeack(in_lm11611_mmul_avm_writeack),
        .out_lm11611_mmul_avm_address(i_llvm_fpga_mem_lm11611_mmul91_out_lm11611_mmul_avm_address),
        .out_lm11611_mmul_avm_burstcount(i_llvm_fpga_mem_lm11611_mmul91_out_lm11611_mmul_avm_burstcount),
        .out_lm11611_mmul_avm_byteenable(i_llvm_fpga_mem_lm11611_mmul91_out_lm11611_mmul_avm_byteenable),
        .out_lm11611_mmul_avm_enable(i_llvm_fpga_mem_lm11611_mmul91_out_lm11611_mmul_avm_enable),
        .out_lm11611_mmul_avm_read(i_llvm_fpga_mem_lm11611_mmul91_out_lm11611_mmul_avm_read),
        .out_lm11611_mmul_avm_write(i_llvm_fpga_mem_lm11611_mmul91_out_lm11611_mmul_avm_write),
        .out_lm11611_mmul_avm_writedata(i_llvm_fpga_mem_lm11611_mmul91_out_lm11611_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm11611_mmul91_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_10_ext_sig_sync_out_x(GPOUT,597)
    assign out_lm11611_mmul_avm_address = i_llvm_fpga_mem_lm11611_mmul91_out_lm11611_mmul_avm_address;
    assign out_lm11611_mmul_avm_enable = i_llvm_fpga_mem_lm11611_mmul91_out_lm11611_mmul_avm_enable;
    assign out_lm11611_mmul_avm_read = i_llvm_fpga_mem_lm11611_mmul91_out_lm11611_mmul_avm_read;
    assign out_lm11611_mmul_avm_write = i_llvm_fpga_mem_lm11611_mmul91_out_lm11611_mmul_avm_write;
    assign out_lm11611_mmul_avm_writedata = i_llvm_fpga_mem_lm11611_mmul91_out_lm11611_mmul_avm_writedata;
    assign out_lm11611_mmul_avm_byteenable = i_llvm_fpga_mem_lm11611_mmul91_out_lm11611_mmul_avm_byteenable;
    assign out_lm11611_mmul_avm_burstcount = i_llvm_fpga_mem_lm11611_mmul91_out_lm11611_mmul_avm_burstcount;

    // redist124_sync_together518_aunroll_x_in_i_valid_30(DELAY,1456)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist124_sync_together518_aunroll_x_in_i_valid_30_delay_0 <= '0;
            redist124_sync_together518_aunroll_x_in_i_valid_30_delay_1 <= '0;
            redist124_sync_together518_aunroll_x_in_i_valid_30_q <= '0;
        end
        else
        begin
            redist124_sync_together518_aunroll_x_in_i_valid_30_delay_0 <= $unsigned(redist123_sync_together518_aunroll_x_in_i_valid_27_q);
            redist124_sync_together518_aunroll_x_in_i_valid_30_delay_1 <= redist124_sync_together518_aunroll_x_in_i_valid_30_delay_0;
            redist124_sync_together518_aunroll_x_in_i_valid_30_q <= redist124_sync_together518_aunroll_x_in_i_valid_30_delay_1;
        end
    end

    // valid_fanout_reg13(REG,1179)@322 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg13_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg13_q <= $unsigned(redist124_sync_together518_aunroll_x_in_i_valid_30_q);
        end
    end

    // redist307_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_30(DELAY,1639)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist307_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_30_delay_0 <= '0;
            redist307_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_30_delay_1 <= '0;
            redist307_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_30_q <= '0;
        end
        else
        begin
            redist307_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_30_delay_0 <= $unsigned(redist306_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_27_q);
            redist307_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_30_delay_1 <= redist307_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_30_delay_0;
            redist307_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_30_q <= redist307_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_30_delay_1;
        end
    end

    // redist281_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_30(DELAY,1613)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist281_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_30_delay_0 <= '0;
            redist281_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_30_delay_1 <= '0;
            redist281_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_30_q <= '0;
        end
        else
        begin
            redist281_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_30_delay_0 <= $unsigned(redist280_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_27_q);
            redist281_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_30_delay_1 <= redist281_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_30_delay_0;
            redist281_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_30_q <= redist281_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_30_delay_1;
        end
    end

    // redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_notEnable(LOGICAL,1723)
    assign redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_notEnable_q = $unsigned(~ (VCC_q));

    // redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_nor(LOGICAL,1724)
    assign redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_nor_q = ~ (redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_notEnable_q | redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_sticky_ena_q);

    // redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_cmpReg(REG,1722)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_sticky_ena(REG,1725)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_nor_q == 1'b1)
        begin
            redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_sticky_ena_q <= $unsigned(redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_cmpReg_q);
        end
    end

    // redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_enaAnd(LOGICAL,1726)
    assign redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_enaAnd_q = redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_sticky_ena_q & VCC_q;

    // redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_rdcnt(COUNTER,1720)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_rdcnt_i <= $unsigned(redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_rdcnt_q = redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_rdcnt_i[0:0];

    // redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_wraddr(REG,1721)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_wraddr_q <= $unsigned(redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_rdcnt_q);
        end
    end

    // redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_mem(DUALMEM,1719)
    assign redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_mem_ia = $unsigned(redist8_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_27_mem_q);
    assign redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_mem_aa = redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_wraddr_q;
    assign redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_mem_ab = redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_rdcnt_q;
    assign redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_mem_dmem (
        .clocken1(redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_mem_reset0),
        .clock1(clock),
        .address_a(redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_mem_aa),
        .data_a(redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_mem_ab),
        .q_b(redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_mem_q = redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_mem_iq[49:0];

    // c_i32_320494(CONSTANT,76)
    assign c_i32_320494_q = $unsigned(32'b00000000000000000000000101000000);

    // redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_notEnable(LOGICAL,1925)
    assign redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_notEnable_q = $unsigned(~ (VCC_q));

    // redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_nor(LOGICAL,1926)
    assign redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_nor_q = ~ (redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_notEnable_q | redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_sticky_ena_q);

    // redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_cmpReg(REG,1924)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_sticky_ena(REG,1927)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_nor_q == 1'b1)
        begin
            redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_sticky_ena_q <= $unsigned(redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_cmpReg_q);
        end
    end

    // redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_enaAnd(LOGICAL,1928)
    assign redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_enaAnd_q = redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_sticky_ena_q & VCC_q;

    // redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_rdcnt(COUNTER,1922)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_rdcnt_i <= $unsigned(redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_rdcnt_q = redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_rdcnt_i[0:0];

    // redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_wraddr(REG,1923)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_wraddr_q <= $unsigned(redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_rdcnt_q);
        end
    end

    // redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_mem(DUALMEM,1921)
    assign redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_mem_ia = $unsigned(redist68_sync_together518_aunroll_x_in_c0_eni9_6_tpl_27_mem_q);
    assign redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_mem_aa = redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_wraddr_q;
    assign redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_mem_ab = redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_rdcnt_q;
    assign redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_mem_dmem (
        .clocken1(redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_mem_reset0),
        .clock1(clock),
        .address_a(redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_mem_aa),
        .data_a(redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_mem_ab),
        .q_b(redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_mem_q = redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_mem_iq[31:0];

    // i_add39_10_mmul96(ADD,103)@322
    assign i_add39_10_mmul96_a = {1'b0, redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_mem_q};
    assign i_add39_10_mmul96_b = {1'b0, c_i32_320494_q};
    assign i_add39_10_mmul96_o = $unsigned(i_add39_10_mmul96_a) + $unsigned(i_add39_10_mmul96_b);
    assign i_add39_10_mmul96_q = i_add39_10_mmul96_o[32:0];

    // bgTrunc_i_add39_10_mmul96_sel_x(BITSELECT,535)@322
    assign bgTrunc_i_add39_10_mmul96_sel_x_b = i_add39_10_mmul96_q[31:0];

    // i_idxprom40_10_mmul97_sel_x(BITSELECT,1049)@322
    assign i_idxprom40_10_mmul97_sel_x_b = $unsigned({{32{bgTrunc_i_add39_10_mmul96_sel_x_b[31]}}, bgTrunc_i_add39_10_mmul96_sel_x_b[31:0]});

    // i_arrayidx41_1029_mmul0_dupName_0_trunc_sel_x(BITSELECT,687)@322
    assign i_arrayidx41_1029_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_10_mmul97_sel_x_b[13:0];

    // i_arrayidx41_1029_mmul0_narrow_x(BITSELECT,680)@322
    assign i_arrayidx41_1029_mmul0_narrow_x_b = i_arrayidx41_1029_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist253_i_arrayidx41_1029_mmul0_narrow_x_b_1(DELAY,1585)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist253_i_arrayidx41_1029_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist253_i_arrayidx41_1029_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_1029_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_1029_mmul0_shift_join_x(BITJOIN,681)@323
    assign i_arrayidx41_1029_mmul0_shift_join_x_q = {redist253_i_arrayidx41_1029_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist34_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_30(DELAY,1366)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist34_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_30_delay_0 <= '0;
            redist34_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_30_delay_1 <= '0;
            redist34_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_30_q <= '0;
        end
        else
        begin
            redist34_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_30_delay_0 <= $unsigned(redist33_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_27_q);
            redist34_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_30_delay_1 <= redist34_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_30_delay_0;
            redist34_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_30_q <= redist34_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_30_delay_1;
        end
    end

    // i_arrayidx41_1029_mmul0_add_x(ADD,677)@323
    assign i_arrayidx41_1029_mmul0_add_x_a = {1'b0, redist34_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_30_q};
    assign i_arrayidx41_1029_mmul0_add_x_b = {1'b0, i_arrayidx41_1029_mmul0_shift_join_x_q};
    assign i_arrayidx41_1029_mmul0_add_x_o = $unsigned(i_arrayidx41_1029_mmul0_add_x_a) + $unsigned(i_arrayidx41_1029_mmul0_add_x_b);
    assign i_arrayidx41_1029_mmul0_add_x_q = i_arrayidx41_1029_mmul0_add_x_o[14:0];

    // i_arrayidx41_1029_mmul0_dupName_2_trunc_sel_x(BITSELECT,688)@323
    assign i_arrayidx41_1029_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_1029_mmul0_add_x_q[13:0];

    // i_arrayidx41_1029_mmul0_append_upper_bits_x(BITJOIN,678)@323
    assign i_arrayidx41_1029_mmul0_append_upper_bits_x_q = {redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_mem_q, i_arrayidx41_1029_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_1029_mmul98_vt_select_63(BITSELECT,139)@323
    assign i_arrayidx41_1029_mmul98_vt_select_63_b = i_arrayidx41_1029_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_1029_mmul98_vt_join(BITJOIN,138)@323
    assign i_arrayidx41_1029_mmul98_vt_join_q = {i_arrayidx41_1029_mmul98_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist95_sync_together518_aunroll_x_in_c0_eni9_7_tpl_31(DELAY,1427)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_sync_together518_aunroll_x_in_c0_eni9_7_tpl_31_delay_0 <= '0;
            redist95_sync_together518_aunroll_x_in_c0_eni9_7_tpl_31_q <= '0;
        end
        else
        begin
            redist95_sync_together518_aunroll_x_in_c0_eni9_7_tpl_31_delay_0 <= $unsigned(redist94_sync_together518_aunroll_x_in_c0_eni9_7_tpl_28_mem_q);
            redist95_sync_together518_aunroll_x_in_c0_eni9_7_tpl_31_q <= redist95_sync_together518_aunroll_x_in_c0_eni9_7_tpl_31_delay_0;
        end
    end

    // redist95_sync_together518_aunroll_x_in_c0_eni9_7_tpl_31_outputreg0(DELAY,2093)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist95_sync_together518_aunroll_x_in_c0_eni9_7_tpl_31_outputreg0_q <= '0;
        end
        else
        begin
            redist95_sync_together518_aunroll_x_in_c0_eni9_7_tpl_31_outputreg0_q <= $unsigned(redist95_sync_together518_aunroll_x_in_c0_eni9_7_tpl_31_q);
        end
    end

    // i_llvm_fpga_mem_lm12012_mmul99(BLACKBOX,340)@323
    // in in_i_stall@20000000
    // out out_lm12012_mmul_avm_address@20000000
    // out out_lm12012_mmul_avm_burstcount@20000000
    // out out_lm12012_mmul_avm_byteenable@20000000
    // out out_lm12012_mmul_avm_enable@20000000
    // out out_lm12012_mmul_avm_read@20000000
    // out out_lm12012_mmul_avm_write@20000000
    // out out_lm12012_mmul_avm_writedata@20000000
    // out out_o_readdata@328
    // out out_o_stall@327
    // out out_o_valid@328
    mmul_i_llvm_fpga_mem_lm12012_0 thei_llvm_fpga_mem_lm12012_mmul99 (
        .in_AddrOffset(redist95_sync_together518_aunroll_x_in_c0_eni9_7_tpl_31_outputreg0_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_1029_mmul98_vt_join_q),
        .in_i_dependence(redist281_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_30_q),
        .in_i_predicate(redist307_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_30_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg13_q),
        .in_lm12012_mmul_avm_readdata(in_lm12012_mmul_avm_readdata),
        .in_lm12012_mmul_avm_readdatavalid(in_lm12012_mmul_avm_readdatavalid),
        .in_lm12012_mmul_avm_waitrequest(in_lm12012_mmul_avm_waitrequest),
        .in_lm12012_mmul_avm_writeack(in_lm12012_mmul_avm_writeack),
        .out_lm12012_mmul_avm_address(i_llvm_fpga_mem_lm12012_mmul99_out_lm12012_mmul_avm_address),
        .out_lm12012_mmul_avm_burstcount(i_llvm_fpga_mem_lm12012_mmul99_out_lm12012_mmul_avm_burstcount),
        .out_lm12012_mmul_avm_byteenable(i_llvm_fpga_mem_lm12012_mmul99_out_lm12012_mmul_avm_byteenable),
        .out_lm12012_mmul_avm_enable(i_llvm_fpga_mem_lm12012_mmul99_out_lm12012_mmul_avm_enable),
        .out_lm12012_mmul_avm_read(i_llvm_fpga_mem_lm12012_mmul99_out_lm12012_mmul_avm_read),
        .out_lm12012_mmul_avm_write(i_llvm_fpga_mem_lm12012_mmul99_out_lm12012_mmul_avm_write),
        .out_lm12012_mmul_avm_writedata(i_llvm_fpga_mem_lm12012_mmul99_out_lm12012_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm12012_mmul99_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_11_ext_sig_sync_out_x(GPOUT,600)
    assign out_lm12012_mmul_avm_address = i_llvm_fpga_mem_lm12012_mmul99_out_lm12012_mmul_avm_address;
    assign out_lm12012_mmul_avm_enable = i_llvm_fpga_mem_lm12012_mmul99_out_lm12012_mmul_avm_enable;
    assign out_lm12012_mmul_avm_read = i_llvm_fpga_mem_lm12012_mmul99_out_lm12012_mmul_avm_read;
    assign out_lm12012_mmul_avm_write = i_llvm_fpga_mem_lm12012_mmul99_out_lm12012_mmul_avm_write;
    assign out_lm12012_mmul_avm_writedata = i_llvm_fpga_mem_lm12012_mmul99_out_lm12012_mmul_avm_writedata;
    assign out_lm12012_mmul_avm_byteenable = i_llvm_fpga_mem_lm12012_mmul99_out_lm12012_mmul_avm_byteenable;
    assign out_lm12012_mmul_avm_burstcount = i_llvm_fpga_mem_lm12012_mmul99_out_lm12012_mmul_avm_burstcount;

    // redist125_sync_together518_aunroll_x_in_i_valid_33(DELAY,1457)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist125_sync_together518_aunroll_x_in_i_valid_33_delay_0 <= '0;
            redist125_sync_together518_aunroll_x_in_i_valid_33_delay_1 <= '0;
            redist125_sync_together518_aunroll_x_in_i_valid_33_q <= '0;
        end
        else
        begin
            redist125_sync_together518_aunroll_x_in_i_valid_33_delay_0 <= $unsigned(redist124_sync_together518_aunroll_x_in_i_valid_30_q);
            redist125_sync_together518_aunroll_x_in_i_valid_33_delay_1 <= redist125_sync_together518_aunroll_x_in_i_valid_33_delay_0;
            redist125_sync_together518_aunroll_x_in_i_valid_33_q <= redist125_sync_together518_aunroll_x_in_i_valid_33_delay_1;
        end
    end

    // valid_fanout_reg14(REG,1180)@325 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg14_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg14_q <= $unsigned(redist125_sync_together518_aunroll_x_in_i_valid_33_q);
        end
    end

    // redist308_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_33(DELAY,1640)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist308_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_33_delay_0 <= '0;
            redist308_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_33_delay_1 <= '0;
            redist308_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_33_q <= '0;
        end
        else
        begin
            redist308_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_33_delay_0 <= $unsigned(redist307_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_30_q);
            redist308_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_33_delay_1 <= redist308_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_33_delay_0;
            redist308_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_33_q <= redist308_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_33_delay_1;
        end
    end

    // redist282_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_33(DELAY,1614)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist282_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_33_delay_0 <= '0;
            redist282_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_33_delay_1 <= '0;
            redist282_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_33_q <= '0;
        end
        else
        begin
            redist282_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_33_delay_0 <= $unsigned(redist281_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_30_q);
            redist282_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_33_delay_1 <= redist282_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_33_delay_0;
            redist282_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_33_q <= redist282_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_33_delay_1;
        end
    end

    // redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_notEnable(LOGICAL,1731)
    assign redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_notEnable_q = $unsigned(~ (VCC_q));

    // redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_nor(LOGICAL,1732)
    assign redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_nor_q = ~ (redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_notEnable_q | redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_sticky_ena_q);

    // redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_cmpReg(REG,1730)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_sticky_ena(REG,1733)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_nor_q == 1'b1)
        begin
            redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_sticky_ena_q <= $unsigned(redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_cmpReg_q);
        end
    end

    // redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_enaAnd(LOGICAL,1734)
    assign redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_enaAnd_q = redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_sticky_ena_q & VCC_q;

    // redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_rdcnt(COUNTER,1728)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_rdcnt_i <= $unsigned(redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_rdcnt_q = redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_rdcnt_i[0:0];

    // redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_wraddr(REG,1729)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_wraddr_q <= $unsigned(redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_rdcnt_q);
        end
    end

    // redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_mem(DUALMEM,1727)
    assign redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_mem_ia = $unsigned(redist9_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_30_mem_q);
    assign redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_mem_aa = redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_wraddr_q;
    assign redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_mem_ab = redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_rdcnt_q;
    assign redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_mem_dmem (
        .clocken1(redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_mem_reset0),
        .clock1(clock),
        .address_a(redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_mem_aa),
        .data_a(redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_mem_ab),
        .q_b(redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_mem_q = redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_mem_iq[49:0];

    // c_i32_352495(CONSTANT,78)
    assign c_i32_352495_q = $unsigned(32'b00000000000000000000000101100000);

    // redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_notEnable(LOGICAL,1933)
    assign redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_notEnable_q = $unsigned(~ (VCC_q));

    // redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_nor(LOGICAL,1934)
    assign redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_nor_q = ~ (redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_notEnable_q | redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_sticky_ena_q);

    // redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_cmpReg(REG,1932)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_sticky_ena(REG,1935)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_nor_q == 1'b1)
        begin
            redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_sticky_ena_q <= $unsigned(redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_cmpReg_q);
        end
    end

    // redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_enaAnd(LOGICAL,1936)
    assign redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_enaAnd_q = redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_sticky_ena_q & VCC_q;

    // redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_rdcnt(COUNTER,1930)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_rdcnt_i <= $unsigned(redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_rdcnt_q = redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_rdcnt_i[0:0];

    // redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_wraddr(REG,1931)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_wraddr_q <= $unsigned(redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_rdcnt_q);
        end
    end

    // redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_mem(DUALMEM,1929)
    assign redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_mem_ia = $unsigned(redist69_sync_together518_aunroll_x_in_c0_eni9_6_tpl_30_mem_q);
    assign redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_mem_aa = redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_wraddr_q;
    assign redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_mem_ab = redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_rdcnt_q;
    assign redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_mem_dmem (
        .clocken1(redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_mem_reset0),
        .clock1(clock),
        .address_a(redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_mem_aa),
        .data_a(redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_mem_ab),
        .q_b(redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_mem_q = redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_mem_iq[31:0];

    // i_add39_11_mmul104(ADD,104)@325
    assign i_add39_11_mmul104_a = {1'b0, redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_mem_q};
    assign i_add39_11_mmul104_b = {1'b0, c_i32_352495_q};
    assign i_add39_11_mmul104_o = $unsigned(i_add39_11_mmul104_a) + $unsigned(i_add39_11_mmul104_b);
    assign i_add39_11_mmul104_q = i_add39_11_mmul104_o[32:0];

    // bgTrunc_i_add39_11_mmul104_sel_x(BITSELECT,536)@325
    assign bgTrunc_i_add39_11_mmul104_sel_x_b = i_add39_11_mmul104_q[31:0];

    // i_idxprom40_11_mmul105_sel_x(BITSELECT,1050)@325
    assign i_idxprom40_11_mmul105_sel_x_b = $unsigned({{32{bgTrunc_i_add39_11_mmul104_sel_x_b[31]}}, bgTrunc_i_add39_11_mmul104_sel_x_b[31:0]});

    // i_arrayidx41_1131_mmul0_dupName_0_trunc_sel_x(BITSELECT,711)@325
    assign i_arrayidx41_1131_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_11_mmul105_sel_x_b[13:0];

    // i_arrayidx41_1131_mmul0_narrow_x(BITSELECT,704)@325
    assign i_arrayidx41_1131_mmul0_narrow_x_b = i_arrayidx41_1131_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist251_i_arrayidx41_1131_mmul0_narrow_x_b_1(DELAY,1583)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist251_i_arrayidx41_1131_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist251_i_arrayidx41_1131_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_1131_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_1131_mmul0_shift_join_x(BITJOIN,705)@326
    assign i_arrayidx41_1131_mmul0_shift_join_x_q = {redist251_i_arrayidx41_1131_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist35_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_33(DELAY,1367)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist35_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_33_delay_0 <= '0;
            redist35_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_33_delay_1 <= '0;
            redist35_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_33_q <= '0;
        end
        else
        begin
            redist35_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_33_delay_0 <= $unsigned(redist34_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_30_q);
            redist35_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_33_delay_1 <= redist35_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_33_delay_0;
            redist35_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_33_q <= redist35_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_33_delay_1;
        end
    end

    // i_arrayidx41_1131_mmul0_add_x(ADD,701)@326
    assign i_arrayidx41_1131_mmul0_add_x_a = {1'b0, redist35_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_33_q};
    assign i_arrayidx41_1131_mmul0_add_x_b = {1'b0, i_arrayidx41_1131_mmul0_shift_join_x_q};
    assign i_arrayidx41_1131_mmul0_add_x_o = $unsigned(i_arrayidx41_1131_mmul0_add_x_a) + $unsigned(i_arrayidx41_1131_mmul0_add_x_b);
    assign i_arrayidx41_1131_mmul0_add_x_q = i_arrayidx41_1131_mmul0_add_x_o[14:0];

    // i_arrayidx41_1131_mmul0_dupName_2_trunc_sel_x(BITSELECT,712)@326
    assign i_arrayidx41_1131_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_1131_mmul0_add_x_q[13:0];

    // i_arrayidx41_1131_mmul0_append_upper_bits_x(BITJOIN,702)@326
    assign i_arrayidx41_1131_mmul0_append_upper_bits_x_q = {redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_mem_q, i_arrayidx41_1131_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_1131_mmul106_vt_select_63(BITSELECT,145)@326
    assign i_arrayidx41_1131_mmul106_vt_select_63_b = i_arrayidx41_1131_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_1131_mmul106_vt_join(BITJOIN,144)@326
    assign i_arrayidx41_1131_mmul106_vt_join_q = {i_arrayidx41_1131_mmul106_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_notEnable(LOGICAL,2098)
    assign redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_notEnable_q = $unsigned(~ (VCC_q));

    // redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_nor(LOGICAL,2099)
    assign redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_nor_q = ~ (redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_notEnable_q | redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_sticky_ena_q);

    // redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_cmpReg(REG,2097)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_sticky_ena(REG,2100)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_nor_q == 1'b1)
        begin
            redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_sticky_ena_q <= $unsigned(redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_cmpReg_q);
        end
    end

    // redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_enaAnd(LOGICAL,2101)
    assign redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_enaAnd_q = redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_sticky_ena_q & VCC_q;

    // redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_rdcnt(COUNTER,2095)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_rdcnt_i <= $unsigned(redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_rdcnt_q = redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_rdcnt_i[0:0];

    // redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_wraddr(REG,2096)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_wraddr_q <= $unsigned(redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_rdcnt_q);
        end
    end

    // redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_mem(DUALMEM,2094)
    assign redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_mem_ia = $unsigned(redist95_sync_together518_aunroll_x_in_c0_eni9_7_tpl_31_outputreg0_q);
    assign redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_mem_aa = redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_wraddr_q;
    assign redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_mem_ab = redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_rdcnt_q;
    assign redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_mem_dmem (
        .clocken1(redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_mem_reset0),
        .clock1(clock),
        .address_a(redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_mem_aa),
        .data_a(redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_mem_ab),
        .q_b(redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_mem_q = redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_mem_iq[63:0];

    // i_llvm_fpga_mem_lm12413_mmul107(BLACKBOX,341)@326
    // in in_i_stall@20000000
    // out out_lm12413_mmul_avm_address@20000000
    // out out_lm12413_mmul_avm_burstcount@20000000
    // out out_lm12413_mmul_avm_byteenable@20000000
    // out out_lm12413_mmul_avm_enable@20000000
    // out out_lm12413_mmul_avm_read@20000000
    // out out_lm12413_mmul_avm_write@20000000
    // out out_lm12413_mmul_avm_writedata@20000000
    // out out_o_readdata@331
    // out out_o_stall@330
    // out out_o_valid@331
    mmul_i_llvm_fpga_mem_lm12413_0 thei_llvm_fpga_mem_lm12413_mmul107 (
        .in_AddrOffset(redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_mem_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_1131_mmul106_vt_join_q),
        .in_i_dependence(redist282_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_33_q),
        .in_i_predicate(redist308_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_33_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg14_q),
        .in_lm12413_mmul_avm_readdata(in_lm12413_mmul_avm_readdata),
        .in_lm12413_mmul_avm_readdatavalid(in_lm12413_mmul_avm_readdatavalid),
        .in_lm12413_mmul_avm_waitrequest(in_lm12413_mmul_avm_waitrequest),
        .in_lm12413_mmul_avm_writeack(in_lm12413_mmul_avm_writeack),
        .out_lm12413_mmul_avm_address(i_llvm_fpga_mem_lm12413_mmul107_out_lm12413_mmul_avm_address),
        .out_lm12413_mmul_avm_burstcount(i_llvm_fpga_mem_lm12413_mmul107_out_lm12413_mmul_avm_burstcount),
        .out_lm12413_mmul_avm_byteenable(i_llvm_fpga_mem_lm12413_mmul107_out_lm12413_mmul_avm_byteenable),
        .out_lm12413_mmul_avm_enable(i_llvm_fpga_mem_lm12413_mmul107_out_lm12413_mmul_avm_enable),
        .out_lm12413_mmul_avm_read(i_llvm_fpga_mem_lm12413_mmul107_out_lm12413_mmul_avm_read),
        .out_lm12413_mmul_avm_write(i_llvm_fpga_mem_lm12413_mmul107_out_lm12413_mmul_avm_write),
        .out_lm12413_mmul_avm_writedata(i_llvm_fpga_mem_lm12413_mmul107_out_lm12413_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm12413_mmul107_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_12_ext_sig_sync_out_x(GPOUT,603)
    assign out_lm12413_mmul_avm_address = i_llvm_fpga_mem_lm12413_mmul107_out_lm12413_mmul_avm_address;
    assign out_lm12413_mmul_avm_enable = i_llvm_fpga_mem_lm12413_mmul107_out_lm12413_mmul_avm_enable;
    assign out_lm12413_mmul_avm_read = i_llvm_fpga_mem_lm12413_mmul107_out_lm12413_mmul_avm_read;
    assign out_lm12413_mmul_avm_write = i_llvm_fpga_mem_lm12413_mmul107_out_lm12413_mmul_avm_write;
    assign out_lm12413_mmul_avm_writedata = i_llvm_fpga_mem_lm12413_mmul107_out_lm12413_mmul_avm_writedata;
    assign out_lm12413_mmul_avm_byteenable = i_llvm_fpga_mem_lm12413_mmul107_out_lm12413_mmul_avm_byteenable;
    assign out_lm12413_mmul_avm_burstcount = i_llvm_fpga_mem_lm12413_mmul107_out_lm12413_mmul_avm_burstcount;

    // redist126_sync_together518_aunroll_x_in_i_valid_36(DELAY,1458)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist126_sync_together518_aunroll_x_in_i_valid_36_delay_0 <= '0;
            redist126_sync_together518_aunroll_x_in_i_valid_36_delay_1 <= '0;
            redist126_sync_together518_aunroll_x_in_i_valid_36_q <= '0;
        end
        else
        begin
            redist126_sync_together518_aunroll_x_in_i_valid_36_delay_0 <= $unsigned(redist125_sync_together518_aunroll_x_in_i_valid_33_q);
            redist126_sync_together518_aunroll_x_in_i_valid_36_delay_1 <= redist126_sync_together518_aunroll_x_in_i_valid_36_delay_0;
            redist126_sync_together518_aunroll_x_in_i_valid_36_q <= redist126_sync_together518_aunroll_x_in_i_valid_36_delay_1;
        end
    end

    // valid_fanout_reg15(REG,1181)@328 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg15_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg15_q <= $unsigned(redist126_sync_together518_aunroll_x_in_i_valid_36_q);
        end
    end

    // redist309_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_36(DELAY,1641)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist309_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_36_delay_0 <= '0;
            redist309_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_36_delay_1 <= '0;
            redist309_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_36_q <= '0;
        end
        else
        begin
            redist309_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_36_delay_0 <= $unsigned(redist308_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_33_q);
            redist309_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_36_delay_1 <= redist309_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_36_delay_0;
            redist309_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_36_q <= redist309_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_36_delay_1;
        end
    end

    // redist283_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_36(DELAY,1615)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist283_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_36_delay_0 <= '0;
            redist283_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_36_delay_1 <= '0;
            redist283_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_36_q <= '0;
        end
        else
        begin
            redist283_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_36_delay_0 <= $unsigned(redist282_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_33_q);
            redist283_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_36_delay_1 <= redist283_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_36_delay_0;
            redist283_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_36_q <= redist283_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_36_delay_1;
        end
    end

    // redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_notEnable(LOGICAL,1739)
    assign redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_notEnable_q = $unsigned(~ (VCC_q));

    // redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_nor(LOGICAL,1740)
    assign redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_nor_q = ~ (redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_notEnable_q | redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_sticky_ena_q);

    // redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_cmpReg(REG,1738)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_sticky_ena(REG,1741)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_nor_q == 1'b1)
        begin
            redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_sticky_ena_q <= $unsigned(redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_cmpReg_q);
        end
    end

    // redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_enaAnd(LOGICAL,1742)
    assign redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_enaAnd_q = redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_sticky_ena_q & VCC_q;

    // redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_rdcnt(COUNTER,1736)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_rdcnt_i <= $unsigned(redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_rdcnt_q = redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_rdcnt_i[0:0];

    // redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_wraddr(REG,1737)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_wraddr_q <= $unsigned(redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_rdcnt_q);
        end
    end

    // redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_mem(DUALMEM,1735)
    assign redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_mem_ia = $unsigned(redist10_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_33_mem_q);
    assign redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_mem_aa = redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_wraddr_q;
    assign redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_mem_ab = redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_rdcnt_q;
    assign redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_mem_dmem (
        .clocken1(redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_mem_reset0),
        .clock1(clock),
        .address_a(redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_mem_aa),
        .data_a(redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_mem_ab),
        .q_b(redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_mem_q = redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_mem_iq[49:0];

    // c_i32_384496(CONSTANT,79)
    assign c_i32_384496_q = $unsigned(32'b00000000000000000000000110000000);

    // redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_notEnable(LOGICAL,1941)
    assign redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_notEnable_q = $unsigned(~ (VCC_q));

    // redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_nor(LOGICAL,1942)
    assign redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_nor_q = ~ (redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_notEnable_q | redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_sticky_ena_q);

    // redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_cmpReg(REG,1940)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_sticky_ena(REG,1943)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_nor_q == 1'b1)
        begin
            redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_sticky_ena_q <= $unsigned(redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_cmpReg_q);
        end
    end

    // redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_enaAnd(LOGICAL,1944)
    assign redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_enaAnd_q = redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_sticky_ena_q & VCC_q;

    // redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_rdcnt(COUNTER,1938)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_rdcnt_i <= $unsigned(redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_rdcnt_q = redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_rdcnt_i[0:0];

    // redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_wraddr(REG,1939)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_wraddr_q <= $unsigned(redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_rdcnt_q);
        end
    end

    // redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_mem(DUALMEM,1937)
    assign redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_mem_ia = $unsigned(redist70_sync_together518_aunroll_x_in_c0_eni9_6_tpl_33_mem_q);
    assign redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_mem_aa = redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_wraddr_q;
    assign redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_mem_ab = redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_rdcnt_q;
    assign redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_mem_dmem (
        .clocken1(redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_mem_reset0),
        .clock1(clock),
        .address_a(redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_mem_aa),
        .data_a(redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_mem_ab),
        .q_b(redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_mem_q = redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_mem_iq[31:0];

    // i_add39_12_mmul112(ADD,105)@328
    assign i_add39_12_mmul112_a = {1'b0, redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_mem_q};
    assign i_add39_12_mmul112_b = {1'b0, c_i32_384496_q};
    assign i_add39_12_mmul112_o = $unsigned(i_add39_12_mmul112_a) + $unsigned(i_add39_12_mmul112_b);
    assign i_add39_12_mmul112_q = i_add39_12_mmul112_o[32:0];

    // bgTrunc_i_add39_12_mmul112_sel_x(BITSELECT,537)@328
    assign bgTrunc_i_add39_12_mmul112_sel_x_b = i_add39_12_mmul112_q[31:0];

    // i_idxprom40_12_mmul113_sel_x(BITSELECT,1051)@328
    assign i_idxprom40_12_mmul113_sel_x_b = $unsigned({{32{bgTrunc_i_add39_12_mmul112_sel_x_b[31]}}, bgTrunc_i_add39_12_mmul112_sel_x_b[31:0]});

    // i_arrayidx41_1233_mmul0_dupName_0_trunc_sel_x(BITSELECT,723)@328
    assign i_arrayidx41_1233_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_12_mmul113_sel_x_b[13:0];

    // i_arrayidx41_1233_mmul0_narrow_x(BITSELECT,716)@328
    assign i_arrayidx41_1233_mmul0_narrow_x_b = i_arrayidx41_1233_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist250_i_arrayidx41_1233_mmul0_narrow_x_b_1(DELAY,1582)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist250_i_arrayidx41_1233_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist250_i_arrayidx41_1233_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_1233_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_1233_mmul0_shift_join_x(BITJOIN,717)@329
    assign i_arrayidx41_1233_mmul0_shift_join_x_q = {redist250_i_arrayidx41_1233_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist36_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_36(DELAY,1368)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist36_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_36_delay_0 <= '0;
            redist36_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_36_delay_1 <= '0;
            redist36_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_36_q <= '0;
        end
        else
        begin
            redist36_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_36_delay_0 <= $unsigned(redist35_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_33_q);
            redist36_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_36_delay_1 <= redist36_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_36_delay_0;
            redist36_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_36_q <= redist36_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_36_delay_1;
        end
    end

    // i_arrayidx41_1233_mmul0_add_x(ADD,713)@329
    assign i_arrayidx41_1233_mmul0_add_x_a = {1'b0, redist36_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_36_q};
    assign i_arrayidx41_1233_mmul0_add_x_b = {1'b0, i_arrayidx41_1233_mmul0_shift_join_x_q};
    assign i_arrayidx41_1233_mmul0_add_x_o = $unsigned(i_arrayidx41_1233_mmul0_add_x_a) + $unsigned(i_arrayidx41_1233_mmul0_add_x_b);
    assign i_arrayidx41_1233_mmul0_add_x_q = i_arrayidx41_1233_mmul0_add_x_o[14:0];

    // i_arrayidx41_1233_mmul0_dupName_2_trunc_sel_x(BITSELECT,724)@329
    assign i_arrayidx41_1233_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_1233_mmul0_add_x_q[13:0];

    // i_arrayidx41_1233_mmul0_append_upper_bits_x(BITJOIN,714)@329
    assign i_arrayidx41_1233_mmul0_append_upper_bits_x_q = {redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_mem_q, i_arrayidx41_1233_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_1233_mmul114_vt_select_63(BITSELECT,148)@329
    assign i_arrayidx41_1233_mmul114_vt_select_63_b = i_arrayidx41_1233_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_1233_mmul114_vt_join(BITJOIN,147)@329
    assign i_arrayidx41_1233_mmul114_vt_join_q = {i_arrayidx41_1233_mmul114_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist97_sync_together518_aunroll_x_in_c0_eni9_7_tpl_37(DELAY,1429)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_sync_together518_aunroll_x_in_c0_eni9_7_tpl_37_delay_0 <= '0;
            redist97_sync_together518_aunroll_x_in_c0_eni9_7_tpl_37_q <= '0;
        end
        else
        begin
            redist97_sync_together518_aunroll_x_in_c0_eni9_7_tpl_37_delay_0 <= $unsigned(redist96_sync_together518_aunroll_x_in_c0_eni9_7_tpl_34_mem_q);
            redist97_sync_together518_aunroll_x_in_c0_eni9_7_tpl_37_q <= redist97_sync_together518_aunroll_x_in_c0_eni9_7_tpl_37_delay_0;
        end
    end

    // redist97_sync_together518_aunroll_x_in_c0_eni9_7_tpl_37_outputreg0(DELAY,2102)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist97_sync_together518_aunroll_x_in_c0_eni9_7_tpl_37_outputreg0_q <= '0;
        end
        else
        begin
            redist97_sync_together518_aunroll_x_in_c0_eni9_7_tpl_37_outputreg0_q <= $unsigned(redist97_sync_together518_aunroll_x_in_c0_eni9_7_tpl_37_q);
        end
    end

    // i_llvm_fpga_mem_lm12814_mmul115(BLACKBOX,342)@329
    // in in_i_stall@20000000
    // out out_lm12814_mmul_avm_address@20000000
    // out out_lm12814_mmul_avm_burstcount@20000000
    // out out_lm12814_mmul_avm_byteenable@20000000
    // out out_lm12814_mmul_avm_enable@20000000
    // out out_lm12814_mmul_avm_read@20000000
    // out out_lm12814_mmul_avm_write@20000000
    // out out_lm12814_mmul_avm_writedata@20000000
    // out out_o_readdata@334
    // out out_o_stall@333
    // out out_o_valid@334
    mmul_i_llvm_fpga_mem_lm12814_0 thei_llvm_fpga_mem_lm12814_mmul115 (
        .in_AddrOffset(redist97_sync_together518_aunroll_x_in_c0_eni9_7_tpl_37_outputreg0_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_1233_mmul114_vt_join_q),
        .in_i_dependence(redist283_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor153_mmul8_q_36_q),
        .in_i_predicate(redist309_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor150_mmul4_q_36_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg15_q),
        .in_lm12814_mmul_avm_readdata(in_lm12814_mmul_avm_readdata),
        .in_lm12814_mmul_avm_readdatavalid(in_lm12814_mmul_avm_readdatavalid),
        .in_lm12814_mmul_avm_waitrequest(in_lm12814_mmul_avm_waitrequest),
        .in_lm12814_mmul_avm_writeack(in_lm12814_mmul_avm_writeack),
        .out_lm12814_mmul_avm_address(i_llvm_fpga_mem_lm12814_mmul115_out_lm12814_mmul_avm_address),
        .out_lm12814_mmul_avm_burstcount(i_llvm_fpga_mem_lm12814_mmul115_out_lm12814_mmul_avm_burstcount),
        .out_lm12814_mmul_avm_byteenable(i_llvm_fpga_mem_lm12814_mmul115_out_lm12814_mmul_avm_byteenable),
        .out_lm12814_mmul_avm_enable(i_llvm_fpga_mem_lm12814_mmul115_out_lm12814_mmul_avm_enable),
        .out_lm12814_mmul_avm_read(i_llvm_fpga_mem_lm12814_mmul115_out_lm12814_mmul_avm_read),
        .out_lm12814_mmul_avm_write(i_llvm_fpga_mem_lm12814_mmul115_out_lm12814_mmul_avm_write),
        .out_lm12814_mmul_avm_writedata(i_llvm_fpga_mem_lm12814_mmul115_out_lm12814_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm12814_mmul115_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_13_ext_sig_sync_out_x(GPOUT,606)
    assign out_lm12814_mmul_avm_address = i_llvm_fpga_mem_lm12814_mmul115_out_lm12814_mmul_avm_address;
    assign out_lm12814_mmul_avm_enable = i_llvm_fpga_mem_lm12814_mmul115_out_lm12814_mmul_avm_enable;
    assign out_lm12814_mmul_avm_read = i_llvm_fpga_mem_lm12814_mmul115_out_lm12814_mmul_avm_read;
    assign out_lm12814_mmul_avm_write = i_llvm_fpga_mem_lm12814_mmul115_out_lm12814_mmul_avm_write;
    assign out_lm12814_mmul_avm_writedata = i_llvm_fpga_mem_lm12814_mmul115_out_lm12814_mmul_avm_writedata;
    assign out_lm12814_mmul_avm_byteenable = i_llvm_fpga_mem_lm12814_mmul115_out_lm12814_mmul_avm_byteenable;
    assign out_lm12814_mmul_avm_burstcount = i_llvm_fpga_mem_lm12814_mmul115_out_lm12814_mmul_avm_burstcount;

    // redist127_sync_together518_aunroll_x_in_i_valid_39(DELAY,1459)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist127_sync_together518_aunroll_x_in_i_valid_39_delay_0 <= '0;
            redist127_sync_together518_aunroll_x_in_i_valid_39_delay_1 <= '0;
            redist127_sync_together518_aunroll_x_in_i_valid_39_q <= '0;
        end
        else
        begin
            redist127_sync_together518_aunroll_x_in_i_valid_39_delay_0 <= $unsigned(redist126_sync_together518_aunroll_x_in_i_valid_36_q);
            redist127_sync_together518_aunroll_x_in_i_valid_39_delay_1 <= redist127_sync_together518_aunroll_x_in_i_valid_39_delay_0;
            redist127_sync_together518_aunroll_x_in_i_valid_39_q <= redist127_sync_together518_aunroll_x_in_i_valid_39_delay_1;
        end
    end

    // valid_fanout_reg16(REG,1182)@331 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg16_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg16_q <= $unsigned(redist127_sync_together518_aunroll_x_in_i_valid_39_q);
        end
    end

    // redist53_sync_together518_aunroll_x_in_c0_eni9_2_tpl_39(DELAY,1385)
    dspba_delay_ver #( .width(1), .depth(38), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist53_sync_together518_aunroll_x_in_c0_eni9_2_tpl_39 ( .xin(redist52_sync_together518_aunroll_x_in_c0_eni9_2_tpl_1_q), .xout(redist53_sync_together518_aunroll_x_in_c0_eni9_2_tpl_39_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3(REG,328)@331 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q <= redist53_sync_together518_aunroll_x_in_c0_eni9_2_tpl_39_q;
        end
    end

    // redist55_sync_together518_aunroll_x_in_c0_eni9_3_tpl_39(DELAY,1387)
    dspba_delay_ver #( .width(1), .depth(38), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist55_sync_together518_aunroll_x_in_c0_eni9_3_tpl_39 ( .xin(redist54_sync_together518_aunroll_x_in_c0_eni9_3_tpl_1_q), .xout(redist55_sync_together518_aunroll_x_in_c0_eni9_3_tpl_39_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7(REG,332)@331 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q <= redist55_sync_together518_aunroll_x_in_c0_eni9_3_tpl_39_q;
        end
    end

    // redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_notEnable(LOGICAL,1747)
    assign redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_notEnable_q = $unsigned(~ (VCC_q));

    // redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_nor(LOGICAL,1748)
    assign redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_nor_q = ~ (redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_notEnable_q | redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_sticky_ena_q);

    // redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_cmpReg(REG,1746)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_sticky_ena(REG,1749)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_nor_q == 1'b1)
        begin
            redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_sticky_ena_q <= $unsigned(redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_cmpReg_q);
        end
    end

    // redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_enaAnd(LOGICAL,1750)
    assign redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_enaAnd_q = redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_sticky_ena_q & VCC_q;

    // redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_rdcnt(COUNTER,1744)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_rdcnt_i <= $unsigned(redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_rdcnt_q = redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_rdcnt_i[0:0];

    // redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_wraddr(REG,1745)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_wraddr_q <= $unsigned(redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_rdcnt_q);
        end
    end

    // redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_mem(DUALMEM,1743)
    assign redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_mem_ia = $unsigned(redist11_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_36_mem_q);
    assign redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_mem_aa = redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_wraddr_q;
    assign redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_mem_ab = redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_rdcnt_q;
    assign redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_mem_dmem (
        .clocken1(redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_mem_reset0),
        .clock1(clock),
        .address_a(redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_mem_aa),
        .data_a(redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_mem_ab),
        .q_b(redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_mem_q = redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_mem_iq[49:0];

    // c_i32_416497(CONSTANT,80)
    assign c_i32_416497_q = $unsigned(32'b00000000000000000000000110100000);

    // redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_notEnable(LOGICAL,1949)
    assign redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_notEnable_q = $unsigned(~ (VCC_q));

    // redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_nor(LOGICAL,1950)
    assign redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_nor_q = ~ (redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_notEnable_q | redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_sticky_ena_q);

    // redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_cmpReg(REG,1948)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_sticky_ena(REG,1951)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_nor_q == 1'b1)
        begin
            redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_sticky_ena_q <= $unsigned(redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_cmpReg_q);
        end
    end

    // redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_enaAnd(LOGICAL,1952)
    assign redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_enaAnd_q = redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_sticky_ena_q & VCC_q;

    // redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_rdcnt(COUNTER,1946)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_rdcnt_i <= $unsigned(redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_rdcnt_q = redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_rdcnt_i[0:0];

    // redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_wraddr(REG,1947)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_wraddr_q <= $unsigned(redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_rdcnt_q);
        end
    end

    // redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_mem(DUALMEM,1945)
    assign redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_mem_ia = $unsigned(redist71_sync_together518_aunroll_x_in_c0_eni9_6_tpl_36_mem_q);
    assign redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_mem_aa = redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_wraddr_q;
    assign redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_mem_ab = redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_rdcnt_q;
    assign redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_mem_dmem (
        .clocken1(redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_mem_reset0),
        .clock1(clock),
        .address_a(redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_mem_aa),
        .data_a(redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_mem_ab),
        .q_b(redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_mem_q = redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_mem_iq[31:0];

    // i_add39_13_mmul120(ADD,106)@331
    assign i_add39_13_mmul120_a = {1'b0, redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_mem_q};
    assign i_add39_13_mmul120_b = {1'b0, c_i32_416497_q};
    assign i_add39_13_mmul120_o = $unsigned(i_add39_13_mmul120_a) + $unsigned(i_add39_13_mmul120_b);
    assign i_add39_13_mmul120_q = i_add39_13_mmul120_o[32:0];

    // bgTrunc_i_add39_13_mmul120_sel_x(BITSELECT,538)@331
    assign bgTrunc_i_add39_13_mmul120_sel_x_b = i_add39_13_mmul120_q[31:0];

    // i_idxprom40_13_mmul121_sel_x(BITSELECT,1052)@331
    assign i_idxprom40_13_mmul121_sel_x_b = $unsigned({{32{bgTrunc_i_add39_13_mmul120_sel_x_b[31]}}, bgTrunc_i_add39_13_mmul120_sel_x_b[31:0]});

    // i_arrayidx41_1335_mmul0_dupName_0_trunc_sel_x(BITSELECT,735)@331
    assign i_arrayidx41_1335_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_13_mmul121_sel_x_b[13:0];

    // i_arrayidx41_1335_mmul0_narrow_x(BITSELECT,728)@331
    assign i_arrayidx41_1335_mmul0_narrow_x_b = i_arrayidx41_1335_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist249_i_arrayidx41_1335_mmul0_narrow_x_b_1(DELAY,1581)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist249_i_arrayidx41_1335_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist249_i_arrayidx41_1335_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_1335_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_1335_mmul0_shift_join_x(BITJOIN,729)@332
    assign i_arrayidx41_1335_mmul0_shift_join_x_q = {redist249_i_arrayidx41_1335_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist37_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_39(DELAY,1369)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist37_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_39_delay_0 <= '0;
            redist37_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_39_delay_1 <= '0;
            redist37_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_39_q <= '0;
        end
        else
        begin
            redist37_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_39_delay_0 <= $unsigned(redist36_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_36_q);
            redist37_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_39_delay_1 <= redist37_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_39_delay_0;
            redist37_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_39_q <= redist37_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_39_delay_1;
        end
    end

    // i_arrayidx41_1335_mmul0_add_x(ADD,725)@332
    assign i_arrayidx41_1335_mmul0_add_x_a = {1'b0, redist37_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_39_q};
    assign i_arrayidx41_1335_mmul0_add_x_b = {1'b0, i_arrayidx41_1335_mmul0_shift_join_x_q};
    assign i_arrayidx41_1335_mmul0_add_x_o = $unsigned(i_arrayidx41_1335_mmul0_add_x_a) + $unsigned(i_arrayidx41_1335_mmul0_add_x_b);
    assign i_arrayidx41_1335_mmul0_add_x_q = i_arrayidx41_1335_mmul0_add_x_o[14:0];

    // i_arrayidx41_1335_mmul0_dupName_2_trunc_sel_x(BITSELECT,736)@332
    assign i_arrayidx41_1335_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_1335_mmul0_add_x_q[13:0];

    // i_arrayidx41_1335_mmul0_append_upper_bits_x(BITJOIN,726)@332
    assign i_arrayidx41_1335_mmul0_append_upper_bits_x_q = {redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_mem_q, i_arrayidx41_1335_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_1335_mmul122_vt_select_63(BITSELECT,151)@332
    assign i_arrayidx41_1335_mmul122_vt_select_63_b = i_arrayidx41_1335_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_1335_mmul122_vt_join(BITJOIN,150)@332
    assign i_arrayidx41_1335_mmul122_vt_join_q = {i_arrayidx41_1335_mmul122_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_notEnable(LOGICAL,2107)
    assign redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_notEnable_q = $unsigned(~ (VCC_q));

    // redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_nor(LOGICAL,2108)
    assign redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_nor_q = ~ (redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_notEnable_q | redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_sticky_ena_q);

    // redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_cmpReg(REG,2106)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_sticky_ena(REG,2109)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_nor_q == 1'b1)
        begin
            redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_sticky_ena_q <= $unsigned(redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_cmpReg_q);
        end
    end

    // redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_enaAnd(LOGICAL,2110)
    assign redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_enaAnd_q = redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_sticky_ena_q & VCC_q;

    // redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_rdcnt(COUNTER,2104)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_rdcnt_i <= $unsigned(redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_rdcnt_q = redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_rdcnt_i[0:0];

    // redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_wraddr(REG,2105)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_wraddr_q <= $unsigned(redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_rdcnt_q);
        end
    end

    // redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_mem(DUALMEM,2103)
    assign redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_mem_ia = $unsigned(redist97_sync_together518_aunroll_x_in_c0_eni9_7_tpl_37_outputreg0_q);
    assign redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_mem_aa = redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_wraddr_q;
    assign redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_mem_ab = redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_rdcnt_q;
    assign redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_mem_dmem (
        .clocken1(redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_mem_reset0),
        .clock1(clock),
        .address_a(redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_mem_aa),
        .data_a(redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_mem_ab),
        .q_b(redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_mem_q = redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_mem_iq[63:0];

    // i_llvm_fpga_mem_lm13215_mmul123(BLACKBOX,343)@332
    // in in_i_stall@20000000
    // out out_lm13215_mmul_avm_address@20000000
    // out out_lm13215_mmul_avm_burstcount@20000000
    // out out_lm13215_mmul_avm_byteenable@20000000
    // out out_lm13215_mmul_avm_enable@20000000
    // out out_lm13215_mmul_avm_read@20000000
    // out out_lm13215_mmul_avm_write@20000000
    // out out_lm13215_mmul_avm_writedata@20000000
    // out out_o_readdata@337
    // out out_o_stall@336
    // out out_o_valid@337
    mmul_i_llvm_fpga_mem_lm13215_0 thei_llvm_fpga_mem_lm13215_mmul123 (
        .in_AddrOffset(redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_mem_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_1335_mmul122_vt_join_q),
        .in_i_dependence(i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q),
        .in_i_predicate(i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg16_q),
        .in_lm13215_mmul_avm_readdata(in_lm13215_mmul_avm_readdata),
        .in_lm13215_mmul_avm_readdatavalid(in_lm13215_mmul_avm_readdatavalid),
        .in_lm13215_mmul_avm_waitrequest(in_lm13215_mmul_avm_waitrequest),
        .in_lm13215_mmul_avm_writeack(in_lm13215_mmul_avm_writeack),
        .out_lm13215_mmul_avm_address(i_llvm_fpga_mem_lm13215_mmul123_out_lm13215_mmul_avm_address),
        .out_lm13215_mmul_avm_burstcount(i_llvm_fpga_mem_lm13215_mmul123_out_lm13215_mmul_avm_burstcount),
        .out_lm13215_mmul_avm_byteenable(i_llvm_fpga_mem_lm13215_mmul123_out_lm13215_mmul_avm_byteenable),
        .out_lm13215_mmul_avm_enable(i_llvm_fpga_mem_lm13215_mmul123_out_lm13215_mmul_avm_enable),
        .out_lm13215_mmul_avm_read(i_llvm_fpga_mem_lm13215_mmul123_out_lm13215_mmul_avm_read),
        .out_lm13215_mmul_avm_write(i_llvm_fpga_mem_lm13215_mmul123_out_lm13215_mmul_avm_write),
        .out_lm13215_mmul_avm_writedata(i_llvm_fpga_mem_lm13215_mmul123_out_lm13215_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm13215_mmul123_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_14_ext_sig_sync_out_x(GPOUT,609)
    assign out_lm13215_mmul_avm_address = i_llvm_fpga_mem_lm13215_mmul123_out_lm13215_mmul_avm_address;
    assign out_lm13215_mmul_avm_enable = i_llvm_fpga_mem_lm13215_mmul123_out_lm13215_mmul_avm_enable;
    assign out_lm13215_mmul_avm_read = i_llvm_fpga_mem_lm13215_mmul123_out_lm13215_mmul_avm_read;
    assign out_lm13215_mmul_avm_write = i_llvm_fpga_mem_lm13215_mmul123_out_lm13215_mmul_avm_write;
    assign out_lm13215_mmul_avm_writedata = i_llvm_fpga_mem_lm13215_mmul123_out_lm13215_mmul_avm_writedata;
    assign out_lm13215_mmul_avm_byteenable = i_llvm_fpga_mem_lm13215_mmul123_out_lm13215_mmul_avm_byteenable;
    assign out_lm13215_mmul_avm_burstcount = i_llvm_fpga_mem_lm13215_mmul123_out_lm13215_mmul_avm_burstcount;

    // redist128_sync_together518_aunroll_x_in_i_valid_42(DELAY,1460)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist128_sync_together518_aunroll_x_in_i_valid_42_delay_0 <= '0;
            redist128_sync_together518_aunroll_x_in_i_valid_42_delay_1 <= '0;
            redist128_sync_together518_aunroll_x_in_i_valid_42_q <= '0;
        end
        else
        begin
            redist128_sync_together518_aunroll_x_in_i_valid_42_delay_0 <= $unsigned(redist127_sync_together518_aunroll_x_in_i_valid_39_q);
            redist128_sync_together518_aunroll_x_in_i_valid_42_delay_1 <= redist128_sync_together518_aunroll_x_in_i_valid_42_delay_0;
            redist128_sync_together518_aunroll_x_in_i_valid_42_q <= redist128_sync_together518_aunroll_x_in_i_valid_42_delay_1;
        end
    end

    // valid_fanout_reg17(REG,1183)@334 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg17_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg17_q <= $unsigned(redist128_sync_together518_aunroll_x_in_i_valid_42_q);
        end
    end

    // redist286_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_3(DELAY,1618)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist286_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_3_delay_0 <= '0;
            redist286_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_3_delay_1 <= '0;
            redist286_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_3_q <= '0;
        end
        else
        begin
            redist286_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_3_delay_0 <= $unsigned(i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q);
            redist286_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_3_delay_1 <= redist286_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_3_delay_0;
            redist286_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_3_q <= redist286_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_3_delay_1;
        end
    end

    // redist260_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_3(DELAY,1592)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist260_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_3_delay_0 <= '0;
            redist260_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_3_delay_1 <= '0;
            redist260_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_3_q <= '0;
        end
        else
        begin
            redist260_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_3_delay_0 <= $unsigned(i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q);
            redist260_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_3_delay_1 <= redist260_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_3_delay_0;
            redist260_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_3_q <= redist260_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_3_delay_1;
        end
    end

    // redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_notEnable(LOGICAL,1755)
    assign redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_notEnable_q = $unsigned(~ (VCC_q));

    // redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_nor(LOGICAL,1756)
    assign redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_nor_q = ~ (redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_notEnable_q | redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_sticky_ena_q);

    // redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_cmpReg(REG,1754)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_sticky_ena(REG,1757)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_nor_q == 1'b1)
        begin
            redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_sticky_ena_q <= $unsigned(redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_cmpReg_q);
        end
    end

    // redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_enaAnd(LOGICAL,1758)
    assign redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_enaAnd_q = redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_sticky_ena_q & VCC_q;

    // redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_rdcnt(COUNTER,1752)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_rdcnt_i <= $unsigned(redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_rdcnt_q = redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_rdcnt_i[0:0];

    // redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_wraddr(REG,1753)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_wraddr_q <= $unsigned(redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_rdcnt_q);
        end
    end

    // redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_mem(DUALMEM,1751)
    assign redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_mem_ia = $unsigned(redist12_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_39_mem_q);
    assign redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_mem_aa = redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_wraddr_q;
    assign redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_mem_ab = redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_rdcnt_q;
    assign redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_mem_dmem (
        .clocken1(redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_mem_reset0),
        .clock1(clock),
        .address_a(redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_mem_aa),
        .data_a(redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_mem_ab),
        .q_b(redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_mem_q = redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_mem_iq[49:0];

    // c_i32_448498(CONSTANT,81)
    assign c_i32_448498_q = $unsigned(32'b00000000000000000000000111000000);

    // redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_notEnable(LOGICAL,1957)
    assign redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_notEnable_q = $unsigned(~ (VCC_q));

    // redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_nor(LOGICAL,1958)
    assign redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_nor_q = ~ (redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_notEnable_q | redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_sticky_ena_q);

    // redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_cmpReg(REG,1956)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_sticky_ena(REG,1959)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_nor_q == 1'b1)
        begin
            redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_sticky_ena_q <= $unsigned(redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_cmpReg_q);
        end
    end

    // redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_enaAnd(LOGICAL,1960)
    assign redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_enaAnd_q = redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_sticky_ena_q & VCC_q;

    // redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_rdcnt(COUNTER,1954)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_rdcnt_i <= $unsigned(redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_rdcnt_q = redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_rdcnt_i[0:0];

    // redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_wraddr(REG,1955)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_wraddr_q <= $unsigned(redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_rdcnt_q);
        end
    end

    // redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_mem(DUALMEM,1953)
    assign redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_mem_ia = $unsigned(redist72_sync_together518_aunroll_x_in_c0_eni9_6_tpl_39_mem_q);
    assign redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_mem_aa = redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_wraddr_q;
    assign redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_mem_ab = redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_rdcnt_q;
    assign redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_mem_dmem (
        .clocken1(redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_mem_reset0),
        .clock1(clock),
        .address_a(redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_mem_aa),
        .data_a(redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_mem_ab),
        .q_b(redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_mem_q = redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_mem_iq[31:0];

    // i_add39_14_mmul128(ADD,107)@334
    assign i_add39_14_mmul128_a = {1'b0, redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_mem_q};
    assign i_add39_14_mmul128_b = {1'b0, c_i32_448498_q};
    assign i_add39_14_mmul128_o = $unsigned(i_add39_14_mmul128_a) + $unsigned(i_add39_14_mmul128_b);
    assign i_add39_14_mmul128_q = i_add39_14_mmul128_o[32:0];

    // bgTrunc_i_add39_14_mmul128_sel_x(BITSELECT,539)@334
    assign bgTrunc_i_add39_14_mmul128_sel_x_b = i_add39_14_mmul128_q[31:0];

    // i_idxprom40_14_mmul129_sel_x(BITSELECT,1053)@334
    assign i_idxprom40_14_mmul129_sel_x_b = $unsigned({{32{bgTrunc_i_add39_14_mmul128_sel_x_b[31]}}, bgTrunc_i_add39_14_mmul128_sel_x_b[31:0]});

    // i_arrayidx41_1437_mmul0_dupName_0_trunc_sel_x(BITSELECT,747)@334
    assign i_arrayidx41_1437_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_14_mmul129_sel_x_b[13:0];

    // i_arrayidx41_1437_mmul0_narrow_x(BITSELECT,740)@334
    assign i_arrayidx41_1437_mmul0_narrow_x_b = i_arrayidx41_1437_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist248_i_arrayidx41_1437_mmul0_narrow_x_b_1(DELAY,1580)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist248_i_arrayidx41_1437_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist248_i_arrayidx41_1437_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_1437_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_1437_mmul0_shift_join_x(BITJOIN,741)@335
    assign i_arrayidx41_1437_mmul0_shift_join_x_q = {redist248_i_arrayidx41_1437_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist38_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_42(DELAY,1370)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist38_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_42_delay_0 <= '0;
            redist38_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_42_delay_1 <= '0;
            redist38_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_42_q <= '0;
        end
        else
        begin
            redist38_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_42_delay_0 <= $unsigned(redist37_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_39_q);
            redist38_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_42_delay_1 <= redist38_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_42_delay_0;
            redist38_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_42_q <= redist38_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_42_delay_1;
        end
    end

    // i_arrayidx41_1437_mmul0_add_x(ADD,737)@335
    assign i_arrayidx41_1437_mmul0_add_x_a = {1'b0, redist38_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_42_q};
    assign i_arrayidx41_1437_mmul0_add_x_b = {1'b0, i_arrayidx41_1437_mmul0_shift_join_x_q};
    assign i_arrayidx41_1437_mmul0_add_x_o = $unsigned(i_arrayidx41_1437_mmul0_add_x_a) + $unsigned(i_arrayidx41_1437_mmul0_add_x_b);
    assign i_arrayidx41_1437_mmul0_add_x_q = i_arrayidx41_1437_mmul0_add_x_o[14:0];

    // i_arrayidx41_1437_mmul0_dupName_2_trunc_sel_x(BITSELECT,748)@335
    assign i_arrayidx41_1437_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_1437_mmul0_add_x_q[13:0];

    // i_arrayidx41_1437_mmul0_append_upper_bits_x(BITJOIN,738)@335
    assign i_arrayidx41_1437_mmul0_append_upper_bits_x_q = {redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_mem_q, i_arrayidx41_1437_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_1437_mmul130_vt_select_63(BITSELECT,154)@335
    assign i_arrayidx41_1437_mmul130_vt_select_63_b = i_arrayidx41_1437_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_1437_mmul130_vt_join(BITJOIN,153)@335
    assign i_arrayidx41_1437_mmul130_vt_join_q = {i_arrayidx41_1437_mmul130_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist99_sync_together518_aunroll_x_in_c0_eni9_7_tpl_43(DELAY,1431)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist99_sync_together518_aunroll_x_in_c0_eni9_7_tpl_43_delay_0 <= '0;
            redist99_sync_together518_aunroll_x_in_c0_eni9_7_tpl_43_q <= '0;
        end
        else
        begin
            redist99_sync_together518_aunroll_x_in_c0_eni9_7_tpl_43_delay_0 <= $unsigned(redist98_sync_together518_aunroll_x_in_c0_eni9_7_tpl_40_mem_q);
            redist99_sync_together518_aunroll_x_in_c0_eni9_7_tpl_43_q <= redist99_sync_together518_aunroll_x_in_c0_eni9_7_tpl_43_delay_0;
        end
    end

    // redist99_sync_together518_aunroll_x_in_c0_eni9_7_tpl_43_outputreg0(DELAY,2111)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist99_sync_together518_aunroll_x_in_c0_eni9_7_tpl_43_outputreg0_q <= '0;
        end
        else
        begin
            redist99_sync_together518_aunroll_x_in_c0_eni9_7_tpl_43_outputreg0_q <= $unsigned(redist99_sync_together518_aunroll_x_in_c0_eni9_7_tpl_43_q);
        end
    end

    // i_llvm_fpga_mem_lm13616_mmul131(BLACKBOX,344)@335
    // in in_i_stall@20000000
    // out out_lm13616_mmul_avm_address@20000000
    // out out_lm13616_mmul_avm_burstcount@20000000
    // out out_lm13616_mmul_avm_byteenable@20000000
    // out out_lm13616_mmul_avm_enable@20000000
    // out out_lm13616_mmul_avm_read@20000000
    // out out_lm13616_mmul_avm_write@20000000
    // out out_lm13616_mmul_avm_writedata@20000000
    // out out_o_readdata@340
    // out out_o_stall@339
    // out out_o_valid@340
    mmul_i_llvm_fpga_mem_lm13616_0 thei_llvm_fpga_mem_lm13616_mmul131 (
        .in_AddrOffset(redist99_sync_together518_aunroll_x_in_c0_eni9_7_tpl_43_outputreg0_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_1437_mmul130_vt_join_q),
        .in_i_dependence(redist260_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_3_q),
        .in_i_predicate(redist286_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_3_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg17_q),
        .in_lm13616_mmul_avm_readdata(in_lm13616_mmul_avm_readdata),
        .in_lm13616_mmul_avm_readdatavalid(in_lm13616_mmul_avm_readdatavalid),
        .in_lm13616_mmul_avm_waitrequest(in_lm13616_mmul_avm_waitrequest),
        .in_lm13616_mmul_avm_writeack(in_lm13616_mmul_avm_writeack),
        .out_lm13616_mmul_avm_address(i_llvm_fpga_mem_lm13616_mmul131_out_lm13616_mmul_avm_address),
        .out_lm13616_mmul_avm_burstcount(i_llvm_fpga_mem_lm13616_mmul131_out_lm13616_mmul_avm_burstcount),
        .out_lm13616_mmul_avm_byteenable(i_llvm_fpga_mem_lm13616_mmul131_out_lm13616_mmul_avm_byteenable),
        .out_lm13616_mmul_avm_enable(i_llvm_fpga_mem_lm13616_mmul131_out_lm13616_mmul_avm_enable),
        .out_lm13616_mmul_avm_read(i_llvm_fpga_mem_lm13616_mmul131_out_lm13616_mmul_avm_read),
        .out_lm13616_mmul_avm_write(i_llvm_fpga_mem_lm13616_mmul131_out_lm13616_mmul_avm_write),
        .out_lm13616_mmul_avm_writedata(i_llvm_fpga_mem_lm13616_mmul131_out_lm13616_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm13616_mmul131_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_15_ext_sig_sync_out_x(GPOUT,612)
    assign out_lm13616_mmul_avm_address = i_llvm_fpga_mem_lm13616_mmul131_out_lm13616_mmul_avm_address;
    assign out_lm13616_mmul_avm_enable = i_llvm_fpga_mem_lm13616_mmul131_out_lm13616_mmul_avm_enable;
    assign out_lm13616_mmul_avm_read = i_llvm_fpga_mem_lm13616_mmul131_out_lm13616_mmul_avm_read;
    assign out_lm13616_mmul_avm_write = i_llvm_fpga_mem_lm13616_mmul131_out_lm13616_mmul_avm_write;
    assign out_lm13616_mmul_avm_writedata = i_llvm_fpga_mem_lm13616_mmul131_out_lm13616_mmul_avm_writedata;
    assign out_lm13616_mmul_avm_byteenable = i_llvm_fpga_mem_lm13616_mmul131_out_lm13616_mmul_avm_byteenable;
    assign out_lm13616_mmul_avm_burstcount = i_llvm_fpga_mem_lm13616_mmul131_out_lm13616_mmul_avm_burstcount;

    // redist129_sync_together518_aunroll_x_in_i_valid_45(DELAY,1461)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist129_sync_together518_aunroll_x_in_i_valid_45_delay_0 <= '0;
            redist129_sync_together518_aunroll_x_in_i_valid_45_delay_1 <= '0;
            redist129_sync_together518_aunroll_x_in_i_valid_45_q <= '0;
        end
        else
        begin
            redist129_sync_together518_aunroll_x_in_i_valid_45_delay_0 <= $unsigned(redist128_sync_together518_aunroll_x_in_i_valid_42_q);
            redist129_sync_together518_aunroll_x_in_i_valid_45_delay_1 <= redist129_sync_together518_aunroll_x_in_i_valid_45_delay_0;
            redist129_sync_together518_aunroll_x_in_i_valid_45_q <= redist129_sync_together518_aunroll_x_in_i_valid_45_delay_1;
        end
    end

    // valid_fanout_reg18(REG,1184)@337 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg18_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg18_q <= $unsigned(redist129_sync_together518_aunroll_x_in_i_valid_45_q);
        end
    end

    // redist287_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_6(DELAY,1619)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist287_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_6_delay_0 <= '0;
            redist287_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_6_delay_1 <= '0;
            redist287_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_6_q <= '0;
        end
        else
        begin
            redist287_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_6_delay_0 <= $unsigned(redist286_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_3_q);
            redist287_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_6_delay_1 <= redist287_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_6_delay_0;
            redist287_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_6_q <= redist287_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_6_delay_1;
        end
    end

    // redist261_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_6(DELAY,1593)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist261_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_6_delay_0 <= '0;
            redist261_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_6_delay_1 <= '0;
            redist261_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_6_q <= '0;
        end
        else
        begin
            redist261_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_6_delay_0 <= $unsigned(redist260_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_3_q);
            redist261_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_6_delay_1 <= redist261_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_6_delay_0;
            redist261_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_6_q <= redist261_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_6_delay_1;
        end
    end

    // redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_notEnable(LOGICAL,1763)
    assign redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_notEnable_q = $unsigned(~ (VCC_q));

    // redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_nor(LOGICAL,1764)
    assign redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_nor_q = ~ (redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_notEnable_q | redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_sticky_ena_q);

    // redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_cmpReg(REG,1762)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_sticky_ena(REG,1765)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_nor_q == 1'b1)
        begin
            redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_sticky_ena_q <= $unsigned(redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_cmpReg_q);
        end
    end

    // redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_enaAnd(LOGICAL,1766)
    assign redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_enaAnd_q = redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_sticky_ena_q & VCC_q;

    // redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_rdcnt(COUNTER,1760)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_rdcnt_i <= $unsigned(redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_rdcnt_q = redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_rdcnt_i[0:0];

    // redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_wraddr(REG,1761)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_wraddr_q <= $unsigned(redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_rdcnt_q);
        end
    end

    // redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_mem(DUALMEM,1759)
    assign redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_mem_ia = $unsigned(redist13_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_42_mem_q);
    assign redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_mem_aa = redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_wraddr_q;
    assign redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_mem_ab = redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_rdcnt_q;
    assign redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_mem_dmem (
        .clocken1(redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_mem_reset0),
        .clock1(clock),
        .address_a(redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_mem_aa),
        .data_a(redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_mem_ab),
        .q_b(redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_mem_q = redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_mem_iq[49:0];

    // c_i32_480499(CONSTANT,82)
    assign c_i32_480499_q = $unsigned(32'b00000000000000000000000111100000);

    // redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_notEnable(LOGICAL,1965)
    assign redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_notEnable_q = $unsigned(~ (VCC_q));

    // redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_nor(LOGICAL,1966)
    assign redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_nor_q = ~ (redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_notEnable_q | redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_sticky_ena_q);

    // redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_cmpReg(REG,1964)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_sticky_ena(REG,1967)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_nor_q == 1'b1)
        begin
            redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_sticky_ena_q <= $unsigned(redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_cmpReg_q);
        end
    end

    // redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_enaAnd(LOGICAL,1968)
    assign redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_enaAnd_q = redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_sticky_ena_q & VCC_q;

    // redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_rdcnt(COUNTER,1962)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_rdcnt_i <= $unsigned(redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_rdcnt_q = redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_rdcnt_i[0:0];

    // redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_wraddr(REG,1963)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_wraddr_q <= $unsigned(redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_rdcnt_q);
        end
    end

    // redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_mem(DUALMEM,1961)
    assign redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_mem_ia = $unsigned(redist73_sync_together518_aunroll_x_in_c0_eni9_6_tpl_42_mem_q);
    assign redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_mem_aa = redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_wraddr_q;
    assign redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_mem_ab = redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_rdcnt_q;
    assign redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_mem_dmem (
        .clocken1(redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_mem_reset0),
        .clock1(clock),
        .address_a(redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_mem_aa),
        .data_a(redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_mem_ab),
        .q_b(redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_mem_q = redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_mem_iq[31:0];

    // i_add39_15_mmul136(ADD,108)@337
    assign i_add39_15_mmul136_a = {1'b0, redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_mem_q};
    assign i_add39_15_mmul136_b = {1'b0, c_i32_480499_q};
    assign i_add39_15_mmul136_o = $unsigned(i_add39_15_mmul136_a) + $unsigned(i_add39_15_mmul136_b);
    assign i_add39_15_mmul136_q = i_add39_15_mmul136_o[32:0];

    // bgTrunc_i_add39_15_mmul136_sel_x(BITSELECT,540)@337
    assign bgTrunc_i_add39_15_mmul136_sel_x_b = i_add39_15_mmul136_q[31:0];

    // i_idxprom40_15_mmul137_sel_x(BITSELECT,1054)@337
    assign i_idxprom40_15_mmul137_sel_x_b = $unsigned({{32{bgTrunc_i_add39_15_mmul136_sel_x_b[31]}}, bgTrunc_i_add39_15_mmul136_sel_x_b[31:0]});

    // i_arrayidx41_1539_mmul0_dupName_0_trunc_sel_x(BITSELECT,759)@337
    assign i_arrayidx41_1539_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_15_mmul137_sel_x_b[13:0];

    // i_arrayidx41_1539_mmul0_narrow_x(BITSELECT,752)@337
    assign i_arrayidx41_1539_mmul0_narrow_x_b = i_arrayidx41_1539_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist247_i_arrayidx41_1539_mmul0_narrow_x_b_1(DELAY,1579)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist247_i_arrayidx41_1539_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist247_i_arrayidx41_1539_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_1539_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_1539_mmul0_shift_join_x(BITJOIN,753)@338
    assign i_arrayidx41_1539_mmul0_shift_join_x_q = {redist247_i_arrayidx41_1539_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist39_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_45(DELAY,1371)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist39_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_45_delay_0 <= '0;
            redist39_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_45_delay_1 <= '0;
            redist39_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_45_q <= '0;
        end
        else
        begin
            redist39_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_45_delay_0 <= $unsigned(redist38_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_42_q);
            redist39_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_45_delay_1 <= redist39_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_45_delay_0;
            redist39_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_45_q <= redist39_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_45_delay_1;
        end
    end

    // i_arrayidx41_1539_mmul0_add_x(ADD,749)@338
    assign i_arrayidx41_1539_mmul0_add_x_a = {1'b0, redist39_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_45_q};
    assign i_arrayidx41_1539_mmul0_add_x_b = {1'b0, i_arrayidx41_1539_mmul0_shift_join_x_q};
    assign i_arrayidx41_1539_mmul0_add_x_o = $unsigned(i_arrayidx41_1539_mmul0_add_x_a) + $unsigned(i_arrayidx41_1539_mmul0_add_x_b);
    assign i_arrayidx41_1539_mmul0_add_x_q = i_arrayidx41_1539_mmul0_add_x_o[14:0];

    // i_arrayidx41_1539_mmul0_dupName_2_trunc_sel_x(BITSELECT,760)@338
    assign i_arrayidx41_1539_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_1539_mmul0_add_x_q[13:0];

    // i_arrayidx41_1539_mmul0_append_upper_bits_x(BITJOIN,750)@338
    assign i_arrayidx41_1539_mmul0_append_upper_bits_x_q = {redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_mem_q, i_arrayidx41_1539_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_1539_mmul138_vt_select_63(BITSELECT,157)@338
    assign i_arrayidx41_1539_mmul138_vt_select_63_b = i_arrayidx41_1539_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_1539_mmul138_vt_join(BITJOIN,156)@338
    assign i_arrayidx41_1539_mmul138_vt_join_q = {i_arrayidx41_1539_mmul138_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_notEnable(LOGICAL,2116)
    assign redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_notEnable_q = $unsigned(~ (VCC_q));

    // redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_nor(LOGICAL,2117)
    assign redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_nor_q = ~ (redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_notEnable_q | redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_sticky_ena_q);

    // redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_cmpReg(REG,2115)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_sticky_ena(REG,2118)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_nor_q == 1'b1)
        begin
            redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_sticky_ena_q <= $unsigned(redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_cmpReg_q);
        end
    end

    // redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_enaAnd(LOGICAL,2119)
    assign redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_enaAnd_q = redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_sticky_ena_q & VCC_q;

    // redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_rdcnt(COUNTER,2113)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_rdcnt_i <= $unsigned(redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_rdcnt_q = redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_rdcnt_i[0:0];

    // redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_wraddr(REG,2114)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_wraddr_q <= $unsigned(redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_rdcnt_q);
        end
    end

    // redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_mem(DUALMEM,2112)
    assign redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_mem_ia = $unsigned(redist99_sync_together518_aunroll_x_in_c0_eni9_7_tpl_43_outputreg0_q);
    assign redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_mem_aa = redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_wraddr_q;
    assign redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_mem_ab = redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_rdcnt_q;
    assign redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_mem_dmem (
        .clocken1(redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_mem_reset0),
        .clock1(clock),
        .address_a(redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_mem_aa),
        .data_a(redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_mem_ab),
        .q_b(redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_mem_q = redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_mem_iq[63:0];

    // i_llvm_fpga_mem_lm14017_mmul139(BLACKBOX,345)@338
    // in in_i_stall@20000000
    // out out_lm14017_mmul_avm_address@20000000
    // out out_lm14017_mmul_avm_burstcount@20000000
    // out out_lm14017_mmul_avm_byteenable@20000000
    // out out_lm14017_mmul_avm_enable@20000000
    // out out_lm14017_mmul_avm_read@20000000
    // out out_lm14017_mmul_avm_write@20000000
    // out out_lm14017_mmul_avm_writedata@20000000
    // out out_o_readdata@343
    // out out_o_stall@342
    // out out_o_valid@343
    mmul_i_llvm_fpga_mem_lm14017_0 thei_llvm_fpga_mem_lm14017_mmul139 (
        .in_AddrOffset(redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_mem_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_1539_mmul138_vt_join_q),
        .in_i_dependence(redist261_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_6_q),
        .in_i_predicate(redist287_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_6_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg18_q),
        .in_lm14017_mmul_avm_readdata(in_lm14017_mmul_avm_readdata),
        .in_lm14017_mmul_avm_readdatavalid(in_lm14017_mmul_avm_readdatavalid),
        .in_lm14017_mmul_avm_waitrequest(in_lm14017_mmul_avm_waitrequest),
        .in_lm14017_mmul_avm_writeack(in_lm14017_mmul_avm_writeack),
        .out_lm14017_mmul_avm_address(i_llvm_fpga_mem_lm14017_mmul139_out_lm14017_mmul_avm_address),
        .out_lm14017_mmul_avm_burstcount(i_llvm_fpga_mem_lm14017_mmul139_out_lm14017_mmul_avm_burstcount),
        .out_lm14017_mmul_avm_byteenable(i_llvm_fpga_mem_lm14017_mmul139_out_lm14017_mmul_avm_byteenable),
        .out_lm14017_mmul_avm_enable(i_llvm_fpga_mem_lm14017_mmul139_out_lm14017_mmul_avm_enable),
        .out_lm14017_mmul_avm_read(i_llvm_fpga_mem_lm14017_mmul139_out_lm14017_mmul_avm_read),
        .out_lm14017_mmul_avm_write(i_llvm_fpga_mem_lm14017_mmul139_out_lm14017_mmul_avm_write),
        .out_lm14017_mmul_avm_writedata(i_llvm_fpga_mem_lm14017_mmul139_out_lm14017_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm14017_mmul139_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_16_ext_sig_sync_out_x(GPOUT,615)
    assign out_lm14017_mmul_avm_address = i_llvm_fpga_mem_lm14017_mmul139_out_lm14017_mmul_avm_address;
    assign out_lm14017_mmul_avm_enable = i_llvm_fpga_mem_lm14017_mmul139_out_lm14017_mmul_avm_enable;
    assign out_lm14017_mmul_avm_read = i_llvm_fpga_mem_lm14017_mmul139_out_lm14017_mmul_avm_read;
    assign out_lm14017_mmul_avm_write = i_llvm_fpga_mem_lm14017_mmul139_out_lm14017_mmul_avm_write;
    assign out_lm14017_mmul_avm_writedata = i_llvm_fpga_mem_lm14017_mmul139_out_lm14017_mmul_avm_writedata;
    assign out_lm14017_mmul_avm_byteenable = i_llvm_fpga_mem_lm14017_mmul139_out_lm14017_mmul_avm_byteenable;
    assign out_lm14017_mmul_avm_burstcount = i_llvm_fpga_mem_lm14017_mmul139_out_lm14017_mmul_avm_burstcount;

    // redist130_sync_together518_aunroll_x_in_i_valid_48(DELAY,1462)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist130_sync_together518_aunroll_x_in_i_valid_48_delay_0 <= '0;
            redist130_sync_together518_aunroll_x_in_i_valid_48_delay_1 <= '0;
            redist130_sync_together518_aunroll_x_in_i_valid_48_q <= '0;
        end
        else
        begin
            redist130_sync_together518_aunroll_x_in_i_valid_48_delay_0 <= $unsigned(redist129_sync_together518_aunroll_x_in_i_valid_45_q);
            redist130_sync_together518_aunroll_x_in_i_valid_48_delay_1 <= redist130_sync_together518_aunroll_x_in_i_valid_48_delay_0;
            redist130_sync_together518_aunroll_x_in_i_valid_48_q <= redist130_sync_together518_aunroll_x_in_i_valid_48_delay_1;
        end
    end

    // valid_fanout_reg19(REG,1185)@340 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg19_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg19_q <= $unsigned(redist130_sync_together518_aunroll_x_in_i_valid_48_q);
        end
    end

    // redist288_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_9(DELAY,1620)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist288_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_9_delay_0 <= '0;
            redist288_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_9_delay_1 <= '0;
            redist288_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_9_q <= '0;
        end
        else
        begin
            redist288_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_9_delay_0 <= $unsigned(redist287_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_6_q);
            redist288_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_9_delay_1 <= redist288_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_9_delay_0;
            redist288_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_9_q <= redist288_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_9_delay_1;
        end
    end

    // redist262_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_9(DELAY,1594)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist262_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_9_delay_0 <= '0;
            redist262_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_9_delay_1 <= '0;
            redist262_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_9_q <= '0;
        end
        else
        begin
            redist262_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_9_delay_0 <= $unsigned(redist261_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_6_q);
            redist262_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_9_delay_1 <= redist262_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_9_delay_0;
            redist262_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_9_q <= redist262_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_9_delay_1;
        end
    end

    // redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_notEnable(LOGICAL,1771)
    assign redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_notEnable_q = $unsigned(~ (VCC_q));

    // redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_nor(LOGICAL,1772)
    assign redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_nor_q = ~ (redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_notEnable_q | redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_sticky_ena_q);

    // redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_cmpReg(REG,1770)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_sticky_ena(REG,1773)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_nor_q == 1'b1)
        begin
            redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_sticky_ena_q <= $unsigned(redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_cmpReg_q);
        end
    end

    // redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_enaAnd(LOGICAL,1774)
    assign redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_enaAnd_q = redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_sticky_ena_q & VCC_q;

    // redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_rdcnt(COUNTER,1768)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_rdcnt_i <= $unsigned(redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_rdcnt_q = redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_rdcnt_i[0:0];

    // redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_wraddr(REG,1769)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_wraddr_q <= $unsigned(redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_rdcnt_q);
        end
    end

    // redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_mem(DUALMEM,1767)
    assign redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_mem_ia = $unsigned(redist14_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_45_mem_q);
    assign redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_mem_aa = redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_wraddr_q;
    assign redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_mem_ab = redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_rdcnt_q;
    assign redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_mem_dmem (
        .clocken1(redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_mem_reset0),
        .clock1(clock),
        .address_a(redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_mem_aa),
        .data_a(redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_mem_ab),
        .q_b(redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_mem_q = redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_mem_iq[49:0];

    // c_i32_512500(CONSTANT,83)
    assign c_i32_512500_q = $unsigned(32'b00000000000000000000001000000000);

    // redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_notEnable(LOGICAL,1973)
    assign redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_notEnable_q = $unsigned(~ (VCC_q));

    // redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_nor(LOGICAL,1974)
    assign redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_nor_q = ~ (redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_notEnable_q | redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_sticky_ena_q);

    // redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_cmpReg(REG,1972)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_sticky_ena(REG,1975)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_nor_q == 1'b1)
        begin
            redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_sticky_ena_q <= $unsigned(redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_cmpReg_q);
        end
    end

    // redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_enaAnd(LOGICAL,1976)
    assign redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_enaAnd_q = redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_sticky_ena_q & VCC_q;

    // redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_rdcnt(COUNTER,1970)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_rdcnt_i <= $unsigned(redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_rdcnt_q = redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_rdcnt_i[0:0];

    // redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_wraddr(REG,1971)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_wraddr_q <= $unsigned(redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_rdcnt_q);
        end
    end

    // redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_mem(DUALMEM,1969)
    assign redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_mem_ia = $unsigned(redist74_sync_together518_aunroll_x_in_c0_eni9_6_tpl_45_mem_q);
    assign redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_mem_aa = redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_wraddr_q;
    assign redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_mem_ab = redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_rdcnt_q;
    assign redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_mem_dmem (
        .clocken1(redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_mem_reset0),
        .clock1(clock),
        .address_a(redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_mem_aa),
        .data_a(redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_mem_ab),
        .q_b(redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_mem_q = redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_mem_iq[31:0];

    // i_add39_16_mmul144(ADD,109)@340
    assign i_add39_16_mmul144_a = {1'b0, redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_mem_q};
    assign i_add39_16_mmul144_b = {1'b0, c_i32_512500_q};
    assign i_add39_16_mmul144_o = $unsigned(i_add39_16_mmul144_a) + $unsigned(i_add39_16_mmul144_b);
    assign i_add39_16_mmul144_q = i_add39_16_mmul144_o[32:0];

    // bgTrunc_i_add39_16_mmul144_sel_x(BITSELECT,541)@340
    assign bgTrunc_i_add39_16_mmul144_sel_x_b = i_add39_16_mmul144_q[31:0];

    // i_idxprom40_16_mmul145_sel_x(BITSELECT,1055)@340
    assign i_idxprom40_16_mmul145_sel_x_b = $unsigned({{32{bgTrunc_i_add39_16_mmul144_sel_x_b[31]}}, bgTrunc_i_add39_16_mmul144_sel_x_b[31:0]});

    // i_arrayidx41_1641_mmul0_dupName_0_trunc_sel_x(BITSELECT,771)@340
    assign i_arrayidx41_1641_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_16_mmul145_sel_x_b[13:0];

    // i_arrayidx41_1641_mmul0_narrow_x(BITSELECT,764)@340
    assign i_arrayidx41_1641_mmul0_narrow_x_b = i_arrayidx41_1641_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist246_i_arrayidx41_1641_mmul0_narrow_x_b_1(DELAY,1578)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist246_i_arrayidx41_1641_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist246_i_arrayidx41_1641_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_1641_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_1641_mmul0_shift_join_x(BITJOIN,765)@341
    assign i_arrayidx41_1641_mmul0_shift_join_x_q = {redist246_i_arrayidx41_1641_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist40_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_48(DELAY,1372)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist40_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_48_delay_0 <= '0;
            redist40_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_48_delay_1 <= '0;
            redist40_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_48_q <= '0;
        end
        else
        begin
            redist40_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_48_delay_0 <= $unsigned(redist39_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_45_q);
            redist40_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_48_delay_1 <= redist40_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_48_delay_0;
            redist40_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_48_q <= redist40_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_48_delay_1;
        end
    end

    // i_arrayidx41_1641_mmul0_add_x(ADD,761)@341
    assign i_arrayidx41_1641_mmul0_add_x_a = {1'b0, redist40_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_48_q};
    assign i_arrayidx41_1641_mmul0_add_x_b = {1'b0, i_arrayidx41_1641_mmul0_shift_join_x_q};
    assign i_arrayidx41_1641_mmul0_add_x_o = $unsigned(i_arrayidx41_1641_mmul0_add_x_a) + $unsigned(i_arrayidx41_1641_mmul0_add_x_b);
    assign i_arrayidx41_1641_mmul0_add_x_q = i_arrayidx41_1641_mmul0_add_x_o[14:0];

    // i_arrayidx41_1641_mmul0_dupName_2_trunc_sel_x(BITSELECT,772)@341
    assign i_arrayidx41_1641_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_1641_mmul0_add_x_q[13:0];

    // i_arrayidx41_1641_mmul0_append_upper_bits_x(BITJOIN,762)@341
    assign i_arrayidx41_1641_mmul0_append_upper_bits_x_q = {redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_mem_q, i_arrayidx41_1641_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_1641_mmul146_vt_select_63(BITSELECT,160)@341
    assign i_arrayidx41_1641_mmul146_vt_select_63_b = i_arrayidx41_1641_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_1641_mmul146_vt_join(BITJOIN,159)@341
    assign i_arrayidx41_1641_mmul146_vt_join_q = {i_arrayidx41_1641_mmul146_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist101_sync_together518_aunroll_x_in_c0_eni9_7_tpl_49(DELAY,1433)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist101_sync_together518_aunroll_x_in_c0_eni9_7_tpl_49_delay_0 <= '0;
            redist101_sync_together518_aunroll_x_in_c0_eni9_7_tpl_49_q <= '0;
        end
        else
        begin
            redist101_sync_together518_aunroll_x_in_c0_eni9_7_tpl_49_delay_0 <= $unsigned(redist100_sync_together518_aunroll_x_in_c0_eni9_7_tpl_46_mem_q);
            redist101_sync_together518_aunroll_x_in_c0_eni9_7_tpl_49_q <= redist101_sync_together518_aunroll_x_in_c0_eni9_7_tpl_49_delay_0;
        end
    end

    // redist101_sync_together518_aunroll_x_in_c0_eni9_7_tpl_49_outputreg0(DELAY,2120)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist101_sync_together518_aunroll_x_in_c0_eni9_7_tpl_49_outputreg0_q <= '0;
        end
        else
        begin
            redist101_sync_together518_aunroll_x_in_c0_eni9_7_tpl_49_outputreg0_q <= $unsigned(redist101_sync_together518_aunroll_x_in_c0_eni9_7_tpl_49_q);
        end
    end

    // i_llvm_fpga_mem_lm14418_mmul147(BLACKBOX,346)@341
    // in in_i_stall@20000000
    // out out_lm14418_mmul_avm_address@20000000
    // out out_lm14418_mmul_avm_burstcount@20000000
    // out out_lm14418_mmul_avm_byteenable@20000000
    // out out_lm14418_mmul_avm_enable@20000000
    // out out_lm14418_mmul_avm_read@20000000
    // out out_lm14418_mmul_avm_write@20000000
    // out out_lm14418_mmul_avm_writedata@20000000
    // out out_o_readdata@346
    // out out_o_stall@345
    // out out_o_valid@346
    mmul_i_llvm_fpga_mem_lm14418_0 thei_llvm_fpga_mem_lm14418_mmul147 (
        .in_AddrOffset(redist101_sync_together518_aunroll_x_in_c0_eni9_7_tpl_49_outputreg0_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_1641_mmul146_vt_join_q),
        .in_i_dependence(redist262_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_9_q),
        .in_i_predicate(redist288_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_9_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg19_q),
        .in_lm14418_mmul_avm_readdata(in_lm14418_mmul_avm_readdata),
        .in_lm14418_mmul_avm_readdatavalid(in_lm14418_mmul_avm_readdatavalid),
        .in_lm14418_mmul_avm_waitrequest(in_lm14418_mmul_avm_waitrequest),
        .in_lm14418_mmul_avm_writeack(in_lm14418_mmul_avm_writeack),
        .out_lm14418_mmul_avm_address(i_llvm_fpga_mem_lm14418_mmul147_out_lm14418_mmul_avm_address),
        .out_lm14418_mmul_avm_burstcount(i_llvm_fpga_mem_lm14418_mmul147_out_lm14418_mmul_avm_burstcount),
        .out_lm14418_mmul_avm_byteenable(i_llvm_fpga_mem_lm14418_mmul147_out_lm14418_mmul_avm_byteenable),
        .out_lm14418_mmul_avm_enable(i_llvm_fpga_mem_lm14418_mmul147_out_lm14418_mmul_avm_enable),
        .out_lm14418_mmul_avm_read(i_llvm_fpga_mem_lm14418_mmul147_out_lm14418_mmul_avm_read),
        .out_lm14418_mmul_avm_write(i_llvm_fpga_mem_lm14418_mmul147_out_lm14418_mmul_avm_write),
        .out_lm14418_mmul_avm_writedata(i_llvm_fpga_mem_lm14418_mmul147_out_lm14418_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm14418_mmul147_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_17_ext_sig_sync_out_x(GPOUT,618)
    assign out_lm14418_mmul_avm_address = i_llvm_fpga_mem_lm14418_mmul147_out_lm14418_mmul_avm_address;
    assign out_lm14418_mmul_avm_enable = i_llvm_fpga_mem_lm14418_mmul147_out_lm14418_mmul_avm_enable;
    assign out_lm14418_mmul_avm_read = i_llvm_fpga_mem_lm14418_mmul147_out_lm14418_mmul_avm_read;
    assign out_lm14418_mmul_avm_write = i_llvm_fpga_mem_lm14418_mmul147_out_lm14418_mmul_avm_write;
    assign out_lm14418_mmul_avm_writedata = i_llvm_fpga_mem_lm14418_mmul147_out_lm14418_mmul_avm_writedata;
    assign out_lm14418_mmul_avm_byteenable = i_llvm_fpga_mem_lm14418_mmul147_out_lm14418_mmul_avm_byteenable;
    assign out_lm14418_mmul_avm_burstcount = i_llvm_fpga_mem_lm14418_mmul147_out_lm14418_mmul_avm_burstcount;

    // redist131_sync_together518_aunroll_x_in_i_valid_51(DELAY,1463)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist131_sync_together518_aunroll_x_in_i_valid_51_delay_0 <= '0;
            redist131_sync_together518_aunroll_x_in_i_valid_51_delay_1 <= '0;
            redist131_sync_together518_aunroll_x_in_i_valid_51_q <= '0;
        end
        else
        begin
            redist131_sync_together518_aunroll_x_in_i_valid_51_delay_0 <= $unsigned(redist130_sync_together518_aunroll_x_in_i_valid_48_q);
            redist131_sync_together518_aunroll_x_in_i_valid_51_delay_1 <= redist131_sync_together518_aunroll_x_in_i_valid_51_delay_0;
            redist131_sync_together518_aunroll_x_in_i_valid_51_q <= redist131_sync_together518_aunroll_x_in_i_valid_51_delay_1;
        end
    end

    // valid_fanout_reg20(REG,1186)@343 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg20_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg20_q <= $unsigned(redist131_sync_together518_aunroll_x_in_i_valid_51_q);
        end
    end

    // redist289_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_12(DELAY,1621)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist289_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_12_delay_0 <= '0;
            redist289_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_12_delay_1 <= '0;
            redist289_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_12_q <= '0;
        end
        else
        begin
            redist289_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_12_delay_0 <= $unsigned(redist288_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_9_q);
            redist289_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_12_delay_1 <= redist289_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_12_delay_0;
            redist289_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_12_q <= redist289_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_12_delay_1;
        end
    end

    // redist263_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_12(DELAY,1595)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist263_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_12_delay_0 <= '0;
            redist263_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_12_delay_1 <= '0;
            redist263_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_12_q <= '0;
        end
        else
        begin
            redist263_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_12_delay_0 <= $unsigned(redist262_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_9_q);
            redist263_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_12_delay_1 <= redist263_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_12_delay_0;
            redist263_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_12_q <= redist263_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_12_delay_1;
        end
    end

    // redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_notEnable(LOGICAL,1779)
    assign redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_notEnable_q = $unsigned(~ (VCC_q));

    // redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_nor(LOGICAL,1780)
    assign redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_nor_q = ~ (redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_notEnable_q | redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_sticky_ena_q);

    // redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_cmpReg(REG,1778)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_sticky_ena(REG,1781)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_nor_q == 1'b1)
        begin
            redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_sticky_ena_q <= $unsigned(redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_cmpReg_q);
        end
    end

    // redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_enaAnd(LOGICAL,1782)
    assign redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_enaAnd_q = redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_sticky_ena_q & VCC_q;

    // redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_rdcnt(COUNTER,1776)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_rdcnt_i <= $unsigned(redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_rdcnt_q = redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_rdcnt_i[0:0];

    // redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_wraddr(REG,1777)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_wraddr_q <= $unsigned(redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_rdcnt_q);
        end
    end

    // redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_mem(DUALMEM,1775)
    assign redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_mem_ia = $unsigned(redist15_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_48_mem_q);
    assign redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_mem_aa = redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_wraddr_q;
    assign redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_mem_ab = redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_rdcnt_q;
    assign redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_mem_dmem (
        .clocken1(redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_mem_reset0),
        .clock1(clock),
        .address_a(redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_mem_aa),
        .data_a(redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_mem_ab),
        .q_b(redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_mem_q = redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_mem_iq[49:0];

    // c_i32_544501(CONSTANT,84)
    assign c_i32_544501_q = $unsigned(32'b00000000000000000000001000100000);

    // redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_notEnable(LOGICAL,1981)
    assign redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_notEnable_q = $unsigned(~ (VCC_q));

    // redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_nor(LOGICAL,1982)
    assign redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_nor_q = ~ (redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_notEnable_q | redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_sticky_ena_q);

    // redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_cmpReg(REG,1980)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_sticky_ena(REG,1983)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_nor_q == 1'b1)
        begin
            redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_sticky_ena_q <= $unsigned(redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_cmpReg_q);
        end
    end

    // redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_enaAnd(LOGICAL,1984)
    assign redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_enaAnd_q = redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_sticky_ena_q & VCC_q;

    // redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_rdcnt(COUNTER,1978)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_rdcnt_i <= $unsigned(redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_rdcnt_q = redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_rdcnt_i[0:0];

    // redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_wraddr(REG,1979)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_wraddr_q <= $unsigned(redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_rdcnt_q);
        end
    end

    // redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_mem(DUALMEM,1977)
    assign redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_mem_ia = $unsigned(redist75_sync_together518_aunroll_x_in_c0_eni9_6_tpl_48_mem_q);
    assign redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_mem_aa = redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_wraddr_q;
    assign redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_mem_ab = redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_rdcnt_q;
    assign redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_mem_dmem (
        .clocken1(redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_mem_reset0),
        .clock1(clock),
        .address_a(redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_mem_aa),
        .data_a(redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_mem_ab),
        .q_b(redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_mem_q = redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_mem_iq[31:0];

    // i_add39_17_mmul152(ADD,110)@343
    assign i_add39_17_mmul152_a = {1'b0, redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_mem_q};
    assign i_add39_17_mmul152_b = {1'b0, c_i32_544501_q};
    assign i_add39_17_mmul152_o = $unsigned(i_add39_17_mmul152_a) + $unsigned(i_add39_17_mmul152_b);
    assign i_add39_17_mmul152_q = i_add39_17_mmul152_o[32:0];

    // bgTrunc_i_add39_17_mmul152_sel_x(BITSELECT,542)@343
    assign bgTrunc_i_add39_17_mmul152_sel_x_b = i_add39_17_mmul152_q[31:0];

    // i_idxprom40_17_mmul153_sel_x(BITSELECT,1056)@343
    assign i_idxprom40_17_mmul153_sel_x_b = $unsigned({{32{bgTrunc_i_add39_17_mmul152_sel_x_b[31]}}, bgTrunc_i_add39_17_mmul152_sel_x_b[31:0]});

    // i_arrayidx41_1743_mmul0_dupName_0_trunc_sel_x(BITSELECT,783)@343
    assign i_arrayidx41_1743_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_17_mmul153_sel_x_b[13:0];

    // i_arrayidx41_1743_mmul0_narrow_x(BITSELECT,776)@343
    assign i_arrayidx41_1743_mmul0_narrow_x_b = i_arrayidx41_1743_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist245_i_arrayidx41_1743_mmul0_narrow_x_b_1(DELAY,1577)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist245_i_arrayidx41_1743_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist245_i_arrayidx41_1743_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_1743_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_1743_mmul0_shift_join_x(BITJOIN,777)@344
    assign i_arrayidx41_1743_mmul0_shift_join_x_q = {redist245_i_arrayidx41_1743_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist41_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_51(DELAY,1373)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist41_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_51_delay_0 <= '0;
            redist41_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_51_delay_1 <= '0;
            redist41_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_51_q <= '0;
        end
        else
        begin
            redist41_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_51_delay_0 <= $unsigned(redist40_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_48_q);
            redist41_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_51_delay_1 <= redist41_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_51_delay_0;
            redist41_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_51_q <= redist41_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_51_delay_1;
        end
    end

    // i_arrayidx41_1743_mmul0_add_x(ADD,773)@344
    assign i_arrayidx41_1743_mmul0_add_x_a = {1'b0, redist41_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_51_q};
    assign i_arrayidx41_1743_mmul0_add_x_b = {1'b0, i_arrayidx41_1743_mmul0_shift_join_x_q};
    assign i_arrayidx41_1743_mmul0_add_x_o = $unsigned(i_arrayidx41_1743_mmul0_add_x_a) + $unsigned(i_arrayidx41_1743_mmul0_add_x_b);
    assign i_arrayidx41_1743_mmul0_add_x_q = i_arrayidx41_1743_mmul0_add_x_o[14:0];

    // i_arrayidx41_1743_mmul0_dupName_2_trunc_sel_x(BITSELECT,784)@344
    assign i_arrayidx41_1743_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_1743_mmul0_add_x_q[13:0];

    // i_arrayidx41_1743_mmul0_append_upper_bits_x(BITJOIN,774)@344
    assign i_arrayidx41_1743_mmul0_append_upper_bits_x_q = {redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_mem_q, i_arrayidx41_1743_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_1743_mmul154_vt_select_63(BITSELECT,163)@344
    assign i_arrayidx41_1743_mmul154_vt_select_63_b = i_arrayidx41_1743_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_1743_mmul154_vt_join(BITJOIN,162)@344
    assign i_arrayidx41_1743_mmul154_vt_join_q = {i_arrayidx41_1743_mmul154_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_notEnable(LOGICAL,2125)
    assign redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_notEnable_q = $unsigned(~ (VCC_q));

    // redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_nor(LOGICAL,2126)
    assign redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_nor_q = ~ (redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_notEnable_q | redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_sticky_ena_q);

    // redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_cmpReg(REG,2124)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_sticky_ena(REG,2127)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_nor_q == 1'b1)
        begin
            redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_sticky_ena_q <= $unsigned(redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_cmpReg_q);
        end
    end

    // redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_enaAnd(LOGICAL,2128)
    assign redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_enaAnd_q = redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_sticky_ena_q & VCC_q;

    // redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_rdcnt(COUNTER,2122)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_rdcnt_i <= $unsigned(redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_rdcnt_q = redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_rdcnt_i[0:0];

    // redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_wraddr(REG,2123)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_wraddr_q <= $unsigned(redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_rdcnt_q);
        end
    end

    // redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_mem(DUALMEM,2121)
    assign redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_mem_ia = $unsigned(redist101_sync_together518_aunroll_x_in_c0_eni9_7_tpl_49_outputreg0_q);
    assign redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_mem_aa = redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_wraddr_q;
    assign redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_mem_ab = redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_rdcnt_q;
    assign redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_mem_dmem (
        .clocken1(redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_mem_reset0),
        .clock1(clock),
        .address_a(redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_mem_aa),
        .data_a(redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_mem_ab),
        .q_b(redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_mem_q = redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_mem_iq[63:0];

    // i_llvm_fpga_mem_lm14819_mmul155(BLACKBOX,347)@344
    // in in_i_stall@20000000
    // out out_lm14819_mmul_avm_address@20000000
    // out out_lm14819_mmul_avm_burstcount@20000000
    // out out_lm14819_mmul_avm_byteenable@20000000
    // out out_lm14819_mmul_avm_enable@20000000
    // out out_lm14819_mmul_avm_read@20000000
    // out out_lm14819_mmul_avm_write@20000000
    // out out_lm14819_mmul_avm_writedata@20000000
    // out out_o_readdata@349
    // out out_o_stall@348
    // out out_o_valid@349
    mmul_i_llvm_fpga_mem_lm14819_0 thei_llvm_fpga_mem_lm14819_mmul155 (
        .in_AddrOffset(redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_mem_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_1743_mmul154_vt_join_q),
        .in_i_dependence(redist263_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_12_q),
        .in_i_predicate(redist289_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_12_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg20_q),
        .in_lm14819_mmul_avm_readdata(in_lm14819_mmul_avm_readdata),
        .in_lm14819_mmul_avm_readdatavalid(in_lm14819_mmul_avm_readdatavalid),
        .in_lm14819_mmul_avm_waitrequest(in_lm14819_mmul_avm_waitrequest),
        .in_lm14819_mmul_avm_writeack(in_lm14819_mmul_avm_writeack),
        .out_lm14819_mmul_avm_address(i_llvm_fpga_mem_lm14819_mmul155_out_lm14819_mmul_avm_address),
        .out_lm14819_mmul_avm_burstcount(i_llvm_fpga_mem_lm14819_mmul155_out_lm14819_mmul_avm_burstcount),
        .out_lm14819_mmul_avm_byteenable(i_llvm_fpga_mem_lm14819_mmul155_out_lm14819_mmul_avm_byteenable),
        .out_lm14819_mmul_avm_enable(i_llvm_fpga_mem_lm14819_mmul155_out_lm14819_mmul_avm_enable),
        .out_lm14819_mmul_avm_read(i_llvm_fpga_mem_lm14819_mmul155_out_lm14819_mmul_avm_read),
        .out_lm14819_mmul_avm_write(i_llvm_fpga_mem_lm14819_mmul155_out_lm14819_mmul_avm_write),
        .out_lm14819_mmul_avm_writedata(i_llvm_fpga_mem_lm14819_mmul155_out_lm14819_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm14819_mmul155_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_18_ext_sig_sync_out_x(GPOUT,621)
    assign out_lm14819_mmul_avm_address = i_llvm_fpga_mem_lm14819_mmul155_out_lm14819_mmul_avm_address;
    assign out_lm14819_mmul_avm_enable = i_llvm_fpga_mem_lm14819_mmul155_out_lm14819_mmul_avm_enable;
    assign out_lm14819_mmul_avm_read = i_llvm_fpga_mem_lm14819_mmul155_out_lm14819_mmul_avm_read;
    assign out_lm14819_mmul_avm_write = i_llvm_fpga_mem_lm14819_mmul155_out_lm14819_mmul_avm_write;
    assign out_lm14819_mmul_avm_writedata = i_llvm_fpga_mem_lm14819_mmul155_out_lm14819_mmul_avm_writedata;
    assign out_lm14819_mmul_avm_byteenable = i_llvm_fpga_mem_lm14819_mmul155_out_lm14819_mmul_avm_byteenable;
    assign out_lm14819_mmul_avm_burstcount = i_llvm_fpga_mem_lm14819_mmul155_out_lm14819_mmul_avm_burstcount;

    // redist132_sync_together518_aunroll_x_in_i_valid_54(DELAY,1464)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist132_sync_together518_aunroll_x_in_i_valid_54_delay_0 <= '0;
            redist132_sync_together518_aunroll_x_in_i_valid_54_delay_1 <= '0;
            redist132_sync_together518_aunroll_x_in_i_valid_54_q <= '0;
        end
        else
        begin
            redist132_sync_together518_aunroll_x_in_i_valid_54_delay_0 <= $unsigned(redist131_sync_together518_aunroll_x_in_i_valid_51_q);
            redist132_sync_together518_aunroll_x_in_i_valid_54_delay_1 <= redist132_sync_together518_aunroll_x_in_i_valid_54_delay_0;
            redist132_sync_together518_aunroll_x_in_i_valid_54_q <= redist132_sync_together518_aunroll_x_in_i_valid_54_delay_1;
        end
    end

    // valid_fanout_reg21(REG,1187)@346 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg21_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg21_q <= $unsigned(redist132_sync_together518_aunroll_x_in_i_valid_54_q);
        end
    end

    // redist290_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_15(DELAY,1622)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist290_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_15_delay_0 <= '0;
            redist290_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_15_delay_1 <= '0;
            redist290_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_15_q <= '0;
        end
        else
        begin
            redist290_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_15_delay_0 <= $unsigned(redist289_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_12_q);
            redist290_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_15_delay_1 <= redist290_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_15_delay_0;
            redist290_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_15_q <= redist290_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_15_delay_1;
        end
    end

    // redist264_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_15(DELAY,1596)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist264_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_15_delay_0 <= '0;
            redist264_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_15_delay_1 <= '0;
            redist264_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_15_q <= '0;
        end
        else
        begin
            redist264_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_15_delay_0 <= $unsigned(redist263_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_12_q);
            redist264_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_15_delay_1 <= redist264_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_15_delay_0;
            redist264_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_15_q <= redist264_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_15_delay_1;
        end
    end

    // redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_notEnable(LOGICAL,1787)
    assign redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_notEnable_q = $unsigned(~ (VCC_q));

    // redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_nor(LOGICAL,1788)
    assign redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_nor_q = ~ (redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_notEnable_q | redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_sticky_ena_q);

    // redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_cmpReg(REG,1786)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_sticky_ena(REG,1789)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_nor_q == 1'b1)
        begin
            redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_sticky_ena_q <= $unsigned(redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_cmpReg_q);
        end
    end

    // redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_enaAnd(LOGICAL,1790)
    assign redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_enaAnd_q = redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_sticky_ena_q & VCC_q;

    // redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_rdcnt(COUNTER,1784)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_rdcnt_i <= $unsigned(redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_rdcnt_q = redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_rdcnt_i[0:0];

    // redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_wraddr(REG,1785)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_wraddr_q <= $unsigned(redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_rdcnt_q);
        end
    end

    // redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_mem(DUALMEM,1783)
    assign redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_mem_ia = $unsigned(redist16_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_51_mem_q);
    assign redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_mem_aa = redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_wraddr_q;
    assign redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_mem_ab = redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_rdcnt_q;
    assign redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_mem_dmem (
        .clocken1(redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_mem_reset0),
        .clock1(clock),
        .address_a(redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_mem_aa),
        .data_a(redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_mem_ab),
        .q_b(redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_mem_q = redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_mem_iq[49:0];

    // c_i32_576502(CONSTANT,85)
    assign c_i32_576502_q = $unsigned(32'b00000000000000000000001001000000);

    // redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_notEnable(LOGICAL,1989)
    assign redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_notEnable_q = $unsigned(~ (VCC_q));

    // redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_nor(LOGICAL,1990)
    assign redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_nor_q = ~ (redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_notEnable_q | redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_sticky_ena_q);

    // redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_cmpReg(REG,1988)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_sticky_ena(REG,1991)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_nor_q == 1'b1)
        begin
            redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_sticky_ena_q <= $unsigned(redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_cmpReg_q);
        end
    end

    // redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_enaAnd(LOGICAL,1992)
    assign redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_enaAnd_q = redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_sticky_ena_q & VCC_q;

    // redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_rdcnt(COUNTER,1986)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_rdcnt_i <= $unsigned(redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_rdcnt_q = redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_rdcnt_i[0:0];

    // redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_wraddr(REG,1987)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_wraddr_q <= $unsigned(redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_rdcnt_q);
        end
    end

    // redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_mem(DUALMEM,1985)
    assign redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_mem_ia = $unsigned(redist76_sync_together518_aunroll_x_in_c0_eni9_6_tpl_51_mem_q);
    assign redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_mem_aa = redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_wraddr_q;
    assign redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_mem_ab = redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_rdcnt_q;
    assign redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_mem_dmem (
        .clocken1(redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_mem_reset0),
        .clock1(clock),
        .address_a(redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_mem_aa),
        .data_a(redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_mem_ab),
        .q_b(redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_mem_q = redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_mem_iq[31:0];

    // i_add39_18_mmul160(ADD,111)@346
    assign i_add39_18_mmul160_a = {1'b0, redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_mem_q};
    assign i_add39_18_mmul160_b = {1'b0, c_i32_576502_q};
    assign i_add39_18_mmul160_o = $unsigned(i_add39_18_mmul160_a) + $unsigned(i_add39_18_mmul160_b);
    assign i_add39_18_mmul160_q = i_add39_18_mmul160_o[32:0];

    // bgTrunc_i_add39_18_mmul160_sel_x(BITSELECT,543)@346
    assign bgTrunc_i_add39_18_mmul160_sel_x_b = i_add39_18_mmul160_q[31:0];

    // i_idxprom40_18_mmul161_sel_x(BITSELECT,1057)@346
    assign i_idxprom40_18_mmul161_sel_x_b = $unsigned({{32{bgTrunc_i_add39_18_mmul160_sel_x_b[31]}}, bgTrunc_i_add39_18_mmul160_sel_x_b[31:0]});

    // i_arrayidx41_1845_mmul0_dupName_0_trunc_sel_x(BITSELECT,795)@346
    assign i_arrayidx41_1845_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_18_mmul161_sel_x_b[13:0];

    // i_arrayidx41_1845_mmul0_narrow_x(BITSELECT,788)@346
    assign i_arrayidx41_1845_mmul0_narrow_x_b = i_arrayidx41_1845_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist244_i_arrayidx41_1845_mmul0_narrow_x_b_1(DELAY,1576)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist244_i_arrayidx41_1845_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist244_i_arrayidx41_1845_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_1845_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_1845_mmul0_shift_join_x(BITJOIN,789)@347
    assign i_arrayidx41_1845_mmul0_shift_join_x_q = {redist244_i_arrayidx41_1845_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist42_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_54(DELAY,1374)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist42_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_54_delay_0 <= '0;
            redist42_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_54_delay_1 <= '0;
            redist42_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_54_q <= '0;
        end
        else
        begin
            redist42_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_54_delay_0 <= $unsigned(redist41_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_51_q);
            redist42_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_54_delay_1 <= redist42_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_54_delay_0;
            redist42_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_54_q <= redist42_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_54_delay_1;
        end
    end

    // i_arrayidx41_1845_mmul0_add_x(ADD,785)@347
    assign i_arrayidx41_1845_mmul0_add_x_a = {1'b0, redist42_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_54_q};
    assign i_arrayidx41_1845_mmul0_add_x_b = {1'b0, i_arrayidx41_1845_mmul0_shift_join_x_q};
    assign i_arrayidx41_1845_mmul0_add_x_o = $unsigned(i_arrayidx41_1845_mmul0_add_x_a) + $unsigned(i_arrayidx41_1845_mmul0_add_x_b);
    assign i_arrayidx41_1845_mmul0_add_x_q = i_arrayidx41_1845_mmul0_add_x_o[14:0];

    // i_arrayidx41_1845_mmul0_dupName_2_trunc_sel_x(BITSELECT,796)@347
    assign i_arrayidx41_1845_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_1845_mmul0_add_x_q[13:0];

    // i_arrayidx41_1845_mmul0_append_upper_bits_x(BITJOIN,786)@347
    assign i_arrayidx41_1845_mmul0_append_upper_bits_x_q = {redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_mem_q, i_arrayidx41_1845_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_1845_mmul162_vt_select_63(BITSELECT,166)@347
    assign i_arrayidx41_1845_mmul162_vt_select_63_b = i_arrayidx41_1845_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_1845_mmul162_vt_join(BITJOIN,165)@347
    assign i_arrayidx41_1845_mmul162_vt_join_q = {i_arrayidx41_1845_mmul162_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist103_sync_together518_aunroll_x_in_c0_eni9_7_tpl_55(DELAY,1435)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist103_sync_together518_aunroll_x_in_c0_eni9_7_tpl_55_delay_0 <= '0;
            redist103_sync_together518_aunroll_x_in_c0_eni9_7_tpl_55_q <= '0;
        end
        else
        begin
            redist103_sync_together518_aunroll_x_in_c0_eni9_7_tpl_55_delay_0 <= $unsigned(redist102_sync_together518_aunroll_x_in_c0_eni9_7_tpl_52_mem_q);
            redist103_sync_together518_aunroll_x_in_c0_eni9_7_tpl_55_q <= redist103_sync_together518_aunroll_x_in_c0_eni9_7_tpl_55_delay_0;
        end
    end

    // redist103_sync_together518_aunroll_x_in_c0_eni9_7_tpl_55_outputreg0(DELAY,2129)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist103_sync_together518_aunroll_x_in_c0_eni9_7_tpl_55_outputreg0_q <= '0;
        end
        else
        begin
            redist103_sync_together518_aunroll_x_in_c0_eni9_7_tpl_55_outputreg0_q <= $unsigned(redist103_sync_together518_aunroll_x_in_c0_eni9_7_tpl_55_q);
        end
    end

    // i_llvm_fpga_mem_lm15220_mmul163(BLACKBOX,348)@347
    // in in_i_stall@20000000
    // out out_lm15220_mmul_avm_address@20000000
    // out out_lm15220_mmul_avm_burstcount@20000000
    // out out_lm15220_mmul_avm_byteenable@20000000
    // out out_lm15220_mmul_avm_enable@20000000
    // out out_lm15220_mmul_avm_read@20000000
    // out out_lm15220_mmul_avm_write@20000000
    // out out_lm15220_mmul_avm_writedata@20000000
    // out out_o_readdata@352
    // out out_o_stall@351
    // out out_o_valid@352
    mmul_i_llvm_fpga_mem_lm15220_0 thei_llvm_fpga_mem_lm15220_mmul163 (
        .in_AddrOffset(redist103_sync_together518_aunroll_x_in_c0_eni9_7_tpl_55_outputreg0_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_1845_mmul162_vt_join_q),
        .in_i_dependence(redist264_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_15_q),
        .in_i_predicate(redist290_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_15_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg21_q),
        .in_lm15220_mmul_avm_readdata(in_lm15220_mmul_avm_readdata),
        .in_lm15220_mmul_avm_readdatavalid(in_lm15220_mmul_avm_readdatavalid),
        .in_lm15220_mmul_avm_waitrequest(in_lm15220_mmul_avm_waitrequest),
        .in_lm15220_mmul_avm_writeack(in_lm15220_mmul_avm_writeack),
        .out_lm15220_mmul_avm_address(i_llvm_fpga_mem_lm15220_mmul163_out_lm15220_mmul_avm_address),
        .out_lm15220_mmul_avm_burstcount(i_llvm_fpga_mem_lm15220_mmul163_out_lm15220_mmul_avm_burstcount),
        .out_lm15220_mmul_avm_byteenable(i_llvm_fpga_mem_lm15220_mmul163_out_lm15220_mmul_avm_byteenable),
        .out_lm15220_mmul_avm_enable(i_llvm_fpga_mem_lm15220_mmul163_out_lm15220_mmul_avm_enable),
        .out_lm15220_mmul_avm_read(i_llvm_fpga_mem_lm15220_mmul163_out_lm15220_mmul_avm_read),
        .out_lm15220_mmul_avm_write(i_llvm_fpga_mem_lm15220_mmul163_out_lm15220_mmul_avm_write),
        .out_lm15220_mmul_avm_writedata(i_llvm_fpga_mem_lm15220_mmul163_out_lm15220_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm15220_mmul163_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_19_ext_sig_sync_out_x(GPOUT,624)
    assign out_lm15220_mmul_avm_address = i_llvm_fpga_mem_lm15220_mmul163_out_lm15220_mmul_avm_address;
    assign out_lm15220_mmul_avm_enable = i_llvm_fpga_mem_lm15220_mmul163_out_lm15220_mmul_avm_enable;
    assign out_lm15220_mmul_avm_read = i_llvm_fpga_mem_lm15220_mmul163_out_lm15220_mmul_avm_read;
    assign out_lm15220_mmul_avm_write = i_llvm_fpga_mem_lm15220_mmul163_out_lm15220_mmul_avm_write;
    assign out_lm15220_mmul_avm_writedata = i_llvm_fpga_mem_lm15220_mmul163_out_lm15220_mmul_avm_writedata;
    assign out_lm15220_mmul_avm_byteenable = i_llvm_fpga_mem_lm15220_mmul163_out_lm15220_mmul_avm_byteenable;
    assign out_lm15220_mmul_avm_burstcount = i_llvm_fpga_mem_lm15220_mmul163_out_lm15220_mmul_avm_burstcount;

    // redist133_sync_together518_aunroll_x_in_i_valid_57(DELAY,1465)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist133_sync_together518_aunroll_x_in_i_valid_57_delay_0 <= '0;
            redist133_sync_together518_aunroll_x_in_i_valid_57_delay_1 <= '0;
            redist133_sync_together518_aunroll_x_in_i_valid_57_q <= '0;
        end
        else
        begin
            redist133_sync_together518_aunroll_x_in_i_valid_57_delay_0 <= $unsigned(redist132_sync_together518_aunroll_x_in_i_valid_54_q);
            redist133_sync_together518_aunroll_x_in_i_valid_57_delay_1 <= redist133_sync_together518_aunroll_x_in_i_valid_57_delay_0;
            redist133_sync_together518_aunroll_x_in_i_valid_57_q <= redist133_sync_together518_aunroll_x_in_i_valid_57_delay_1;
        end
    end

    // valid_fanout_reg22(REG,1188)@349 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg22_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg22_q <= $unsigned(redist133_sync_together518_aunroll_x_in_i_valid_57_q);
        end
    end

    // redist291_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_18(DELAY,1623)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist291_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_18_delay_0 <= '0;
            redist291_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_18_delay_1 <= '0;
            redist291_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_18_q <= '0;
        end
        else
        begin
            redist291_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_18_delay_0 <= $unsigned(redist290_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_15_q);
            redist291_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_18_delay_1 <= redist291_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_18_delay_0;
            redist291_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_18_q <= redist291_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_18_delay_1;
        end
    end

    // redist265_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_18(DELAY,1597)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist265_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_18_delay_0 <= '0;
            redist265_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_18_delay_1 <= '0;
            redist265_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_18_q <= '0;
        end
        else
        begin
            redist265_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_18_delay_0 <= $unsigned(redist264_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_15_q);
            redist265_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_18_delay_1 <= redist265_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_18_delay_0;
            redist265_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_18_q <= redist265_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_18_delay_1;
        end
    end

    // redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_notEnable(LOGICAL,1795)
    assign redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_notEnable_q = $unsigned(~ (VCC_q));

    // redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_nor(LOGICAL,1796)
    assign redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_nor_q = ~ (redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_notEnable_q | redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_sticky_ena_q);

    // redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_cmpReg(REG,1794)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_sticky_ena(REG,1797)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_nor_q == 1'b1)
        begin
            redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_sticky_ena_q <= $unsigned(redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_cmpReg_q);
        end
    end

    // redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_enaAnd(LOGICAL,1798)
    assign redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_enaAnd_q = redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_sticky_ena_q & VCC_q;

    // redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_rdcnt(COUNTER,1792)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_rdcnt_i <= $unsigned(redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_rdcnt_q = redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_rdcnt_i[0:0];

    // redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_wraddr(REG,1793)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_wraddr_q <= $unsigned(redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_rdcnt_q);
        end
    end

    // redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_mem(DUALMEM,1791)
    assign redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_mem_ia = $unsigned(redist17_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_54_mem_q);
    assign redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_mem_aa = redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_wraddr_q;
    assign redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_mem_ab = redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_rdcnt_q;
    assign redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_mem_dmem (
        .clocken1(redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_mem_reset0),
        .clock1(clock),
        .address_a(redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_mem_aa),
        .data_a(redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_mem_ab),
        .q_b(redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_mem_q = redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_mem_iq[49:0];

    // c_i32_608503(CONSTANT,86)
    assign c_i32_608503_q = $unsigned(32'b00000000000000000000001001100000);

    // redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_notEnable(LOGICAL,1997)
    assign redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_notEnable_q = $unsigned(~ (VCC_q));

    // redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_nor(LOGICAL,1998)
    assign redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_nor_q = ~ (redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_notEnable_q | redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_sticky_ena_q);

    // redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_cmpReg(REG,1996)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_sticky_ena(REG,1999)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_nor_q == 1'b1)
        begin
            redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_sticky_ena_q <= $unsigned(redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_cmpReg_q);
        end
    end

    // redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_enaAnd(LOGICAL,2000)
    assign redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_enaAnd_q = redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_sticky_ena_q & VCC_q;

    // redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_rdcnt(COUNTER,1994)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_rdcnt_i <= $unsigned(redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_rdcnt_q = redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_rdcnt_i[0:0];

    // redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_wraddr(REG,1995)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_wraddr_q <= $unsigned(redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_rdcnt_q);
        end
    end

    // redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_mem(DUALMEM,1993)
    assign redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_mem_ia = $unsigned(redist77_sync_together518_aunroll_x_in_c0_eni9_6_tpl_54_mem_q);
    assign redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_mem_aa = redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_wraddr_q;
    assign redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_mem_ab = redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_rdcnt_q;
    assign redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_mem_dmem (
        .clocken1(redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_mem_reset0),
        .clock1(clock),
        .address_a(redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_mem_aa),
        .data_a(redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_mem_ab),
        .q_b(redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_mem_q = redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_mem_iq[31:0];

    // i_add39_19_mmul168(ADD,112)@349
    assign i_add39_19_mmul168_a = {1'b0, redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_mem_q};
    assign i_add39_19_mmul168_b = {1'b0, c_i32_608503_q};
    assign i_add39_19_mmul168_o = $unsigned(i_add39_19_mmul168_a) + $unsigned(i_add39_19_mmul168_b);
    assign i_add39_19_mmul168_q = i_add39_19_mmul168_o[32:0];

    // bgTrunc_i_add39_19_mmul168_sel_x(BITSELECT,544)@349
    assign bgTrunc_i_add39_19_mmul168_sel_x_b = i_add39_19_mmul168_q[31:0];

    // i_idxprom40_19_mmul169_sel_x(BITSELECT,1058)@349
    assign i_idxprom40_19_mmul169_sel_x_b = $unsigned({{32{bgTrunc_i_add39_19_mmul168_sel_x_b[31]}}, bgTrunc_i_add39_19_mmul168_sel_x_b[31:0]});

    // i_arrayidx41_1947_mmul0_dupName_0_trunc_sel_x(BITSELECT,807)@349
    assign i_arrayidx41_1947_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_19_mmul169_sel_x_b[13:0];

    // i_arrayidx41_1947_mmul0_narrow_x(BITSELECT,800)@349
    assign i_arrayidx41_1947_mmul0_narrow_x_b = i_arrayidx41_1947_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist243_i_arrayidx41_1947_mmul0_narrow_x_b_1(DELAY,1575)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist243_i_arrayidx41_1947_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist243_i_arrayidx41_1947_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_1947_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_1947_mmul0_shift_join_x(BITJOIN,801)@350
    assign i_arrayidx41_1947_mmul0_shift_join_x_q = {redist243_i_arrayidx41_1947_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist43_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_57(DELAY,1375)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist43_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_57_delay_0 <= '0;
            redist43_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_57_delay_1 <= '0;
            redist43_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_57_q <= '0;
        end
        else
        begin
            redist43_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_57_delay_0 <= $unsigned(redist42_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_54_q);
            redist43_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_57_delay_1 <= redist43_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_57_delay_0;
            redist43_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_57_q <= redist43_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_57_delay_1;
        end
    end

    // i_arrayidx41_1947_mmul0_add_x(ADD,797)@350
    assign i_arrayidx41_1947_mmul0_add_x_a = {1'b0, redist43_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_57_q};
    assign i_arrayidx41_1947_mmul0_add_x_b = {1'b0, i_arrayidx41_1947_mmul0_shift_join_x_q};
    assign i_arrayidx41_1947_mmul0_add_x_o = $unsigned(i_arrayidx41_1947_mmul0_add_x_a) + $unsigned(i_arrayidx41_1947_mmul0_add_x_b);
    assign i_arrayidx41_1947_mmul0_add_x_q = i_arrayidx41_1947_mmul0_add_x_o[14:0];

    // i_arrayidx41_1947_mmul0_dupName_2_trunc_sel_x(BITSELECT,808)@350
    assign i_arrayidx41_1947_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_1947_mmul0_add_x_q[13:0];

    // i_arrayidx41_1947_mmul0_append_upper_bits_x(BITJOIN,798)@350
    assign i_arrayidx41_1947_mmul0_append_upper_bits_x_q = {redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_mem_q, i_arrayidx41_1947_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_1947_mmul170_vt_select_63(BITSELECT,169)@350
    assign i_arrayidx41_1947_mmul170_vt_select_63_b = i_arrayidx41_1947_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_1947_mmul170_vt_join(BITJOIN,168)@350
    assign i_arrayidx41_1947_mmul170_vt_join_q = {i_arrayidx41_1947_mmul170_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_notEnable(LOGICAL,2134)
    assign redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_notEnable_q = $unsigned(~ (VCC_q));

    // redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_nor(LOGICAL,2135)
    assign redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_nor_q = ~ (redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_notEnable_q | redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_sticky_ena_q);

    // redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_cmpReg(REG,2133)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_sticky_ena(REG,2136)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_nor_q == 1'b1)
        begin
            redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_sticky_ena_q <= $unsigned(redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_cmpReg_q);
        end
    end

    // redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_enaAnd(LOGICAL,2137)
    assign redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_enaAnd_q = redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_sticky_ena_q & VCC_q;

    // redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_rdcnt(COUNTER,2131)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_rdcnt_i <= $unsigned(redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_rdcnt_q = redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_rdcnt_i[0:0];

    // redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_wraddr(REG,2132)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_wraddr_q <= $unsigned(redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_rdcnt_q);
        end
    end

    // redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_mem(DUALMEM,2130)
    assign redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_mem_ia = $unsigned(redist103_sync_together518_aunroll_x_in_c0_eni9_7_tpl_55_outputreg0_q);
    assign redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_mem_aa = redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_wraddr_q;
    assign redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_mem_ab = redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_rdcnt_q;
    assign redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_mem_dmem (
        .clocken1(redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_mem_reset0),
        .clock1(clock),
        .address_a(redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_mem_aa),
        .data_a(redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_mem_ab),
        .q_b(redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_mem_q = redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_mem_iq[63:0];

    // i_llvm_fpga_mem_lm15621_mmul171(BLACKBOX,349)@350
    // in in_i_stall@20000000
    // out out_lm15621_mmul_avm_address@20000000
    // out out_lm15621_mmul_avm_burstcount@20000000
    // out out_lm15621_mmul_avm_byteenable@20000000
    // out out_lm15621_mmul_avm_enable@20000000
    // out out_lm15621_mmul_avm_read@20000000
    // out out_lm15621_mmul_avm_write@20000000
    // out out_lm15621_mmul_avm_writedata@20000000
    // out out_o_readdata@355
    // out out_o_stall@354
    // out out_o_valid@355
    mmul_i_llvm_fpga_mem_lm15621_0 thei_llvm_fpga_mem_lm15621_mmul171 (
        .in_AddrOffset(redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_mem_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_1947_mmul170_vt_join_q),
        .in_i_dependence(redist265_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_18_q),
        .in_i_predicate(redist291_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_18_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg22_q),
        .in_lm15621_mmul_avm_readdata(in_lm15621_mmul_avm_readdata),
        .in_lm15621_mmul_avm_readdatavalid(in_lm15621_mmul_avm_readdatavalid),
        .in_lm15621_mmul_avm_waitrequest(in_lm15621_mmul_avm_waitrequest),
        .in_lm15621_mmul_avm_writeack(in_lm15621_mmul_avm_writeack),
        .out_lm15621_mmul_avm_address(i_llvm_fpga_mem_lm15621_mmul171_out_lm15621_mmul_avm_address),
        .out_lm15621_mmul_avm_burstcount(i_llvm_fpga_mem_lm15621_mmul171_out_lm15621_mmul_avm_burstcount),
        .out_lm15621_mmul_avm_byteenable(i_llvm_fpga_mem_lm15621_mmul171_out_lm15621_mmul_avm_byteenable),
        .out_lm15621_mmul_avm_enable(i_llvm_fpga_mem_lm15621_mmul171_out_lm15621_mmul_avm_enable),
        .out_lm15621_mmul_avm_read(i_llvm_fpga_mem_lm15621_mmul171_out_lm15621_mmul_avm_read),
        .out_lm15621_mmul_avm_write(i_llvm_fpga_mem_lm15621_mmul171_out_lm15621_mmul_avm_write),
        .out_lm15621_mmul_avm_writedata(i_llvm_fpga_mem_lm15621_mmul171_out_lm15621_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm15621_mmul171_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_20_ext_sig_sync_out_x(GPOUT,627)
    assign out_lm15621_mmul_avm_address = i_llvm_fpga_mem_lm15621_mmul171_out_lm15621_mmul_avm_address;
    assign out_lm15621_mmul_avm_enable = i_llvm_fpga_mem_lm15621_mmul171_out_lm15621_mmul_avm_enable;
    assign out_lm15621_mmul_avm_read = i_llvm_fpga_mem_lm15621_mmul171_out_lm15621_mmul_avm_read;
    assign out_lm15621_mmul_avm_write = i_llvm_fpga_mem_lm15621_mmul171_out_lm15621_mmul_avm_write;
    assign out_lm15621_mmul_avm_writedata = i_llvm_fpga_mem_lm15621_mmul171_out_lm15621_mmul_avm_writedata;
    assign out_lm15621_mmul_avm_byteenable = i_llvm_fpga_mem_lm15621_mmul171_out_lm15621_mmul_avm_byteenable;
    assign out_lm15621_mmul_avm_burstcount = i_llvm_fpga_mem_lm15621_mmul171_out_lm15621_mmul_avm_burstcount;

    // redist134_sync_together518_aunroll_x_in_i_valid_60(DELAY,1466)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist134_sync_together518_aunroll_x_in_i_valid_60_delay_0 <= '0;
            redist134_sync_together518_aunroll_x_in_i_valid_60_delay_1 <= '0;
            redist134_sync_together518_aunroll_x_in_i_valid_60_q <= '0;
        end
        else
        begin
            redist134_sync_together518_aunroll_x_in_i_valid_60_delay_0 <= $unsigned(redist133_sync_together518_aunroll_x_in_i_valid_57_q);
            redist134_sync_together518_aunroll_x_in_i_valid_60_delay_1 <= redist134_sync_together518_aunroll_x_in_i_valid_60_delay_0;
            redist134_sync_together518_aunroll_x_in_i_valid_60_q <= redist134_sync_together518_aunroll_x_in_i_valid_60_delay_1;
        end
    end

    // valid_fanout_reg23(REG,1189)@352 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg23_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg23_q <= $unsigned(redist134_sync_together518_aunroll_x_in_i_valid_60_q);
        end
    end

    // redist292_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_21(DELAY,1624)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist292_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_21_delay_0 <= '0;
            redist292_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_21_delay_1 <= '0;
            redist292_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_21_q <= '0;
        end
        else
        begin
            redist292_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_21_delay_0 <= $unsigned(redist291_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_18_q);
            redist292_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_21_delay_1 <= redist292_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_21_delay_0;
            redist292_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_21_q <= redist292_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_21_delay_1;
        end
    end

    // redist266_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_21(DELAY,1598)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist266_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_21_delay_0 <= '0;
            redist266_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_21_delay_1 <= '0;
            redist266_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_21_q <= '0;
        end
        else
        begin
            redist266_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_21_delay_0 <= $unsigned(redist265_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_18_q);
            redist266_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_21_delay_1 <= redist266_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_21_delay_0;
            redist266_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_21_q <= redist266_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_21_delay_1;
        end
    end

    // redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_notEnable(LOGICAL,1803)
    assign redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_notEnable_q = $unsigned(~ (VCC_q));

    // redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_nor(LOGICAL,1804)
    assign redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_nor_q = ~ (redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_notEnable_q | redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_sticky_ena_q);

    // redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_cmpReg(REG,1802)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_sticky_ena(REG,1805)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_nor_q == 1'b1)
        begin
            redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_sticky_ena_q <= $unsigned(redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_cmpReg_q);
        end
    end

    // redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_enaAnd(LOGICAL,1806)
    assign redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_enaAnd_q = redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_sticky_ena_q & VCC_q;

    // redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_rdcnt(COUNTER,1800)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_rdcnt_i <= $unsigned(redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_rdcnt_q = redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_rdcnt_i[0:0];

    // redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_wraddr(REG,1801)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_wraddr_q <= $unsigned(redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_rdcnt_q);
        end
    end

    // redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_mem(DUALMEM,1799)
    assign redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_mem_ia = $unsigned(redist18_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_57_mem_q);
    assign redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_mem_aa = redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_wraddr_q;
    assign redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_mem_ab = redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_rdcnt_q;
    assign redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_mem_dmem (
        .clocken1(redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_mem_reset0),
        .clock1(clock),
        .address_a(redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_mem_aa),
        .data_a(redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_mem_ab),
        .q_b(redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_mem_q = redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_mem_iq[49:0];

    // c_i32_640504(CONSTANT,87)
    assign c_i32_640504_q = $unsigned(32'b00000000000000000000001010000000);

    // redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_notEnable(LOGICAL,2005)
    assign redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_notEnable_q = $unsigned(~ (VCC_q));

    // redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_nor(LOGICAL,2006)
    assign redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_nor_q = ~ (redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_notEnable_q | redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_sticky_ena_q);

    // redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_cmpReg(REG,2004)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_sticky_ena(REG,2007)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_nor_q == 1'b1)
        begin
            redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_sticky_ena_q <= $unsigned(redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_cmpReg_q);
        end
    end

    // redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_enaAnd(LOGICAL,2008)
    assign redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_enaAnd_q = redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_sticky_ena_q & VCC_q;

    // redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_rdcnt(COUNTER,2002)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_rdcnt_i <= $unsigned(redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_rdcnt_q = redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_rdcnt_i[0:0];

    // redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_wraddr(REG,2003)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_wraddr_q <= $unsigned(redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_rdcnt_q);
        end
    end

    // redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_mem(DUALMEM,2001)
    assign redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_mem_ia = $unsigned(redist78_sync_together518_aunroll_x_in_c0_eni9_6_tpl_57_mem_q);
    assign redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_mem_aa = redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_wraddr_q;
    assign redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_mem_ab = redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_rdcnt_q;
    assign redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_mem_dmem (
        .clocken1(redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_mem_reset0),
        .clock1(clock),
        .address_a(redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_mem_aa),
        .data_a(redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_mem_ab),
        .q_b(redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_mem_q = redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_mem_iq[31:0];

    // i_add39_20_mmul176(ADD,114)@352
    assign i_add39_20_mmul176_a = {1'b0, redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_mem_q};
    assign i_add39_20_mmul176_b = {1'b0, c_i32_640504_q};
    assign i_add39_20_mmul176_o = $unsigned(i_add39_20_mmul176_a) + $unsigned(i_add39_20_mmul176_b);
    assign i_add39_20_mmul176_q = i_add39_20_mmul176_o[32:0];

    // bgTrunc_i_add39_20_mmul176_sel_x(BITSELECT,546)@352
    assign bgTrunc_i_add39_20_mmul176_sel_x_b = i_add39_20_mmul176_q[31:0];

    // i_idxprom40_20_mmul177_sel_x(BITSELECT,1060)@352
    assign i_idxprom40_20_mmul177_sel_x_b = $unsigned({{32{bgTrunc_i_add39_20_mmul176_sel_x_b[31]}}, bgTrunc_i_add39_20_mmul176_sel_x_b[31:0]});

    // i_arrayidx41_2049_mmul0_dupName_0_trunc_sel_x(BITSELECT,819)@352
    assign i_arrayidx41_2049_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_20_mmul177_sel_x_b[13:0];

    // i_arrayidx41_2049_mmul0_narrow_x(BITSELECT,812)@352
    assign i_arrayidx41_2049_mmul0_narrow_x_b = i_arrayidx41_2049_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist242_i_arrayidx41_2049_mmul0_narrow_x_b_1(DELAY,1574)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist242_i_arrayidx41_2049_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist242_i_arrayidx41_2049_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_2049_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_2049_mmul0_shift_join_x(BITJOIN,813)@353
    assign i_arrayidx41_2049_mmul0_shift_join_x_q = {redist242_i_arrayidx41_2049_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist44_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_60(DELAY,1376)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist44_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_60_delay_0 <= '0;
            redist44_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_60_delay_1 <= '0;
            redist44_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_60_q <= '0;
        end
        else
        begin
            redist44_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_60_delay_0 <= $unsigned(redist43_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_57_q);
            redist44_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_60_delay_1 <= redist44_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_60_delay_0;
            redist44_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_60_q <= redist44_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_60_delay_1;
        end
    end

    // i_arrayidx41_2049_mmul0_add_x(ADD,809)@353
    assign i_arrayidx41_2049_mmul0_add_x_a = {1'b0, redist44_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_60_q};
    assign i_arrayidx41_2049_mmul0_add_x_b = {1'b0, i_arrayidx41_2049_mmul0_shift_join_x_q};
    assign i_arrayidx41_2049_mmul0_add_x_o = $unsigned(i_arrayidx41_2049_mmul0_add_x_a) + $unsigned(i_arrayidx41_2049_mmul0_add_x_b);
    assign i_arrayidx41_2049_mmul0_add_x_q = i_arrayidx41_2049_mmul0_add_x_o[14:0];

    // i_arrayidx41_2049_mmul0_dupName_2_trunc_sel_x(BITSELECT,820)@353
    assign i_arrayidx41_2049_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_2049_mmul0_add_x_q[13:0];

    // i_arrayidx41_2049_mmul0_append_upper_bits_x(BITJOIN,810)@353
    assign i_arrayidx41_2049_mmul0_append_upper_bits_x_q = {redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_mem_q, i_arrayidx41_2049_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_2049_mmul178_vt_select_63(BITSELECT,172)@353
    assign i_arrayidx41_2049_mmul178_vt_select_63_b = i_arrayidx41_2049_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_2049_mmul178_vt_join(BITJOIN,171)@353
    assign i_arrayidx41_2049_mmul178_vt_join_q = {i_arrayidx41_2049_mmul178_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist105_sync_together518_aunroll_x_in_c0_eni9_7_tpl_61(DELAY,1437)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist105_sync_together518_aunroll_x_in_c0_eni9_7_tpl_61_delay_0 <= '0;
            redist105_sync_together518_aunroll_x_in_c0_eni9_7_tpl_61_q <= '0;
        end
        else
        begin
            redist105_sync_together518_aunroll_x_in_c0_eni9_7_tpl_61_delay_0 <= $unsigned(redist104_sync_together518_aunroll_x_in_c0_eni9_7_tpl_58_mem_q);
            redist105_sync_together518_aunroll_x_in_c0_eni9_7_tpl_61_q <= redist105_sync_together518_aunroll_x_in_c0_eni9_7_tpl_61_delay_0;
        end
    end

    // redist105_sync_together518_aunroll_x_in_c0_eni9_7_tpl_61_outputreg0(DELAY,2138)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist105_sync_together518_aunroll_x_in_c0_eni9_7_tpl_61_outputreg0_q <= '0;
        end
        else
        begin
            redist105_sync_together518_aunroll_x_in_c0_eni9_7_tpl_61_outputreg0_q <= $unsigned(redist105_sync_together518_aunroll_x_in_c0_eni9_7_tpl_61_q);
        end
    end

    // i_llvm_fpga_mem_lm16022_mmul179(BLACKBOX,350)@353
    // in in_i_stall@20000000
    // out out_lm16022_mmul_avm_address@20000000
    // out out_lm16022_mmul_avm_burstcount@20000000
    // out out_lm16022_mmul_avm_byteenable@20000000
    // out out_lm16022_mmul_avm_enable@20000000
    // out out_lm16022_mmul_avm_read@20000000
    // out out_lm16022_mmul_avm_write@20000000
    // out out_lm16022_mmul_avm_writedata@20000000
    // out out_o_readdata@358
    // out out_o_stall@357
    // out out_o_valid@358
    mmul_i_llvm_fpga_mem_lm16022_0 thei_llvm_fpga_mem_lm16022_mmul179 (
        .in_AddrOffset(redist105_sync_together518_aunroll_x_in_c0_eni9_7_tpl_61_outputreg0_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_2049_mmul178_vt_join_q),
        .in_i_dependence(redist266_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_21_q),
        .in_i_predicate(redist292_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_21_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg23_q),
        .in_lm16022_mmul_avm_readdata(in_lm16022_mmul_avm_readdata),
        .in_lm16022_mmul_avm_readdatavalid(in_lm16022_mmul_avm_readdatavalid),
        .in_lm16022_mmul_avm_waitrequest(in_lm16022_mmul_avm_waitrequest),
        .in_lm16022_mmul_avm_writeack(in_lm16022_mmul_avm_writeack),
        .out_lm16022_mmul_avm_address(i_llvm_fpga_mem_lm16022_mmul179_out_lm16022_mmul_avm_address),
        .out_lm16022_mmul_avm_burstcount(i_llvm_fpga_mem_lm16022_mmul179_out_lm16022_mmul_avm_burstcount),
        .out_lm16022_mmul_avm_byteenable(i_llvm_fpga_mem_lm16022_mmul179_out_lm16022_mmul_avm_byteenable),
        .out_lm16022_mmul_avm_enable(i_llvm_fpga_mem_lm16022_mmul179_out_lm16022_mmul_avm_enable),
        .out_lm16022_mmul_avm_read(i_llvm_fpga_mem_lm16022_mmul179_out_lm16022_mmul_avm_read),
        .out_lm16022_mmul_avm_write(i_llvm_fpga_mem_lm16022_mmul179_out_lm16022_mmul_avm_write),
        .out_lm16022_mmul_avm_writedata(i_llvm_fpga_mem_lm16022_mmul179_out_lm16022_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm16022_mmul179_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_21_ext_sig_sync_out_x(GPOUT,630)
    assign out_lm16022_mmul_avm_address = i_llvm_fpga_mem_lm16022_mmul179_out_lm16022_mmul_avm_address;
    assign out_lm16022_mmul_avm_enable = i_llvm_fpga_mem_lm16022_mmul179_out_lm16022_mmul_avm_enable;
    assign out_lm16022_mmul_avm_read = i_llvm_fpga_mem_lm16022_mmul179_out_lm16022_mmul_avm_read;
    assign out_lm16022_mmul_avm_write = i_llvm_fpga_mem_lm16022_mmul179_out_lm16022_mmul_avm_write;
    assign out_lm16022_mmul_avm_writedata = i_llvm_fpga_mem_lm16022_mmul179_out_lm16022_mmul_avm_writedata;
    assign out_lm16022_mmul_avm_byteenable = i_llvm_fpga_mem_lm16022_mmul179_out_lm16022_mmul_avm_byteenable;
    assign out_lm16022_mmul_avm_burstcount = i_llvm_fpga_mem_lm16022_mmul179_out_lm16022_mmul_avm_burstcount;

    // redist135_sync_together518_aunroll_x_in_i_valid_63(DELAY,1467)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist135_sync_together518_aunroll_x_in_i_valid_63_delay_0 <= '0;
            redist135_sync_together518_aunroll_x_in_i_valid_63_delay_1 <= '0;
            redist135_sync_together518_aunroll_x_in_i_valid_63_q <= '0;
        end
        else
        begin
            redist135_sync_together518_aunroll_x_in_i_valid_63_delay_0 <= $unsigned(redist134_sync_together518_aunroll_x_in_i_valid_60_q);
            redist135_sync_together518_aunroll_x_in_i_valid_63_delay_1 <= redist135_sync_together518_aunroll_x_in_i_valid_63_delay_0;
            redist135_sync_together518_aunroll_x_in_i_valid_63_q <= redist135_sync_together518_aunroll_x_in_i_valid_63_delay_1;
        end
    end

    // valid_fanout_reg24(REG,1190)@355 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg24_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg24_q <= $unsigned(redist135_sync_together518_aunroll_x_in_i_valid_63_q);
        end
    end

    // redist293_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_24(DELAY,1625)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist293_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_24_delay_0 <= '0;
            redist293_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_24_delay_1 <= '0;
            redist293_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_24_q <= '0;
        end
        else
        begin
            redist293_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_24_delay_0 <= $unsigned(redist292_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_21_q);
            redist293_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_24_delay_1 <= redist293_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_24_delay_0;
            redist293_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_24_q <= redist293_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_24_delay_1;
        end
    end

    // redist267_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_24(DELAY,1599)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist267_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_24_delay_0 <= '0;
            redist267_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_24_delay_1 <= '0;
            redist267_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_24_q <= '0;
        end
        else
        begin
            redist267_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_24_delay_0 <= $unsigned(redist266_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_21_q);
            redist267_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_24_delay_1 <= redist267_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_24_delay_0;
            redist267_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_24_q <= redist267_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_24_delay_1;
        end
    end

    // redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_notEnable(LOGICAL,1811)
    assign redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_notEnable_q = $unsigned(~ (VCC_q));

    // redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_nor(LOGICAL,1812)
    assign redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_nor_q = ~ (redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_notEnable_q | redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_sticky_ena_q);

    // redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_cmpReg(REG,1810)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_sticky_ena(REG,1813)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_nor_q == 1'b1)
        begin
            redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_sticky_ena_q <= $unsigned(redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_cmpReg_q);
        end
    end

    // redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_enaAnd(LOGICAL,1814)
    assign redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_enaAnd_q = redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_sticky_ena_q & VCC_q;

    // redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_rdcnt(COUNTER,1808)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_rdcnt_i <= $unsigned(redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_rdcnt_q = redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_rdcnt_i[0:0];

    // redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_wraddr(REG,1809)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_wraddr_q <= $unsigned(redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_rdcnt_q);
        end
    end

    // redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_mem(DUALMEM,1807)
    assign redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_mem_ia = $unsigned(redist19_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_60_mem_q);
    assign redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_mem_aa = redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_wraddr_q;
    assign redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_mem_ab = redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_rdcnt_q;
    assign redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_mem_dmem (
        .clocken1(redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_mem_reset0),
        .clock1(clock),
        .address_a(redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_mem_aa),
        .data_a(redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_mem_ab),
        .q_b(redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_mem_q = redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_mem_iq[49:0];

    // c_i32_672505(CONSTANT,89)
    assign c_i32_672505_q = $unsigned(32'b00000000000000000000001010100000);

    // redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_notEnable(LOGICAL,2013)
    assign redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_notEnable_q = $unsigned(~ (VCC_q));

    // redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_nor(LOGICAL,2014)
    assign redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_nor_q = ~ (redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_notEnable_q | redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_sticky_ena_q);

    // redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_cmpReg(REG,2012)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_sticky_ena(REG,2015)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_nor_q == 1'b1)
        begin
            redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_sticky_ena_q <= $unsigned(redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_cmpReg_q);
        end
    end

    // redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_enaAnd(LOGICAL,2016)
    assign redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_enaAnd_q = redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_sticky_ena_q & VCC_q;

    // redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_rdcnt(COUNTER,2010)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_rdcnt_i <= $unsigned(redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_rdcnt_q = redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_rdcnt_i[0:0];

    // redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_wraddr(REG,2011)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_wraddr_q <= $unsigned(redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_rdcnt_q);
        end
    end

    // redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_mem(DUALMEM,2009)
    assign redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_mem_ia = $unsigned(redist79_sync_together518_aunroll_x_in_c0_eni9_6_tpl_60_mem_q);
    assign redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_mem_aa = redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_wraddr_q;
    assign redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_mem_ab = redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_rdcnt_q;
    assign redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_mem_dmem (
        .clocken1(redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_mem_reset0),
        .clock1(clock),
        .address_a(redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_mem_aa),
        .data_a(redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_mem_ab),
        .q_b(redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_mem_q = redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_mem_iq[31:0];

    // i_add39_21_mmul184(ADD,115)@355
    assign i_add39_21_mmul184_a = {1'b0, redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_mem_q};
    assign i_add39_21_mmul184_b = {1'b0, c_i32_672505_q};
    assign i_add39_21_mmul184_o = $unsigned(i_add39_21_mmul184_a) + $unsigned(i_add39_21_mmul184_b);
    assign i_add39_21_mmul184_q = i_add39_21_mmul184_o[32:0];

    // bgTrunc_i_add39_21_mmul184_sel_x(BITSELECT,547)@355
    assign bgTrunc_i_add39_21_mmul184_sel_x_b = i_add39_21_mmul184_q[31:0];

    // i_idxprom40_21_mmul185_sel_x(BITSELECT,1061)@355
    assign i_idxprom40_21_mmul185_sel_x_b = $unsigned({{32{bgTrunc_i_add39_21_mmul184_sel_x_b[31]}}, bgTrunc_i_add39_21_mmul184_sel_x_b[31:0]});

    // i_arrayidx41_2151_mmul0_dupName_0_trunc_sel_x(BITSELECT,843)@355
    assign i_arrayidx41_2151_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_21_mmul185_sel_x_b[13:0];

    // i_arrayidx41_2151_mmul0_narrow_x(BITSELECT,836)@355
    assign i_arrayidx41_2151_mmul0_narrow_x_b = i_arrayidx41_2151_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist240_i_arrayidx41_2151_mmul0_narrow_x_b_1(DELAY,1572)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist240_i_arrayidx41_2151_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist240_i_arrayidx41_2151_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_2151_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_2151_mmul0_shift_join_x(BITJOIN,837)@356
    assign i_arrayidx41_2151_mmul0_shift_join_x_q = {redist240_i_arrayidx41_2151_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist45_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_63(DELAY,1377)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist45_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_63_delay_0 <= '0;
            redist45_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_63_delay_1 <= '0;
            redist45_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_63_q <= '0;
        end
        else
        begin
            redist45_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_63_delay_0 <= $unsigned(redist44_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_60_q);
            redist45_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_63_delay_1 <= redist45_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_63_delay_0;
            redist45_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_63_q <= redist45_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_63_delay_1;
        end
    end

    // i_arrayidx41_2151_mmul0_add_x(ADD,833)@356
    assign i_arrayidx41_2151_mmul0_add_x_a = {1'b0, redist45_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_63_q};
    assign i_arrayidx41_2151_mmul0_add_x_b = {1'b0, i_arrayidx41_2151_mmul0_shift_join_x_q};
    assign i_arrayidx41_2151_mmul0_add_x_o = $unsigned(i_arrayidx41_2151_mmul0_add_x_a) + $unsigned(i_arrayidx41_2151_mmul0_add_x_b);
    assign i_arrayidx41_2151_mmul0_add_x_q = i_arrayidx41_2151_mmul0_add_x_o[14:0];

    // i_arrayidx41_2151_mmul0_dupName_2_trunc_sel_x(BITSELECT,844)@356
    assign i_arrayidx41_2151_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_2151_mmul0_add_x_q[13:0];

    // i_arrayidx41_2151_mmul0_append_upper_bits_x(BITJOIN,834)@356
    assign i_arrayidx41_2151_mmul0_append_upper_bits_x_q = {redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_mem_q, i_arrayidx41_2151_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_2151_mmul186_vt_select_63(BITSELECT,178)@356
    assign i_arrayidx41_2151_mmul186_vt_select_63_b = i_arrayidx41_2151_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_2151_mmul186_vt_join(BITJOIN,177)@356
    assign i_arrayidx41_2151_mmul186_vt_join_q = {i_arrayidx41_2151_mmul186_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_notEnable(LOGICAL,2143)
    assign redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_notEnable_q = $unsigned(~ (VCC_q));

    // redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_nor(LOGICAL,2144)
    assign redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_nor_q = ~ (redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_notEnable_q | redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_sticky_ena_q);

    // redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_cmpReg(REG,2142)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_sticky_ena(REG,2145)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_nor_q == 1'b1)
        begin
            redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_sticky_ena_q <= $unsigned(redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_cmpReg_q);
        end
    end

    // redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_enaAnd(LOGICAL,2146)
    assign redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_enaAnd_q = redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_sticky_ena_q & VCC_q;

    // redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_rdcnt(COUNTER,2140)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_rdcnt_i <= $unsigned(redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_rdcnt_q = redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_rdcnt_i[0:0];

    // redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_wraddr(REG,2141)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_wraddr_q <= $unsigned(redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_rdcnt_q);
        end
    end

    // redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_mem(DUALMEM,2139)
    assign redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_mem_ia = $unsigned(redist105_sync_together518_aunroll_x_in_c0_eni9_7_tpl_61_outputreg0_q);
    assign redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_mem_aa = redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_wraddr_q;
    assign redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_mem_ab = redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_rdcnt_q;
    assign redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_mem_dmem (
        .clocken1(redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_mem_reset0),
        .clock1(clock),
        .address_a(redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_mem_aa),
        .data_a(redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_mem_ab),
        .q_b(redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_mem_q = redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_mem_iq[63:0];

    // i_llvm_fpga_mem_lm16423_mmul187(BLACKBOX,351)@356
    // in in_i_stall@20000000
    // out out_lm16423_mmul_avm_address@20000000
    // out out_lm16423_mmul_avm_burstcount@20000000
    // out out_lm16423_mmul_avm_byteenable@20000000
    // out out_lm16423_mmul_avm_enable@20000000
    // out out_lm16423_mmul_avm_read@20000000
    // out out_lm16423_mmul_avm_write@20000000
    // out out_lm16423_mmul_avm_writedata@20000000
    // out out_o_readdata@361
    // out out_o_stall@360
    // out out_o_valid@361
    mmul_i_llvm_fpga_mem_lm16423_0 thei_llvm_fpga_mem_lm16423_mmul187 (
        .in_AddrOffset(redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_mem_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_2151_mmul186_vt_join_q),
        .in_i_dependence(redist267_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_24_q),
        .in_i_predicate(redist293_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_24_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg24_q),
        .in_lm16423_mmul_avm_readdata(in_lm16423_mmul_avm_readdata),
        .in_lm16423_mmul_avm_readdatavalid(in_lm16423_mmul_avm_readdatavalid),
        .in_lm16423_mmul_avm_waitrequest(in_lm16423_mmul_avm_waitrequest),
        .in_lm16423_mmul_avm_writeack(in_lm16423_mmul_avm_writeack),
        .out_lm16423_mmul_avm_address(i_llvm_fpga_mem_lm16423_mmul187_out_lm16423_mmul_avm_address),
        .out_lm16423_mmul_avm_burstcount(i_llvm_fpga_mem_lm16423_mmul187_out_lm16423_mmul_avm_burstcount),
        .out_lm16423_mmul_avm_byteenable(i_llvm_fpga_mem_lm16423_mmul187_out_lm16423_mmul_avm_byteenable),
        .out_lm16423_mmul_avm_enable(i_llvm_fpga_mem_lm16423_mmul187_out_lm16423_mmul_avm_enable),
        .out_lm16423_mmul_avm_read(i_llvm_fpga_mem_lm16423_mmul187_out_lm16423_mmul_avm_read),
        .out_lm16423_mmul_avm_write(i_llvm_fpga_mem_lm16423_mmul187_out_lm16423_mmul_avm_write),
        .out_lm16423_mmul_avm_writedata(i_llvm_fpga_mem_lm16423_mmul187_out_lm16423_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm16423_mmul187_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_22_ext_sig_sync_out_x(GPOUT,633)
    assign out_lm16423_mmul_avm_address = i_llvm_fpga_mem_lm16423_mmul187_out_lm16423_mmul_avm_address;
    assign out_lm16423_mmul_avm_enable = i_llvm_fpga_mem_lm16423_mmul187_out_lm16423_mmul_avm_enable;
    assign out_lm16423_mmul_avm_read = i_llvm_fpga_mem_lm16423_mmul187_out_lm16423_mmul_avm_read;
    assign out_lm16423_mmul_avm_write = i_llvm_fpga_mem_lm16423_mmul187_out_lm16423_mmul_avm_write;
    assign out_lm16423_mmul_avm_writedata = i_llvm_fpga_mem_lm16423_mmul187_out_lm16423_mmul_avm_writedata;
    assign out_lm16423_mmul_avm_byteenable = i_llvm_fpga_mem_lm16423_mmul187_out_lm16423_mmul_avm_byteenable;
    assign out_lm16423_mmul_avm_burstcount = i_llvm_fpga_mem_lm16423_mmul187_out_lm16423_mmul_avm_burstcount;

    // redist136_sync_together518_aunroll_x_in_i_valid_66(DELAY,1468)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist136_sync_together518_aunroll_x_in_i_valid_66_delay_0 <= '0;
            redist136_sync_together518_aunroll_x_in_i_valid_66_delay_1 <= '0;
            redist136_sync_together518_aunroll_x_in_i_valid_66_q <= '0;
        end
        else
        begin
            redist136_sync_together518_aunroll_x_in_i_valid_66_delay_0 <= $unsigned(redist135_sync_together518_aunroll_x_in_i_valid_63_q);
            redist136_sync_together518_aunroll_x_in_i_valid_66_delay_1 <= redist136_sync_together518_aunroll_x_in_i_valid_66_delay_0;
            redist136_sync_together518_aunroll_x_in_i_valid_66_q <= redist136_sync_together518_aunroll_x_in_i_valid_66_delay_1;
        end
    end

    // valid_fanout_reg25(REG,1191)@358 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg25_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg25_q <= $unsigned(redist136_sync_together518_aunroll_x_in_i_valid_66_q);
        end
    end

    // redist294_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_27(DELAY,1626)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist294_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_27_delay_0 <= '0;
            redist294_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_27_delay_1 <= '0;
            redist294_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_27_q <= '0;
        end
        else
        begin
            redist294_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_27_delay_0 <= $unsigned(redist293_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_24_q);
            redist294_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_27_delay_1 <= redist294_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_27_delay_0;
            redist294_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_27_q <= redist294_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_27_delay_1;
        end
    end

    // redist268_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_27(DELAY,1600)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist268_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_27_delay_0 <= '0;
            redist268_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_27_delay_1 <= '0;
            redist268_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_27_q <= '0;
        end
        else
        begin
            redist268_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_27_delay_0 <= $unsigned(redist267_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_24_q);
            redist268_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_27_delay_1 <= redist268_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_27_delay_0;
            redist268_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_27_q <= redist268_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_27_delay_1;
        end
    end

    // redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_notEnable(LOGICAL,1819)
    assign redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_notEnable_q = $unsigned(~ (VCC_q));

    // redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_nor(LOGICAL,1820)
    assign redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_nor_q = ~ (redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_notEnable_q | redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_sticky_ena_q);

    // redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_cmpReg(REG,1818)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_sticky_ena(REG,1821)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_nor_q == 1'b1)
        begin
            redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_sticky_ena_q <= $unsigned(redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_cmpReg_q);
        end
    end

    // redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_enaAnd(LOGICAL,1822)
    assign redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_enaAnd_q = redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_sticky_ena_q & VCC_q;

    // redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_rdcnt(COUNTER,1816)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_rdcnt_i <= $unsigned(redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_rdcnt_q = redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_rdcnt_i[0:0];

    // redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_wraddr(REG,1817)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_wraddr_q <= $unsigned(redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_rdcnt_q);
        end
    end

    // redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_mem(DUALMEM,1815)
    assign redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_mem_ia = $unsigned(redist20_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_63_mem_q);
    assign redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_mem_aa = redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_wraddr_q;
    assign redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_mem_ab = redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_rdcnt_q;
    assign redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_mem_dmem (
        .clocken1(redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_mem_reset0),
        .clock1(clock),
        .address_a(redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_mem_aa),
        .data_a(redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_mem_ab),
        .q_b(redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_mem_q = redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_mem_iq[49:0];

    // c_i32_704506(CONSTANT,90)
    assign c_i32_704506_q = $unsigned(32'b00000000000000000000001011000000);

    // redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_notEnable(LOGICAL,2021)
    assign redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_notEnable_q = $unsigned(~ (VCC_q));

    // redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_nor(LOGICAL,2022)
    assign redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_nor_q = ~ (redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_notEnable_q | redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_sticky_ena_q);

    // redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_cmpReg(REG,2020)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_sticky_ena(REG,2023)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_nor_q == 1'b1)
        begin
            redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_sticky_ena_q <= $unsigned(redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_cmpReg_q);
        end
    end

    // redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_enaAnd(LOGICAL,2024)
    assign redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_enaAnd_q = redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_sticky_ena_q & VCC_q;

    // redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_rdcnt(COUNTER,2018)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_rdcnt_i <= $unsigned(redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_rdcnt_q = redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_rdcnt_i[0:0];

    // redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_wraddr(REG,2019)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_wraddr_q <= $unsigned(redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_rdcnt_q);
        end
    end

    // redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_mem(DUALMEM,2017)
    assign redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_mem_ia = $unsigned(redist80_sync_together518_aunroll_x_in_c0_eni9_6_tpl_63_mem_q);
    assign redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_mem_aa = redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_wraddr_q;
    assign redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_mem_ab = redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_rdcnt_q;
    assign redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_mem_dmem (
        .clocken1(redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_mem_reset0),
        .clock1(clock),
        .address_a(redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_mem_aa),
        .data_a(redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_mem_ab),
        .q_b(redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_mem_q = redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_mem_iq[31:0];

    // i_add39_22_mmul192(ADD,116)@358
    assign i_add39_22_mmul192_a = {1'b0, redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_mem_q};
    assign i_add39_22_mmul192_b = {1'b0, c_i32_704506_q};
    assign i_add39_22_mmul192_o = $unsigned(i_add39_22_mmul192_a) + $unsigned(i_add39_22_mmul192_b);
    assign i_add39_22_mmul192_q = i_add39_22_mmul192_o[32:0];

    // bgTrunc_i_add39_22_mmul192_sel_x(BITSELECT,548)@358
    assign bgTrunc_i_add39_22_mmul192_sel_x_b = i_add39_22_mmul192_q[31:0];

    // i_idxprom40_22_mmul193_sel_x(BITSELECT,1062)@358
    assign i_idxprom40_22_mmul193_sel_x_b = $unsigned({{32{bgTrunc_i_add39_22_mmul192_sel_x_b[31]}}, bgTrunc_i_add39_22_mmul192_sel_x_b[31:0]});

    // i_arrayidx41_2253_mmul0_dupName_0_trunc_sel_x(BITSELECT,855)@358
    assign i_arrayidx41_2253_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_22_mmul193_sel_x_b[13:0];

    // i_arrayidx41_2253_mmul0_narrow_x(BITSELECT,848)@358
    assign i_arrayidx41_2253_mmul0_narrow_x_b = i_arrayidx41_2253_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist239_i_arrayidx41_2253_mmul0_narrow_x_b_1(DELAY,1571)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist239_i_arrayidx41_2253_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist239_i_arrayidx41_2253_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_2253_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_2253_mmul0_shift_join_x(BITJOIN,849)@359
    assign i_arrayidx41_2253_mmul0_shift_join_x_q = {redist239_i_arrayidx41_2253_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist46_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_66(DELAY,1378)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist46_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_66_delay_0 <= '0;
            redist46_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_66_delay_1 <= '0;
            redist46_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_66_q <= '0;
        end
        else
        begin
            redist46_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_66_delay_0 <= $unsigned(redist45_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_63_q);
            redist46_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_66_delay_1 <= redist46_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_66_delay_0;
            redist46_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_66_q <= redist46_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_66_delay_1;
        end
    end

    // i_arrayidx41_2253_mmul0_add_x(ADD,845)@359
    assign i_arrayidx41_2253_mmul0_add_x_a = {1'b0, redist46_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_66_q};
    assign i_arrayidx41_2253_mmul0_add_x_b = {1'b0, i_arrayidx41_2253_mmul0_shift_join_x_q};
    assign i_arrayidx41_2253_mmul0_add_x_o = $unsigned(i_arrayidx41_2253_mmul0_add_x_a) + $unsigned(i_arrayidx41_2253_mmul0_add_x_b);
    assign i_arrayidx41_2253_mmul0_add_x_q = i_arrayidx41_2253_mmul0_add_x_o[14:0];

    // i_arrayidx41_2253_mmul0_dupName_2_trunc_sel_x(BITSELECT,856)@359
    assign i_arrayidx41_2253_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_2253_mmul0_add_x_q[13:0];

    // i_arrayidx41_2253_mmul0_append_upper_bits_x(BITJOIN,846)@359
    assign i_arrayidx41_2253_mmul0_append_upper_bits_x_q = {redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_mem_q, i_arrayidx41_2253_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_2253_mmul194_vt_select_63(BITSELECT,181)@359
    assign i_arrayidx41_2253_mmul194_vt_select_63_b = i_arrayidx41_2253_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_2253_mmul194_vt_join(BITJOIN,180)@359
    assign i_arrayidx41_2253_mmul194_vt_join_q = {i_arrayidx41_2253_mmul194_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist107_sync_together518_aunroll_x_in_c0_eni9_7_tpl_67(DELAY,1439)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist107_sync_together518_aunroll_x_in_c0_eni9_7_tpl_67_delay_0 <= '0;
            redist107_sync_together518_aunroll_x_in_c0_eni9_7_tpl_67_q <= '0;
        end
        else
        begin
            redist107_sync_together518_aunroll_x_in_c0_eni9_7_tpl_67_delay_0 <= $unsigned(redist106_sync_together518_aunroll_x_in_c0_eni9_7_tpl_64_mem_q);
            redist107_sync_together518_aunroll_x_in_c0_eni9_7_tpl_67_q <= redist107_sync_together518_aunroll_x_in_c0_eni9_7_tpl_67_delay_0;
        end
    end

    // redist107_sync_together518_aunroll_x_in_c0_eni9_7_tpl_67_outputreg0(DELAY,2147)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist107_sync_together518_aunroll_x_in_c0_eni9_7_tpl_67_outputreg0_q <= '0;
        end
        else
        begin
            redist107_sync_together518_aunroll_x_in_c0_eni9_7_tpl_67_outputreg0_q <= $unsigned(redist107_sync_together518_aunroll_x_in_c0_eni9_7_tpl_67_q);
        end
    end

    // i_llvm_fpga_mem_lm16824_mmul195(BLACKBOX,352)@359
    // in in_i_stall@20000000
    // out out_lm16824_mmul_avm_address@20000000
    // out out_lm16824_mmul_avm_burstcount@20000000
    // out out_lm16824_mmul_avm_byteenable@20000000
    // out out_lm16824_mmul_avm_enable@20000000
    // out out_lm16824_mmul_avm_read@20000000
    // out out_lm16824_mmul_avm_write@20000000
    // out out_lm16824_mmul_avm_writedata@20000000
    // out out_o_readdata@364
    // out out_o_stall@363
    // out out_o_valid@364
    mmul_i_llvm_fpga_mem_lm16824_0 thei_llvm_fpga_mem_lm16824_mmul195 (
        .in_AddrOffset(redist107_sync_together518_aunroll_x_in_c0_eni9_7_tpl_67_outputreg0_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_2253_mmul194_vt_join_q),
        .in_i_dependence(redist268_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_27_q),
        .in_i_predicate(redist294_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_27_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg25_q),
        .in_lm16824_mmul_avm_readdata(in_lm16824_mmul_avm_readdata),
        .in_lm16824_mmul_avm_readdatavalid(in_lm16824_mmul_avm_readdatavalid),
        .in_lm16824_mmul_avm_waitrequest(in_lm16824_mmul_avm_waitrequest),
        .in_lm16824_mmul_avm_writeack(in_lm16824_mmul_avm_writeack),
        .out_lm16824_mmul_avm_address(i_llvm_fpga_mem_lm16824_mmul195_out_lm16824_mmul_avm_address),
        .out_lm16824_mmul_avm_burstcount(i_llvm_fpga_mem_lm16824_mmul195_out_lm16824_mmul_avm_burstcount),
        .out_lm16824_mmul_avm_byteenable(i_llvm_fpga_mem_lm16824_mmul195_out_lm16824_mmul_avm_byteenable),
        .out_lm16824_mmul_avm_enable(i_llvm_fpga_mem_lm16824_mmul195_out_lm16824_mmul_avm_enable),
        .out_lm16824_mmul_avm_read(i_llvm_fpga_mem_lm16824_mmul195_out_lm16824_mmul_avm_read),
        .out_lm16824_mmul_avm_write(i_llvm_fpga_mem_lm16824_mmul195_out_lm16824_mmul_avm_write),
        .out_lm16824_mmul_avm_writedata(i_llvm_fpga_mem_lm16824_mmul195_out_lm16824_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm16824_mmul195_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_23_ext_sig_sync_out_x(GPOUT,636)
    assign out_lm16824_mmul_avm_address = i_llvm_fpga_mem_lm16824_mmul195_out_lm16824_mmul_avm_address;
    assign out_lm16824_mmul_avm_enable = i_llvm_fpga_mem_lm16824_mmul195_out_lm16824_mmul_avm_enable;
    assign out_lm16824_mmul_avm_read = i_llvm_fpga_mem_lm16824_mmul195_out_lm16824_mmul_avm_read;
    assign out_lm16824_mmul_avm_write = i_llvm_fpga_mem_lm16824_mmul195_out_lm16824_mmul_avm_write;
    assign out_lm16824_mmul_avm_writedata = i_llvm_fpga_mem_lm16824_mmul195_out_lm16824_mmul_avm_writedata;
    assign out_lm16824_mmul_avm_byteenable = i_llvm_fpga_mem_lm16824_mmul195_out_lm16824_mmul_avm_byteenable;
    assign out_lm16824_mmul_avm_burstcount = i_llvm_fpga_mem_lm16824_mmul195_out_lm16824_mmul_avm_burstcount;

    // redist137_sync_together518_aunroll_x_in_i_valid_69(DELAY,1469)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist137_sync_together518_aunroll_x_in_i_valid_69_delay_0 <= '0;
            redist137_sync_together518_aunroll_x_in_i_valid_69_delay_1 <= '0;
            redist137_sync_together518_aunroll_x_in_i_valid_69_q <= '0;
        end
        else
        begin
            redist137_sync_together518_aunroll_x_in_i_valid_69_delay_0 <= $unsigned(redist136_sync_together518_aunroll_x_in_i_valid_66_q);
            redist137_sync_together518_aunroll_x_in_i_valid_69_delay_1 <= redist137_sync_together518_aunroll_x_in_i_valid_69_delay_0;
            redist137_sync_together518_aunroll_x_in_i_valid_69_q <= redist137_sync_together518_aunroll_x_in_i_valid_69_delay_1;
        end
    end

    // valid_fanout_reg26(REG,1192)@361 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg26_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg26_q <= $unsigned(redist137_sync_together518_aunroll_x_in_i_valid_69_q);
        end
    end

    // redist295_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_30(DELAY,1627)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist295_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_30_delay_0 <= '0;
            redist295_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_30_delay_1 <= '0;
            redist295_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_30_q <= '0;
        end
        else
        begin
            redist295_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_30_delay_0 <= $unsigned(redist294_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_27_q);
            redist295_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_30_delay_1 <= redist295_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_30_delay_0;
            redist295_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_30_q <= redist295_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_30_delay_1;
        end
    end

    // redist269_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_30(DELAY,1601)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist269_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_30_delay_0 <= '0;
            redist269_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_30_delay_1 <= '0;
            redist269_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_30_q <= '0;
        end
        else
        begin
            redist269_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_30_delay_0 <= $unsigned(redist268_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_27_q);
            redist269_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_30_delay_1 <= redist269_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_30_delay_0;
            redist269_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_30_q <= redist269_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_30_delay_1;
        end
    end

    // redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_notEnable(LOGICAL,1827)
    assign redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_notEnable_q = $unsigned(~ (VCC_q));

    // redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_nor(LOGICAL,1828)
    assign redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_nor_q = ~ (redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_notEnable_q | redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_sticky_ena_q);

    // redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_cmpReg(REG,1826)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_sticky_ena(REG,1829)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_nor_q == 1'b1)
        begin
            redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_sticky_ena_q <= $unsigned(redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_cmpReg_q);
        end
    end

    // redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_enaAnd(LOGICAL,1830)
    assign redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_enaAnd_q = redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_sticky_ena_q & VCC_q;

    // redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_rdcnt(COUNTER,1824)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_rdcnt_i <= $unsigned(redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_rdcnt_q = redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_rdcnt_i[0:0];

    // redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_wraddr(REG,1825)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_wraddr_q <= $unsigned(redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_rdcnt_q);
        end
    end

    // redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_mem(DUALMEM,1823)
    assign redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_mem_ia = $unsigned(redist21_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_66_mem_q);
    assign redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_mem_aa = redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_wraddr_q;
    assign redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_mem_ab = redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_rdcnt_q;
    assign redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_mem_dmem (
        .clocken1(redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_mem_reset0),
        .clock1(clock),
        .address_a(redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_mem_aa),
        .data_a(redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_mem_ab),
        .q_b(redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_mem_q = redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_mem_iq[49:0];

    // c_i32_736507(CONSTANT,91)
    assign c_i32_736507_q = $unsigned(32'b00000000000000000000001011100000);

    // redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_notEnable(LOGICAL,2029)
    assign redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_notEnable_q = $unsigned(~ (VCC_q));

    // redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_nor(LOGICAL,2030)
    assign redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_nor_q = ~ (redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_notEnable_q | redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_sticky_ena_q);

    // redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_cmpReg(REG,2028)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_sticky_ena(REG,2031)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_nor_q == 1'b1)
        begin
            redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_sticky_ena_q <= $unsigned(redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_cmpReg_q);
        end
    end

    // redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_enaAnd(LOGICAL,2032)
    assign redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_enaAnd_q = redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_sticky_ena_q & VCC_q;

    // redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_rdcnt(COUNTER,2026)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_rdcnt_i <= $unsigned(redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_rdcnt_q = redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_rdcnt_i[0:0];

    // redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_wraddr(REG,2027)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_wraddr_q <= $unsigned(redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_rdcnt_q);
        end
    end

    // redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_mem(DUALMEM,2025)
    assign redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_mem_ia = $unsigned(redist81_sync_together518_aunroll_x_in_c0_eni9_6_tpl_66_mem_q);
    assign redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_mem_aa = redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_wraddr_q;
    assign redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_mem_ab = redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_rdcnt_q;
    assign redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_mem_dmem (
        .clocken1(redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_mem_reset0),
        .clock1(clock),
        .address_a(redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_mem_aa),
        .data_a(redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_mem_ab),
        .q_b(redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_mem_q = redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_mem_iq[31:0];

    // i_add39_23_mmul200(ADD,117)@361
    assign i_add39_23_mmul200_a = {1'b0, redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_mem_q};
    assign i_add39_23_mmul200_b = {1'b0, c_i32_736507_q};
    assign i_add39_23_mmul200_o = $unsigned(i_add39_23_mmul200_a) + $unsigned(i_add39_23_mmul200_b);
    assign i_add39_23_mmul200_q = i_add39_23_mmul200_o[32:0];

    // bgTrunc_i_add39_23_mmul200_sel_x(BITSELECT,549)@361
    assign bgTrunc_i_add39_23_mmul200_sel_x_b = i_add39_23_mmul200_q[31:0];

    // i_idxprom40_23_mmul201_sel_x(BITSELECT,1063)@361
    assign i_idxprom40_23_mmul201_sel_x_b = $unsigned({{32{bgTrunc_i_add39_23_mmul200_sel_x_b[31]}}, bgTrunc_i_add39_23_mmul200_sel_x_b[31:0]});

    // i_arrayidx41_2355_mmul0_dupName_0_trunc_sel_x(BITSELECT,867)@361
    assign i_arrayidx41_2355_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_23_mmul201_sel_x_b[13:0];

    // i_arrayidx41_2355_mmul0_narrow_x(BITSELECT,860)@361
    assign i_arrayidx41_2355_mmul0_narrow_x_b = i_arrayidx41_2355_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist238_i_arrayidx41_2355_mmul0_narrow_x_b_1(DELAY,1570)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist238_i_arrayidx41_2355_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist238_i_arrayidx41_2355_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_2355_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_2355_mmul0_shift_join_x(BITJOIN,861)@362
    assign i_arrayidx41_2355_mmul0_shift_join_x_q = {redist238_i_arrayidx41_2355_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist47_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_69(DELAY,1379)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist47_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_69_delay_0 <= '0;
            redist47_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_69_delay_1 <= '0;
            redist47_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_69_q <= '0;
        end
        else
        begin
            redist47_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_69_delay_0 <= $unsigned(redist46_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_66_q);
            redist47_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_69_delay_1 <= redist47_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_69_delay_0;
            redist47_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_69_q <= redist47_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_69_delay_1;
        end
    end

    // i_arrayidx41_2355_mmul0_add_x(ADD,857)@362
    assign i_arrayidx41_2355_mmul0_add_x_a = {1'b0, redist47_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_69_q};
    assign i_arrayidx41_2355_mmul0_add_x_b = {1'b0, i_arrayidx41_2355_mmul0_shift_join_x_q};
    assign i_arrayidx41_2355_mmul0_add_x_o = $unsigned(i_arrayidx41_2355_mmul0_add_x_a) + $unsigned(i_arrayidx41_2355_mmul0_add_x_b);
    assign i_arrayidx41_2355_mmul0_add_x_q = i_arrayidx41_2355_mmul0_add_x_o[14:0];

    // i_arrayidx41_2355_mmul0_dupName_2_trunc_sel_x(BITSELECT,868)@362
    assign i_arrayidx41_2355_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_2355_mmul0_add_x_q[13:0];

    // i_arrayidx41_2355_mmul0_append_upper_bits_x(BITJOIN,858)@362
    assign i_arrayidx41_2355_mmul0_append_upper_bits_x_q = {redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_mem_q, i_arrayidx41_2355_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_2355_mmul202_vt_select_63(BITSELECT,184)@362
    assign i_arrayidx41_2355_mmul202_vt_select_63_b = i_arrayidx41_2355_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_2355_mmul202_vt_join(BITJOIN,183)@362
    assign i_arrayidx41_2355_mmul202_vt_join_q = {i_arrayidx41_2355_mmul202_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_notEnable(LOGICAL,2152)
    assign redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_notEnable_q = $unsigned(~ (VCC_q));

    // redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_nor(LOGICAL,2153)
    assign redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_nor_q = ~ (redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_notEnable_q | redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_sticky_ena_q);

    // redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_cmpReg(REG,2151)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_sticky_ena(REG,2154)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_nor_q == 1'b1)
        begin
            redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_sticky_ena_q <= $unsigned(redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_cmpReg_q);
        end
    end

    // redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_enaAnd(LOGICAL,2155)
    assign redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_enaAnd_q = redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_sticky_ena_q & VCC_q;

    // redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_rdcnt(COUNTER,2149)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_rdcnt_i <= $unsigned(redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_rdcnt_q = redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_rdcnt_i[0:0];

    // redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_wraddr(REG,2150)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_wraddr_q <= $unsigned(redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_rdcnt_q);
        end
    end

    // redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_mem(DUALMEM,2148)
    assign redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_mem_ia = $unsigned(redist107_sync_together518_aunroll_x_in_c0_eni9_7_tpl_67_outputreg0_q);
    assign redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_mem_aa = redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_wraddr_q;
    assign redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_mem_ab = redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_rdcnt_q;
    assign redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_mem_dmem (
        .clocken1(redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_mem_reset0),
        .clock1(clock),
        .address_a(redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_mem_aa),
        .data_a(redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_mem_ab),
        .q_b(redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_mem_q = redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_mem_iq[63:0];

    // i_llvm_fpga_mem_lm17225_mmul203(BLACKBOX,353)@362
    // in in_i_stall@20000000
    // out out_lm17225_mmul_avm_address@20000000
    // out out_lm17225_mmul_avm_burstcount@20000000
    // out out_lm17225_mmul_avm_byteenable@20000000
    // out out_lm17225_mmul_avm_enable@20000000
    // out out_lm17225_mmul_avm_read@20000000
    // out out_lm17225_mmul_avm_write@20000000
    // out out_lm17225_mmul_avm_writedata@20000000
    // out out_o_readdata@367
    // out out_o_stall@366
    // out out_o_valid@367
    mmul_i_llvm_fpga_mem_lm17225_0 thei_llvm_fpga_mem_lm17225_mmul203 (
        .in_AddrOffset(redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_mem_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_2355_mmul202_vt_join_q),
        .in_i_dependence(redist269_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_30_q),
        .in_i_predicate(redist295_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_30_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg26_q),
        .in_lm17225_mmul_avm_readdata(in_lm17225_mmul_avm_readdata),
        .in_lm17225_mmul_avm_readdatavalid(in_lm17225_mmul_avm_readdatavalid),
        .in_lm17225_mmul_avm_waitrequest(in_lm17225_mmul_avm_waitrequest),
        .in_lm17225_mmul_avm_writeack(in_lm17225_mmul_avm_writeack),
        .out_lm17225_mmul_avm_address(i_llvm_fpga_mem_lm17225_mmul203_out_lm17225_mmul_avm_address),
        .out_lm17225_mmul_avm_burstcount(i_llvm_fpga_mem_lm17225_mmul203_out_lm17225_mmul_avm_burstcount),
        .out_lm17225_mmul_avm_byteenable(i_llvm_fpga_mem_lm17225_mmul203_out_lm17225_mmul_avm_byteenable),
        .out_lm17225_mmul_avm_enable(i_llvm_fpga_mem_lm17225_mmul203_out_lm17225_mmul_avm_enable),
        .out_lm17225_mmul_avm_read(i_llvm_fpga_mem_lm17225_mmul203_out_lm17225_mmul_avm_read),
        .out_lm17225_mmul_avm_write(i_llvm_fpga_mem_lm17225_mmul203_out_lm17225_mmul_avm_write),
        .out_lm17225_mmul_avm_writedata(i_llvm_fpga_mem_lm17225_mmul203_out_lm17225_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm17225_mmul203_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_24_ext_sig_sync_out_x(GPOUT,639)
    assign out_lm17225_mmul_avm_address = i_llvm_fpga_mem_lm17225_mmul203_out_lm17225_mmul_avm_address;
    assign out_lm17225_mmul_avm_enable = i_llvm_fpga_mem_lm17225_mmul203_out_lm17225_mmul_avm_enable;
    assign out_lm17225_mmul_avm_read = i_llvm_fpga_mem_lm17225_mmul203_out_lm17225_mmul_avm_read;
    assign out_lm17225_mmul_avm_write = i_llvm_fpga_mem_lm17225_mmul203_out_lm17225_mmul_avm_write;
    assign out_lm17225_mmul_avm_writedata = i_llvm_fpga_mem_lm17225_mmul203_out_lm17225_mmul_avm_writedata;
    assign out_lm17225_mmul_avm_byteenable = i_llvm_fpga_mem_lm17225_mmul203_out_lm17225_mmul_avm_byteenable;
    assign out_lm17225_mmul_avm_burstcount = i_llvm_fpga_mem_lm17225_mmul203_out_lm17225_mmul_avm_burstcount;

    // redist138_sync_together518_aunroll_x_in_i_valid_72(DELAY,1470)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist138_sync_together518_aunroll_x_in_i_valid_72_delay_0 <= '0;
            redist138_sync_together518_aunroll_x_in_i_valid_72_delay_1 <= '0;
            redist138_sync_together518_aunroll_x_in_i_valid_72_q <= '0;
        end
        else
        begin
            redist138_sync_together518_aunroll_x_in_i_valid_72_delay_0 <= $unsigned(redist137_sync_together518_aunroll_x_in_i_valid_69_q);
            redist138_sync_together518_aunroll_x_in_i_valid_72_delay_1 <= redist138_sync_together518_aunroll_x_in_i_valid_72_delay_0;
            redist138_sync_together518_aunroll_x_in_i_valid_72_q <= redist138_sync_together518_aunroll_x_in_i_valid_72_delay_1;
        end
    end

    // valid_fanout_reg27(REG,1193)@364 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg27_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg27_q <= $unsigned(redist138_sync_together518_aunroll_x_in_i_valid_72_q);
        end
    end

    // redist296_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_33(DELAY,1628)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist296_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_33_delay_0 <= '0;
            redist296_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_33_delay_1 <= '0;
            redist296_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_33_q <= '0;
        end
        else
        begin
            redist296_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_33_delay_0 <= $unsigned(redist295_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_30_q);
            redist296_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_33_delay_1 <= redist296_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_33_delay_0;
            redist296_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_33_q <= redist296_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_33_delay_1;
        end
    end

    // redist270_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_33(DELAY,1602)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist270_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_33_delay_0 <= '0;
            redist270_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_33_delay_1 <= '0;
            redist270_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_33_q <= '0;
        end
        else
        begin
            redist270_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_33_delay_0 <= $unsigned(redist269_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_30_q);
            redist270_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_33_delay_1 <= redist270_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_33_delay_0;
            redist270_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_33_q <= redist270_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_33_delay_1;
        end
    end

    // redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_notEnable(LOGICAL,1835)
    assign redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_notEnable_q = $unsigned(~ (VCC_q));

    // redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_nor(LOGICAL,1836)
    assign redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_nor_q = ~ (redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_notEnable_q | redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_sticky_ena_q);

    // redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_cmpReg(REG,1834)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_sticky_ena(REG,1837)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_nor_q == 1'b1)
        begin
            redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_sticky_ena_q <= $unsigned(redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_cmpReg_q);
        end
    end

    // redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_enaAnd(LOGICAL,1838)
    assign redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_enaAnd_q = redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_sticky_ena_q & VCC_q;

    // redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_rdcnt(COUNTER,1832)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_rdcnt_i <= $unsigned(redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_rdcnt_q = redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_rdcnt_i[0:0];

    // redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_wraddr(REG,1833)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_wraddr_q <= $unsigned(redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_rdcnt_q);
        end
    end

    // redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_mem(DUALMEM,1831)
    assign redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_mem_ia = $unsigned(redist22_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_69_mem_q);
    assign redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_mem_aa = redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_wraddr_q;
    assign redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_mem_ab = redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_rdcnt_q;
    assign redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_mem_dmem (
        .clocken1(redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_mem_reset0),
        .clock1(clock),
        .address_a(redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_mem_aa),
        .data_a(redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_mem_ab),
        .q_b(redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_mem_q = redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_mem_iq[49:0];

    // c_i32_768508(CONSTANT,92)
    assign c_i32_768508_q = $unsigned(32'b00000000000000000000001100000000);

    // redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_notEnable(LOGICAL,2037)
    assign redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_notEnable_q = $unsigned(~ (VCC_q));

    // redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_nor(LOGICAL,2038)
    assign redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_nor_q = ~ (redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_notEnable_q | redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_sticky_ena_q);

    // redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_cmpReg(REG,2036)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_sticky_ena(REG,2039)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_nor_q == 1'b1)
        begin
            redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_sticky_ena_q <= $unsigned(redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_cmpReg_q);
        end
    end

    // redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_enaAnd(LOGICAL,2040)
    assign redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_enaAnd_q = redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_sticky_ena_q & VCC_q;

    // redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_rdcnt(COUNTER,2034)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_rdcnt_i <= $unsigned(redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_rdcnt_q = redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_rdcnt_i[0:0];

    // redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_wraddr(REG,2035)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_wraddr_q <= $unsigned(redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_rdcnt_q);
        end
    end

    // redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_mem(DUALMEM,2033)
    assign redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_mem_ia = $unsigned(redist82_sync_together518_aunroll_x_in_c0_eni9_6_tpl_69_mem_q);
    assign redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_mem_aa = redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_wraddr_q;
    assign redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_mem_ab = redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_rdcnt_q;
    assign redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_mem_dmem (
        .clocken1(redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_mem_reset0),
        .clock1(clock),
        .address_a(redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_mem_aa),
        .data_a(redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_mem_ab),
        .q_b(redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_mem_q = redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_mem_iq[31:0];

    // i_add39_24_mmul208(ADD,118)@364
    assign i_add39_24_mmul208_a = {1'b0, redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_mem_q};
    assign i_add39_24_mmul208_b = {1'b0, c_i32_768508_q};
    assign i_add39_24_mmul208_o = $unsigned(i_add39_24_mmul208_a) + $unsigned(i_add39_24_mmul208_b);
    assign i_add39_24_mmul208_q = i_add39_24_mmul208_o[32:0];

    // bgTrunc_i_add39_24_mmul208_sel_x(BITSELECT,550)@364
    assign bgTrunc_i_add39_24_mmul208_sel_x_b = i_add39_24_mmul208_q[31:0];

    // i_idxprom40_24_mmul209_sel_x(BITSELECT,1064)@364
    assign i_idxprom40_24_mmul209_sel_x_b = $unsigned({{32{bgTrunc_i_add39_24_mmul208_sel_x_b[31]}}, bgTrunc_i_add39_24_mmul208_sel_x_b[31:0]});

    // i_arrayidx41_2457_mmul0_dupName_0_trunc_sel_x(BITSELECT,879)@364
    assign i_arrayidx41_2457_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_24_mmul209_sel_x_b[13:0];

    // i_arrayidx41_2457_mmul0_narrow_x(BITSELECT,872)@364
    assign i_arrayidx41_2457_mmul0_narrow_x_b = i_arrayidx41_2457_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // redist237_i_arrayidx41_2457_mmul0_narrow_x_b_1(DELAY,1569)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist237_i_arrayidx41_2457_mmul0_narrow_x_b_1_q <= '0;
        end
        else
        begin
            redist237_i_arrayidx41_2457_mmul0_narrow_x_b_1_q <= $unsigned(i_arrayidx41_2457_mmul0_narrow_x_b);
        end
    end

    // i_arrayidx41_2457_mmul0_shift_join_x(BITJOIN,873)@365
    assign i_arrayidx41_2457_mmul0_shift_join_x_q = {redist237_i_arrayidx41_2457_mmul0_narrow_x_b_1_q, i_arrayidx414_mmul18_vt_const_1_q};

    // redist48_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_72(DELAY,1380)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist48_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_72_delay_0 <= '0;
            redist48_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_72_delay_1 <= '0;
            redist48_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_72_q <= '0;
        end
        else
        begin
            redist48_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_72_delay_0 <= $unsigned(redist47_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_69_q);
            redist48_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_72_delay_1 <= redist48_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_72_delay_0;
            redist48_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_72_q <= redist48_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_72_delay_1;
        end
    end

    // i_arrayidx41_2457_mmul0_add_x(ADD,869)@365
    assign i_arrayidx41_2457_mmul0_add_x_a = {1'b0, redist48_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_72_q};
    assign i_arrayidx41_2457_mmul0_add_x_b = {1'b0, i_arrayidx41_2457_mmul0_shift_join_x_q};
    assign i_arrayidx41_2457_mmul0_add_x_o = $unsigned(i_arrayidx41_2457_mmul0_add_x_a) + $unsigned(i_arrayidx41_2457_mmul0_add_x_b);
    assign i_arrayidx41_2457_mmul0_add_x_q = i_arrayidx41_2457_mmul0_add_x_o[14:0];

    // i_arrayidx41_2457_mmul0_dupName_2_trunc_sel_x(BITSELECT,880)@365
    assign i_arrayidx41_2457_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_2457_mmul0_add_x_q[13:0];

    // i_arrayidx41_2457_mmul0_append_upper_bits_x(BITJOIN,870)@365
    assign i_arrayidx41_2457_mmul0_append_upper_bits_x_q = {redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_mem_q, i_arrayidx41_2457_mmul0_dupName_2_trunc_sel_x_b};

    // i_arrayidx41_2457_mmul210_vt_select_63(BITSELECT,187)@365
    assign i_arrayidx41_2457_mmul210_vt_select_63_b = i_arrayidx41_2457_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_2457_mmul210_vt_join(BITJOIN,186)@365
    assign i_arrayidx41_2457_mmul210_vt_join_q = {i_arrayidx41_2457_mmul210_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist109_sync_together518_aunroll_x_in_c0_eni9_7_tpl_73(DELAY,1441)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist109_sync_together518_aunroll_x_in_c0_eni9_7_tpl_73_delay_0 <= '0;
            redist109_sync_together518_aunroll_x_in_c0_eni9_7_tpl_73_q <= '0;
        end
        else
        begin
            redist109_sync_together518_aunroll_x_in_c0_eni9_7_tpl_73_delay_0 <= $unsigned(redist108_sync_together518_aunroll_x_in_c0_eni9_7_tpl_70_mem_q);
            redist109_sync_together518_aunroll_x_in_c0_eni9_7_tpl_73_q <= redist109_sync_together518_aunroll_x_in_c0_eni9_7_tpl_73_delay_0;
        end
    end

    // redist109_sync_together518_aunroll_x_in_c0_eni9_7_tpl_73_outputreg0(DELAY,2156)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist109_sync_together518_aunroll_x_in_c0_eni9_7_tpl_73_outputreg0_q <= '0;
        end
        else
        begin
            redist109_sync_together518_aunroll_x_in_c0_eni9_7_tpl_73_outputreg0_q <= $unsigned(redist109_sync_together518_aunroll_x_in_c0_eni9_7_tpl_73_q);
        end
    end

    // i_llvm_fpga_mem_lm17626_mmul211(BLACKBOX,354)@365
    // in in_i_stall@20000000
    // out out_lm17626_mmul_avm_address@20000000
    // out out_lm17626_mmul_avm_burstcount@20000000
    // out out_lm17626_mmul_avm_byteenable@20000000
    // out out_lm17626_mmul_avm_enable@20000000
    // out out_lm17626_mmul_avm_read@20000000
    // out out_lm17626_mmul_avm_write@20000000
    // out out_lm17626_mmul_avm_writedata@20000000
    // out out_o_readdata@370
    // out out_o_stall@369
    // out out_o_valid@370
    mmul_i_llvm_fpga_mem_lm17626_0 thei_llvm_fpga_mem_lm17626_mmul211 (
        .in_AddrOffset(redist109_sync_together518_aunroll_x_in_c0_eni9_7_tpl_73_outputreg0_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_2457_mmul210_vt_join_q),
        .in_i_dependence(redist270_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_33_q),
        .in_i_predicate(redist296_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_33_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg27_q),
        .in_lm17626_mmul_avm_readdata(in_lm17626_mmul_avm_readdata),
        .in_lm17626_mmul_avm_readdatavalid(in_lm17626_mmul_avm_readdatavalid),
        .in_lm17626_mmul_avm_waitrequest(in_lm17626_mmul_avm_waitrequest),
        .in_lm17626_mmul_avm_writeack(in_lm17626_mmul_avm_writeack),
        .out_lm17626_mmul_avm_address(i_llvm_fpga_mem_lm17626_mmul211_out_lm17626_mmul_avm_address),
        .out_lm17626_mmul_avm_burstcount(i_llvm_fpga_mem_lm17626_mmul211_out_lm17626_mmul_avm_burstcount),
        .out_lm17626_mmul_avm_byteenable(i_llvm_fpga_mem_lm17626_mmul211_out_lm17626_mmul_avm_byteenable),
        .out_lm17626_mmul_avm_enable(i_llvm_fpga_mem_lm17626_mmul211_out_lm17626_mmul_avm_enable),
        .out_lm17626_mmul_avm_read(i_llvm_fpga_mem_lm17626_mmul211_out_lm17626_mmul_avm_read),
        .out_lm17626_mmul_avm_write(i_llvm_fpga_mem_lm17626_mmul211_out_lm17626_mmul_avm_write),
        .out_lm17626_mmul_avm_writedata(i_llvm_fpga_mem_lm17626_mmul211_out_lm17626_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm17626_mmul211_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_25_ext_sig_sync_out_x(GPOUT,642)
    assign out_lm17626_mmul_avm_address = i_llvm_fpga_mem_lm17626_mmul211_out_lm17626_mmul_avm_address;
    assign out_lm17626_mmul_avm_enable = i_llvm_fpga_mem_lm17626_mmul211_out_lm17626_mmul_avm_enable;
    assign out_lm17626_mmul_avm_read = i_llvm_fpga_mem_lm17626_mmul211_out_lm17626_mmul_avm_read;
    assign out_lm17626_mmul_avm_write = i_llvm_fpga_mem_lm17626_mmul211_out_lm17626_mmul_avm_write;
    assign out_lm17626_mmul_avm_writedata = i_llvm_fpga_mem_lm17626_mmul211_out_lm17626_mmul_avm_writedata;
    assign out_lm17626_mmul_avm_byteenable = i_llvm_fpga_mem_lm17626_mmul211_out_lm17626_mmul_avm_byteenable;
    assign out_lm17626_mmul_avm_burstcount = i_llvm_fpga_mem_lm17626_mmul211_out_lm17626_mmul_avm_burstcount;

    // redist139_sync_together518_aunroll_x_in_i_valid_75(DELAY,1471)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist139_sync_together518_aunroll_x_in_i_valid_75_delay_0 <= '0;
            redist139_sync_together518_aunroll_x_in_i_valid_75_delay_1 <= '0;
            redist139_sync_together518_aunroll_x_in_i_valid_75_q <= '0;
        end
        else
        begin
            redist139_sync_together518_aunroll_x_in_i_valid_75_delay_0 <= $unsigned(redist138_sync_together518_aunroll_x_in_i_valid_72_q);
            redist139_sync_together518_aunroll_x_in_i_valid_75_delay_1 <= redist139_sync_together518_aunroll_x_in_i_valid_75_delay_0;
            redist139_sync_together518_aunroll_x_in_i_valid_75_q <= redist139_sync_together518_aunroll_x_in_i_valid_75_delay_1;
        end
    end

    // valid_fanout_reg28(REG,1194)@367 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg28_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg28_q <= $unsigned(redist139_sync_together518_aunroll_x_in_i_valid_75_q);
        end
    end

    // redist297_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_36(DELAY,1629)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist297_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_36_delay_0 <= '0;
            redist297_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_36_delay_1 <= '0;
            redist297_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_36_q <= '0;
        end
        else
        begin
            redist297_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_36_delay_0 <= $unsigned(redist296_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_33_q);
            redist297_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_36_delay_1 <= redist297_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_36_delay_0;
            redist297_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_36_q <= redist297_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_36_delay_1;
        end
    end

    // redist271_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_36(DELAY,1603)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist271_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_36_delay_0 <= '0;
            redist271_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_36_delay_1 <= '0;
            redist271_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_36_q <= '0;
        end
        else
        begin
            redist271_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_36_delay_0 <= $unsigned(redist270_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_33_q);
            redist271_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_36_delay_1 <= redist271_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_36_delay_0;
            redist271_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_36_q <= redist271_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_36_delay_1;
        end
    end

    // redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_notEnable(LOGICAL,1843)
    assign redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_notEnable_q = $unsigned(~ (VCC_q));

    // redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_nor(LOGICAL,1844)
    assign redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_nor_q = ~ (redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_notEnable_q | redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_sticky_ena_q);

    // redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_cmpReg(REG,1842)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_sticky_ena(REG,1845)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_nor_q == 1'b1)
        begin
            redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_sticky_ena_q <= $unsigned(redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_cmpReg_q);
        end
    end

    // redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_enaAnd(LOGICAL,1846)
    assign redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_enaAnd_q = redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_sticky_ena_q & VCC_q;

    // redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_rdcnt(COUNTER,1840)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_rdcnt_i <= $unsigned(redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_rdcnt_q = redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_rdcnt_i[0:0];

    // redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_wraddr(REG,1841)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_wraddr_q <= $unsigned(redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_rdcnt_q);
        end
    end

    // redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem(DUALMEM,1839)
    assign redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_ia = $unsigned(redist23_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_72_mem_q);
    assign redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_aa = redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_wraddr_q;
    assign redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_ab = redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_rdcnt_q;
    assign redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(50),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(50),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_dmem (
        .clocken1(redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_reset0),
        .clock1(clock),
        .address_a(redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_aa),
        .data_a(redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_ab),
        .q_b(redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_q = redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_iq[49:0];

    // c_i32_800509(CONSTANT,93)
    assign c_i32_800509_q = $unsigned(32'b00000000000000000000001100100000);

    // redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_notEnable(LOGICAL,2045)
    assign redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_notEnable_q = $unsigned(~ (VCC_q));

    // redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_nor(LOGICAL,2046)
    assign redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_nor_q = ~ (redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_notEnable_q | redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_sticky_ena_q);

    // redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_cmpReg(REG,2044)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_sticky_ena(REG,2047)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_nor_q == 1'b1)
        begin
            redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_sticky_ena_q <= $unsigned(redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_cmpReg_q);
        end
    end

    // redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_enaAnd(LOGICAL,2048)
    assign redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_enaAnd_q = redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_sticky_ena_q & VCC_q;

    // redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_rdcnt(COUNTER,2042)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_rdcnt_i <= $unsigned(redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_rdcnt_q = redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_rdcnt_i[0:0];

    // redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_wraddr(REG,2043)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_wraddr_q <= $unsigned(redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_rdcnt_q);
        end
    end

    // redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem(DUALMEM,2041)
    assign redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_ia = $unsigned(redist83_sync_together518_aunroll_x_in_c0_eni9_6_tpl_72_mem_q);
    assign redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_aa = redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_wraddr_q;
    assign redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_ab = redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_rdcnt_q;
    assign redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_dmem (
        .clocken1(redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_reset0),
        .clock1(clock),
        .address_a(redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_aa),
        .data_a(redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_ab),
        .q_b(redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_q = redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_iq[31:0];

    // i_add39_25_mmul216(ADD,119)@367
    assign i_add39_25_mmul216_a = {1'b0, redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_q};
    assign i_add39_25_mmul216_b = {1'b0, c_i32_800509_q};
    assign i_add39_25_mmul216_o = $unsigned(i_add39_25_mmul216_a) + $unsigned(i_add39_25_mmul216_b);
    assign i_add39_25_mmul216_q = i_add39_25_mmul216_o[32:0];

    // bgTrunc_i_add39_25_mmul216_sel_x(BITSELECT,551)@367
    assign bgTrunc_i_add39_25_mmul216_sel_x_b = i_add39_25_mmul216_q[31:0];

    // i_idxprom40_25_mmul217_sel_x(BITSELECT,1065)@367
    assign i_idxprom40_25_mmul217_sel_x_b = $unsigned({{32{bgTrunc_i_add39_25_mmul216_sel_x_b[31]}}, bgTrunc_i_add39_25_mmul216_sel_x_b[31:0]});

    // i_arrayidx41_2559_mmul0_dupName_0_trunc_sel_x(BITSELECT,891)@367
    assign i_arrayidx41_2559_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_25_mmul217_sel_x_b[13:0];

    // i_arrayidx41_2559_mmul0_narrow_x(BITSELECT,884)@367
    assign i_arrayidx41_2559_mmul0_narrow_x_b = i_arrayidx41_2559_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // i_arrayidx41_2559_mmul0_shift_join_x(BITJOIN,885)@367
    assign i_arrayidx41_2559_mmul0_shift_join_x_q = {i_arrayidx41_2559_mmul0_narrow_x_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist49_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_74(DELAY,1381)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist49_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_74_delay_0 <= '0;
            redist49_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_74_q <= '0;
        end
        else
        begin
            redist49_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_74_delay_0 <= $unsigned(redist48_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_72_q);
            redist49_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_74_q <= redist49_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_74_delay_0;
        end
    end

    // i_arrayidx41_2559_mmul0_add_x(ADD,881)@367
    assign i_arrayidx41_2559_mmul0_add_x_a = {1'b0, redist49_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_74_q};
    assign i_arrayidx41_2559_mmul0_add_x_b = {1'b0, i_arrayidx41_2559_mmul0_shift_join_x_q};
    assign i_arrayidx41_2559_mmul0_add_x_o = $unsigned(i_arrayidx41_2559_mmul0_add_x_a) + $unsigned(i_arrayidx41_2559_mmul0_add_x_b);
    assign i_arrayidx41_2559_mmul0_add_x_q = i_arrayidx41_2559_mmul0_add_x_o[14:0];

    // i_arrayidx41_2559_mmul0_dupName_2_trunc_sel_x(BITSELECT,892)@367
    assign i_arrayidx41_2559_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_2559_mmul0_add_x_q[13:0];

    // redist236_i_arrayidx41_2559_mmul0_dupName_2_trunc_sel_x_b_1(DELAY,1568)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist236_i_arrayidx41_2559_mmul0_dupName_2_trunc_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist236_i_arrayidx41_2559_mmul0_dupName_2_trunc_sel_x_b_1_q <= $unsigned(i_arrayidx41_2559_mmul0_dupName_2_trunc_sel_x_b);
        end
    end

    // i_arrayidx41_2559_mmul0_append_upper_bits_x(BITJOIN,882)@368
    assign i_arrayidx41_2559_mmul0_append_upper_bits_x_q = {redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_q, redist236_i_arrayidx41_2559_mmul0_dupName_2_trunc_sel_x_b_1_q};

    // i_arrayidx41_2559_mmul218_vt_select_63(BITSELECT,190)@368
    assign i_arrayidx41_2559_mmul218_vt_select_63_b = i_arrayidx41_2559_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_2559_mmul218_vt_join(BITJOIN,189)@368
    assign i_arrayidx41_2559_mmul218_vt_join_q = {i_arrayidx41_2559_mmul218_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_notEnable(LOGICAL,2161)
    assign redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_notEnable_q = $unsigned(~ (VCC_q));

    // redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_nor(LOGICAL,2162)
    assign redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_nor_q = ~ (redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_notEnable_q | redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_sticky_ena_q);

    // redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_cmpReg(REG,2160)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_sticky_ena(REG,2163)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_nor_q == 1'b1)
        begin
            redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_sticky_ena_q <= $unsigned(redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_cmpReg_q);
        end
    end

    // redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_enaAnd(LOGICAL,2164)
    assign redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_enaAnd_q = redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_sticky_ena_q & VCC_q;

    // redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_rdcnt(COUNTER,2158)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_rdcnt_i <= $unsigned(redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_rdcnt_q = redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_rdcnt_i[0:0];

    // redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_wraddr(REG,2159)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_wraddr_q <= $unsigned(redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_rdcnt_q);
        end
    end

    // redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem(DUALMEM,2157)
    assign redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_ia = $unsigned(redist109_sync_together518_aunroll_x_in_c0_eni9_7_tpl_73_outputreg0_q);
    assign redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_aa = redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_wraddr_q;
    assign redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_ab = redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_rdcnt_q;
    assign redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(64),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(64),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_dmem (
        .clocken1(redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_reset0),
        .clock1(clock),
        .address_a(redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_aa),
        .data_a(redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_ab),
        .q_b(redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_q = redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_iq[63:0];

    // i_llvm_fpga_mem_lm18027_mmul219(BLACKBOX,355)@368
    // in in_i_stall@20000000
    // out out_lm18027_mmul_avm_address@20000000
    // out out_lm18027_mmul_avm_burstcount@20000000
    // out out_lm18027_mmul_avm_byteenable@20000000
    // out out_lm18027_mmul_avm_enable@20000000
    // out out_lm18027_mmul_avm_read@20000000
    // out out_lm18027_mmul_avm_write@20000000
    // out out_lm18027_mmul_avm_writedata@20000000
    // out out_o_readdata@373
    // out out_o_stall@372
    // out out_o_valid@373
    mmul_i_llvm_fpga_mem_lm18027_0 thei_llvm_fpga_mem_lm18027_mmul219 (
        .in_AddrOffset(redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_2559_mmul218_vt_join_q),
        .in_i_dependence(redist271_i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor154_mmul7_q_36_q),
        .in_i_predicate(redist297_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor151_mmul3_q_36_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg28_q),
        .in_lm18027_mmul_avm_readdata(in_lm18027_mmul_avm_readdata),
        .in_lm18027_mmul_avm_readdatavalid(in_lm18027_mmul_avm_readdatavalid),
        .in_lm18027_mmul_avm_waitrequest(in_lm18027_mmul_avm_waitrequest),
        .in_lm18027_mmul_avm_writeack(in_lm18027_mmul_avm_writeack),
        .out_lm18027_mmul_avm_address(i_llvm_fpga_mem_lm18027_mmul219_out_lm18027_mmul_avm_address),
        .out_lm18027_mmul_avm_burstcount(i_llvm_fpga_mem_lm18027_mmul219_out_lm18027_mmul_avm_burstcount),
        .out_lm18027_mmul_avm_byteenable(i_llvm_fpga_mem_lm18027_mmul219_out_lm18027_mmul_avm_byteenable),
        .out_lm18027_mmul_avm_enable(i_llvm_fpga_mem_lm18027_mmul219_out_lm18027_mmul_avm_enable),
        .out_lm18027_mmul_avm_read(i_llvm_fpga_mem_lm18027_mmul219_out_lm18027_mmul_avm_read),
        .out_lm18027_mmul_avm_write(i_llvm_fpga_mem_lm18027_mmul219_out_lm18027_mmul_avm_write),
        .out_lm18027_mmul_avm_writedata(i_llvm_fpga_mem_lm18027_mmul219_out_lm18027_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm18027_mmul219_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_26_ext_sig_sync_out_x(GPOUT,645)
    assign out_lm18027_mmul_avm_address = i_llvm_fpga_mem_lm18027_mmul219_out_lm18027_mmul_avm_address;
    assign out_lm18027_mmul_avm_enable = i_llvm_fpga_mem_lm18027_mmul219_out_lm18027_mmul_avm_enable;
    assign out_lm18027_mmul_avm_read = i_llvm_fpga_mem_lm18027_mmul219_out_lm18027_mmul_avm_read;
    assign out_lm18027_mmul_avm_write = i_llvm_fpga_mem_lm18027_mmul219_out_lm18027_mmul_avm_write;
    assign out_lm18027_mmul_avm_writedata = i_llvm_fpga_mem_lm18027_mmul219_out_lm18027_mmul_avm_writedata;
    assign out_lm18027_mmul_avm_byteenable = i_llvm_fpga_mem_lm18027_mmul219_out_lm18027_mmul_avm_byteenable;
    assign out_lm18027_mmul_avm_burstcount = i_llvm_fpga_mem_lm18027_mmul219_out_lm18027_mmul_avm_burstcount;

    // valid_fanout_reg29(REG,1195)@367 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg29_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg29_q <= $unsigned(redist139_sync_together518_aunroll_x_in_i_valid_75_q);
        end
    end

    // i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor152_mmul2(REG,329)@331 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor152_mmul2_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor152_mmul2_q <= redist53_sync_together518_aunroll_x_in_c0_eni9_2_tpl_39_q;
        end
    end

    // redist285_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor152_mmul2_q_36(DELAY,1617)
    dspba_delay_ver #( .width(1), .depth(36), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist285_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor152_mmul2_q_36 ( .xin(i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor152_mmul2_q), .xout(redist285_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor152_mmul2_q_36_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist56_sync_together518_aunroll_x_in_c0_eni9_3_tpl_75(DELAY,1388)
    dspba_delay_ver #( .width(1), .depth(36), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist56_sync_together518_aunroll_x_in_c0_eni9_3_tpl_75 ( .xin(redist55_sync_together518_aunroll_x_in_c0_eni9_3_tpl_39_q), .xout(redist56_sync_together518_aunroll_x_in_c0_eni9_3_tpl_75_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor155_mmul6(REG,333)@367 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor155_mmul6_q <= $unsigned(1'b0);
        end
        else
        begin
            i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor155_mmul6_q <= redist56_sync_together518_aunroll_x_in_c0_eni9_3_tpl_75_q;
        end
    end

    // c_i32_832510(CONSTANT,94)
    assign c_i32_832510_q = $unsigned(32'b00000000000000000000001101000000);

    // i_add39_26_mmul224(ADD,120)@367
    assign i_add39_26_mmul224_a = {1'b0, redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_q};
    assign i_add39_26_mmul224_b = {1'b0, c_i32_832510_q};
    assign i_add39_26_mmul224_o = $unsigned(i_add39_26_mmul224_a) + $unsigned(i_add39_26_mmul224_b);
    assign i_add39_26_mmul224_q = i_add39_26_mmul224_o[32:0];

    // bgTrunc_i_add39_26_mmul224_sel_x(BITSELECT,552)@367
    assign bgTrunc_i_add39_26_mmul224_sel_x_b = i_add39_26_mmul224_q[31:0];

    // i_idxprom40_26_mmul225_sel_x(BITSELECT,1066)@367
    assign i_idxprom40_26_mmul225_sel_x_b = $unsigned({{32{bgTrunc_i_add39_26_mmul224_sel_x_b[31]}}, bgTrunc_i_add39_26_mmul224_sel_x_b[31:0]});

    // i_arrayidx41_2661_mmul0_dupName_0_trunc_sel_x(BITSELECT,903)@367
    assign i_arrayidx41_2661_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_26_mmul225_sel_x_b[13:0];

    // i_arrayidx41_2661_mmul0_narrow_x(BITSELECT,896)@367
    assign i_arrayidx41_2661_mmul0_narrow_x_b = i_arrayidx41_2661_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // i_arrayidx41_2661_mmul0_shift_join_x(BITJOIN,897)@367
    assign i_arrayidx41_2661_mmul0_shift_join_x_q = {i_arrayidx41_2661_mmul0_narrow_x_b, i_arrayidx414_mmul18_vt_const_1_q};

    // i_arrayidx41_2661_mmul0_add_x(ADD,893)@367
    assign i_arrayidx41_2661_mmul0_add_x_a = {1'b0, redist49_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_74_q};
    assign i_arrayidx41_2661_mmul0_add_x_b = {1'b0, i_arrayidx41_2661_mmul0_shift_join_x_q};
    assign i_arrayidx41_2661_mmul0_add_x_o = $unsigned(i_arrayidx41_2661_mmul0_add_x_a) + $unsigned(i_arrayidx41_2661_mmul0_add_x_b);
    assign i_arrayidx41_2661_mmul0_add_x_q = i_arrayidx41_2661_mmul0_add_x_o[14:0];

    // i_arrayidx41_2661_mmul0_dupName_2_trunc_sel_x(BITSELECT,904)@367
    assign i_arrayidx41_2661_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_2661_mmul0_add_x_q[13:0];

    // redist235_i_arrayidx41_2661_mmul0_dupName_2_trunc_sel_x_b_1(DELAY,1567)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist235_i_arrayidx41_2661_mmul0_dupName_2_trunc_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist235_i_arrayidx41_2661_mmul0_dupName_2_trunc_sel_x_b_1_q <= $unsigned(i_arrayidx41_2661_mmul0_dupName_2_trunc_sel_x_b);
        end
    end

    // i_arrayidx41_2661_mmul0_append_upper_bits_x(BITJOIN,894)@368
    assign i_arrayidx41_2661_mmul0_append_upper_bits_x_q = {redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_q, redist235_i_arrayidx41_2661_mmul0_dupName_2_trunc_sel_x_b_1_q};

    // i_arrayidx41_2661_mmul226_vt_select_63(BITSELECT,193)@368
    assign i_arrayidx41_2661_mmul226_vt_select_63_b = i_arrayidx41_2661_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_2661_mmul226_vt_join(BITJOIN,192)@368
    assign i_arrayidx41_2661_mmul226_vt_join_q = {i_arrayidx41_2661_mmul226_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // i_llvm_fpga_mem_lm18428_mmul227(BLACKBOX,356)@368
    // in in_i_stall@20000000
    // out out_lm18428_mmul_avm_address@20000000
    // out out_lm18428_mmul_avm_burstcount@20000000
    // out out_lm18428_mmul_avm_byteenable@20000000
    // out out_lm18428_mmul_avm_enable@20000000
    // out out_lm18428_mmul_avm_read@20000000
    // out out_lm18428_mmul_avm_write@20000000
    // out out_lm18428_mmul_avm_writedata@20000000
    // out out_o_readdata@373
    // out out_o_stall@372
    // out out_o_valid@373
    mmul_i_llvm_fpga_mem_lm18428_0 thei_llvm_fpga_mem_lm18428_mmul227 (
        .in_AddrOffset(redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_2661_mmul226_vt_join_q),
        .in_i_dependence(i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor155_mmul6_q),
        .in_i_predicate(redist285_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor152_mmul2_q_36_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg29_q),
        .in_lm18428_mmul_avm_readdata(in_lm18428_mmul_avm_readdata),
        .in_lm18428_mmul_avm_readdatavalid(in_lm18428_mmul_avm_readdatavalid),
        .in_lm18428_mmul_avm_waitrequest(in_lm18428_mmul_avm_waitrequest),
        .in_lm18428_mmul_avm_writeack(in_lm18428_mmul_avm_writeack),
        .out_lm18428_mmul_avm_address(i_llvm_fpga_mem_lm18428_mmul227_out_lm18428_mmul_avm_address),
        .out_lm18428_mmul_avm_burstcount(i_llvm_fpga_mem_lm18428_mmul227_out_lm18428_mmul_avm_burstcount),
        .out_lm18428_mmul_avm_byteenable(i_llvm_fpga_mem_lm18428_mmul227_out_lm18428_mmul_avm_byteenable),
        .out_lm18428_mmul_avm_enable(i_llvm_fpga_mem_lm18428_mmul227_out_lm18428_mmul_avm_enable),
        .out_lm18428_mmul_avm_read(i_llvm_fpga_mem_lm18428_mmul227_out_lm18428_mmul_avm_read),
        .out_lm18428_mmul_avm_write(i_llvm_fpga_mem_lm18428_mmul227_out_lm18428_mmul_avm_write),
        .out_lm18428_mmul_avm_writedata(i_llvm_fpga_mem_lm18428_mmul227_out_lm18428_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm18428_mmul227_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_27_ext_sig_sync_out_x(GPOUT,648)
    assign out_lm18428_mmul_avm_address = i_llvm_fpga_mem_lm18428_mmul227_out_lm18428_mmul_avm_address;
    assign out_lm18428_mmul_avm_enable = i_llvm_fpga_mem_lm18428_mmul227_out_lm18428_mmul_avm_enable;
    assign out_lm18428_mmul_avm_read = i_llvm_fpga_mem_lm18428_mmul227_out_lm18428_mmul_avm_read;
    assign out_lm18428_mmul_avm_write = i_llvm_fpga_mem_lm18428_mmul227_out_lm18428_mmul_avm_write;
    assign out_lm18428_mmul_avm_writedata = i_llvm_fpga_mem_lm18428_mmul227_out_lm18428_mmul_avm_writedata;
    assign out_lm18428_mmul_avm_byteenable = i_llvm_fpga_mem_lm18428_mmul227_out_lm18428_mmul_avm_byteenable;
    assign out_lm18428_mmul_avm_burstcount = i_llvm_fpga_mem_lm18428_mmul227_out_lm18428_mmul_avm_burstcount;

    // valid_fanout_reg30(REG,1196)@367 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg30_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg30_q <= $unsigned(redist139_sync_together518_aunroll_x_in_i_valid_75_q);
        end
    end

    // c_i32_864511(CONSTANT,95)
    assign c_i32_864511_q = $unsigned(32'b00000000000000000000001101100000);

    // i_add39_27_mmul232(ADD,121)@367
    assign i_add39_27_mmul232_a = {1'b0, redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_q};
    assign i_add39_27_mmul232_b = {1'b0, c_i32_864511_q};
    assign i_add39_27_mmul232_o = $unsigned(i_add39_27_mmul232_a) + $unsigned(i_add39_27_mmul232_b);
    assign i_add39_27_mmul232_q = i_add39_27_mmul232_o[32:0];

    // bgTrunc_i_add39_27_mmul232_sel_x(BITSELECT,553)@367
    assign bgTrunc_i_add39_27_mmul232_sel_x_b = i_add39_27_mmul232_q[31:0];

    // i_idxprom40_27_mmul233_sel_x(BITSELECT,1067)@367
    assign i_idxprom40_27_mmul233_sel_x_b = $unsigned({{32{bgTrunc_i_add39_27_mmul232_sel_x_b[31]}}, bgTrunc_i_add39_27_mmul232_sel_x_b[31:0]});

    // i_arrayidx41_2763_mmul0_dupName_0_trunc_sel_x(BITSELECT,915)@367
    assign i_arrayidx41_2763_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_27_mmul233_sel_x_b[13:0];

    // i_arrayidx41_2763_mmul0_narrow_x(BITSELECT,908)@367
    assign i_arrayidx41_2763_mmul0_narrow_x_b = i_arrayidx41_2763_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // i_arrayidx41_2763_mmul0_shift_join_x(BITJOIN,909)@367
    assign i_arrayidx41_2763_mmul0_shift_join_x_q = {i_arrayidx41_2763_mmul0_narrow_x_b, i_arrayidx414_mmul18_vt_const_1_q};

    // i_arrayidx41_2763_mmul0_add_x(ADD,905)@367
    assign i_arrayidx41_2763_mmul0_add_x_a = {1'b0, redist49_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_74_q};
    assign i_arrayidx41_2763_mmul0_add_x_b = {1'b0, i_arrayidx41_2763_mmul0_shift_join_x_q};
    assign i_arrayidx41_2763_mmul0_add_x_o = $unsigned(i_arrayidx41_2763_mmul0_add_x_a) + $unsigned(i_arrayidx41_2763_mmul0_add_x_b);
    assign i_arrayidx41_2763_mmul0_add_x_q = i_arrayidx41_2763_mmul0_add_x_o[14:0];

    // i_arrayidx41_2763_mmul0_dupName_2_trunc_sel_x(BITSELECT,916)@367
    assign i_arrayidx41_2763_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_2763_mmul0_add_x_q[13:0];

    // redist234_i_arrayidx41_2763_mmul0_dupName_2_trunc_sel_x_b_1(DELAY,1566)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist234_i_arrayidx41_2763_mmul0_dupName_2_trunc_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist234_i_arrayidx41_2763_mmul0_dupName_2_trunc_sel_x_b_1_q <= $unsigned(i_arrayidx41_2763_mmul0_dupName_2_trunc_sel_x_b);
        end
    end

    // i_arrayidx41_2763_mmul0_append_upper_bits_x(BITJOIN,906)@368
    assign i_arrayidx41_2763_mmul0_append_upper_bits_x_q = {redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_q, redist234_i_arrayidx41_2763_mmul0_dupName_2_trunc_sel_x_b_1_q};

    // i_arrayidx41_2763_mmul234_vt_select_63(BITSELECT,196)@368
    assign i_arrayidx41_2763_mmul234_vt_select_63_b = i_arrayidx41_2763_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_2763_mmul234_vt_join(BITJOIN,195)@368
    assign i_arrayidx41_2763_mmul234_vt_join_q = {i_arrayidx41_2763_mmul234_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // i_llvm_fpga_mem_lm18829_mmul235(BLACKBOX,357)@368
    // in in_i_stall@20000000
    // out out_lm18829_mmul_avm_address@20000000
    // out out_lm18829_mmul_avm_burstcount@20000000
    // out out_lm18829_mmul_avm_byteenable@20000000
    // out out_lm18829_mmul_avm_enable@20000000
    // out out_lm18829_mmul_avm_read@20000000
    // out out_lm18829_mmul_avm_write@20000000
    // out out_lm18829_mmul_avm_writedata@20000000
    // out out_o_readdata@373
    // out out_o_stall@372
    // out out_o_valid@373
    mmul_i_llvm_fpga_mem_lm18829_0 thei_llvm_fpga_mem_lm18829_mmul235 (
        .in_AddrOffset(redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_2763_mmul234_vt_join_q),
        .in_i_dependence(i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor155_mmul6_q),
        .in_i_predicate(redist285_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor152_mmul2_q_36_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg30_q),
        .in_lm18829_mmul_avm_readdata(in_lm18829_mmul_avm_readdata),
        .in_lm18829_mmul_avm_readdatavalid(in_lm18829_mmul_avm_readdatavalid),
        .in_lm18829_mmul_avm_waitrequest(in_lm18829_mmul_avm_waitrequest),
        .in_lm18829_mmul_avm_writeack(in_lm18829_mmul_avm_writeack),
        .out_lm18829_mmul_avm_address(i_llvm_fpga_mem_lm18829_mmul235_out_lm18829_mmul_avm_address),
        .out_lm18829_mmul_avm_burstcount(i_llvm_fpga_mem_lm18829_mmul235_out_lm18829_mmul_avm_burstcount),
        .out_lm18829_mmul_avm_byteenable(i_llvm_fpga_mem_lm18829_mmul235_out_lm18829_mmul_avm_byteenable),
        .out_lm18829_mmul_avm_enable(i_llvm_fpga_mem_lm18829_mmul235_out_lm18829_mmul_avm_enable),
        .out_lm18829_mmul_avm_read(i_llvm_fpga_mem_lm18829_mmul235_out_lm18829_mmul_avm_read),
        .out_lm18829_mmul_avm_write(i_llvm_fpga_mem_lm18829_mmul235_out_lm18829_mmul_avm_write),
        .out_lm18829_mmul_avm_writedata(i_llvm_fpga_mem_lm18829_mmul235_out_lm18829_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_28_ext_sig_sync_out_x(GPOUT,651)
    assign out_lm18829_mmul_avm_address = i_llvm_fpga_mem_lm18829_mmul235_out_lm18829_mmul_avm_address;
    assign out_lm18829_mmul_avm_enable = i_llvm_fpga_mem_lm18829_mmul235_out_lm18829_mmul_avm_enable;
    assign out_lm18829_mmul_avm_read = i_llvm_fpga_mem_lm18829_mmul235_out_lm18829_mmul_avm_read;
    assign out_lm18829_mmul_avm_write = i_llvm_fpga_mem_lm18829_mmul235_out_lm18829_mmul_avm_write;
    assign out_lm18829_mmul_avm_writedata = i_llvm_fpga_mem_lm18829_mmul235_out_lm18829_mmul_avm_writedata;
    assign out_lm18829_mmul_avm_byteenable = i_llvm_fpga_mem_lm18829_mmul235_out_lm18829_mmul_avm_byteenable;
    assign out_lm18829_mmul_avm_burstcount = i_llvm_fpga_mem_lm18829_mmul235_out_lm18829_mmul_avm_burstcount;

    // valid_fanout_reg31(REG,1197)@367 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg31_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg31_q <= $unsigned(redist139_sync_together518_aunroll_x_in_i_valid_75_q);
        end
    end

    // c_i32_896512(CONSTANT,96)
    assign c_i32_896512_q = $unsigned(32'b00000000000000000000001110000000);

    // i_add39_28_mmul240(ADD,122)@367
    assign i_add39_28_mmul240_a = {1'b0, redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_q};
    assign i_add39_28_mmul240_b = {1'b0, c_i32_896512_q};
    assign i_add39_28_mmul240_o = $unsigned(i_add39_28_mmul240_a) + $unsigned(i_add39_28_mmul240_b);
    assign i_add39_28_mmul240_q = i_add39_28_mmul240_o[32:0];

    // bgTrunc_i_add39_28_mmul240_sel_x(BITSELECT,554)@367
    assign bgTrunc_i_add39_28_mmul240_sel_x_b = i_add39_28_mmul240_q[31:0];

    // i_idxprom40_28_mmul241_sel_x(BITSELECT,1068)@367
    assign i_idxprom40_28_mmul241_sel_x_b = $unsigned({{32{bgTrunc_i_add39_28_mmul240_sel_x_b[31]}}, bgTrunc_i_add39_28_mmul240_sel_x_b[31:0]});

    // i_arrayidx41_2865_mmul0_dupName_0_trunc_sel_x(BITSELECT,927)@367
    assign i_arrayidx41_2865_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_28_mmul241_sel_x_b[13:0];

    // i_arrayidx41_2865_mmul0_narrow_x(BITSELECT,920)@367
    assign i_arrayidx41_2865_mmul0_narrow_x_b = i_arrayidx41_2865_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // i_arrayidx41_2865_mmul0_shift_join_x(BITJOIN,921)@367
    assign i_arrayidx41_2865_mmul0_shift_join_x_q = {i_arrayidx41_2865_mmul0_narrow_x_b, i_arrayidx414_mmul18_vt_const_1_q};

    // i_arrayidx41_2865_mmul0_add_x(ADD,917)@367
    assign i_arrayidx41_2865_mmul0_add_x_a = {1'b0, redist49_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_74_q};
    assign i_arrayidx41_2865_mmul0_add_x_b = {1'b0, i_arrayidx41_2865_mmul0_shift_join_x_q};
    assign i_arrayidx41_2865_mmul0_add_x_o = $unsigned(i_arrayidx41_2865_mmul0_add_x_a) + $unsigned(i_arrayidx41_2865_mmul0_add_x_b);
    assign i_arrayidx41_2865_mmul0_add_x_q = i_arrayidx41_2865_mmul0_add_x_o[14:0];

    // i_arrayidx41_2865_mmul0_dupName_2_trunc_sel_x(BITSELECT,928)@367
    assign i_arrayidx41_2865_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_2865_mmul0_add_x_q[13:0];

    // redist233_i_arrayidx41_2865_mmul0_dupName_2_trunc_sel_x_b_1(DELAY,1565)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist233_i_arrayidx41_2865_mmul0_dupName_2_trunc_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist233_i_arrayidx41_2865_mmul0_dupName_2_trunc_sel_x_b_1_q <= $unsigned(i_arrayidx41_2865_mmul0_dupName_2_trunc_sel_x_b);
        end
    end

    // i_arrayidx41_2865_mmul0_append_upper_bits_x(BITJOIN,918)@368
    assign i_arrayidx41_2865_mmul0_append_upper_bits_x_q = {redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_q, redist233_i_arrayidx41_2865_mmul0_dupName_2_trunc_sel_x_b_1_q};

    // i_arrayidx41_2865_mmul242_vt_select_63(BITSELECT,199)@368
    assign i_arrayidx41_2865_mmul242_vt_select_63_b = i_arrayidx41_2865_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_2865_mmul242_vt_join(BITJOIN,198)@368
    assign i_arrayidx41_2865_mmul242_vt_join_q = {i_arrayidx41_2865_mmul242_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // i_llvm_fpga_mem_lm19230_mmul243(BLACKBOX,358)@368
    // in in_i_stall@20000000
    // out out_lm19230_mmul_avm_address@20000000
    // out out_lm19230_mmul_avm_burstcount@20000000
    // out out_lm19230_mmul_avm_byteenable@20000000
    // out out_lm19230_mmul_avm_enable@20000000
    // out out_lm19230_mmul_avm_read@20000000
    // out out_lm19230_mmul_avm_write@20000000
    // out out_lm19230_mmul_avm_writedata@20000000
    // out out_o_readdata@373
    // out out_o_stall@372
    // out out_o_valid@373
    mmul_i_llvm_fpga_mem_lm19230_0 thei_llvm_fpga_mem_lm19230_mmul243 (
        .in_AddrOffset(redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_2865_mmul242_vt_join_q),
        .in_i_dependence(i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor155_mmul6_q),
        .in_i_predicate(redist285_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor152_mmul2_q_36_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg31_q),
        .in_lm19230_mmul_avm_readdata(in_lm19230_mmul_avm_readdata),
        .in_lm19230_mmul_avm_readdatavalid(in_lm19230_mmul_avm_readdatavalid),
        .in_lm19230_mmul_avm_waitrequest(in_lm19230_mmul_avm_waitrequest),
        .in_lm19230_mmul_avm_writeack(in_lm19230_mmul_avm_writeack),
        .out_lm19230_mmul_avm_address(i_llvm_fpga_mem_lm19230_mmul243_out_lm19230_mmul_avm_address),
        .out_lm19230_mmul_avm_burstcount(i_llvm_fpga_mem_lm19230_mmul243_out_lm19230_mmul_avm_burstcount),
        .out_lm19230_mmul_avm_byteenable(i_llvm_fpga_mem_lm19230_mmul243_out_lm19230_mmul_avm_byteenable),
        .out_lm19230_mmul_avm_enable(i_llvm_fpga_mem_lm19230_mmul243_out_lm19230_mmul_avm_enable),
        .out_lm19230_mmul_avm_read(i_llvm_fpga_mem_lm19230_mmul243_out_lm19230_mmul_avm_read),
        .out_lm19230_mmul_avm_write(i_llvm_fpga_mem_lm19230_mmul243_out_lm19230_mmul_avm_write),
        .out_lm19230_mmul_avm_writedata(i_llvm_fpga_mem_lm19230_mmul243_out_lm19230_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_29_ext_sig_sync_out_x(GPOUT,654)
    assign out_lm19230_mmul_avm_address = i_llvm_fpga_mem_lm19230_mmul243_out_lm19230_mmul_avm_address;
    assign out_lm19230_mmul_avm_enable = i_llvm_fpga_mem_lm19230_mmul243_out_lm19230_mmul_avm_enable;
    assign out_lm19230_mmul_avm_read = i_llvm_fpga_mem_lm19230_mmul243_out_lm19230_mmul_avm_read;
    assign out_lm19230_mmul_avm_write = i_llvm_fpga_mem_lm19230_mmul243_out_lm19230_mmul_avm_write;
    assign out_lm19230_mmul_avm_writedata = i_llvm_fpga_mem_lm19230_mmul243_out_lm19230_mmul_avm_writedata;
    assign out_lm19230_mmul_avm_byteenable = i_llvm_fpga_mem_lm19230_mmul243_out_lm19230_mmul_avm_byteenable;
    assign out_lm19230_mmul_avm_burstcount = i_llvm_fpga_mem_lm19230_mmul243_out_lm19230_mmul_avm_burstcount;

    // valid_fanout_reg32(REG,1198)@367 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg32_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg32_q <= $unsigned(redist139_sync_together518_aunroll_x_in_i_valid_75_q);
        end
    end

    // c_i32_928513(CONSTANT,97)
    assign c_i32_928513_q = $unsigned(32'b00000000000000000000001110100000);

    // i_add39_29_mmul248(ADD,123)@367
    assign i_add39_29_mmul248_a = {1'b0, redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_q};
    assign i_add39_29_mmul248_b = {1'b0, c_i32_928513_q};
    assign i_add39_29_mmul248_o = $unsigned(i_add39_29_mmul248_a) + $unsigned(i_add39_29_mmul248_b);
    assign i_add39_29_mmul248_q = i_add39_29_mmul248_o[32:0];

    // bgTrunc_i_add39_29_mmul248_sel_x(BITSELECT,555)@367
    assign bgTrunc_i_add39_29_mmul248_sel_x_b = i_add39_29_mmul248_q[31:0];

    // i_idxprom40_29_mmul249_sel_x(BITSELECT,1069)@367
    assign i_idxprom40_29_mmul249_sel_x_b = $unsigned({{32{bgTrunc_i_add39_29_mmul248_sel_x_b[31]}}, bgTrunc_i_add39_29_mmul248_sel_x_b[31:0]});

    // i_arrayidx41_2967_mmul0_dupName_0_trunc_sel_x(BITSELECT,939)@367
    assign i_arrayidx41_2967_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_29_mmul249_sel_x_b[13:0];

    // i_arrayidx41_2967_mmul0_narrow_x(BITSELECT,932)@367
    assign i_arrayidx41_2967_mmul0_narrow_x_b = i_arrayidx41_2967_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // i_arrayidx41_2967_mmul0_shift_join_x(BITJOIN,933)@367
    assign i_arrayidx41_2967_mmul0_shift_join_x_q = {i_arrayidx41_2967_mmul0_narrow_x_b, i_arrayidx414_mmul18_vt_const_1_q};

    // i_arrayidx41_2967_mmul0_add_x(ADD,929)@367
    assign i_arrayidx41_2967_mmul0_add_x_a = {1'b0, redist49_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_74_q};
    assign i_arrayidx41_2967_mmul0_add_x_b = {1'b0, i_arrayidx41_2967_mmul0_shift_join_x_q};
    assign i_arrayidx41_2967_mmul0_add_x_o = $unsigned(i_arrayidx41_2967_mmul0_add_x_a) + $unsigned(i_arrayidx41_2967_mmul0_add_x_b);
    assign i_arrayidx41_2967_mmul0_add_x_q = i_arrayidx41_2967_mmul0_add_x_o[14:0];

    // i_arrayidx41_2967_mmul0_dupName_2_trunc_sel_x(BITSELECT,940)@367
    assign i_arrayidx41_2967_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_2967_mmul0_add_x_q[13:0];

    // redist232_i_arrayidx41_2967_mmul0_dupName_2_trunc_sel_x_b_1(DELAY,1564)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist232_i_arrayidx41_2967_mmul0_dupName_2_trunc_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist232_i_arrayidx41_2967_mmul0_dupName_2_trunc_sel_x_b_1_q <= $unsigned(i_arrayidx41_2967_mmul0_dupName_2_trunc_sel_x_b);
        end
    end

    // i_arrayidx41_2967_mmul0_append_upper_bits_x(BITJOIN,930)@368
    assign i_arrayidx41_2967_mmul0_append_upper_bits_x_q = {redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_q, redist232_i_arrayidx41_2967_mmul0_dupName_2_trunc_sel_x_b_1_q};

    // i_arrayidx41_2967_mmul250_vt_select_63(BITSELECT,202)@368
    assign i_arrayidx41_2967_mmul250_vt_select_63_b = i_arrayidx41_2967_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_2967_mmul250_vt_join(BITJOIN,201)@368
    assign i_arrayidx41_2967_mmul250_vt_join_q = {i_arrayidx41_2967_mmul250_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // i_llvm_fpga_mem_lm19631_mmul251(BLACKBOX,359)@368
    // in in_i_stall@20000000
    // out out_lm19631_mmul_avm_address@20000000
    // out out_lm19631_mmul_avm_burstcount@20000000
    // out out_lm19631_mmul_avm_byteenable@20000000
    // out out_lm19631_mmul_avm_enable@20000000
    // out out_lm19631_mmul_avm_read@20000000
    // out out_lm19631_mmul_avm_write@20000000
    // out out_lm19631_mmul_avm_writedata@20000000
    // out out_o_readdata@373
    // out out_o_stall@372
    // out out_o_valid@373
    mmul_i_llvm_fpga_mem_lm19631_0 thei_llvm_fpga_mem_lm19631_mmul251 (
        .in_AddrOffset(redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_2967_mmul250_vt_join_q),
        .in_i_dependence(i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor155_mmul6_q),
        .in_i_predicate(redist285_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor152_mmul2_q_36_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg32_q),
        .in_lm19631_mmul_avm_readdata(in_lm19631_mmul_avm_readdata),
        .in_lm19631_mmul_avm_readdatavalid(in_lm19631_mmul_avm_readdatavalid),
        .in_lm19631_mmul_avm_waitrequest(in_lm19631_mmul_avm_waitrequest),
        .in_lm19631_mmul_avm_writeack(in_lm19631_mmul_avm_writeack),
        .out_lm19631_mmul_avm_address(i_llvm_fpga_mem_lm19631_mmul251_out_lm19631_mmul_avm_address),
        .out_lm19631_mmul_avm_burstcount(i_llvm_fpga_mem_lm19631_mmul251_out_lm19631_mmul_avm_burstcount),
        .out_lm19631_mmul_avm_byteenable(i_llvm_fpga_mem_lm19631_mmul251_out_lm19631_mmul_avm_byteenable),
        .out_lm19631_mmul_avm_enable(i_llvm_fpga_mem_lm19631_mmul251_out_lm19631_mmul_avm_enable),
        .out_lm19631_mmul_avm_read(i_llvm_fpga_mem_lm19631_mmul251_out_lm19631_mmul_avm_read),
        .out_lm19631_mmul_avm_write(i_llvm_fpga_mem_lm19631_mmul251_out_lm19631_mmul_avm_write),
        .out_lm19631_mmul_avm_writedata(i_llvm_fpga_mem_lm19631_mmul251_out_lm19631_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_30_ext_sig_sync_out_x(GPOUT,657)
    assign out_lm19631_mmul_avm_address = i_llvm_fpga_mem_lm19631_mmul251_out_lm19631_mmul_avm_address;
    assign out_lm19631_mmul_avm_enable = i_llvm_fpga_mem_lm19631_mmul251_out_lm19631_mmul_avm_enable;
    assign out_lm19631_mmul_avm_read = i_llvm_fpga_mem_lm19631_mmul251_out_lm19631_mmul_avm_read;
    assign out_lm19631_mmul_avm_write = i_llvm_fpga_mem_lm19631_mmul251_out_lm19631_mmul_avm_write;
    assign out_lm19631_mmul_avm_writedata = i_llvm_fpga_mem_lm19631_mmul251_out_lm19631_mmul_avm_writedata;
    assign out_lm19631_mmul_avm_byteenable = i_llvm_fpga_mem_lm19631_mmul251_out_lm19631_mmul_avm_byteenable;
    assign out_lm19631_mmul_avm_burstcount = i_llvm_fpga_mem_lm19631_mmul251_out_lm19631_mmul_avm_burstcount;

    // valid_fanout_reg33(REG,1199)@367 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg33_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg33_q <= $unsigned(redist139_sync_together518_aunroll_x_in_i_valid_75_q);
        end
    end

    // c_i32_960514(CONSTANT,98)
    assign c_i32_960514_q = $unsigned(32'b00000000000000000000001111000000);

    // i_add39_30_mmul256(ADD,125)@367
    assign i_add39_30_mmul256_a = {1'b0, redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_q};
    assign i_add39_30_mmul256_b = {1'b0, c_i32_960514_q};
    assign i_add39_30_mmul256_o = $unsigned(i_add39_30_mmul256_a) + $unsigned(i_add39_30_mmul256_b);
    assign i_add39_30_mmul256_q = i_add39_30_mmul256_o[32:0];

    // bgTrunc_i_add39_30_mmul256_sel_x(BITSELECT,557)@367
    assign bgTrunc_i_add39_30_mmul256_sel_x_b = i_add39_30_mmul256_q[31:0];

    // i_idxprom40_30_mmul257_sel_x(BITSELECT,1071)@367
    assign i_idxprom40_30_mmul257_sel_x_b = $unsigned({{32{bgTrunc_i_add39_30_mmul256_sel_x_b[31]}}, bgTrunc_i_add39_30_mmul256_sel_x_b[31:0]});

    // i_arrayidx41_3069_mmul0_dupName_0_trunc_sel_x(BITSELECT,951)@367
    assign i_arrayidx41_3069_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_30_mmul257_sel_x_b[13:0];

    // i_arrayidx41_3069_mmul0_narrow_x(BITSELECT,944)@367
    assign i_arrayidx41_3069_mmul0_narrow_x_b = i_arrayidx41_3069_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // i_arrayidx41_3069_mmul0_shift_join_x(BITJOIN,945)@367
    assign i_arrayidx41_3069_mmul0_shift_join_x_q = {i_arrayidx41_3069_mmul0_narrow_x_b, i_arrayidx414_mmul18_vt_const_1_q};

    // i_arrayidx41_3069_mmul0_add_x(ADD,941)@367
    assign i_arrayidx41_3069_mmul0_add_x_a = {1'b0, redist49_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_74_q};
    assign i_arrayidx41_3069_mmul0_add_x_b = {1'b0, i_arrayidx41_3069_mmul0_shift_join_x_q};
    assign i_arrayidx41_3069_mmul0_add_x_o = $unsigned(i_arrayidx41_3069_mmul0_add_x_a) + $unsigned(i_arrayidx41_3069_mmul0_add_x_b);
    assign i_arrayidx41_3069_mmul0_add_x_q = i_arrayidx41_3069_mmul0_add_x_o[14:0];

    // i_arrayidx41_3069_mmul0_dupName_2_trunc_sel_x(BITSELECT,952)@367
    assign i_arrayidx41_3069_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_3069_mmul0_add_x_q[13:0];

    // redist231_i_arrayidx41_3069_mmul0_dupName_2_trunc_sel_x_b_1(DELAY,1563)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist231_i_arrayidx41_3069_mmul0_dupName_2_trunc_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist231_i_arrayidx41_3069_mmul0_dupName_2_trunc_sel_x_b_1_q <= $unsigned(i_arrayidx41_3069_mmul0_dupName_2_trunc_sel_x_b);
        end
    end

    // i_arrayidx41_3069_mmul0_append_upper_bits_x(BITJOIN,942)@368
    assign i_arrayidx41_3069_mmul0_append_upper_bits_x_q = {redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_q, redist231_i_arrayidx41_3069_mmul0_dupName_2_trunc_sel_x_b_1_q};

    // i_arrayidx41_3069_mmul258_vt_select_63(BITSELECT,205)@368
    assign i_arrayidx41_3069_mmul258_vt_select_63_b = i_arrayidx41_3069_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_3069_mmul258_vt_join(BITJOIN,204)@368
    assign i_arrayidx41_3069_mmul258_vt_join_q = {i_arrayidx41_3069_mmul258_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // i_llvm_fpga_mem_lm20032_mmul259(BLACKBOX,360)@368
    // in in_i_stall@20000000
    // out out_lm20032_mmul_avm_address@20000000
    // out out_lm20032_mmul_avm_burstcount@20000000
    // out out_lm20032_mmul_avm_byteenable@20000000
    // out out_lm20032_mmul_avm_enable@20000000
    // out out_lm20032_mmul_avm_read@20000000
    // out out_lm20032_mmul_avm_write@20000000
    // out out_lm20032_mmul_avm_writedata@20000000
    // out out_o_readdata@373
    // out out_o_stall@372
    // out out_o_valid@373
    mmul_i_llvm_fpga_mem_lm20032_0 thei_llvm_fpga_mem_lm20032_mmul259 (
        .in_AddrOffset(redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_3069_mmul258_vt_join_q),
        .in_i_dependence(i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor155_mmul6_q),
        .in_i_predicate(redist285_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor152_mmul2_q_36_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg33_q),
        .in_lm20032_mmul_avm_readdata(in_lm20032_mmul_avm_readdata),
        .in_lm20032_mmul_avm_readdatavalid(in_lm20032_mmul_avm_readdatavalid),
        .in_lm20032_mmul_avm_waitrequest(in_lm20032_mmul_avm_waitrequest),
        .in_lm20032_mmul_avm_writeack(in_lm20032_mmul_avm_writeack),
        .out_lm20032_mmul_avm_address(i_llvm_fpga_mem_lm20032_mmul259_out_lm20032_mmul_avm_address),
        .out_lm20032_mmul_avm_burstcount(i_llvm_fpga_mem_lm20032_mmul259_out_lm20032_mmul_avm_burstcount),
        .out_lm20032_mmul_avm_byteenable(i_llvm_fpga_mem_lm20032_mmul259_out_lm20032_mmul_avm_byteenable),
        .out_lm20032_mmul_avm_enable(i_llvm_fpga_mem_lm20032_mmul259_out_lm20032_mmul_avm_enable),
        .out_lm20032_mmul_avm_read(i_llvm_fpga_mem_lm20032_mmul259_out_lm20032_mmul_avm_read),
        .out_lm20032_mmul_avm_write(i_llvm_fpga_mem_lm20032_mmul259_out_lm20032_mmul_avm_write),
        .out_lm20032_mmul_avm_writedata(i_llvm_fpga_mem_lm20032_mmul259_out_lm20032_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_31_ext_sig_sync_out_x(GPOUT,660)
    assign out_lm20032_mmul_avm_address = i_llvm_fpga_mem_lm20032_mmul259_out_lm20032_mmul_avm_address;
    assign out_lm20032_mmul_avm_enable = i_llvm_fpga_mem_lm20032_mmul259_out_lm20032_mmul_avm_enable;
    assign out_lm20032_mmul_avm_read = i_llvm_fpga_mem_lm20032_mmul259_out_lm20032_mmul_avm_read;
    assign out_lm20032_mmul_avm_write = i_llvm_fpga_mem_lm20032_mmul259_out_lm20032_mmul_avm_write;
    assign out_lm20032_mmul_avm_writedata = i_llvm_fpga_mem_lm20032_mmul259_out_lm20032_mmul_avm_writedata;
    assign out_lm20032_mmul_avm_byteenable = i_llvm_fpga_mem_lm20032_mmul259_out_lm20032_mmul_avm_byteenable;
    assign out_lm20032_mmul_avm_burstcount = i_llvm_fpga_mem_lm20032_mmul259_out_lm20032_mmul_avm_burstcount;

    // valid_fanout_reg34(REG,1200)@367 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg34_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg34_q <= $unsigned(redist139_sync_together518_aunroll_x_in_i_valid_75_q);
        end
    end

    // c_i32_992515(CONSTANT,100)
    assign c_i32_992515_q = $unsigned(32'b00000000000000000000001111100000);

    // i_add39_31_mmul264(ADD,126)@367
    assign i_add39_31_mmul264_a = {1'b0, redist84_sync_together518_aunroll_x_in_c0_eni9_6_tpl_75_mem_q};
    assign i_add39_31_mmul264_b = {1'b0, c_i32_992515_q};
    assign i_add39_31_mmul264_o = $unsigned(i_add39_31_mmul264_a) + $unsigned(i_add39_31_mmul264_b);
    assign i_add39_31_mmul264_q = i_add39_31_mmul264_o[32:0];

    // bgTrunc_i_add39_31_mmul264_sel_x(BITSELECT,558)@367
    assign bgTrunc_i_add39_31_mmul264_sel_x_b = i_add39_31_mmul264_q[31:0];

    // i_idxprom40_31_mmul265_sel_x(BITSELECT,1072)@367
    assign i_idxprom40_31_mmul265_sel_x_b = $unsigned({{32{bgTrunc_i_add39_31_mmul264_sel_x_b[31]}}, bgTrunc_i_add39_31_mmul264_sel_x_b[31:0]});

    // i_arrayidx41_3171_mmul0_dupName_0_trunc_sel_x(BITSELECT,975)@367
    assign i_arrayidx41_3171_mmul0_dupName_0_trunc_sel_x_b = i_idxprom40_31_mmul265_sel_x_b[13:0];

    // i_arrayidx41_3171_mmul0_narrow_x(BITSELECT,968)@367
    assign i_arrayidx41_3171_mmul0_narrow_x_b = i_arrayidx41_3171_mmul0_dupName_0_trunc_sel_x_b[11:0];

    // i_arrayidx41_3171_mmul0_shift_join_x(BITJOIN,969)@367
    assign i_arrayidx41_3171_mmul0_shift_join_x_q = {i_arrayidx41_3171_mmul0_narrow_x_b, i_arrayidx414_mmul18_vt_const_1_q};

    // i_arrayidx41_3171_mmul0_add_x(ADD,965)@367
    assign i_arrayidx41_3171_mmul0_add_x_a = {1'b0, redist49_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_c_74_q};
    assign i_arrayidx41_3171_mmul0_add_x_b = {1'b0, i_arrayidx41_3171_mmul0_shift_join_x_q};
    assign i_arrayidx41_3171_mmul0_add_x_o = $unsigned(i_arrayidx41_3171_mmul0_add_x_a) + $unsigned(i_arrayidx41_3171_mmul0_add_x_b);
    assign i_arrayidx41_3171_mmul0_add_x_q = i_arrayidx41_3171_mmul0_add_x_o[14:0];

    // i_arrayidx41_3171_mmul0_dupName_2_trunc_sel_x(BITSELECT,976)@367
    assign i_arrayidx41_3171_mmul0_dupName_2_trunc_sel_x_b = i_arrayidx41_3171_mmul0_add_x_q[13:0];

    // redist229_i_arrayidx41_3171_mmul0_dupName_2_trunc_sel_x_b_1(DELAY,1561)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist229_i_arrayidx41_3171_mmul0_dupName_2_trunc_sel_x_b_1_q <= '0;
        end
        else
        begin
            redist229_i_arrayidx41_3171_mmul0_dupName_2_trunc_sel_x_b_1_q <= $unsigned(i_arrayidx41_3171_mmul0_dupName_2_trunc_sel_x_b);
        end
    end

    // i_arrayidx41_3171_mmul0_append_upper_bits_x(BITJOIN,966)@368
    assign i_arrayidx41_3171_mmul0_append_upper_bits_x_q = {redist24_i_arrayidx414_mmul0_upper_bits_x_merged_bit_select_b_75_mem_q, redist229_i_arrayidx41_3171_mmul0_dupName_2_trunc_sel_x_b_1_q};

    // i_arrayidx41_3171_mmul266_vt_select_63(BITSELECT,211)@368
    assign i_arrayidx41_3171_mmul266_vt_select_63_b = i_arrayidx41_3171_mmul0_append_upper_bits_x_q[63:2];

    // i_arrayidx41_3171_mmul266_vt_join(BITJOIN,210)@368
    assign i_arrayidx41_3171_mmul266_vt_join_q = {i_arrayidx41_3171_mmul266_vt_select_63_b, i_arrayidx414_mmul18_vt_const_1_q};

    // i_llvm_fpga_mem_lm20433_mmul267(BLACKBOX,361)@368
    // in in_i_stall@20000000
    // out out_lm20433_mmul_avm_address@20000000
    // out out_lm20433_mmul_avm_burstcount@20000000
    // out out_lm20433_mmul_avm_byteenable@20000000
    // out out_lm20433_mmul_avm_enable@20000000
    // out out_lm20433_mmul_avm_read@20000000
    // out out_lm20433_mmul_avm_write@20000000
    // out out_lm20433_mmul_avm_writedata@20000000
    // out out_o_readdata@373
    // out out_o_stall@372
    // out out_o_valid@373
    mmul_i_llvm_fpga_mem_lm20433_0 thei_llvm_fpga_mem_lm20433_mmul267 (
        .in_AddrOffset(redist110_sync_together518_aunroll_x_in_c0_eni9_7_tpl_76_mem_q),
        .in_flush(in_flush),
        .in_i_address(i_arrayidx41_3171_mmul266_vt_join_q),
        .in_i_dependence(i_llvm_fpga_fanout_i1_c0_ene3135_fanout_adaptor155_mmul6_q),
        .in_i_predicate(redist285_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor152_mmul2_q_36_q),
        .in_i_stall(GND_q),
        .in_i_valid(valid_fanout_reg34_q),
        .in_lm20433_mmul_avm_readdata(in_lm20433_mmul_avm_readdata),
        .in_lm20433_mmul_avm_readdatavalid(in_lm20433_mmul_avm_readdatavalid),
        .in_lm20433_mmul_avm_waitrequest(in_lm20433_mmul_avm_waitrequest),
        .in_lm20433_mmul_avm_writeack(in_lm20433_mmul_avm_writeack),
        .out_lm20433_mmul_avm_address(i_llvm_fpga_mem_lm20433_mmul267_out_lm20433_mmul_avm_address),
        .out_lm20433_mmul_avm_burstcount(i_llvm_fpga_mem_lm20433_mmul267_out_lm20433_mmul_avm_burstcount),
        .out_lm20433_mmul_avm_byteenable(i_llvm_fpga_mem_lm20433_mmul267_out_lm20433_mmul_avm_byteenable),
        .out_lm20433_mmul_avm_enable(i_llvm_fpga_mem_lm20433_mmul267_out_lm20433_mmul_avm_enable),
        .out_lm20433_mmul_avm_read(i_llvm_fpga_mem_lm20433_mmul267_out_lm20433_mmul_avm_read),
        .out_lm20433_mmul_avm_write(i_llvm_fpga_mem_lm20433_mmul267_out_lm20433_mmul_avm_write),
        .out_lm20433_mmul_avm_writedata(i_llvm_fpga_mem_lm20433_mmul267_out_lm20433_mmul_avm_writedata),
        .out_o_readdata(i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata),
        .out_o_stall(),
        .out_o_valid(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_32_ext_sig_sync_out_x(GPOUT,662)
    assign out_lm20433_mmul_avm_address = i_llvm_fpga_mem_lm20433_mmul267_out_lm20433_mmul_avm_address;
    assign out_lm20433_mmul_avm_enable = i_llvm_fpga_mem_lm20433_mmul267_out_lm20433_mmul_avm_enable;
    assign out_lm20433_mmul_avm_read = i_llvm_fpga_mem_lm20433_mmul267_out_lm20433_mmul_avm_read;
    assign out_lm20433_mmul_avm_write = i_llvm_fpga_mem_lm20433_mmul267_out_lm20433_mmul_avm_write;
    assign out_lm20433_mmul_avm_writedata = i_llvm_fpga_mem_lm20433_mmul267_out_lm20433_mmul_avm_writedata;
    assign out_lm20433_mmul_avm_byteenable = i_llvm_fpga_mem_lm20433_mmul267_out_lm20433_mmul_avm_byteenable;
    assign out_lm20433_mmul_avm_burstcount = i_llvm_fpga_mem_lm20433_mmul267_out_lm20433_mmul_avm_burstcount;

    // redist140_sync_together518_aunroll_x_in_i_valid_85(DELAY,1472)
    dspba_delay_ver #( .width(1), .depth(10), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist140_sync_together518_aunroll_x_in_i_valid_85 ( .xin(redist139_sync_together518_aunroll_x_in_i_valid_75_q), .xout(redist140_sync_together518_aunroll_x_in_i_valid_85_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // valid_fanout_reg35(REG,1201)@377 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg35_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg35_q <= $unsigned(redist140_sync_together518_aunroll_x_in_i_valid_85_q);
        end
    end

    // i_lm802_toi1_intcast67_mmul21_sel_x(BITSELECT,1152)@298
    assign i_lm802_toi1_intcast67_mmul21_sel_x_b = i_llvm_fpga_mem_lm802_mmul19_out_o_readdata[0:0];

    // redist150_i_lm802_toi1_intcast67_mmul21_sel_x_b_75(DELAY,1482)
    dspba_delay_ver #( .width(1), .depth(75), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist150_i_lm802_toi1_intcast67_mmul21_sel_x_b_75 ( .xin(i_lm802_toi1_intcast67_mmul21_sel_x_b), .xout(redist150_i_lm802_toi1_intcast67_mmul21_sel_x_b_75_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist151_i_lm802_toi1_intcast67_mmul21_sel_x_b_80(DELAY,1483)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist151_i_lm802_toi1_intcast67_mmul21_sel_x_b_80_delay_0 <= '0;
            redist151_i_lm802_toi1_intcast67_mmul21_sel_x_b_80_delay_1 <= '0;
            redist151_i_lm802_toi1_intcast67_mmul21_sel_x_b_80_delay_2 <= '0;
            redist151_i_lm802_toi1_intcast67_mmul21_sel_x_b_80_delay_3 <= '0;
            redist151_i_lm802_toi1_intcast67_mmul21_sel_x_b_80_q <= '0;
        end
        else
        begin
            redist151_i_lm802_toi1_intcast67_mmul21_sel_x_b_80_delay_0 <= $unsigned(redist150_i_lm802_toi1_intcast67_mmul21_sel_x_b_75_q);
            redist151_i_lm802_toi1_intcast67_mmul21_sel_x_b_80_delay_1 <= redist151_i_lm802_toi1_intcast67_mmul21_sel_x_b_80_delay_0;
            redist151_i_lm802_toi1_intcast67_mmul21_sel_x_b_80_delay_2 <= redist151_i_lm802_toi1_intcast67_mmul21_sel_x_b_80_delay_1;
            redist151_i_lm802_toi1_intcast67_mmul21_sel_x_b_80_delay_3 <= redist151_i_lm802_toi1_intcast67_mmul21_sel_x_b_80_delay_2;
            redist151_i_lm802_toi1_intcast67_mmul21_sel_x_b_80_q <= redist151_i_lm802_toi1_intcast67_mmul21_sel_x_b_80_delay_3;
        end
    end

    // i_lm843_toi1_intcast65_mmul29_sel_x(BITSELECT,1154)@301
    assign i_lm843_toi1_intcast65_mmul29_sel_x_b = i_llvm_fpga_mem_lm843_mmul27_out_o_readdata[0:0];

    // redist148_i_lm843_toi1_intcast65_mmul29_sel_x_b_72(DELAY,1480)
    dspba_delay_ver #( .width(1), .depth(72), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist148_i_lm843_toi1_intcast65_mmul29_sel_x_b_72 ( .xin(i_lm843_toi1_intcast65_mmul29_sel_x_b), .xout(redist148_i_lm843_toi1_intcast65_mmul29_sel_x_b_72_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist149_i_lm843_toi1_intcast65_mmul29_sel_x_b_76(DELAY,1481)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist149_i_lm843_toi1_intcast65_mmul29_sel_x_b_76_delay_0 <= '0;
            redist149_i_lm843_toi1_intcast65_mmul29_sel_x_b_76_delay_1 <= '0;
            redist149_i_lm843_toi1_intcast65_mmul29_sel_x_b_76_delay_2 <= '0;
            redist149_i_lm843_toi1_intcast65_mmul29_sel_x_b_76_q <= '0;
        end
        else
        begin
            redist149_i_lm843_toi1_intcast65_mmul29_sel_x_b_76_delay_0 <= $unsigned(redist148_i_lm843_toi1_intcast65_mmul29_sel_x_b_72_q);
            redist149_i_lm843_toi1_intcast65_mmul29_sel_x_b_76_delay_1 <= redist149_i_lm843_toi1_intcast65_mmul29_sel_x_b_76_delay_0;
            redist149_i_lm843_toi1_intcast65_mmul29_sel_x_b_76_delay_2 <= redist149_i_lm843_toi1_intcast65_mmul29_sel_x_b_76_delay_1;
            redist149_i_lm843_toi1_intcast65_mmul29_sel_x_b_76_q <= redist149_i_lm843_toi1_intcast65_mmul29_sel_x_b_76_delay_2;
        end
    end

    // i_lm884_toi1_intcast63_mmul37_sel_x(BITSELECT,1156)@304
    assign i_lm884_toi1_intcast63_mmul37_sel_x_b = i_llvm_fpga_mem_lm884_mmul35_out_o_readdata[0:0];

    // redist146_i_lm884_toi1_intcast63_mmul37_sel_x_b_69(DELAY,1478)
    dspba_delay_ver #( .width(1), .depth(69), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist146_i_lm884_toi1_intcast63_mmul37_sel_x_b_69 ( .xin(i_lm884_toi1_intcast63_mmul37_sel_x_b), .xout(redist146_i_lm884_toi1_intcast63_mmul37_sel_x_b_69_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist147_i_lm884_toi1_intcast63_mmul37_sel_x_b_73(DELAY,1479)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist147_i_lm884_toi1_intcast63_mmul37_sel_x_b_73_delay_0 <= '0;
            redist147_i_lm884_toi1_intcast63_mmul37_sel_x_b_73_delay_1 <= '0;
            redist147_i_lm884_toi1_intcast63_mmul37_sel_x_b_73_delay_2 <= '0;
            redist147_i_lm884_toi1_intcast63_mmul37_sel_x_b_73_q <= '0;
        end
        else
        begin
            redist147_i_lm884_toi1_intcast63_mmul37_sel_x_b_73_delay_0 <= $unsigned(redist146_i_lm884_toi1_intcast63_mmul37_sel_x_b_69_q);
            redist147_i_lm884_toi1_intcast63_mmul37_sel_x_b_73_delay_1 <= redist147_i_lm884_toi1_intcast63_mmul37_sel_x_b_73_delay_0;
            redist147_i_lm884_toi1_intcast63_mmul37_sel_x_b_73_delay_2 <= redist147_i_lm884_toi1_intcast63_mmul37_sel_x_b_73_delay_1;
            redist147_i_lm884_toi1_intcast63_mmul37_sel_x_b_73_q <= redist147_i_lm884_toi1_intcast63_mmul37_sel_x_b_73_delay_2;
        end
    end

    // i_lm925_toi1_intcast61_mmul45_sel_x(BITSELECT,1158)@307
    assign i_lm925_toi1_intcast61_mmul45_sel_x_b = i_llvm_fpga_mem_lm925_mmul43_out_o_readdata[0:0];

    // redist144_i_lm925_toi1_intcast61_mmul45_sel_x_b_66(DELAY,1476)
    dspba_delay_ver #( .width(1), .depth(66), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist144_i_lm925_toi1_intcast61_mmul45_sel_x_b_66 ( .xin(i_lm925_toi1_intcast61_mmul45_sel_x_b), .xout(redist144_i_lm925_toi1_intcast61_mmul45_sel_x_b_66_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist145_i_lm925_toi1_intcast61_mmul45_sel_x_b_70(DELAY,1477)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist145_i_lm925_toi1_intcast61_mmul45_sel_x_b_70_delay_0 <= '0;
            redist145_i_lm925_toi1_intcast61_mmul45_sel_x_b_70_delay_1 <= '0;
            redist145_i_lm925_toi1_intcast61_mmul45_sel_x_b_70_delay_2 <= '0;
            redist145_i_lm925_toi1_intcast61_mmul45_sel_x_b_70_q <= '0;
        end
        else
        begin
            redist145_i_lm925_toi1_intcast61_mmul45_sel_x_b_70_delay_0 <= $unsigned(redist144_i_lm925_toi1_intcast61_mmul45_sel_x_b_66_q);
            redist145_i_lm925_toi1_intcast61_mmul45_sel_x_b_70_delay_1 <= redist145_i_lm925_toi1_intcast61_mmul45_sel_x_b_70_delay_0;
            redist145_i_lm925_toi1_intcast61_mmul45_sel_x_b_70_delay_2 <= redist145_i_lm925_toi1_intcast61_mmul45_sel_x_b_70_delay_1;
            redist145_i_lm925_toi1_intcast61_mmul45_sel_x_b_70_q <= redist145_i_lm925_toi1_intcast61_mmul45_sel_x_b_70_delay_2;
        end
    end

    // redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_notEnable(LOGICAL,2567)
    assign redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_nor(LOGICAL,2568)
    assign redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_nor_q = ~ (redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_notEnable_q | redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_sticky_ena_q);

    // redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_last(CONSTANT,2564)
    assign redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_last_q = $unsigned(6'b011110);

    // redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_cmp(LOGICAL,2565)
    assign redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_cmp_b = {1'b0, redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_rdcnt_q};
    assign redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_cmp_q = $unsigned(redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_last_q == redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_cmpReg(REG,2566)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_cmpReg_q <= $unsigned(redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_cmp_q);
        end
    end

    // redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_sticky_ena(REG,2569)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_nor_q == 1'b1)
        begin
            redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_sticky_ena_q <= $unsigned(redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_cmpReg_q);
        end
    end

    // redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_enaAnd(LOGICAL,2570)
    assign redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_enaAnd_q = redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_sticky_ena_q & VCC_q;

    // redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_rdcnt(COUNTER,2562)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_rdcnt_i <= $unsigned(redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_rdcnt_q = redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_rdcnt_i[4:0];

    // i_lm966_toi1_intcast59_mmul53_sel_x(BITSELECT,1160)@310
    assign i_lm966_toi1_intcast59_mmul53_sel_x_b = i_llvm_fpga_mem_lm966_mmul51_out_o_readdata[0:0];

    // redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_wraddr(REG,2563)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_wraddr_q <= $unsigned(redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_rdcnt_q);
        end
    end

    // redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem(DUALMEM,2561)
    assign redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_ia = $unsigned(i_lm966_toi1_intcast59_mmul53_sel_x_b);
    assign redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_aa = redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_wraddr_q;
    assign redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_ab = redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_rdcnt_q;
    assign redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_dmem (
        .clocken1(redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_aa),
        .data_a(redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_ab),
        .q_b(redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_q = redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_iq[0:0];

    // redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63(DELAY,1474)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63 ( .xin(redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_split_0_mem_q), .xout(redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist143_i_lm966_toi1_intcast59_mmul53_sel_x_b_67(DELAY,1475)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist143_i_lm966_toi1_intcast59_mmul53_sel_x_b_67_delay_0 <= '0;
            redist143_i_lm966_toi1_intcast59_mmul53_sel_x_b_67_delay_1 <= '0;
            redist143_i_lm966_toi1_intcast59_mmul53_sel_x_b_67_delay_2 <= '0;
            redist143_i_lm966_toi1_intcast59_mmul53_sel_x_b_67_q <= '0;
        end
        else
        begin
            redist143_i_lm966_toi1_intcast59_mmul53_sel_x_b_67_delay_0 <= $unsigned(redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_q);
            redist143_i_lm966_toi1_intcast59_mmul53_sel_x_b_67_delay_1 <= redist143_i_lm966_toi1_intcast59_mmul53_sel_x_b_67_delay_0;
            redist143_i_lm966_toi1_intcast59_mmul53_sel_x_b_67_delay_2 <= redist143_i_lm966_toi1_intcast59_mmul53_sel_x_b_67_delay_1;
            redist143_i_lm966_toi1_intcast59_mmul53_sel_x_b_67_q <= redist143_i_lm966_toi1_intcast59_mmul53_sel_x_b_67_delay_2;
        end
    end

    // redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_notEnable(LOGICAL,2577)
    assign redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_nor(LOGICAL,2578)
    assign redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_nor_q = ~ (redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_notEnable_q | redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_sticky_ena_q);

    // redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_last(CONSTANT,2574)
    assign redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_last_q = $unsigned(6'b011110);

    // redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_cmp(LOGICAL,2575)
    assign redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_cmp_b = {1'b0, redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_rdcnt_q};
    assign redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_cmp_q = $unsigned(redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_last_q == redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_cmpReg(REG,2576)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_cmpReg_q <= $unsigned(redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_cmp_q);
        end
    end

    // redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_sticky_ena(REG,2579)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_nor_q == 1'b1)
        begin
            redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_sticky_ena_q <= $unsigned(redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_cmpReg_q);
        end
    end

    // redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_enaAnd(LOGICAL,2580)
    assign redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_enaAnd_q = redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_sticky_ena_q & VCC_q;

    // redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_rdcnt(COUNTER,2572)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_rdcnt_i <= $unsigned(redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_rdcnt_q = redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_rdcnt_i[4:0];

    // i_lm1007_toi1_intcast57_mmul61_sel_x(BITSELECT,1098)@313
    assign i_lm1007_toi1_intcast57_mmul61_sel_x_b = i_llvm_fpga_mem_lm1007_mmul59_out_o_readdata[0:0];

    // redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_wraddr(REG,2573)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_wraddr_q <= $unsigned(redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_rdcnt_q);
        end
    end

    // redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem(DUALMEM,2571)
    assign redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_ia = $unsigned(i_lm1007_toi1_intcast57_mmul61_sel_x_b);
    assign redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_aa = redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_wraddr_q;
    assign redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_ab = redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_rdcnt_q;
    assign redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_dmem (
        .clocken1(redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_aa),
        .data_a(redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_ab),
        .q_b(redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_q = redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_iq[0:0];

    // redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60(DELAY,1522)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60 ( .xin(redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_split_0_mem_q), .xout(redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist191_i_lm1007_toi1_intcast57_mmul61_sel_x_b_64(DELAY,1523)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist191_i_lm1007_toi1_intcast57_mmul61_sel_x_b_64_delay_0 <= '0;
            redist191_i_lm1007_toi1_intcast57_mmul61_sel_x_b_64_delay_1 <= '0;
            redist191_i_lm1007_toi1_intcast57_mmul61_sel_x_b_64_delay_2 <= '0;
            redist191_i_lm1007_toi1_intcast57_mmul61_sel_x_b_64_q <= '0;
        end
        else
        begin
            redist191_i_lm1007_toi1_intcast57_mmul61_sel_x_b_64_delay_0 <= $unsigned(redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_q);
            redist191_i_lm1007_toi1_intcast57_mmul61_sel_x_b_64_delay_1 <= redist191_i_lm1007_toi1_intcast57_mmul61_sel_x_b_64_delay_0;
            redist191_i_lm1007_toi1_intcast57_mmul61_sel_x_b_64_delay_2 <= redist191_i_lm1007_toi1_intcast57_mmul61_sel_x_b_64_delay_1;
            redist191_i_lm1007_toi1_intcast57_mmul61_sel_x_b_64_q <= redist191_i_lm1007_toi1_intcast57_mmul61_sel_x_b_64_delay_2;
        end
    end

    // i_lm1048_toi1_intcast55_mmul69_sel_x(BITSELECT,1100)@316
    assign i_lm1048_toi1_intcast55_mmul69_sel_x_b = i_llvm_fpga_mem_lm1048_mmul67_out_o_readdata[0:0];

    // redist188_i_lm1048_toi1_intcast55_mmul69_sel_x_b_57(DELAY,1520)
    dspba_delay_ver #( .width(1), .depth(57), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist188_i_lm1048_toi1_intcast55_mmul69_sel_x_b_57 ( .xin(i_lm1048_toi1_intcast55_mmul69_sel_x_b), .xout(redist188_i_lm1048_toi1_intcast55_mmul69_sel_x_b_57_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist189_i_lm1048_toi1_intcast55_mmul69_sel_x_b_61(DELAY,1521)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist189_i_lm1048_toi1_intcast55_mmul69_sel_x_b_61_delay_0 <= '0;
            redist189_i_lm1048_toi1_intcast55_mmul69_sel_x_b_61_delay_1 <= '0;
            redist189_i_lm1048_toi1_intcast55_mmul69_sel_x_b_61_delay_2 <= '0;
            redist189_i_lm1048_toi1_intcast55_mmul69_sel_x_b_61_q <= '0;
        end
        else
        begin
            redist189_i_lm1048_toi1_intcast55_mmul69_sel_x_b_61_delay_0 <= $unsigned(redist188_i_lm1048_toi1_intcast55_mmul69_sel_x_b_57_q);
            redist189_i_lm1048_toi1_intcast55_mmul69_sel_x_b_61_delay_1 <= redist189_i_lm1048_toi1_intcast55_mmul69_sel_x_b_61_delay_0;
            redist189_i_lm1048_toi1_intcast55_mmul69_sel_x_b_61_delay_2 <= redist189_i_lm1048_toi1_intcast55_mmul69_sel_x_b_61_delay_1;
            redist189_i_lm1048_toi1_intcast55_mmul69_sel_x_b_61_q <= redist189_i_lm1048_toi1_intcast55_mmul69_sel_x_b_61_delay_2;
        end
    end

    // i_lm1089_toi1_intcast53_mmul77_sel_x(BITSELECT,1102)@319
    assign i_lm1089_toi1_intcast53_mmul77_sel_x_b = i_llvm_fpga_mem_lm1089_mmul75_out_o_readdata[0:0];

    // redist186_i_lm1089_toi1_intcast53_mmul77_sel_x_b_54(DELAY,1518)
    dspba_delay_ver #( .width(1), .depth(54), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist186_i_lm1089_toi1_intcast53_mmul77_sel_x_b_54 ( .xin(i_lm1089_toi1_intcast53_mmul77_sel_x_b), .xout(redist186_i_lm1089_toi1_intcast53_mmul77_sel_x_b_54_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist187_i_lm1089_toi1_intcast53_mmul77_sel_x_b_57(DELAY,1519)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist187_i_lm1089_toi1_intcast53_mmul77_sel_x_b_57_delay_0 <= '0;
            redist187_i_lm1089_toi1_intcast53_mmul77_sel_x_b_57_delay_1 <= '0;
            redist187_i_lm1089_toi1_intcast53_mmul77_sel_x_b_57_q <= '0;
        end
        else
        begin
            redist187_i_lm1089_toi1_intcast53_mmul77_sel_x_b_57_delay_0 <= $unsigned(redist186_i_lm1089_toi1_intcast53_mmul77_sel_x_b_54_q);
            redist187_i_lm1089_toi1_intcast53_mmul77_sel_x_b_57_delay_1 <= redist187_i_lm1089_toi1_intcast53_mmul77_sel_x_b_57_delay_0;
            redist187_i_lm1089_toi1_intcast53_mmul77_sel_x_b_57_q <= redist187_i_lm1089_toi1_intcast53_mmul77_sel_x_b_57_delay_1;
        end
    end

    // i_lm11210_toi1_intcast51_mmul85_sel_x(BITSELECT,1104)@322
    assign i_lm11210_toi1_intcast51_mmul85_sel_x_b = i_llvm_fpga_mem_lm11210_mmul83_out_o_readdata[0:0];

    // redist184_i_lm11210_toi1_intcast51_mmul85_sel_x_b_51(DELAY,1516)
    dspba_delay_ver #( .width(1), .depth(51), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist184_i_lm11210_toi1_intcast51_mmul85_sel_x_b_51 ( .xin(i_lm11210_toi1_intcast51_mmul85_sel_x_b), .xout(redist184_i_lm11210_toi1_intcast51_mmul85_sel_x_b_51_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist185_i_lm11210_toi1_intcast51_mmul85_sel_x_b_54(DELAY,1517)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist185_i_lm11210_toi1_intcast51_mmul85_sel_x_b_54_delay_0 <= '0;
            redist185_i_lm11210_toi1_intcast51_mmul85_sel_x_b_54_delay_1 <= '0;
            redist185_i_lm11210_toi1_intcast51_mmul85_sel_x_b_54_q <= '0;
        end
        else
        begin
            redist185_i_lm11210_toi1_intcast51_mmul85_sel_x_b_54_delay_0 <= $unsigned(redist184_i_lm11210_toi1_intcast51_mmul85_sel_x_b_51_q);
            redist185_i_lm11210_toi1_intcast51_mmul85_sel_x_b_54_delay_1 <= redist185_i_lm11210_toi1_intcast51_mmul85_sel_x_b_54_delay_0;
            redist185_i_lm11210_toi1_intcast51_mmul85_sel_x_b_54_q <= redist185_i_lm11210_toi1_intcast51_mmul85_sel_x_b_54_delay_1;
        end
    end

    // i_lm11611_toi1_intcast49_mmul93_sel_x(BITSELECT,1106)@325
    assign i_lm11611_toi1_intcast49_mmul93_sel_x_b = i_llvm_fpga_mem_lm11611_mmul91_out_o_readdata[0:0];

    // redist182_i_lm11611_toi1_intcast49_mmul93_sel_x_b_48(DELAY,1514)
    dspba_delay_ver #( .width(1), .depth(48), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist182_i_lm11611_toi1_intcast49_mmul93_sel_x_b_48 ( .xin(i_lm11611_toi1_intcast49_mmul93_sel_x_b), .xout(redist182_i_lm11611_toi1_intcast49_mmul93_sel_x_b_48_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist183_i_lm11611_toi1_intcast49_mmul93_sel_x_b_51(DELAY,1515)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist183_i_lm11611_toi1_intcast49_mmul93_sel_x_b_51_delay_0 <= '0;
            redist183_i_lm11611_toi1_intcast49_mmul93_sel_x_b_51_delay_1 <= '0;
            redist183_i_lm11611_toi1_intcast49_mmul93_sel_x_b_51_q <= '0;
        end
        else
        begin
            redist183_i_lm11611_toi1_intcast49_mmul93_sel_x_b_51_delay_0 <= $unsigned(redist182_i_lm11611_toi1_intcast49_mmul93_sel_x_b_48_q);
            redist183_i_lm11611_toi1_intcast49_mmul93_sel_x_b_51_delay_1 <= redist183_i_lm11611_toi1_intcast49_mmul93_sel_x_b_51_delay_0;
            redist183_i_lm11611_toi1_intcast49_mmul93_sel_x_b_51_q <= redist183_i_lm11611_toi1_intcast49_mmul93_sel_x_b_51_delay_1;
        end
    end

    // i_lm12012_toi1_intcast47_mmul101_sel_x(BITSELECT,1108)@328
    assign i_lm12012_toi1_intcast47_mmul101_sel_x_b = i_llvm_fpga_mem_lm12012_mmul99_out_o_readdata[0:0];

    // redist180_i_lm12012_toi1_intcast47_mmul101_sel_x_b_45(DELAY,1512)
    dspba_delay_ver #( .width(1), .depth(45), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist180_i_lm12012_toi1_intcast47_mmul101_sel_x_b_45 ( .xin(i_lm12012_toi1_intcast47_mmul101_sel_x_b), .xout(redist180_i_lm12012_toi1_intcast47_mmul101_sel_x_b_45_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist181_i_lm12012_toi1_intcast47_mmul101_sel_x_b_48(DELAY,1513)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist181_i_lm12012_toi1_intcast47_mmul101_sel_x_b_48_delay_0 <= '0;
            redist181_i_lm12012_toi1_intcast47_mmul101_sel_x_b_48_delay_1 <= '0;
            redist181_i_lm12012_toi1_intcast47_mmul101_sel_x_b_48_q <= '0;
        end
        else
        begin
            redist181_i_lm12012_toi1_intcast47_mmul101_sel_x_b_48_delay_0 <= $unsigned(redist180_i_lm12012_toi1_intcast47_mmul101_sel_x_b_45_q);
            redist181_i_lm12012_toi1_intcast47_mmul101_sel_x_b_48_delay_1 <= redist181_i_lm12012_toi1_intcast47_mmul101_sel_x_b_48_delay_0;
            redist181_i_lm12012_toi1_intcast47_mmul101_sel_x_b_48_q <= redist181_i_lm12012_toi1_intcast47_mmul101_sel_x_b_48_delay_1;
        end
    end

    // i_lm12413_toi1_intcast45_mmul109_sel_x(BITSELECT,1110)@331
    assign i_lm12413_toi1_intcast45_mmul109_sel_x_b = i_llvm_fpga_mem_lm12413_mmul107_out_o_readdata[0:0];

    // redist178_i_lm12413_toi1_intcast45_mmul109_sel_x_b_42(DELAY,1510)
    dspba_delay_ver #( .width(1), .depth(42), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist178_i_lm12413_toi1_intcast45_mmul109_sel_x_b_42 ( .xin(i_lm12413_toi1_intcast45_mmul109_sel_x_b), .xout(redist178_i_lm12413_toi1_intcast45_mmul109_sel_x_b_42_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist179_i_lm12413_toi1_intcast45_mmul109_sel_x_b_45(DELAY,1511)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist179_i_lm12413_toi1_intcast45_mmul109_sel_x_b_45_delay_0 <= '0;
            redist179_i_lm12413_toi1_intcast45_mmul109_sel_x_b_45_delay_1 <= '0;
            redist179_i_lm12413_toi1_intcast45_mmul109_sel_x_b_45_q <= '0;
        end
        else
        begin
            redist179_i_lm12413_toi1_intcast45_mmul109_sel_x_b_45_delay_0 <= $unsigned(redist178_i_lm12413_toi1_intcast45_mmul109_sel_x_b_42_q);
            redist179_i_lm12413_toi1_intcast45_mmul109_sel_x_b_45_delay_1 <= redist179_i_lm12413_toi1_intcast45_mmul109_sel_x_b_45_delay_0;
            redist179_i_lm12413_toi1_intcast45_mmul109_sel_x_b_45_q <= redist179_i_lm12413_toi1_intcast45_mmul109_sel_x_b_45_delay_1;
        end
    end

    // i_lm12814_toi1_intcast43_mmul117_sel_x(BITSELECT,1112)@334
    assign i_lm12814_toi1_intcast43_mmul117_sel_x_b = i_llvm_fpga_mem_lm12814_mmul115_out_o_readdata[0:0];

    // redist176_i_lm12814_toi1_intcast43_mmul117_sel_x_b_39(DELAY,1508)
    dspba_delay_ver #( .width(1), .depth(39), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist176_i_lm12814_toi1_intcast43_mmul117_sel_x_b_39 ( .xin(i_lm12814_toi1_intcast43_mmul117_sel_x_b), .xout(redist176_i_lm12814_toi1_intcast43_mmul117_sel_x_b_39_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist177_i_lm12814_toi1_intcast43_mmul117_sel_x_b_42(DELAY,1509)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist177_i_lm12814_toi1_intcast43_mmul117_sel_x_b_42_delay_0 <= '0;
            redist177_i_lm12814_toi1_intcast43_mmul117_sel_x_b_42_delay_1 <= '0;
            redist177_i_lm12814_toi1_intcast43_mmul117_sel_x_b_42_q <= '0;
        end
        else
        begin
            redist177_i_lm12814_toi1_intcast43_mmul117_sel_x_b_42_delay_0 <= $unsigned(redist176_i_lm12814_toi1_intcast43_mmul117_sel_x_b_39_q);
            redist177_i_lm12814_toi1_intcast43_mmul117_sel_x_b_42_delay_1 <= redist177_i_lm12814_toi1_intcast43_mmul117_sel_x_b_42_delay_0;
            redist177_i_lm12814_toi1_intcast43_mmul117_sel_x_b_42_q <= redist177_i_lm12814_toi1_intcast43_mmul117_sel_x_b_42_delay_1;
        end
    end

    // i_lm13215_toi1_intcast41_mmul125_sel_x(BITSELECT,1114)@337
    assign i_lm13215_toi1_intcast41_mmul125_sel_x_b = i_llvm_fpga_mem_lm13215_mmul123_out_o_readdata[0:0];

    // redist174_i_lm13215_toi1_intcast41_mmul125_sel_x_b_36(DELAY,1506)
    dspba_delay_ver #( .width(1), .depth(36), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist174_i_lm13215_toi1_intcast41_mmul125_sel_x_b_36 ( .xin(i_lm13215_toi1_intcast41_mmul125_sel_x_b), .xout(redist174_i_lm13215_toi1_intcast41_mmul125_sel_x_b_36_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist175_i_lm13215_toi1_intcast41_mmul125_sel_x_b_38(DELAY,1507)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist175_i_lm13215_toi1_intcast41_mmul125_sel_x_b_38_delay_0 <= '0;
            redist175_i_lm13215_toi1_intcast41_mmul125_sel_x_b_38_q <= '0;
        end
        else
        begin
            redist175_i_lm13215_toi1_intcast41_mmul125_sel_x_b_38_delay_0 <= $unsigned(redist174_i_lm13215_toi1_intcast41_mmul125_sel_x_b_36_q);
            redist175_i_lm13215_toi1_intcast41_mmul125_sel_x_b_38_q <= redist175_i_lm13215_toi1_intcast41_mmul125_sel_x_b_38_delay_0;
        end
    end

    // redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_notEnable(LOGICAL,2191)
    assign redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_notEnable_q = $unsigned(~ (VCC_q));

    // redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_nor(LOGICAL,2192)
    assign redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_nor_q = ~ (redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_notEnable_q | redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_sticky_ena_q);

    // redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_last(CONSTANT,2188)
    assign redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_last_q = $unsigned(6'b011110);

    // redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_cmp(LOGICAL,2189)
    assign redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_cmp_b = {1'b0, redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_rdcnt_q};
    assign redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_cmp_q = $unsigned(redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_last_q == redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_cmp_b ? 1'b1 : 1'b0);

    // redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_cmpReg(REG,2190)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_cmpReg_q <= $unsigned(redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_cmp_q);
        end
    end

    // redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_sticky_ena(REG,2193)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_nor_q == 1'b1)
        begin
            redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_sticky_ena_q <= $unsigned(redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_cmpReg_q);
        end
    end

    // redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_enaAnd(LOGICAL,2194)
    assign redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_enaAnd_q = redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_sticky_ena_q & VCC_q;

    // redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_rdcnt(COUNTER,2186)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_rdcnt_i <= $unsigned(redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_rdcnt_q = redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_rdcnt_i[4:0];

    // i_lm13616_toi1_intcast39_mmul133_sel_x(BITSELECT,1116)@340
    assign i_lm13616_toi1_intcast39_mmul133_sel_x_b = i_llvm_fpga_mem_lm13616_mmul131_out_o_readdata[0:0];

    // redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_wraddr(REG,2187)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_wraddr_q <= $unsigned(redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_rdcnt_q);
        end
    end

    // redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem(DUALMEM,2185)
    assign redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_ia = $unsigned(i_lm13616_toi1_intcast39_mmul133_sel_x_b);
    assign redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_aa = redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_wraddr_q;
    assign redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_ab = redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_rdcnt_q;
    assign redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(1),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(1),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_dmem (
        .clocken1(redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_reset0),
        .clock1(clock),
        .address_a(redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_aa),
        .data_a(redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_ab),
        .q_b(redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_q = redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_iq[0:0];

    // redist173_i_lm13616_toi1_intcast39_mmul133_sel_x_b_35(DELAY,1505)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist173_i_lm13616_toi1_intcast39_mmul133_sel_x_b_35_delay_0 <= '0;
            redist173_i_lm13616_toi1_intcast39_mmul133_sel_x_b_35_q <= '0;
        end
        else
        begin
            redist173_i_lm13616_toi1_intcast39_mmul133_sel_x_b_35_delay_0 <= $unsigned(redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_q);
            redist173_i_lm13616_toi1_intcast39_mmul133_sel_x_b_35_q <= redist173_i_lm13616_toi1_intcast39_mmul133_sel_x_b_35_delay_0;
        end
    end

    // i_lm14017_toi1_intcast37_mmul141_sel_x(BITSELECT,1118)@343
    assign i_lm14017_toi1_intcast37_mmul141_sel_x_b = i_llvm_fpga_mem_lm14017_mmul139_out_o_readdata[0:0];

    // redist170_i_lm14017_toi1_intcast37_mmul141_sel_x_b_30(DELAY,1502)
    dspba_delay_ver #( .width(1), .depth(30), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist170_i_lm14017_toi1_intcast37_mmul141_sel_x_b_30 ( .xin(i_lm14017_toi1_intcast37_mmul141_sel_x_b), .xout(redist170_i_lm14017_toi1_intcast37_mmul141_sel_x_b_30_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist171_i_lm14017_toi1_intcast37_mmul141_sel_x_b_32(DELAY,1503)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist171_i_lm14017_toi1_intcast37_mmul141_sel_x_b_32_delay_0 <= '0;
            redist171_i_lm14017_toi1_intcast37_mmul141_sel_x_b_32_q <= '0;
        end
        else
        begin
            redist171_i_lm14017_toi1_intcast37_mmul141_sel_x_b_32_delay_0 <= $unsigned(redist170_i_lm14017_toi1_intcast37_mmul141_sel_x_b_30_q);
            redist171_i_lm14017_toi1_intcast37_mmul141_sel_x_b_32_q <= redist171_i_lm14017_toi1_intcast37_mmul141_sel_x_b_32_delay_0;
        end
    end

    // i_lm14418_toi1_intcast35_mmul149_sel_x(BITSELECT,1120)@346
    assign i_lm14418_toi1_intcast35_mmul149_sel_x_b = i_llvm_fpga_mem_lm14418_mmul147_out_o_readdata[0:0];

    // redist168_i_lm14418_toi1_intcast35_mmul149_sel_x_b_27(DELAY,1500)
    dspba_delay_ver #( .width(1), .depth(27), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist168_i_lm14418_toi1_intcast35_mmul149_sel_x_b_27 ( .xin(i_lm14418_toi1_intcast35_mmul149_sel_x_b), .xout(redist168_i_lm14418_toi1_intcast35_mmul149_sel_x_b_27_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist169_i_lm14418_toi1_intcast35_mmul149_sel_x_b_29(DELAY,1501)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist169_i_lm14418_toi1_intcast35_mmul149_sel_x_b_29_delay_0 <= '0;
            redist169_i_lm14418_toi1_intcast35_mmul149_sel_x_b_29_q <= '0;
        end
        else
        begin
            redist169_i_lm14418_toi1_intcast35_mmul149_sel_x_b_29_delay_0 <= $unsigned(redist168_i_lm14418_toi1_intcast35_mmul149_sel_x_b_27_q);
            redist169_i_lm14418_toi1_intcast35_mmul149_sel_x_b_29_q <= redist169_i_lm14418_toi1_intcast35_mmul149_sel_x_b_29_delay_0;
        end
    end

    // i_lm14819_toi1_intcast33_mmul157_sel_x(BITSELECT,1122)@349
    assign i_lm14819_toi1_intcast33_mmul157_sel_x_b = i_llvm_fpga_mem_lm14819_mmul155_out_o_readdata[0:0];

    // redist166_i_lm14819_toi1_intcast33_mmul157_sel_x_b_24(DELAY,1498)
    dspba_delay_ver #( .width(1), .depth(24), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist166_i_lm14819_toi1_intcast33_mmul157_sel_x_b_24 ( .xin(i_lm14819_toi1_intcast33_mmul157_sel_x_b), .xout(redist166_i_lm14819_toi1_intcast33_mmul157_sel_x_b_24_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist167_i_lm14819_toi1_intcast33_mmul157_sel_x_b_26(DELAY,1499)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist167_i_lm14819_toi1_intcast33_mmul157_sel_x_b_26_delay_0 <= '0;
            redist167_i_lm14819_toi1_intcast33_mmul157_sel_x_b_26_q <= '0;
        end
        else
        begin
            redist167_i_lm14819_toi1_intcast33_mmul157_sel_x_b_26_delay_0 <= $unsigned(redist166_i_lm14819_toi1_intcast33_mmul157_sel_x_b_24_q);
            redist167_i_lm14819_toi1_intcast33_mmul157_sel_x_b_26_q <= redist167_i_lm14819_toi1_intcast33_mmul157_sel_x_b_26_delay_0;
        end
    end

    // i_lm15220_toi1_intcast31_mmul165_sel_x(BITSELECT,1124)@352
    assign i_lm15220_toi1_intcast31_mmul165_sel_x_b = i_llvm_fpga_mem_lm15220_mmul163_out_o_readdata[0:0];

    // redist164_i_lm15220_toi1_intcast31_mmul165_sel_x_b_21(DELAY,1496)
    dspba_delay_ver #( .width(1), .depth(21), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist164_i_lm15220_toi1_intcast31_mmul165_sel_x_b_21 ( .xin(i_lm15220_toi1_intcast31_mmul165_sel_x_b), .xout(redist164_i_lm15220_toi1_intcast31_mmul165_sel_x_b_21_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist165_i_lm15220_toi1_intcast31_mmul165_sel_x_b_23(DELAY,1497)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist165_i_lm15220_toi1_intcast31_mmul165_sel_x_b_23_delay_0 <= '0;
            redist165_i_lm15220_toi1_intcast31_mmul165_sel_x_b_23_q <= '0;
        end
        else
        begin
            redist165_i_lm15220_toi1_intcast31_mmul165_sel_x_b_23_delay_0 <= $unsigned(redist164_i_lm15220_toi1_intcast31_mmul165_sel_x_b_21_q);
            redist165_i_lm15220_toi1_intcast31_mmul165_sel_x_b_23_q <= redist165_i_lm15220_toi1_intcast31_mmul165_sel_x_b_23_delay_0;
        end
    end

    // i_lm15621_toi1_intcast29_mmul173_sel_x(BITSELECT,1126)@355
    assign i_lm15621_toi1_intcast29_mmul173_sel_x_b = i_llvm_fpga_mem_lm15621_mmul171_out_o_readdata[0:0];

    // redist162_i_lm15621_toi1_intcast29_mmul173_sel_x_b_18(DELAY,1494)
    dspba_delay_ver #( .width(1), .depth(18), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist162_i_lm15621_toi1_intcast29_mmul173_sel_x_b_18 ( .xin(i_lm15621_toi1_intcast29_mmul173_sel_x_b), .xout(redist162_i_lm15621_toi1_intcast29_mmul173_sel_x_b_18_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist163_i_lm15621_toi1_intcast29_mmul173_sel_x_b_19(DELAY,1495)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist163_i_lm15621_toi1_intcast29_mmul173_sel_x_b_19_q <= '0;
        end
        else
        begin
            redist163_i_lm15621_toi1_intcast29_mmul173_sel_x_b_19_q <= $unsigned(redist162_i_lm15621_toi1_intcast29_mmul173_sel_x_b_18_q);
        end
    end

    // i_lm16022_toi1_intcast27_mmul181_sel_x(BITSELECT,1128)@358
    assign i_lm16022_toi1_intcast27_mmul181_sel_x_b = i_llvm_fpga_mem_lm16022_mmul179_out_o_readdata[0:0];

    // redist160_i_lm16022_toi1_intcast27_mmul181_sel_x_b_15(DELAY,1492)
    dspba_delay_ver #( .width(1), .depth(15), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist160_i_lm16022_toi1_intcast27_mmul181_sel_x_b_15 ( .xin(i_lm16022_toi1_intcast27_mmul181_sel_x_b), .xout(redist160_i_lm16022_toi1_intcast27_mmul181_sel_x_b_15_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist161_i_lm16022_toi1_intcast27_mmul181_sel_x_b_16(DELAY,1493)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist161_i_lm16022_toi1_intcast27_mmul181_sel_x_b_16_q <= '0;
        end
        else
        begin
            redist161_i_lm16022_toi1_intcast27_mmul181_sel_x_b_16_q <= $unsigned(redist160_i_lm16022_toi1_intcast27_mmul181_sel_x_b_15_q);
        end
    end

    // i_lm16423_toi1_intcast25_mmul189_sel_x(BITSELECT,1130)@361
    assign i_lm16423_toi1_intcast25_mmul189_sel_x_b = i_llvm_fpga_mem_lm16423_mmul187_out_o_readdata[0:0];

    // redist158_i_lm16423_toi1_intcast25_mmul189_sel_x_b_12(DELAY,1490)
    dspba_delay_ver #( .width(1), .depth(12), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist158_i_lm16423_toi1_intcast25_mmul189_sel_x_b_12 ( .xin(i_lm16423_toi1_intcast25_mmul189_sel_x_b), .xout(redist158_i_lm16423_toi1_intcast25_mmul189_sel_x_b_12_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist159_i_lm16423_toi1_intcast25_mmul189_sel_x_b_13(DELAY,1491)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist159_i_lm16423_toi1_intcast25_mmul189_sel_x_b_13_q <= '0;
        end
        else
        begin
            redist159_i_lm16423_toi1_intcast25_mmul189_sel_x_b_13_q <= $unsigned(redist158_i_lm16423_toi1_intcast25_mmul189_sel_x_b_12_q);
        end
    end

    // i_lm16824_toi1_intcast23_mmul197_sel_x(BITSELECT,1132)@364
    assign i_lm16824_toi1_intcast23_mmul197_sel_x_b = i_llvm_fpga_mem_lm16824_mmul195_out_o_readdata[0:0];

    // redist156_i_lm16824_toi1_intcast23_mmul197_sel_x_b_9(DELAY,1488)
    dspba_delay_ver #( .width(1), .depth(9), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist156_i_lm16824_toi1_intcast23_mmul197_sel_x_b_9 ( .xin(i_lm16824_toi1_intcast23_mmul197_sel_x_b), .xout(redist156_i_lm16824_toi1_intcast23_mmul197_sel_x_b_9_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist157_i_lm16824_toi1_intcast23_mmul197_sel_x_b_10(DELAY,1489)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist157_i_lm16824_toi1_intcast23_mmul197_sel_x_b_10_q <= '0;
        end
        else
        begin
            redist157_i_lm16824_toi1_intcast23_mmul197_sel_x_b_10_q <= $unsigned(redist156_i_lm16824_toi1_intcast23_mmul197_sel_x_b_9_q);
        end
    end

    // i_lm17225_toi1_intcast21_mmul205_sel_x(BITSELECT,1134)@367
    assign i_lm17225_toi1_intcast21_mmul205_sel_x_b = i_llvm_fpga_mem_lm17225_mmul203_out_o_readdata[0:0];

    // redist154_i_lm17225_toi1_intcast21_mmul205_sel_x_b_6(DELAY,1486)
    dspba_delay_ver #( .width(1), .depth(6), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist154_i_lm17225_toi1_intcast21_mmul205_sel_x_b_6 ( .xin(i_lm17225_toi1_intcast21_mmul205_sel_x_b), .xout(redist154_i_lm17225_toi1_intcast21_mmul205_sel_x_b_6_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist155_i_lm17225_toi1_intcast21_mmul205_sel_x_b_7(DELAY,1487)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist155_i_lm17225_toi1_intcast21_mmul205_sel_x_b_7_q <= '0;
        end
        else
        begin
            redist155_i_lm17225_toi1_intcast21_mmul205_sel_x_b_7_q <= $unsigned(redist154_i_lm17225_toi1_intcast21_mmul205_sel_x_b_6_q);
        end
    end

    // i_lm17626_toi1_intcast19_mmul213_sel_x(BITSELECT,1136)@370
    assign i_lm17626_toi1_intcast19_mmul213_sel_x_b = i_llvm_fpga_mem_lm17626_mmul211_out_o_readdata[0:0];

    // redist152_i_lm17626_toi1_intcast19_mmul213_sel_x_b_3(DELAY,1484)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist152_i_lm17626_toi1_intcast19_mmul213_sel_x_b_3_delay_0 <= '0;
            redist152_i_lm17626_toi1_intcast19_mmul213_sel_x_b_3_delay_1 <= '0;
            redist152_i_lm17626_toi1_intcast19_mmul213_sel_x_b_3_q <= '0;
        end
        else
        begin
            redist152_i_lm17626_toi1_intcast19_mmul213_sel_x_b_3_delay_0 <= $unsigned(i_lm17626_toi1_intcast19_mmul213_sel_x_b);
            redist152_i_lm17626_toi1_intcast19_mmul213_sel_x_b_3_delay_1 <= redist152_i_lm17626_toi1_intcast19_mmul213_sel_x_b_3_delay_0;
            redist152_i_lm17626_toi1_intcast19_mmul213_sel_x_b_3_q <= redist152_i_lm17626_toi1_intcast19_mmul213_sel_x_b_3_delay_1;
        end
    end

    // redist153_i_lm17626_toi1_intcast19_mmul213_sel_x_b_4(DELAY,1485)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist153_i_lm17626_toi1_intcast19_mmul213_sel_x_b_4_q <= '0;
        end
        else
        begin
            redist153_i_lm17626_toi1_intcast19_mmul213_sel_x_b_4_q <= $unsigned(redist152_i_lm17626_toi1_intcast19_mmul213_sel_x_b_3_q);
        end
    end

    // i_lm18027_toi1_intcast17_mmul221_sel_x(BITSELECT,1138)@373
    assign i_lm18027_toi1_intcast17_mmul221_sel_x_b = i_llvm_fpga_mem_lm18027_mmul219_out_o_readdata[0:0];

    // i_lm18428_toi1_intcast15_mmul229_sel_x(BITSELECT,1140)@373
    assign i_lm18428_toi1_intcast15_mmul229_sel_x_b = i_llvm_fpga_mem_lm18428_mmul227_out_o_readdata[0:0];

    // i_lm18829_toi1_intcast13_mmul237_sel_x(BITSELECT,1142)@373
    assign i_lm18829_toi1_intcast13_mmul237_sel_x_b = i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata[0:0];

    // i_lm19230_toi1_intcast11_mmul245_sel_x(BITSELECT,1144)@373
    assign i_lm19230_toi1_intcast11_mmul245_sel_x_b = i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata[0:0];

    // i_lm19631_toi1_intcast9_mmul253_sel_x(BITSELECT,1146)@373
    assign i_lm19631_toi1_intcast9_mmul253_sel_x_b = i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata[0:0];

    // i_lm20032_toi1_intcast7_mmul261_sel_x(BITSELECT,1148)@373
    assign i_lm20032_toi1_intcast7_mmul261_sel_x_b = i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata[0:0];

    // i_lm20433_toi1_intcast5_mmul269_sel_x(BITSELECT,1150)@373
    assign i_lm20433_toi1_intcast5_mmul269_sel_x_b = i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata[0:0];

    // i_barrier_dep96_mmul304(LOGICAL,258)@373
    assign i_barrier_dep96_mmul304_q = i_lm20433_toi1_intcast5_mmul269_sel_x_b | i_lm20032_toi1_intcast7_mmul261_sel_x_b;

    // i_lm19631_toi1_intcast9_or_mmul273(LOGICAL,492)@373
    assign i_lm19631_toi1_intcast9_or_mmul273_q = i_barrier_dep96_mmul304_q | i_lm19631_toi1_intcast9_mmul253_sel_x_b;

    // i_lm19230_toi1_intcast11_or_mmul274(LOGICAL,487)@373
    assign i_lm19230_toi1_intcast11_or_mmul274_q = i_lm19631_toi1_intcast9_or_mmul273_q | i_lm19230_toi1_intcast11_mmul245_sel_x_b;

    // i_lm18829_toi1_intcast13_or_mmul275(LOGICAL,482)@373
    assign i_lm18829_toi1_intcast13_or_mmul275_q = i_lm19230_toi1_intcast11_or_mmul274_q | i_lm18829_toi1_intcast13_mmul237_sel_x_b;

    // i_lm18428_toi1_intcast15_or_mmul276(LOGICAL,477)@373
    assign i_lm18428_toi1_intcast15_or_mmul276_q = i_lm18829_toi1_intcast13_or_mmul275_q | i_lm18428_toi1_intcast15_mmul229_sel_x_b;

    // i_lm18027_toi1_intcast17_or_mmul277(LOGICAL,472)@373 + 1
    assign i_lm18027_toi1_intcast17_or_mmul277_qi = i_lm18428_toi1_intcast15_or_mmul276_q | i_lm18027_toi1_intcast17_mmul221_sel_x_b;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_lm18027_toi1_intcast17_or_mmul277_delay ( .xin(i_lm18027_toi1_intcast17_or_mmul277_qi), .xout(i_lm18027_toi1_intcast17_or_mmul277_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_lm17626_toi1_intcast19_or_mmul278(LOGICAL,467)@374
    assign i_lm17626_toi1_intcast19_or_mmul278_q = i_lm18027_toi1_intcast17_or_mmul277_q | redist153_i_lm17626_toi1_intcast19_mmul213_sel_x_b_4_q;

    // i_lm17225_toi1_intcast21_or_mmul279(LOGICAL,462)@374
    assign i_lm17225_toi1_intcast21_or_mmul279_q = i_lm17626_toi1_intcast19_or_mmul278_q | redist155_i_lm17225_toi1_intcast21_mmul205_sel_x_b_7_q;

    // i_lm16824_toi1_intcast23_or_mmul280(LOGICAL,457)@374
    assign i_lm16824_toi1_intcast23_or_mmul280_q = i_lm17225_toi1_intcast21_or_mmul279_q | redist157_i_lm16824_toi1_intcast23_mmul197_sel_x_b_10_q;

    // i_lm16423_toi1_intcast25_or_mmul281(LOGICAL,452)@374
    assign i_lm16423_toi1_intcast25_or_mmul281_q = i_lm16824_toi1_intcast23_or_mmul280_q | redist159_i_lm16423_toi1_intcast25_mmul189_sel_x_b_13_q;

    // i_lm16022_toi1_intcast27_or_mmul282(LOGICAL,447)@374
    assign i_lm16022_toi1_intcast27_or_mmul282_q = i_lm16423_toi1_intcast25_or_mmul281_q | redist161_i_lm16022_toi1_intcast27_mmul181_sel_x_b_16_q;

    // i_lm15621_toi1_intcast29_or_mmul283(LOGICAL,442)@374 + 1
    assign i_lm15621_toi1_intcast29_or_mmul283_qi = i_lm16022_toi1_intcast27_or_mmul282_q | redist163_i_lm15621_toi1_intcast29_mmul173_sel_x_b_19_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_lm15621_toi1_intcast29_or_mmul283_delay ( .xin(i_lm15621_toi1_intcast29_or_mmul283_qi), .xout(i_lm15621_toi1_intcast29_or_mmul283_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_lm15220_toi1_intcast31_or_mmul284(LOGICAL,437)@375
    assign i_lm15220_toi1_intcast31_or_mmul284_q = i_lm15621_toi1_intcast29_or_mmul283_q | redist165_i_lm15220_toi1_intcast31_mmul165_sel_x_b_23_q;

    // i_lm14819_toi1_intcast33_or_mmul285(LOGICAL,432)@375
    assign i_lm14819_toi1_intcast33_or_mmul285_q = i_lm15220_toi1_intcast31_or_mmul284_q | redist167_i_lm14819_toi1_intcast33_mmul157_sel_x_b_26_q;

    // i_lm14418_toi1_intcast35_or_mmul286(LOGICAL,427)@375
    assign i_lm14418_toi1_intcast35_or_mmul286_q = i_lm14819_toi1_intcast33_or_mmul285_q | redist169_i_lm14418_toi1_intcast35_mmul149_sel_x_b_29_q;

    // i_lm14017_toi1_intcast37_or_mmul287(LOGICAL,422)@375
    assign i_lm14017_toi1_intcast37_or_mmul287_q = i_lm14418_toi1_intcast35_or_mmul286_q | redist171_i_lm14017_toi1_intcast37_mmul141_sel_x_b_32_q;

    // i_lm13616_toi1_intcast39_or_mmul288(LOGICAL,417)@375
    assign i_lm13616_toi1_intcast39_or_mmul288_q = i_lm14017_toi1_intcast37_or_mmul287_q | redist173_i_lm13616_toi1_intcast39_mmul133_sel_x_b_35_q;

    // i_lm13215_toi1_intcast41_or_mmul289(LOGICAL,412)@375 + 1
    assign i_lm13215_toi1_intcast41_or_mmul289_qi = i_lm13616_toi1_intcast39_or_mmul288_q | redist175_i_lm13215_toi1_intcast41_mmul125_sel_x_b_38_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_lm13215_toi1_intcast41_or_mmul289_delay ( .xin(i_lm13215_toi1_intcast41_or_mmul289_qi), .xout(i_lm13215_toi1_intcast41_or_mmul289_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_lm12814_toi1_intcast43_or_mmul290(LOGICAL,407)@376
    assign i_lm12814_toi1_intcast43_or_mmul290_q = i_lm13215_toi1_intcast41_or_mmul289_q | redist177_i_lm12814_toi1_intcast43_mmul117_sel_x_b_42_q;

    // i_lm12413_toi1_intcast45_or_mmul291(LOGICAL,402)@376
    assign i_lm12413_toi1_intcast45_or_mmul291_q = i_lm12814_toi1_intcast43_or_mmul290_q | redist179_i_lm12413_toi1_intcast45_mmul109_sel_x_b_45_q;

    // i_lm12012_toi1_intcast47_or_mmul292(LOGICAL,397)@376
    assign i_lm12012_toi1_intcast47_or_mmul292_q = i_lm12413_toi1_intcast45_or_mmul291_q | redist181_i_lm12012_toi1_intcast47_mmul101_sel_x_b_48_q;

    // i_lm11611_toi1_intcast49_or_mmul293(LOGICAL,392)@376
    assign i_lm11611_toi1_intcast49_or_mmul293_q = i_lm12012_toi1_intcast47_or_mmul292_q | redist183_i_lm11611_toi1_intcast49_mmul93_sel_x_b_51_q;

    // i_lm11210_toi1_intcast51_or_mmul294(LOGICAL,387)@376
    assign i_lm11210_toi1_intcast51_or_mmul294_q = i_lm11611_toi1_intcast49_or_mmul293_q | redist185_i_lm11210_toi1_intcast51_mmul85_sel_x_b_54_q;

    // i_lm1089_toi1_intcast53_or_mmul295(LOGICAL,382)@376 + 1
    assign i_lm1089_toi1_intcast53_or_mmul295_qi = i_lm11210_toi1_intcast51_or_mmul294_q | redist187_i_lm1089_toi1_intcast53_mmul77_sel_x_b_57_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_lm1089_toi1_intcast53_or_mmul295_delay ( .xin(i_lm1089_toi1_intcast53_or_mmul295_qi), .xout(i_lm1089_toi1_intcast53_or_mmul295_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_lm1048_toi1_intcast55_or_mmul296(LOGICAL,377)@377
    assign i_lm1048_toi1_intcast55_or_mmul296_q = i_lm1089_toi1_intcast53_or_mmul295_q | redist189_i_lm1048_toi1_intcast55_mmul69_sel_x_b_61_q;

    // i_lm1007_toi1_intcast57_or_mmul297(LOGICAL,372)@377
    assign i_lm1007_toi1_intcast57_or_mmul297_q = i_lm1048_toi1_intcast55_or_mmul296_q | redist191_i_lm1007_toi1_intcast57_mmul61_sel_x_b_64_q;

    // i_lm966_toi1_intcast59_or_mmul298(LOGICAL,526)@377
    assign i_lm966_toi1_intcast59_or_mmul298_q = i_lm1007_toi1_intcast57_or_mmul297_q | redist143_i_lm966_toi1_intcast59_mmul53_sel_x_b_67_q;

    // i_lm925_toi1_intcast61_or_mmul299(LOGICAL,521)@377
    assign i_lm925_toi1_intcast61_or_mmul299_q = i_lm966_toi1_intcast59_or_mmul298_q | redist145_i_lm925_toi1_intcast61_mmul45_sel_x_b_70_q;

    // i_lm884_toi1_intcast63_or_mmul300(LOGICAL,516)@377
    assign i_lm884_toi1_intcast63_or_mmul300_q = i_lm925_toi1_intcast61_or_mmul299_q | redist147_i_lm884_toi1_intcast63_mmul37_sel_x_b_73_q;

    // i_lm843_toi1_intcast65_or_mmul301(LOGICAL,511)@377 + 1
    assign i_lm843_toi1_intcast65_or_mmul301_qi = i_lm884_toi1_intcast63_or_mmul300_q | redist149_i_lm843_toi1_intcast65_mmul29_sel_x_b_76_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_lm843_toi1_intcast65_or_mmul301_delay ( .xin(i_lm843_toi1_intcast65_or_mmul301_qi), .xout(i_lm843_toi1_intcast65_or_mmul301_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_lm802_toi1_intcast67_or_mmul302(LOGICAL,506)@378
    assign i_lm802_toi1_intcast67_or_mmul302_q = i_lm843_toi1_intcast65_or_mmul301_q | redist151_i_lm802_toi1_intcast67_mmul21_sel_x_b_80_q;

    // redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_notEnable(LOGICAL,2171)
    assign redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_notEnable_q = $unsigned(~ (VCC_q));

    // redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_nor(LOGICAL,2172)
    assign redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_nor_q = ~ (redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_notEnable_q | redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_sticky_ena_q);

    // redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_last(CONSTANT,2168)
    assign redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_last_q = $unsigned(8'b01010011);

    // redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_cmp(LOGICAL,2169)
    assign redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_cmp_b = {1'b0, redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_rdcnt_q};
    assign redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_cmp_q = $unsigned(redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_last_q == redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_cmp_b ? 1'b1 : 1'b0);

    // redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_cmpReg(REG,2170)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_cmpReg_q <= $unsigned(redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_cmp_q);
        end
    end

    // redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_sticky_ena(REG,2173)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_nor_q == 1'b1)
        begin
            redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_sticky_ena_q <= $unsigned(redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_cmpReg_q);
        end
    end

    // redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_enaAnd(LOGICAL,2174)
    assign redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_enaAnd_q = redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_sticky_ena_q & VCC_q;

    // redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_rdcnt(COUNTER,2166)
    // low=0, high=84, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_rdcnt_i <= 7'd0;
            redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_rdcnt_i == 7'd83)
            begin
                redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_rdcnt_eq <= 1'b0;
            end
            if (redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_rdcnt_eq == 1'b1)
            begin
                redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_rdcnt_i <= $unsigned(redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_rdcnt_i) + $unsigned(7'd44);
            end
            else
            begin
                redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_rdcnt_i <= $unsigned(redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_rdcnt_i) + $unsigned(7'd1);
            end
        end
    end
    assign redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_rdcnt_q = redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_rdcnt_i[6:0];

    // redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_wraddr(REG,2167)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_wraddr_q <= $unsigned(7'b1010100);
        end
        else
        begin
            redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_wraddr_q <= $unsigned(redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_rdcnt_q);
        end
    end

    // redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem(DUALMEM,2165)
    assign redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_ia = $unsigned(in_c0_eni9_8_tpl);
    assign redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_aa = redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_wraddr_q;
    assign redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_ab = redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_rdcnt_q;
    assign redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(85),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(85),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_dmem (
        .clocken1(redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_reset0),
        .clock1(clock),
        .address_a(redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_aa),
        .data_a(redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_ab),
        .q_b(redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_q = redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_iq[31:0];

    // i_llvm_fpga_wg_limiter_exit_unnamed_mmul5_mmul303(BLACKBOX,368)@378
    // in in_stall_in@20000000
    // out out_data_out@379
    // out out_exit_stall_in@379
    // out out_exit_valid_in@379
    // out out_stall_out@20000000
    // out out_valid_out@379
    mmul_i_llvm_fpga_wg_limiter_exit_unnamed_5_mmul0 thei_llvm_fpga_wg_limiter_exit_unnamed_mmul5_mmul303 (
        .in_data_in(redist111_sync_together518_aunroll_x_in_c0_eni9_8_tpl_86_mem_q),
        .in_exit_stall_out(in_wgl_1_exit_exit_stall_out),
        .in_exit_valid_out(in_wgl_1_exit_exit_valid_out),
        .in_lim_exit_dep(i_lm802_toi1_intcast67_or_mmul302_q),
        .in_stall_in(GND_q),
        .in_valid_in(valid_fanout_reg35_q),
        .out_data_out(),
        .out_exit_stall_in(i_llvm_fpga_wg_limiter_exit_unnamed_mmul5_mmul303_out_exit_stall_in),
        .out_exit_valid_in(i_llvm_fpga_wg_limiter_exit_unnamed_mmul5_mmul303_out_exit_valid_in),
        .out_stall_out(),
        .out_valid_out(),
        .clock(clock),
        .resetn(resetn)
    );

    // dupName_33_ext_sig_sync_out_x(GPOUT,664)
    assign out_wgl_1_exit_exit_valid_in = i_llvm_fpga_wg_limiter_exit_unnamed_mmul5_mmul303_out_exit_valid_in;
    assign out_wgl_1_exit_exit_stall_in = i_llvm_fpga_wg_limiter_exit_unnamed_mmul5_mmul303_out_exit_stall_in;

    // valid_fanout_reg0(REG,1166)@377 + 1
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            valid_fanout_reg0_q <= $unsigned(1'b0);
        end
        else
        begin
            valid_fanout_reg0_q <= $unsigned(redist140_sync_together518_aunroll_x_in_i_valid_85_q);
        end
    end

    // redist50_valid_fanout_reg0_q_17(DELAY,1382)
    dspba_delay_ver #( .width(1), .depth(17), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist50_valid_fanout_reg0_q_17 ( .xin(valid_fanout_reg0_q), .xout(redist50_valid_fanout_reg0_q_17_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // c_float_0_000000e_00444(FLOATCONSTANT,34)
    assign c_float_0_000000e_00444_q = $unsigned(32'b00000000000000000000000000000000);

    // redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_notEnable(LOGICAL,2181)
    assign redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_notEnable_q = $unsigned(~ (VCC_q));

    // redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_nor(LOGICAL,2182)
    assign redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_nor_q = ~ (redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_notEnable_q | redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_sticky_ena_q);

    // redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_last(CONSTANT,2178)
    assign redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_last_q = $unsigned(4'b0100);

    // redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_cmp(LOGICAL,2179)
    assign redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_cmp_b = {1'b0, redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_rdcnt_q};
    assign redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_cmp_q = $unsigned(redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_last_q == redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_cmp_b ? 1'b1 : 1'b0);

    // redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_cmpReg(REG,2180)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_cmpReg_q <= $unsigned(redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_cmp_q);
        end
    end

    // redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_sticky_ena(REG,2183)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_nor_q == 1'b1)
        begin
            redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_sticky_ena_q <= $unsigned(redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_cmpReg_q);
        end
    end

    // redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_enaAnd(LOGICAL,2184)
    assign redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_enaAnd_q = redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_sticky_ena_q & VCC_q;

    // redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_rdcnt(COUNTER,2176)
    // low=0, high=5, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_rdcnt_i <= 3'd0;
            redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_rdcnt_i == 3'd4)
            begin
                redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_rdcnt_eq <= 1'b0;
            end
            if (redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_rdcnt_eq == 1'b1)
            begin
                redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_rdcnt_i <= $unsigned(redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_rdcnt_i) + $unsigned(3'd3);
            end
            else
            begin
                redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_rdcnt_i <= $unsigned(redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_rdcnt_q = redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_rdcnt_i[2:0];

    // redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_wraddr(REG,2177)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_wraddr_q <= $unsigned(3'b101);
        end
        else
        begin
            redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_wraddr_q <= $unsigned(redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_rdcnt_q);
        end
    end

    // redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem(DUALMEM,2175)
    assign redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_ia = $unsigned(in_c0_eni9_9_tpl);
    assign redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_aa = redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_wraddr_q;
    assign redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_ab = redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_rdcnt_q;
    assign redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(6),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(6),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_dmem (
        .clocken1(redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_reset0),
        .clock1(clock),
        .address_a(redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_aa),
        .data_a(redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_ab),
        .q_b(redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_q = redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_iq[31:0];

    // redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_notEnable(LOGICAL,2199)
    assign redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_notEnable_q = $unsigned(~ (VCC_q));

    // redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_nor(LOGICAL,2200)
    assign redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_nor_q = ~ (redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_notEnable_q | redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_sticky_ena_q);

    // redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_cmpReg(REG,2198)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_cmpReg_q <= $unsigned(VCC_q);
        end
    end

    // redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_sticky_ena(REG,2201)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_nor_q == 1'b1)
        begin
            redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_sticky_ena_q <= $unsigned(redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_cmpReg_q);
        end
    end

    // redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_enaAnd(LOGICAL,2202)
    assign redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_enaAnd_q = redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_sticky_ena_q & VCC_q;

    // redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_rdcnt(COUNTER,2196)
    // low=0, high=1, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_rdcnt_i <= 1'd0;
        end
        else
        begin
            redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_rdcnt_i <= $unsigned(redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_rdcnt_i) + $unsigned(1'd1);
        end
    end
    assign redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_rdcnt_q = redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_rdcnt_i[0:0];

    // redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_wraddr(REG,2197)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_wraddr_q <= $unsigned(1'b1);
        end
        else
        begin
            redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_wraddr_q <= $unsigned(redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_rdcnt_q);
        end
    end

    // redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_mem(DUALMEM,2195)
    assign redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl);
    assign redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_mem_aa = redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_wraddr_q;
    assign redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_mem_ab = redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_rdcnt_q;
    assign redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(1),
        .numwords_a(2),
        .width_b(32),
        .widthad_b(1),
        .numwords_b(2),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_mem_dmem (
        .clocken1(redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_mem_reset0),
        .clock1(clock),
        .address_a(redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_mem_aa),
        .data_a(redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_mem_ab),
        .q_b(redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_mem_q = redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_mem_iq[31:0];

    // i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod_mmul0_dspb_native_dot_product_vunroll_x(BLACKBOX,1096)@298
    // in in_0@301
    // in in_1@301
    // in in_scalarProductPortChainin@299
    // out out_primWireOut@305
    mmul_flt_i_llvm_fpga_dot_product_f32_f32000fq0cp0jv24cp06c00qfzo thei_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod_mmul0_dspb_native_dot_product_vunroll_x (
        .in_0(redist192_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_1_tpl_3_mem_q),
        .in_1(i_llvm_fpga_mem_lm843_mmul27_out_o_readdata),
        .in_2(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_0_tpl),
        .in_3(i_llvm_fpga_mem_lm802_mmul19_out_o_readdata),
        .in_scalarProductPortChainin(redist112_sync_together518_aunroll_x_in_c0_eni9_9_tpl_7_mem_q),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_notEnable(LOGICAL,2210)
    assign redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_nor(LOGICAL,2211)
    assign redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_nor_q = ~ (redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_notEnable_q | redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_sticky_ena_q);

    // redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_last(CONSTANT,2207)
    assign redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_last_q = $unsigned(3'b010);

    // redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_cmp(LOGICAL,2208)
    assign redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_cmp_b = {1'b0, redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_rdcnt_q};
    assign redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_cmp_q = $unsigned(redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_last_q == redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_cmp_b ? 1'b1 : 1'b0);

    // redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_cmpReg(REG,2209)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_cmpReg_q <= $unsigned(redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_cmp_q);
        end
    end

    // redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_sticky_ena(REG,2212)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_nor_q == 1'b1)
        begin
            redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_sticky_ena_q <= $unsigned(redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_cmpReg_q);
        end
    end

    // redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_enaAnd(LOGICAL,2213)
    assign redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_enaAnd_q = redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_sticky_ena_q & VCC_q;

    // redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_rdcnt(COUNTER,2205)
    // low=0, high=3, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_rdcnt_i <= 2'd0;
        end
        else
        begin
            redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_rdcnt_i <= $unsigned(redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_rdcnt_i) + $unsigned(2'd1);
        end
    end
    assign redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_rdcnt_q = redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_rdcnt_i[1:0];

    // redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_wraddr(REG,2206)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_wraddr_q <= $unsigned(2'b11);
        end
        else
        begin
            redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_wraddr_q <= $unsigned(redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_rdcnt_q);
        end
    end

    // redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem(DUALMEM,2204)
    assign redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl);
    assign redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_aa = redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_wraddr_q;
    assign redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_ab = redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_rdcnt_q;
    assign redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(2),
        .numwords_a(4),
        .width_b(32),
        .widthad_b(2),
        .numwords_b(4),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_dmem (
        .clocken1(redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_reset0),
        .clock1(clock),
        .address_a(redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_aa),
        .data_a(redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_ab),
        .q_b(redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_q = redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_iq[31:0];

    // redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_outputreg0(DELAY,2203)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_outputreg0_q <= '0;
        end
        else
        begin
            redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_outputreg0_q <= $unsigned(redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_mem_q);
        end
    end

    // redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_notEnable(LOGICAL,2220)
    assign redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_nor(LOGICAL,2221)
    assign redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_nor_q = ~ (redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_notEnable_q | redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_sticky_ena_q);

    // redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_last(CONSTANT,2217)
    assign redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_last_q = $unsigned(4'b0110);

    // redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_cmp(LOGICAL,2218)
    assign redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_cmp_b = {1'b0, redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_rdcnt_q};
    assign redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_cmp_q = $unsigned(redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_last_q == redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_cmp_b ? 1'b1 : 1'b0);

    // redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_cmpReg(REG,2219)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_cmpReg_q <= $unsigned(redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_cmp_q);
        end
    end

    // redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_sticky_ena(REG,2222)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_nor_q == 1'b1)
        begin
            redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_sticky_ena_q <= $unsigned(redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_cmpReg_q);
        end
    end

    // redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_enaAnd(LOGICAL,2223)
    assign redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_enaAnd_q = redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_sticky_ena_q & VCC_q;

    // redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_rdcnt(COUNTER,2215)
    // low=0, high=7, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_rdcnt_i <= 3'd0;
        end
        else
        begin
            redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_rdcnt_i <= $unsigned(redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_rdcnt_i) + $unsigned(3'd1);
        end
    end
    assign redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_rdcnt_q = redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_rdcnt_i[2:0];

    // redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_wraddr(REG,2216)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_wraddr_q <= $unsigned(3'b111);
        end
        else
        begin
            redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_wraddr_q <= $unsigned(redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_rdcnt_q);
        end
    end

    // redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem(DUALMEM,2214)
    assign redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl);
    assign redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_aa = redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_wraddr_q;
    assign redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_ab = redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_rdcnt_q;
    assign redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(8),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(8),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_dmem (
        .clocken1(redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_reset0),
        .clock1(clock),
        .address_a(redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_aa),
        .data_a(redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_ab),
        .q_b(redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_q = redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_iq[31:0];

    // i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod11_mmul0_dspb_native_dot_product_vunroll_x(BLACKBOX,1081)@304
    // in in_0@307
    // in in_1@307
    // in in_scalarProductPortChainin@305
    // out out_primWireOut@311
    mmul_flt_i_llvm_fpga_dot_product_f32_f320000q0cp0jv24cp06c00qfzo thei_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod11_mmul0_dspb_native_dot_product_vunroll_x (
        .in_0(redist194_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_3_tpl_9_mem_q),
        .in_1(i_llvm_fpga_mem_lm925_mmul43_out_o_readdata),
        .in_2(redist193_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_2_tpl_6_outputreg0_q),
        .in_3(i_llvm_fpga_mem_lm884_mmul35_out_o_readdata),
        .in_scalarProductPortChainin(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod11_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_notEnable(LOGICAL,2231)
    assign redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_nor(LOGICAL,2232)
    assign redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_nor_q = ~ (redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_notEnable_q | redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_sticky_ena_q);

    // redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_last(CONSTANT,2228)
    assign redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_last_q = $unsigned(5'b01000);

    // redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_cmp(LOGICAL,2229)
    assign redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_cmp_b = {1'b0, redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_rdcnt_q};
    assign redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_cmp_q = $unsigned(redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_last_q == redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_cmp_b ? 1'b1 : 1'b0);

    // redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_cmpReg(REG,2230)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_cmpReg_q <= $unsigned(redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_cmp_q);
        end
    end

    // redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_sticky_ena(REG,2233)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_nor_q == 1'b1)
        begin
            redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_sticky_ena_q <= $unsigned(redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_cmpReg_q);
        end
    end

    // redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_enaAnd(LOGICAL,2234)
    assign redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_enaAnd_q = redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_sticky_ena_q & VCC_q;

    // redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_rdcnt(COUNTER,2226)
    // low=0, high=9, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_rdcnt_i <= 4'd0;
            redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_rdcnt_i == 4'd8)
            begin
                redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_rdcnt_eq <= 1'b0;
            end
            if (redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_rdcnt_eq == 1'b1)
            begin
                redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_rdcnt_i <= $unsigned(redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_rdcnt_i) + $unsigned(4'd7);
            end
            else
            begin
                redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_rdcnt_i <= $unsigned(redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_rdcnt_q = redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_rdcnt_i[3:0];

    // redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_wraddr(REG,2227)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_wraddr_q <= $unsigned(4'b1001);
        end
        else
        begin
            redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_wraddr_q <= $unsigned(redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_rdcnt_q);
        end
    end

    // redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem(DUALMEM,2225)
    assign redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl);
    assign redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_aa = redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_wraddr_q;
    assign redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_ab = redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_rdcnt_q;
    assign redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(10),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(10),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_dmem (
        .clocken1(redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_reset0),
        .clock1(clock),
        .address_a(redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_aa),
        .data_a(redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_ab),
        .q_b(redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_q = redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_iq[31:0];

    // redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_outputreg0(DELAY,2224)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_outputreg0_q <= '0;
        end
        else
        begin
            redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_outputreg0_q <= $unsigned(redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_mem_q);
        end
    end

    // redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_notEnable(LOGICAL,2241)
    assign redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_notEnable_q = $unsigned(~ (VCC_q));

    // redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_nor(LOGICAL,2242)
    assign redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_nor_q = ~ (redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_notEnable_q | redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_sticky_ena_q);

    // redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_last(CONSTANT,2238)
    assign redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_last_q = $unsigned(5'b01100);

    // redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_cmp(LOGICAL,2239)
    assign redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_cmp_b = {1'b0, redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_rdcnt_q};
    assign redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_cmp_q = $unsigned(redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_last_q == redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_cmp_b ? 1'b1 : 1'b0);

    // redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_cmpReg(REG,2240)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_cmpReg_q <= $unsigned(redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_cmp_q);
        end
    end

    // redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_sticky_ena(REG,2243)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_nor_q == 1'b1)
        begin
            redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_sticky_ena_q <= $unsigned(redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_cmpReg_q);
        end
    end

    // redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_enaAnd(LOGICAL,2244)
    assign redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_enaAnd_q = redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_sticky_ena_q & VCC_q;

    // redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_rdcnt(COUNTER,2236)
    // low=0, high=13, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_rdcnt_i <= 4'd0;
            redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_rdcnt_i == 4'd12)
            begin
                redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_rdcnt_eq <= 1'b0;
            end
            if (redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_rdcnt_eq == 1'b1)
            begin
                redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_rdcnt_i <= $unsigned(redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_rdcnt_i) + $unsigned(4'd3);
            end
            else
            begin
                redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_rdcnt_i <= $unsigned(redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_rdcnt_q = redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_rdcnt_i[3:0];

    // redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_wraddr(REG,2237)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_wraddr_q <= $unsigned(4'b1101);
        end
        else
        begin
            redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_wraddr_q <= $unsigned(redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_rdcnt_q);
        end
    end

    // redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem(DUALMEM,2235)
    assign redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl);
    assign redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_aa = redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_wraddr_q;
    assign redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_ab = redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_rdcnt_q;
    assign redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(14),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(14),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_dmem (
        .clocken1(redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_reset0),
        .clock1(clock),
        .address_a(redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_aa),
        .data_a(redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_ab),
        .q_b(redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_q = redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_iq[31:0];

    // i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod16_mmul0_dspb_native_dot_product_vunroll_x(BLACKBOX,1082)@310
    // in in_0@313
    // in in_1@313
    // in in_scalarProductPortChainin@311
    // out out_primWireOut@317
    mmul_flt_i_llvm_fpga_dot_product_f32_f320001q0cp0jv24cp06c00qfzo thei_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod16_mmul0_dspb_native_dot_product_vunroll_x (
        .in_0(redist196_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_5_tpl_15_mem_q),
        .in_1(i_llvm_fpga_mem_lm1007_mmul59_out_o_readdata),
        .in_2(redist195_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_4_tpl_12_outputreg0_q),
        .in_3(i_llvm_fpga_mem_lm966_mmul51_out_o_readdata),
        .in_scalarProductPortChainin(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod11_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod16_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_notEnable(LOGICAL,2252)
    assign redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_notEnable_q = $unsigned(~ (VCC_q));

    // redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_nor(LOGICAL,2253)
    assign redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_nor_q = ~ (redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_notEnable_q | redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_sticky_ena_q);

    // redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_last(CONSTANT,2249)
    assign redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_last_q = $unsigned(5'b01110);

    // redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_cmp(LOGICAL,2250)
    assign redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_cmp_b = {1'b0, redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_rdcnt_q};
    assign redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_cmp_q = $unsigned(redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_last_q == redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_cmp_b ? 1'b1 : 1'b0);

    // redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_cmpReg(REG,2251)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_cmpReg_q <= $unsigned(redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_cmp_q);
        end
    end

    // redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_sticky_ena(REG,2254)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_nor_q == 1'b1)
        begin
            redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_sticky_ena_q <= $unsigned(redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_cmpReg_q);
        end
    end

    // redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_enaAnd(LOGICAL,2255)
    assign redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_enaAnd_q = redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_sticky_ena_q & VCC_q;

    // redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_rdcnt(COUNTER,2247)
    // low=0, high=15, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_rdcnt_i <= 4'd0;
        end
        else
        begin
            redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_rdcnt_i <= $unsigned(redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_rdcnt_i) + $unsigned(4'd1);
        end
    end
    assign redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_rdcnt_q = redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_rdcnt_i[3:0];

    // redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_wraddr(REG,2248)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_wraddr_q <= $unsigned(4'b1111);
        end
        else
        begin
            redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_wraddr_q <= $unsigned(redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_rdcnt_q);
        end
    end

    // redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem(DUALMEM,2246)
    assign redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl);
    assign redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_aa = redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_wraddr_q;
    assign redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_ab = redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_rdcnt_q;
    assign redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(16),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(16),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_dmem (
        .clocken1(redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_reset0),
        .clock1(clock),
        .address_a(redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_aa),
        .data_a(redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_ab),
        .q_b(redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_q = redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_iq[31:0];

    // redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_outputreg0(DELAY,2245)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_outputreg0_q <= '0;
        end
        else
        begin
            redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_outputreg0_q <= $unsigned(redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_mem_q);
        end
    end

    // redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_notEnable(LOGICAL,2262)
    assign redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_notEnable_q = $unsigned(~ (VCC_q));

    // redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_nor(LOGICAL,2263)
    assign redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_nor_q = ~ (redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_notEnable_q | redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_sticky_ena_q);

    // redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_last(CONSTANT,2259)
    assign redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_last_q = $unsigned(6'b010010);

    // redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_cmp(LOGICAL,2260)
    assign redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_cmp_b = {1'b0, redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_rdcnt_q};
    assign redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_cmp_q = $unsigned(redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_last_q == redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_cmp_b ? 1'b1 : 1'b0);

    // redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_cmpReg(REG,2261)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_cmpReg_q <= $unsigned(redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_cmp_q);
        end
    end

    // redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_sticky_ena(REG,2264)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_nor_q == 1'b1)
        begin
            redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_sticky_ena_q <= $unsigned(redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_cmpReg_q);
        end
    end

    // redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_enaAnd(LOGICAL,2265)
    assign redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_enaAnd_q = redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_sticky_ena_q & VCC_q;

    // redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_rdcnt(COUNTER,2257)
    // low=0, high=19, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_rdcnt_i <= 5'd0;
            redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_rdcnt_i == 5'd18)
            begin
                redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_rdcnt_eq <= 1'b0;
            end
            if (redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_rdcnt_eq == 1'b1)
            begin
                redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_rdcnt_i <= $unsigned(redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_rdcnt_i) + $unsigned(5'd13);
            end
            else
            begin
                redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_rdcnt_i <= $unsigned(redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_rdcnt_q = redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_rdcnt_i[4:0];

    // redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_wraddr(REG,2258)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_wraddr_q <= $unsigned(5'b10011);
        end
        else
        begin
            redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_wraddr_q <= $unsigned(redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_rdcnt_q);
        end
    end

    // redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem(DUALMEM,2256)
    assign redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl);
    assign redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_aa = redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_wraddr_q;
    assign redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_ab = redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_rdcnt_q;
    assign redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(20),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(20),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_dmem (
        .clocken1(redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_reset0),
        .clock1(clock),
        .address_a(redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_aa),
        .data_a(redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_ab),
        .q_b(redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_q = redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_iq[31:0];

    // i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod21_mmul0_dspb_native_dot_product_vunroll_x(BLACKBOX,1083)@316
    // in in_0@319
    // in in_1@319
    // in in_scalarProductPortChainin@317
    // out out_primWireOut@323
    mmul_flt_i_llvm_fpga_dot_product_f32_f320002q0cp0jv24cp06c00qfzo thei_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod21_mmul0_dspb_native_dot_product_vunroll_x (
        .in_0(redist198_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_7_tpl_21_mem_q),
        .in_1(i_llvm_fpga_mem_lm1089_mmul75_out_o_readdata),
        .in_2(redist197_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_6_tpl_18_outputreg0_q),
        .in_3(i_llvm_fpga_mem_lm1048_mmul67_out_o_readdata),
        .in_scalarProductPortChainin(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod16_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod21_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_notEnable(LOGICAL,2273)
    assign redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_notEnable_q = $unsigned(~ (VCC_q));

    // redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_nor(LOGICAL,2274)
    assign redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_nor_q = ~ (redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_notEnable_q | redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_sticky_ena_q);

    // redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_last(CONSTANT,2270)
    assign redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_last_q = $unsigned(6'b010100);

    // redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_cmp(LOGICAL,2271)
    assign redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_cmp_b = {1'b0, redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_rdcnt_q};
    assign redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_cmp_q = $unsigned(redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_last_q == redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_cmp_b ? 1'b1 : 1'b0);

    // redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_cmpReg(REG,2272)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_cmpReg_q <= $unsigned(redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_cmp_q);
        end
    end

    // redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_sticky_ena(REG,2275)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_nor_q == 1'b1)
        begin
            redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_sticky_ena_q <= $unsigned(redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_cmpReg_q);
        end
    end

    // redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_enaAnd(LOGICAL,2276)
    assign redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_enaAnd_q = redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_sticky_ena_q & VCC_q;

    // redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_rdcnt(COUNTER,2268)
    // low=0, high=21, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_rdcnt_i <= 5'd0;
            redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_rdcnt_i == 5'd20)
            begin
                redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_rdcnt_eq <= 1'b0;
            end
            if (redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_rdcnt_eq == 1'b1)
            begin
                redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_rdcnt_i <= $unsigned(redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_rdcnt_i) + $unsigned(5'd11);
            end
            else
            begin
                redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_rdcnt_i <= $unsigned(redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_rdcnt_q = redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_rdcnt_i[4:0];

    // redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_wraddr(REG,2269)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_wraddr_q <= $unsigned(5'b10101);
        end
        else
        begin
            redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_wraddr_q <= $unsigned(redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_rdcnt_q);
        end
    end

    // redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem(DUALMEM,2267)
    assign redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl);
    assign redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_aa = redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_wraddr_q;
    assign redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_ab = redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_rdcnt_q;
    assign redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(22),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(22),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_dmem (
        .clocken1(redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_reset0),
        .clock1(clock),
        .address_a(redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_aa),
        .data_a(redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_ab),
        .q_b(redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_q = redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_iq[31:0];

    // redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_outputreg0(DELAY,2266)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_outputreg0_q <= '0;
        end
        else
        begin
            redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_outputreg0_q <= $unsigned(redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_mem_q);
        end
    end

    // redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_notEnable(LOGICAL,2283)
    assign redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_notEnable_q = $unsigned(~ (VCC_q));

    // redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_nor(LOGICAL,2284)
    assign redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_nor_q = ~ (redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_notEnable_q | redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_sticky_ena_q);

    // redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_last(CONSTANT,2280)
    assign redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_last_q = $unsigned(6'b011000);

    // redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_cmp(LOGICAL,2281)
    assign redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_cmp_b = {1'b0, redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_rdcnt_q};
    assign redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_cmp_q = $unsigned(redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_last_q == redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_cmp_b ? 1'b1 : 1'b0);

    // redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_cmpReg(REG,2282)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_cmpReg_q <= $unsigned(redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_cmp_q);
        end
    end

    // redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_sticky_ena(REG,2285)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_nor_q == 1'b1)
        begin
            redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_sticky_ena_q <= $unsigned(redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_cmpReg_q);
        end
    end

    // redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_enaAnd(LOGICAL,2286)
    assign redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_enaAnd_q = redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_sticky_ena_q & VCC_q;

    // redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_rdcnt(COUNTER,2278)
    // low=0, high=25, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_rdcnt_i <= 5'd0;
            redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_rdcnt_i == 5'd24)
            begin
                redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_rdcnt_eq <= 1'b0;
            end
            if (redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_rdcnt_eq == 1'b1)
            begin
                redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_rdcnt_i <= $unsigned(redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_rdcnt_i) + $unsigned(5'd7);
            end
            else
            begin
                redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_rdcnt_i <= $unsigned(redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_rdcnt_q = redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_rdcnt_i[4:0];

    // redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_wraddr(REG,2279)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_wraddr_q <= $unsigned(5'b11001);
        end
        else
        begin
            redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_wraddr_q <= $unsigned(redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_rdcnt_q);
        end
    end

    // redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem(DUALMEM,2277)
    assign redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl);
    assign redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_aa = redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_wraddr_q;
    assign redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_ab = redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_rdcnt_q;
    assign redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(26),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(26),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_dmem (
        .clocken1(redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_reset0),
        .clock1(clock),
        .address_a(redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_aa),
        .data_a(redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_ab),
        .q_b(redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_q = redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_iq[31:0];

    // i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod26_mmul0_dspb_native_dot_product_vunroll_x(BLACKBOX,1084)@322
    // in in_0@325
    // in in_1@325
    // in in_scalarProductPortChainin@323
    // out out_primWireOut@329
    mmul_flt_i_llvm_fpga_dot_product_f32_f320003q0cp0jv24cp06c00qfzo thei_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod26_mmul0_dspb_native_dot_product_vunroll_x (
        .in_0(redist200_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_9_tpl_27_mem_q),
        .in_1(i_llvm_fpga_mem_lm11611_mmul91_out_o_readdata),
        .in_2(redist199_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_8_tpl_24_outputreg0_q),
        .in_3(i_llvm_fpga_mem_lm11210_mmul83_out_o_readdata),
        .in_scalarProductPortChainin(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod21_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod26_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_notEnable(LOGICAL,2294)
    assign redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_notEnable_q = $unsigned(~ (VCC_q));

    // redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_nor(LOGICAL,2295)
    assign redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_nor_q = ~ (redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_notEnable_q | redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_sticky_ena_q);

    // redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_last(CONSTANT,2291)
    assign redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_last_q = $unsigned(6'b011010);

    // redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_cmp(LOGICAL,2292)
    assign redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_cmp_b = {1'b0, redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_rdcnt_q};
    assign redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_cmp_q = $unsigned(redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_last_q == redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_cmp_b ? 1'b1 : 1'b0);

    // redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_cmpReg(REG,2293)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_cmpReg_q <= $unsigned(redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_cmp_q);
        end
    end

    // redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_sticky_ena(REG,2296)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_nor_q == 1'b1)
        begin
            redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_sticky_ena_q <= $unsigned(redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_cmpReg_q);
        end
    end

    // redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_enaAnd(LOGICAL,2297)
    assign redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_enaAnd_q = redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_sticky_ena_q & VCC_q;

    // redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_rdcnt(COUNTER,2289)
    // low=0, high=27, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_rdcnt_i <= 5'd0;
            redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_rdcnt_i == 5'd26)
            begin
                redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_rdcnt_eq <= 1'b0;
            end
            if (redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_rdcnt_eq == 1'b1)
            begin
                redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_rdcnt_i <= $unsigned(redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_rdcnt_i) + $unsigned(5'd5);
            end
            else
            begin
                redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_rdcnt_i <= $unsigned(redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_rdcnt_q = redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_rdcnt_i[4:0];

    // redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_wraddr(REG,2290)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_wraddr_q <= $unsigned(5'b11011);
        end
        else
        begin
            redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_wraddr_q <= $unsigned(redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_rdcnt_q);
        end
    end

    // redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem(DUALMEM,2288)
    assign redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl);
    assign redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_aa = redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_wraddr_q;
    assign redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_ab = redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_rdcnt_q;
    assign redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(28),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(28),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_dmem (
        .clocken1(redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_reset0),
        .clock1(clock),
        .address_a(redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_aa),
        .data_a(redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_ab),
        .q_b(redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_q = redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_iq[31:0];

    // redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_outputreg0(DELAY,2287)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_outputreg0_q <= '0;
        end
        else
        begin
            redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_outputreg0_q <= $unsigned(redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_mem_q);
        end
    end

    // redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_notEnable(LOGICAL,2304)
    assign redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_notEnable_q = $unsigned(~ (VCC_q));

    // redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_nor(LOGICAL,2305)
    assign redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_nor_q = ~ (redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_notEnable_q | redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_sticky_ena_q);

    // redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_last(CONSTANT,2301)
    assign redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_last_q = $unsigned(6'b011110);

    // redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_cmp(LOGICAL,2302)
    assign redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_cmp_b = {1'b0, redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_rdcnt_q};
    assign redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_cmp_q = $unsigned(redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_last_q == redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_cmp_b ? 1'b1 : 1'b0);

    // redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_cmpReg(REG,2303)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_cmpReg_q <= $unsigned(redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_cmp_q);
        end
    end

    // redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_sticky_ena(REG,2306)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_nor_q == 1'b1)
        begin
            redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_sticky_ena_q <= $unsigned(redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_cmpReg_q);
        end
    end

    // redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_enaAnd(LOGICAL,2307)
    assign redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_enaAnd_q = redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_sticky_ena_q & VCC_q;

    // redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_rdcnt(COUNTER,2299)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_rdcnt_i <= $unsigned(redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_rdcnt_q = redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_rdcnt_i[4:0];

    // redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_wraddr(REG,2300)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_wraddr_q <= $unsigned(redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_rdcnt_q);
        end
    end

    // redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem(DUALMEM,2298)
    assign redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl);
    assign redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_aa = redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_wraddr_q;
    assign redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_ab = redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_rdcnt_q;
    assign redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_dmem (
        .clocken1(redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_reset0),
        .clock1(clock),
        .address_a(redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_aa),
        .data_a(redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_ab),
        .q_b(redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_q = redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_iq[31:0];

    // i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod31_mmul0_dspb_native_dot_product_vunroll_x(BLACKBOX,1085)@328
    // in in_0@331
    // in in_1@331
    // in in_scalarProductPortChainin@329
    // out out_primWireOut@335
    mmul_flt_i_llvm_fpga_dot_product_f32_f320004q0cp0jv24cp06c00qfzo thei_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod31_mmul0_dspb_native_dot_product_vunroll_x (
        .in_0(redist202_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_11_tpl_33_mem_q),
        .in_1(i_llvm_fpga_mem_lm12413_mmul107_out_o_readdata),
        .in_2(redist201_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_10_tpl_30_outputreg0_q),
        .in_3(i_llvm_fpga_mem_lm12012_mmul99_out_o_readdata),
        .in_scalarProductPortChainin(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod26_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod31_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_notEnable(LOGICAL,2587)
    assign redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_notEnable_q = $unsigned(~ (VCC_q));

    // redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_nor(LOGICAL,2588)
    assign redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_nor_q = ~ (redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_notEnable_q | redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_sticky_ena_q);

    // redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_last(CONSTANT,2584)
    assign redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_last_q = $unsigned(6'b011110);

    // redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_cmp(LOGICAL,2585)
    assign redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_cmp_b = {1'b0, redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_rdcnt_q};
    assign redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_cmp_q = $unsigned(redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_last_q == redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_cmpReg(REG,2586)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_cmpReg_q <= $unsigned(redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_cmp_q);
        end
    end

    // redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_sticky_ena(REG,2589)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_nor_q == 1'b1)
        begin
            redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_sticky_ena_q <= $unsigned(redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_cmpReg_q);
        end
    end

    // redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_enaAnd(LOGICAL,2590)
    assign redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_enaAnd_q = redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_sticky_ena_q & VCC_q;

    // redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_rdcnt(COUNTER,2582)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_rdcnt_i <= $unsigned(redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_rdcnt_q = redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_rdcnt_i[4:0];

    // redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_wraddr(REG,2583)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_wraddr_q <= $unsigned(redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_rdcnt_q);
        end
    end

    // redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem(DUALMEM,2581)
    assign redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl);
    assign redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_aa = redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_wraddr_q;
    assign redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_ab = redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_rdcnt_q;
    assign redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_dmem (
        .clocken1(redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_aa),
        .data_a(redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_ab),
        .q_b(redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_q = redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_iq[31:0];

    // redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36(DELAY,1535)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_delay_0 <= '0;
            redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_q <= '0;
        end
        else
        begin
            redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_delay_0 <= $unsigned(redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_split_0_mem_q);
            redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_q <= redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_delay_0;
        end
    end

    // redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_outputreg0(DELAY,2308)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_outputreg0_q <= '0;
        end
        else
        begin
            redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_outputreg0_q <= $unsigned(redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_q);
        end
    end

    // redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_notEnable(LOGICAL,2315)
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_notEnable_q = $unsigned(~ (VCC_q));

    // redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_nor(LOGICAL,2316)
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_nor_q = ~ (redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_notEnable_q | redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_sticky_ena_q);

    // redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_last(CONSTANT,2312)
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_last_q = $unsigned(3'b011);

    // redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_cmp(LOGICAL,2313)
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_cmp_q = $unsigned(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_last_q == redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_rdcnt_q ? 1'b1 : 1'b0);

    // redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_cmpReg(REG,2314)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_cmpReg_q <= $unsigned(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_cmp_q);
        end
    end

    // redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_sticky_ena(REG,2317)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_nor_q == 1'b1)
        begin
            redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_sticky_ena_q <= $unsigned(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_cmpReg_q);
        end
    end

    // redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_enaAnd(LOGICAL,2318)
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_enaAnd_q = redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_sticky_ena_q & VCC_q;

    // redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_rdcnt(COUNTER,2310)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_rdcnt_i <= 3'd0;
            redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_rdcnt_i == 3'd3)
            begin
                redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_rdcnt_eq <= 1'b0;
            end
            if (redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_rdcnt_eq == 1'b1)
            begin
                redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_rdcnt_i <= $unsigned(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_rdcnt_i <= $unsigned(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_rdcnt_q = redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_rdcnt_i[2:0];

    // redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_nor(LOGICAL,2598)
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_nor_q = ~ (redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_notEnable_q | redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_sticky_ena_q);

    // redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_last(CONSTANT,2594)
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_last_q = $unsigned(6'b011110);

    // redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_cmp(LOGICAL,2595)
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_cmp_b = {1'b0, redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_rdcnt_q};
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_cmp_q = $unsigned(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_last_q == redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_cmp_b ? 1'b1 : 1'b0);

    // redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_cmpReg(REG,2596)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_cmpReg_q <= $unsigned(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_cmp_q);
        end
    end

    // redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_sticky_ena(REG,2599)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_nor_q == 1'b1)
        begin
            redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_sticky_ena_q <= $unsigned(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_cmpReg_q);
        end
    end

    // redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_enaAnd(LOGICAL,2600)
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_enaAnd_q = redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_sticky_ena_q & VCC_q;

    // redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_rdcnt(COUNTER,2592)
    // low=0, high=31, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_rdcnt_i <= 5'd0;
        end
        else
        begin
            redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_rdcnt_i <= $unsigned(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_rdcnt_i) + $unsigned(5'd1);
        end
    end
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_rdcnt_q = redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_rdcnt_i[4:0];

    // redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_wraddr(REG,2593)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_wraddr_q <= $unsigned(5'b11111);
        end
        else
        begin
            redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_wraddr_q <= $unsigned(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_rdcnt_q);
        end
    end

    // redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem(DUALMEM,2591)
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl);
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_aa = redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_wraddr_q;
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_ab = redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_rdcnt_q;
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(32),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(32),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_dmem (
        .clocken1(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_reset0),
        .clock1(clock),
        .address_a(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_aa),
        .data_a(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_ab),
        .q_b(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_q = redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_iq[31:0];

    // redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_wraddr(REG,2311)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_wraddr_q <= $unsigned(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_rdcnt_q);
        end
    end

    // redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem(DUALMEM,2309)
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_ia = $unsigned(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_split_0_mem_q);
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_aa = redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_wraddr_q;
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_ab = redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_rdcnt_q;
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_dmem (
        .clocken1(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_reset0),
        .clock1(clock),
        .address_a(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_aa),
        .data_a(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_ab),
        .q_b(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_q = redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_iq[31:0];

    // i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod36_mmul0_dspb_native_dot_product_vunroll_x(BLACKBOX,1086)@334
    // in in_0@337
    // in in_1@337
    // in in_scalarProductPortChainin@335
    // out out_primWireOut@341
    mmul_flt_i_llvm_fpga_dot_product_f32_f320005q0cp0jv24cp06c00qfzo thei_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod36_mmul0_dspb_native_dot_product_vunroll_x (
        .in_0(redist204_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_13_tpl_39_mem_q),
        .in_1(i_llvm_fpga_mem_lm13215_mmul123_out_o_readdata),
        .in_2(redist203_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_12_tpl_36_outputreg0_q),
        .in_3(i_llvm_fpga_mem_lm12814_mmul115_out_o_readdata),
        .in_scalarProductPortChainin(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod31_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod36_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_notEnable(LOGICAL,2326)
    assign redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_notEnable_q = $unsigned(~ (VCC_q));

    // redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_nor(LOGICAL,2327)
    assign redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_nor_q = ~ (redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_notEnable_q | redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_sticky_ena_q);

    // redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_last(CONSTANT,2323)
    assign redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_last_q = $unsigned(7'b0100110);

    // redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_cmp(LOGICAL,2324)
    assign redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_cmp_b = {1'b0, redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_rdcnt_q};
    assign redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_cmp_q = $unsigned(redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_last_q == redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_cmp_b ? 1'b1 : 1'b0);

    // redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_cmpReg(REG,2325)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_cmpReg_q <= $unsigned(redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_cmp_q);
        end
    end

    // redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_sticky_ena(REG,2328)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_nor_q == 1'b1)
        begin
            redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_sticky_ena_q <= $unsigned(redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_cmpReg_q);
        end
    end

    // redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_enaAnd(LOGICAL,2329)
    assign redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_enaAnd_q = redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_sticky_ena_q & VCC_q;

    // redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_rdcnt(COUNTER,2321)
    // low=0, high=39, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_rdcnt_i <= 6'd0;
            redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_rdcnt_i == 6'd38)
            begin
                redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_rdcnt_eq <= 1'b0;
            end
            if (redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_rdcnt_eq == 1'b1)
            begin
                redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_rdcnt_i <= $unsigned(redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_rdcnt_i) + $unsigned(6'd25);
            end
            else
            begin
                redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_rdcnt_i <= $unsigned(redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_rdcnt_q = redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_rdcnt_i[5:0];

    // redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_wraddr(REG,2322)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_wraddr_q <= $unsigned(6'b100111);
        end
        else
        begin
            redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_wraddr_q <= $unsigned(redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_rdcnt_q);
        end
    end

    // redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem(DUALMEM,2320)
    assign redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl);
    assign redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_aa = redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_wraddr_q;
    assign redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_ab = redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_rdcnt_q;
    assign redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(40),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(40),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_dmem (
        .clocken1(redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_reset0),
        .clock1(clock),
        .address_a(redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_aa),
        .data_a(redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_ab),
        .q_b(redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_q = redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_iq[31:0];

    // redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_outputreg0(DELAY,2319)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_outputreg0_q <= '0;
        end
        else
        begin
            redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_outputreg0_q <= $unsigned(redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_mem_q);
        end
    end

    // redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_notEnable(LOGICAL,2336)
    assign redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_notEnable_q = $unsigned(~ (VCC_q));

    // redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_nor(LOGICAL,2337)
    assign redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_nor_q = ~ (redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_notEnable_q | redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_sticky_ena_q);

    // redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_last(CONSTANT,2333)
    assign redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_last_q = $unsigned(7'b0101010);

    // redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_cmp(LOGICAL,2334)
    assign redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_cmp_b = {1'b0, redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_rdcnt_q};
    assign redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_cmp_q = $unsigned(redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_last_q == redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_cmp_b ? 1'b1 : 1'b0);

    // redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_cmpReg(REG,2335)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_cmpReg_q <= $unsigned(redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_cmp_q);
        end
    end

    // redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_sticky_ena(REG,2338)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_nor_q == 1'b1)
        begin
            redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_sticky_ena_q <= $unsigned(redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_cmpReg_q);
        end
    end

    // redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_enaAnd(LOGICAL,2339)
    assign redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_enaAnd_q = redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_sticky_ena_q & VCC_q;

    // redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_rdcnt(COUNTER,2331)
    // low=0, high=43, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_rdcnt_i <= 6'd0;
            redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_rdcnt_i == 6'd42)
            begin
                redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_rdcnt_eq <= 1'b0;
            end
            if (redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_rdcnt_eq == 1'b1)
            begin
                redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_rdcnt_i <= $unsigned(redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_rdcnt_i) + $unsigned(6'd21);
            end
            else
            begin
                redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_rdcnt_i <= $unsigned(redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_rdcnt_q = redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_rdcnt_i[5:0];

    // redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_wraddr(REG,2332)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_wraddr_q <= $unsigned(6'b101011);
        end
        else
        begin
            redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_wraddr_q <= $unsigned(redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_rdcnt_q);
        end
    end

    // redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem(DUALMEM,2330)
    assign redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl);
    assign redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_aa = redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_wraddr_q;
    assign redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_ab = redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_rdcnt_q;
    assign redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(44),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(44),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_dmem (
        .clocken1(redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_reset0),
        .clock1(clock),
        .address_a(redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_aa),
        .data_a(redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_ab),
        .q_b(redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_q = redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_iq[31:0];

    // i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod41_mmul0_dspb_native_dot_product_vunroll_x(BLACKBOX,1087)@340
    // in in_0@343
    // in in_1@343
    // in in_scalarProductPortChainin@341
    // out out_primWireOut@347
    mmul_flt_i_llvm_fpga_dot_product_f32_f320006q0cp0jv24cp06c00qfzo thei_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod41_mmul0_dspb_native_dot_product_vunroll_x (
        .in_0(redist206_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_15_tpl_45_mem_q),
        .in_1(i_llvm_fpga_mem_lm14017_mmul139_out_o_readdata),
        .in_2(redist205_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_14_tpl_42_outputreg0_q),
        .in_3(i_llvm_fpga_mem_lm13616_mmul131_out_o_readdata),
        .in_scalarProductPortChainin(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod36_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod41_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_notEnable(LOGICAL,2347)
    assign redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_notEnable_q = $unsigned(~ (VCC_q));

    // redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_nor(LOGICAL,2348)
    assign redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_nor_q = ~ (redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_notEnable_q | redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_sticky_ena_q);

    // redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_last(CONSTANT,2344)
    assign redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_last_q = $unsigned(7'b0101100);

    // redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_cmp(LOGICAL,2345)
    assign redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_cmp_b = {1'b0, redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_rdcnt_q};
    assign redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_cmp_q = $unsigned(redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_last_q == redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_cmp_b ? 1'b1 : 1'b0);

    // redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_cmpReg(REG,2346)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_cmpReg_q <= $unsigned(redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_cmp_q);
        end
    end

    // redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_sticky_ena(REG,2349)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_nor_q == 1'b1)
        begin
            redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_sticky_ena_q <= $unsigned(redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_cmpReg_q);
        end
    end

    // redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_enaAnd(LOGICAL,2350)
    assign redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_enaAnd_q = redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_sticky_ena_q & VCC_q;

    // redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_rdcnt(COUNTER,2342)
    // low=0, high=45, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_rdcnt_i <= 6'd0;
            redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_rdcnt_i == 6'd44)
            begin
                redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_rdcnt_eq <= 1'b0;
            end
            if (redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_rdcnt_eq == 1'b1)
            begin
                redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_rdcnt_i <= $unsigned(redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_rdcnt_i) + $unsigned(6'd19);
            end
            else
            begin
                redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_rdcnt_i <= $unsigned(redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_rdcnt_q = redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_rdcnt_i[5:0];

    // redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_wraddr(REG,2343)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_wraddr_q <= $unsigned(6'b101101);
        end
        else
        begin
            redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_wraddr_q <= $unsigned(redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_rdcnt_q);
        end
    end

    // redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem(DUALMEM,2341)
    assign redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl);
    assign redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_aa = redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_wraddr_q;
    assign redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_ab = redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_rdcnt_q;
    assign redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(46),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(46),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_dmem (
        .clocken1(redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_reset0),
        .clock1(clock),
        .address_a(redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_aa),
        .data_a(redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_ab),
        .q_b(redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_q = redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_iq[31:0];

    // redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_outputreg0(DELAY,2340)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_outputreg0_q <= '0;
        end
        else
        begin
            redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_outputreg0_q <= $unsigned(redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_mem_q);
        end
    end

    // redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_notEnable(LOGICAL,2357)
    assign redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_notEnable_q = $unsigned(~ (VCC_q));

    // redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_nor(LOGICAL,2358)
    assign redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_nor_q = ~ (redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_notEnable_q | redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_sticky_ena_q);

    // redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_last(CONSTANT,2354)
    assign redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_last_q = $unsigned(7'b0110000);

    // redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_cmp(LOGICAL,2355)
    assign redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_cmp_b = {1'b0, redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_rdcnt_q};
    assign redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_cmp_q = $unsigned(redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_last_q == redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_cmp_b ? 1'b1 : 1'b0);

    // redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_cmpReg(REG,2356)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_cmpReg_q <= $unsigned(redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_cmp_q);
        end
    end

    // redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_sticky_ena(REG,2359)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_nor_q == 1'b1)
        begin
            redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_sticky_ena_q <= $unsigned(redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_cmpReg_q);
        end
    end

    // redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_enaAnd(LOGICAL,2360)
    assign redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_enaAnd_q = redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_sticky_ena_q & VCC_q;

    // redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_rdcnt(COUNTER,2352)
    // low=0, high=49, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_rdcnt_i <= 6'd0;
            redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_rdcnt_i == 6'd48)
            begin
                redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_rdcnt_eq <= 1'b0;
            end
            if (redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_rdcnt_eq == 1'b1)
            begin
                redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_rdcnt_i <= $unsigned(redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_rdcnt_i) + $unsigned(6'd15);
            end
            else
            begin
                redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_rdcnt_i <= $unsigned(redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_rdcnt_q = redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_rdcnt_i[5:0];

    // redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_wraddr(REG,2353)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_wraddr_q <= $unsigned(6'b110001);
        end
        else
        begin
            redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_wraddr_q <= $unsigned(redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_rdcnt_q);
        end
    end

    // redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem(DUALMEM,2351)
    assign redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl);
    assign redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_aa = redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_wraddr_q;
    assign redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_ab = redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_rdcnt_q;
    assign redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(50),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(50),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_dmem (
        .clocken1(redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_reset0),
        .clock1(clock),
        .address_a(redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_aa),
        .data_a(redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_ab),
        .q_b(redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_q = redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_iq[31:0];

    // i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod46_mmul0_dspb_native_dot_product_vunroll_x(BLACKBOX,1088)@346
    // in in_0@349
    // in in_1@349
    // in in_scalarProductPortChainin@347
    // out out_primWireOut@353
    mmul_flt_i_llvm_fpga_dot_product_f32_f320007q0cp0jv24cp06c00qfzo thei_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod46_mmul0_dspb_native_dot_product_vunroll_x (
        .in_0(redist208_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_17_tpl_51_mem_q),
        .in_1(i_llvm_fpga_mem_lm14819_mmul155_out_o_readdata),
        .in_2(redist207_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_16_tpl_48_outputreg0_q),
        .in_3(i_llvm_fpga_mem_lm14418_mmul147_out_o_readdata),
        .in_scalarProductPortChainin(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod41_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod46_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_notEnable(LOGICAL,2368)
    assign redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_notEnable_q = $unsigned(~ (VCC_q));

    // redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_nor(LOGICAL,2369)
    assign redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_nor_q = ~ (redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_notEnable_q | redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_sticky_ena_q);

    // redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_last(CONSTANT,2365)
    assign redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_last_q = $unsigned(7'b0110010);

    // redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_cmp(LOGICAL,2366)
    assign redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_cmp_b = {1'b0, redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_rdcnt_q};
    assign redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_cmp_q = $unsigned(redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_last_q == redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_cmp_b ? 1'b1 : 1'b0);

    // redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_cmpReg(REG,2367)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_cmpReg_q <= $unsigned(redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_cmp_q);
        end
    end

    // redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_sticky_ena(REG,2370)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_nor_q == 1'b1)
        begin
            redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_sticky_ena_q <= $unsigned(redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_cmpReg_q);
        end
    end

    // redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_enaAnd(LOGICAL,2371)
    assign redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_enaAnd_q = redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_sticky_ena_q & VCC_q;

    // redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_rdcnt(COUNTER,2363)
    // low=0, high=51, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_rdcnt_i <= 6'd0;
            redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_rdcnt_i == 6'd50)
            begin
                redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_rdcnt_eq <= 1'b0;
            end
            if (redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_rdcnt_eq == 1'b1)
            begin
                redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_rdcnt_i <= $unsigned(redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_rdcnt_i) + $unsigned(6'd13);
            end
            else
            begin
                redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_rdcnt_i <= $unsigned(redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_rdcnt_q = redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_rdcnt_i[5:0];

    // redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_wraddr(REG,2364)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_wraddr_q <= $unsigned(6'b110011);
        end
        else
        begin
            redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_wraddr_q <= $unsigned(redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_rdcnt_q);
        end
    end

    // redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem(DUALMEM,2362)
    assign redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl);
    assign redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_aa = redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_wraddr_q;
    assign redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_ab = redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_rdcnt_q;
    assign redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(52),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(52),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_dmem (
        .clocken1(redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_reset0),
        .clock1(clock),
        .address_a(redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_aa),
        .data_a(redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_ab),
        .q_b(redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_q = redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_iq[31:0];

    // redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_outputreg0(DELAY,2361)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_outputreg0_q <= '0;
        end
        else
        begin
            redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_outputreg0_q <= $unsigned(redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_mem_q);
        end
    end

    // redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_notEnable(LOGICAL,2378)
    assign redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_notEnable_q = $unsigned(~ (VCC_q));

    // redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_nor(LOGICAL,2379)
    assign redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_nor_q = ~ (redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_notEnable_q | redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_sticky_ena_q);

    // redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_last(CONSTANT,2375)
    assign redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_last_q = $unsigned(7'b0110110);

    // redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_cmp(LOGICAL,2376)
    assign redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_cmp_b = {1'b0, redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_rdcnt_q};
    assign redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_cmp_q = $unsigned(redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_last_q == redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_cmp_b ? 1'b1 : 1'b0);

    // redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_cmpReg(REG,2377)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_cmpReg_q <= $unsigned(redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_cmp_q);
        end
    end

    // redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_sticky_ena(REG,2380)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_nor_q == 1'b1)
        begin
            redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_sticky_ena_q <= $unsigned(redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_cmpReg_q);
        end
    end

    // redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_enaAnd(LOGICAL,2381)
    assign redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_enaAnd_q = redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_sticky_ena_q & VCC_q;

    // redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_rdcnt(COUNTER,2373)
    // low=0, high=55, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_rdcnt_i <= 6'd0;
            redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_rdcnt_i == 6'd54)
            begin
                redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_rdcnt_eq <= 1'b0;
            end
            if (redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_rdcnt_eq == 1'b1)
            begin
                redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_rdcnt_i <= $unsigned(redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_rdcnt_i) + $unsigned(6'd9);
            end
            else
            begin
                redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_rdcnt_i <= $unsigned(redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_rdcnt_q = redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_rdcnt_i[5:0];

    // redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_wraddr(REG,2374)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_wraddr_q <= $unsigned(6'b110111);
        end
        else
        begin
            redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_wraddr_q <= $unsigned(redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_rdcnt_q);
        end
    end

    // redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem(DUALMEM,2372)
    assign redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl);
    assign redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_aa = redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_wraddr_q;
    assign redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_ab = redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_rdcnt_q;
    assign redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(56),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(56),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_dmem (
        .clocken1(redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_reset0),
        .clock1(clock),
        .address_a(redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_aa),
        .data_a(redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_ab),
        .q_b(redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_q = redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_iq[31:0];

    // i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod51_mmul0_dspb_native_dot_product_vunroll_x(BLACKBOX,1089)@352
    // in in_0@355
    // in in_1@355
    // in in_scalarProductPortChainin@353
    // out out_primWireOut@359
    mmul_flt_i_llvm_fpga_dot_product_f32_f320008q0cp0jv24cp06c00qfzo thei_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod51_mmul0_dspb_native_dot_product_vunroll_x (
        .in_0(redist210_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_19_tpl_57_mem_q),
        .in_1(i_llvm_fpga_mem_lm15621_mmul171_out_o_readdata),
        .in_2(redist209_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_18_tpl_54_outputreg0_q),
        .in_3(i_llvm_fpga_mem_lm15220_mmul163_out_o_readdata),
        .in_scalarProductPortChainin(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod46_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod51_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_notEnable(LOGICAL,2389)
    assign redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_notEnable_q = $unsigned(~ (VCC_q));

    // redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_nor(LOGICAL,2390)
    assign redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_nor_q = ~ (redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_notEnable_q | redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_sticky_ena_q);

    // redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_last(CONSTANT,2386)
    assign redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_last_q = $unsigned(7'b0111000);

    // redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_cmp(LOGICAL,2387)
    assign redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_cmp_b = {1'b0, redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_rdcnt_q};
    assign redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_cmp_q = $unsigned(redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_last_q == redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_cmp_b ? 1'b1 : 1'b0);

    // redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_cmpReg(REG,2388)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_cmpReg_q <= $unsigned(redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_cmp_q);
        end
    end

    // redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_sticky_ena(REG,2391)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_nor_q == 1'b1)
        begin
            redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_sticky_ena_q <= $unsigned(redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_cmpReg_q);
        end
    end

    // redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_enaAnd(LOGICAL,2392)
    assign redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_enaAnd_q = redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_sticky_ena_q & VCC_q;

    // redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_rdcnt(COUNTER,2384)
    // low=0, high=57, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_rdcnt_i <= 6'd0;
            redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_rdcnt_i == 6'd56)
            begin
                redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_rdcnt_eq <= 1'b0;
            end
            if (redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_rdcnt_eq == 1'b1)
            begin
                redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_rdcnt_i <= $unsigned(redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_rdcnt_i) + $unsigned(6'd7);
            end
            else
            begin
                redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_rdcnt_i <= $unsigned(redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_rdcnt_q = redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_rdcnt_i[5:0];

    // redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_wraddr(REG,2385)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_wraddr_q <= $unsigned(6'b111001);
        end
        else
        begin
            redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_wraddr_q <= $unsigned(redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_rdcnt_q);
        end
    end

    // redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem(DUALMEM,2383)
    assign redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl);
    assign redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_aa = redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_wraddr_q;
    assign redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_ab = redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_rdcnt_q;
    assign redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(58),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(58),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_dmem (
        .clocken1(redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_reset0),
        .clock1(clock),
        .address_a(redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_aa),
        .data_a(redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_ab),
        .q_b(redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_q = redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_iq[31:0];

    // redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_outputreg0(DELAY,2382)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_outputreg0_q <= '0;
        end
        else
        begin
            redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_outputreg0_q <= $unsigned(redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_mem_q);
        end
    end

    // redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_notEnable(LOGICAL,2399)
    assign redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_notEnable_q = $unsigned(~ (VCC_q));

    // redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_nor(LOGICAL,2400)
    assign redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_nor_q = ~ (redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_notEnable_q | redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_sticky_ena_q);

    // redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_last(CONSTANT,2396)
    assign redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_last_q = $unsigned(7'b0111100);

    // redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_cmp(LOGICAL,2397)
    assign redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_cmp_b = {1'b0, redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_rdcnt_q};
    assign redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_cmp_q = $unsigned(redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_last_q == redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_cmp_b ? 1'b1 : 1'b0);

    // redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_cmpReg(REG,2398)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_cmpReg_q <= $unsigned(redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_cmp_q);
        end
    end

    // redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_sticky_ena(REG,2401)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_nor_q == 1'b1)
        begin
            redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_sticky_ena_q <= $unsigned(redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_cmpReg_q);
        end
    end

    // redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_enaAnd(LOGICAL,2402)
    assign redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_enaAnd_q = redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_sticky_ena_q & VCC_q;

    // redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_rdcnt(COUNTER,2394)
    // low=0, high=61, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_rdcnt_i <= 6'd0;
            redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_rdcnt_i == 6'd60)
            begin
                redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_rdcnt_eq <= 1'b0;
            end
            if (redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_rdcnt_eq == 1'b1)
            begin
                redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_rdcnt_i <= $unsigned(redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_rdcnt_i) + $unsigned(6'd3);
            end
            else
            begin
                redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_rdcnt_i <= $unsigned(redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_rdcnt_i) + $unsigned(6'd1);
            end
        end
    end
    assign redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_rdcnt_q = redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_rdcnt_i[5:0];

    // redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_wraddr(REG,2395)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_wraddr_q <= $unsigned(6'b111101);
        end
        else
        begin
            redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_wraddr_q <= $unsigned(redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_rdcnt_q);
        end
    end

    // redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem(DUALMEM,2393)
    assign redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl);
    assign redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_aa = redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_wraddr_q;
    assign redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_ab = redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_rdcnt_q;
    assign redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(62),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(62),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_dmem (
        .clocken1(redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_reset0),
        .clock1(clock),
        .address_a(redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_aa),
        .data_a(redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_ab),
        .q_b(redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_q = redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_iq[31:0];

    // i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod56_mmul0_dspb_native_dot_product_vunroll_x(BLACKBOX,1090)@358
    // in in_0@361
    // in in_1@361
    // in in_scalarProductPortChainin@359
    // out out_primWireOut@365
    mmul_flt_i_llvm_fpga_dot_product_f32_f320009q0cp0jv24cp06c00qfzo thei_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod56_mmul0_dspb_native_dot_product_vunroll_x (
        .in_0(redist212_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_21_tpl_63_mem_q),
        .in_1(i_llvm_fpga_mem_lm16423_mmul187_out_o_readdata),
        .in_2(redist211_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_20_tpl_60_outputreg0_q),
        .in_3(i_llvm_fpga_mem_lm16022_mmul179_out_o_readdata),
        .in_scalarProductPortChainin(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod51_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod56_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_notEnable(LOGICAL,2410)
    assign redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_notEnable_q = $unsigned(~ (VCC_q));

    // redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_nor(LOGICAL,2411)
    assign redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_nor_q = ~ (redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_notEnable_q | redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_sticky_ena_q);

    // redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_last(CONSTANT,2407)
    assign redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_last_q = $unsigned(7'b0111110);

    // redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_cmp(LOGICAL,2408)
    assign redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_cmp_b = {1'b0, redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_rdcnt_q};
    assign redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_cmp_q = $unsigned(redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_last_q == redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_cmp_b ? 1'b1 : 1'b0);

    // redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_cmpReg(REG,2409)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_cmpReg_q <= $unsigned(redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_cmp_q);
        end
    end

    // redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_sticky_ena(REG,2412)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_nor_q == 1'b1)
        begin
            redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_sticky_ena_q <= $unsigned(redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_cmpReg_q);
        end
    end

    // redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_enaAnd(LOGICAL,2413)
    assign redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_enaAnd_q = redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_sticky_ena_q & VCC_q;

    // redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_rdcnt(COUNTER,2405)
    // low=0, high=63, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_rdcnt_i <= 6'd0;
        end
        else
        begin
            redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_rdcnt_i <= $unsigned(redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_rdcnt_i) + $unsigned(6'd1);
        end
    end
    assign redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_rdcnt_q = redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_rdcnt_i[5:0];

    // redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_wraddr(REG,2406)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_wraddr_q <= $unsigned(6'b111111);
        end
        else
        begin
            redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_wraddr_q <= $unsigned(redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_rdcnt_q);
        end
    end

    // redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem(DUALMEM,2404)
    assign redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl);
    assign redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_aa = redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_wraddr_q;
    assign redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_ab = redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_rdcnt_q;
    assign redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(6),
        .numwords_a(64),
        .width_b(32),
        .widthad_b(6),
        .numwords_b(64),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_dmem (
        .clocken1(redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_reset0),
        .clock1(clock),
        .address_a(redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_aa),
        .data_a(redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_ab),
        .q_b(redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_q = redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_iq[31:0];

    // redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_outputreg0(DELAY,2403)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_outputreg0_q <= '0;
        end
        else
        begin
            redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_outputreg0_q <= $unsigned(redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_mem_q);
        end
    end

    // redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_notEnable(LOGICAL,2420)
    assign redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_notEnable_q = $unsigned(~ (VCC_q));

    // redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_nor(LOGICAL,2421)
    assign redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_nor_q = ~ (redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_notEnable_q | redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_sticky_ena_q);

    // redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_last(CONSTANT,2417)
    assign redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_last_q = $unsigned(8'b01000010);

    // redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_cmp(LOGICAL,2418)
    assign redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_cmp_b = {1'b0, redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_rdcnt_q};
    assign redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_cmp_q = $unsigned(redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_last_q == redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_cmp_b ? 1'b1 : 1'b0);

    // redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_cmpReg(REG,2419)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_cmpReg_q <= $unsigned(redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_cmp_q);
        end
    end

    // redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_sticky_ena(REG,2422)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_nor_q == 1'b1)
        begin
            redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_sticky_ena_q <= $unsigned(redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_cmpReg_q);
        end
    end

    // redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_enaAnd(LOGICAL,2423)
    assign redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_enaAnd_q = redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_sticky_ena_q & VCC_q;

    // redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_rdcnt(COUNTER,2415)
    // low=0, high=67, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_rdcnt_i <= 7'd0;
            redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_rdcnt_i == 7'd66)
            begin
                redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_rdcnt_eq <= 1'b0;
            end
            if (redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_rdcnt_eq == 1'b1)
            begin
                redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_rdcnt_i <= $unsigned(redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_rdcnt_i) + $unsigned(7'd61);
            end
            else
            begin
                redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_rdcnt_i <= $unsigned(redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_rdcnt_i) + $unsigned(7'd1);
            end
        end
    end
    assign redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_rdcnt_q = redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_rdcnt_i[6:0];

    // redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_wraddr(REG,2416)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_wraddr_q <= $unsigned(7'b1000011);
        end
        else
        begin
            redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_wraddr_q <= $unsigned(redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_rdcnt_q);
        end
    end

    // redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem(DUALMEM,2414)
    assign redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl);
    assign redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_aa = redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_wraddr_q;
    assign redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_ab = redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_rdcnt_q;
    assign redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(68),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(68),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_dmem (
        .clocken1(redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_reset0),
        .clock1(clock),
        .address_a(redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_aa),
        .data_a(redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_ab),
        .q_b(redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_q = redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_iq[31:0];

    // i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod61_mmul0_dspb_native_dot_product_vunroll_x(BLACKBOX,1091)@364
    // in in_0@367
    // in in_1@367
    // in in_scalarProductPortChainin@365
    // out out_primWireOut@371
    mmul_flt_i_llvm_fpga_dot_product_f32_f32000aq0cp0jv24cp06c00qfzo thei_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod61_mmul0_dspb_native_dot_product_vunroll_x (
        .in_0(redist214_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_23_tpl_69_mem_q),
        .in_1(i_llvm_fpga_mem_lm17225_mmul203_out_o_readdata),
        .in_2(redist213_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_22_tpl_66_outputreg0_q),
        .in_3(i_llvm_fpga_mem_lm16824_mmul195_out_o_readdata),
        .in_scalarProductPortChainin(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod56_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod61_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_notEnable(LOGICAL,2431)
    assign redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_notEnable_q = $unsigned(~ (VCC_q));

    // redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_nor(LOGICAL,2432)
    assign redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_nor_q = ~ (redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_notEnable_q | redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_sticky_ena_q);

    // redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_last(CONSTANT,2428)
    assign redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_last_q = $unsigned(8'b01000100);

    // redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_cmp(LOGICAL,2429)
    assign redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_cmp_b = {1'b0, redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_rdcnt_q};
    assign redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_cmp_q = $unsigned(redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_last_q == redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_cmp_b ? 1'b1 : 1'b0);

    // redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_cmpReg(REG,2430)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_cmpReg_q <= $unsigned(redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_cmp_q);
        end
    end

    // redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_sticky_ena(REG,2433)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_nor_q == 1'b1)
        begin
            redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_sticky_ena_q <= $unsigned(redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_cmpReg_q);
        end
    end

    // redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_enaAnd(LOGICAL,2434)
    assign redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_enaAnd_q = redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_sticky_ena_q & VCC_q;

    // redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_rdcnt(COUNTER,2426)
    // low=0, high=69, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_rdcnt_i <= 7'd0;
            redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_rdcnt_i == 7'd68)
            begin
                redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_rdcnt_eq <= 1'b0;
            end
            if (redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_rdcnt_eq == 1'b1)
            begin
                redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_rdcnt_i <= $unsigned(redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_rdcnt_i) + $unsigned(7'd59);
            end
            else
            begin
                redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_rdcnt_i <= $unsigned(redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_rdcnt_i) + $unsigned(7'd1);
            end
        end
    end
    assign redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_rdcnt_q = redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_rdcnt_i[6:0];

    // redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_wraddr(REG,2427)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_wraddr_q <= $unsigned(7'b1000101);
        end
        else
        begin
            redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_wraddr_q <= $unsigned(redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_rdcnt_q);
        end
    end

    // redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem(DUALMEM,2425)
    assign redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl);
    assign redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_aa = redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_wraddr_q;
    assign redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_ab = redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_rdcnt_q;
    assign redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(70),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(70),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_dmem (
        .clocken1(redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_reset0),
        .clock1(clock),
        .address_a(redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_aa),
        .data_a(redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_ab),
        .q_b(redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_q = redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_iq[31:0];

    // redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_outputreg0(DELAY,2424)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_outputreg0_q <= '0;
        end
        else
        begin
            redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_outputreg0_q <= $unsigned(redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_mem_q);
        end
    end

    // redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_notEnable(LOGICAL,2441)
    assign redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_notEnable_q = $unsigned(~ (VCC_q));

    // redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_nor(LOGICAL,2442)
    assign redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_nor_q = ~ (redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_notEnable_q | redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_sticky_ena_q);

    // redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_last(CONSTANT,2438)
    assign redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_last_q = $unsigned(8'b01001000);

    // redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_cmp(LOGICAL,2439)
    assign redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_cmp_b = {1'b0, redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_rdcnt_q};
    assign redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_cmp_q = $unsigned(redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_last_q == redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_cmp_b ? 1'b1 : 1'b0);

    // redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_cmpReg(REG,2440)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_cmpReg_q <= $unsigned(redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_cmp_q);
        end
    end

    // redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_sticky_ena(REG,2443)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_nor_q == 1'b1)
        begin
            redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_sticky_ena_q <= $unsigned(redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_cmpReg_q);
        end
    end

    // redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_enaAnd(LOGICAL,2444)
    assign redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_enaAnd_q = redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_sticky_ena_q & VCC_q;

    // redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_rdcnt(COUNTER,2436)
    // low=0, high=73, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_rdcnt_i <= 7'd0;
            redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_rdcnt_i == 7'd72)
            begin
                redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_rdcnt_eq <= 1'b0;
            end
            if (redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_rdcnt_eq == 1'b1)
            begin
                redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_rdcnt_i <= $unsigned(redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_rdcnt_i) + $unsigned(7'd55);
            end
            else
            begin
                redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_rdcnt_i <= $unsigned(redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_rdcnt_i) + $unsigned(7'd1);
            end
        end
    end
    assign redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_rdcnt_q = redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_rdcnt_i[6:0];

    // redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_wraddr(REG,2437)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_wraddr_q <= $unsigned(7'b1001001);
        end
        else
        begin
            redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_wraddr_q <= $unsigned(redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_rdcnt_q);
        end
    end

    // redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem(DUALMEM,2435)
    assign redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl);
    assign redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_aa = redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_wraddr_q;
    assign redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_ab = redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_rdcnt_q;
    assign redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(74),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(74),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_dmem (
        .clocken1(redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_reset0),
        .clock1(clock),
        .address_a(redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_aa),
        .data_a(redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_ab),
        .q_b(redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_q = redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_iq[31:0];

    // i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod66_mmul0_dspb_native_dot_product_vunroll_x(BLACKBOX,1092)@370
    // in in_0@373
    // in in_1@373
    // in in_scalarProductPortChainin@371
    // out out_primWireOut@377
    mmul_flt_i_llvm_fpga_dot_product_f32_f32000bq0cp0jv24cp06c00qfzo thei_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod66_mmul0_dspb_native_dot_product_vunroll_x (
        .in_0(redist216_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_25_tpl_75_mem_q),
        .in_1(i_llvm_fpga_mem_lm18027_mmul219_out_o_readdata),
        .in_2(redist215_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_24_tpl_72_outputreg0_q),
        .in_3(i_llvm_fpga_mem_lm17626_mmul211_out_o_readdata),
        .in_scalarProductPortChainin(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod61_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod66_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist259_i_llvm_fpga_mem_lm18428_mmul227_out_o_readdata_3(DELAY,1591)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist259_i_llvm_fpga_mem_lm18428_mmul227_out_o_readdata_3_delay_0 <= '0;
            redist259_i_llvm_fpga_mem_lm18428_mmul227_out_o_readdata_3_q <= '0;
        end
        else
        begin
            redist259_i_llvm_fpga_mem_lm18428_mmul227_out_o_readdata_3_delay_0 <= $unsigned(i_llvm_fpga_mem_lm18428_mmul227_out_o_readdata);
            redist259_i_llvm_fpga_mem_lm18428_mmul227_out_o_readdata_3_q <= redist259_i_llvm_fpga_mem_lm18428_mmul227_out_o_readdata_3_delay_0;
        end
    end

    // redist259_i_llvm_fpga_mem_lm18428_mmul227_out_o_readdata_3_outputreg0(DELAY,2560)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist259_i_llvm_fpga_mem_lm18428_mmul227_out_o_readdata_3_outputreg0_q <= '0;
        end
        else
        begin
            redist259_i_llvm_fpga_mem_lm18428_mmul227_out_o_readdata_3_outputreg0_q <= $unsigned(redist259_i_llvm_fpga_mem_lm18428_mmul227_out_o_readdata_3_q);
        end
    end

    // redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_notEnable(LOGICAL,2452)
    assign redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_notEnable_q = $unsigned(~ (VCC_q));

    // redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_nor(LOGICAL,2453)
    assign redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_nor_q = ~ (redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_notEnable_q | redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_sticky_ena_q);

    // redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_last(CONSTANT,2449)
    assign redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_last_q = $unsigned(8'b01001010);

    // redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_cmp(LOGICAL,2450)
    assign redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_cmp_b = {1'b0, redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_rdcnt_q};
    assign redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_cmp_q = $unsigned(redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_last_q == redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_cmp_b ? 1'b1 : 1'b0);

    // redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_cmpReg(REG,2451)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_cmpReg_q <= $unsigned(redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_cmp_q);
        end
    end

    // redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_sticky_ena(REG,2454)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_nor_q == 1'b1)
        begin
            redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_sticky_ena_q <= $unsigned(redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_cmpReg_q);
        end
    end

    // redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_enaAnd(LOGICAL,2455)
    assign redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_enaAnd_q = redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_sticky_ena_q & VCC_q;

    // redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_rdcnt(COUNTER,2447)
    // low=0, high=75, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_rdcnt_i <= 7'd0;
            redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_rdcnt_i == 7'd74)
            begin
                redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_rdcnt_eq <= 1'b0;
            end
            if (redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_rdcnt_eq == 1'b1)
            begin
                redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_rdcnt_i <= $unsigned(redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_rdcnt_i) + $unsigned(7'd53);
            end
            else
            begin
                redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_rdcnt_i <= $unsigned(redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_rdcnt_i) + $unsigned(7'd1);
            end
        end
    end
    assign redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_rdcnt_q = redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_rdcnt_i[6:0];

    // redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_wraddr(REG,2448)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_wraddr_q <= $unsigned(7'b1001011);
        end
        else
        begin
            redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_wraddr_q <= $unsigned(redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_rdcnt_q);
        end
    end

    // redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem(DUALMEM,2446)
    assign redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl);
    assign redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_aa = redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_wraddr_q;
    assign redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_ab = redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_rdcnt_q;
    assign redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(76),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(76),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_dmem (
        .clocken1(redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_reset0),
        .clock1(clock),
        .address_a(redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_aa),
        .data_a(redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_ab),
        .q_b(redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_q = redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_iq[31:0];

    // redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_outputreg0(DELAY,2445)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_outputreg0_q <= '0;
        end
        else
        begin
            redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_outputreg0_q <= $unsigned(redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_mem_q);
        end
    end

    // redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_notEnable(LOGICAL,2556)
    assign redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_notEnable_q = $unsigned(~ (VCC_q));

    // redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_nor(LOGICAL,2557)
    assign redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_nor_q = ~ (redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_notEnable_q | redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_sticky_ena_q);

    // redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_last(CONSTANT,2553)
    assign redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_last_q = $unsigned(3'b011);

    // redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_cmp(LOGICAL,2554)
    assign redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_cmp_q = $unsigned(redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_last_q == redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_rdcnt_q ? 1'b1 : 1'b0);

    // redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_cmpReg(REG,2555)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_cmpReg_q <= $unsigned(redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_cmp_q);
        end
    end

    // redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_sticky_ena(REG,2558)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_nor_q == 1'b1)
        begin
            redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_sticky_ena_q <= $unsigned(redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_cmpReg_q);
        end
    end

    // redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_enaAnd(LOGICAL,2559)
    assign redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_enaAnd_q = redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_sticky_ena_q & VCC_q;

    // redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_rdcnt(COUNTER,2551)
    // low=0, high=4, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_rdcnt_i <= 3'd0;
            redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_rdcnt_i == 3'd3)
            begin
                redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_rdcnt_eq <= 1'b0;
            end
            if (redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_rdcnt_eq == 1'b1)
            begin
                redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_rdcnt_i <= $unsigned(redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_rdcnt_i) + $unsigned(3'd4);
            end
            else
            begin
                redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_rdcnt_i <= $unsigned(redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_rdcnt_q = redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_rdcnt_i[2:0];

    // redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_wraddr(REG,2552)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_wraddr_q <= $unsigned(3'b100);
        end
        else
        begin
            redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_wraddr_q <= $unsigned(redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_rdcnt_q);
        end
    end

    // redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem(DUALMEM,2550)
    assign redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_ia = $unsigned(i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata);
    assign redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_aa = redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_wraddr_q;
    assign redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_ab = redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_rdcnt_q;
    assign redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(5),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(5),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_dmem (
        .clocken1(redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_reset0),
        .clock1(clock),
        .address_a(redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_aa),
        .data_a(redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_ab),
        .q_b(redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_q = redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_iq[31:0];

    // redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_notEnable(LOGICAL,2462)
    assign redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_notEnable_q = $unsigned(~ (VCC_q));

    // redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_nor(LOGICAL,2463)
    assign redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_nor_q = ~ (redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_notEnable_q | redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_sticky_ena_q);

    // redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_last(CONSTANT,2459)
    assign redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_last_q = $unsigned(8'b01001110);

    // redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_cmp(LOGICAL,2460)
    assign redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_cmp_b = {1'b0, redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_rdcnt_q};
    assign redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_cmp_q = $unsigned(redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_last_q == redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_cmp_b ? 1'b1 : 1'b0);

    // redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_cmpReg(REG,2461)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_cmpReg_q <= $unsigned(redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_cmp_q);
        end
    end

    // redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_sticky_ena(REG,2464)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_nor_q == 1'b1)
        begin
            redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_sticky_ena_q <= $unsigned(redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_cmpReg_q);
        end
    end

    // redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_enaAnd(LOGICAL,2465)
    assign redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_enaAnd_q = redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_sticky_ena_q & VCC_q;

    // redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_rdcnt(COUNTER,2457)
    // low=0, high=79, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_rdcnt_i <= 7'd0;
            redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_rdcnt_i == 7'd78)
            begin
                redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_rdcnt_eq <= 1'b0;
            end
            if (redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_rdcnt_eq == 1'b1)
            begin
                redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_rdcnt_i <= $unsigned(redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_rdcnt_i) + $unsigned(7'd49);
            end
            else
            begin
                redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_rdcnt_i <= $unsigned(redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_rdcnt_i) + $unsigned(7'd1);
            end
        end
    end
    assign redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_rdcnt_q = redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_rdcnt_i[6:0];

    // redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_wraddr(REG,2458)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_wraddr_q <= $unsigned(7'b1001111);
        end
        else
        begin
            redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_wraddr_q <= $unsigned(redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_rdcnt_q);
        end
    end

    // redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem(DUALMEM,2456)
    assign redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl);
    assign redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_aa = redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_wraddr_q;
    assign redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_ab = redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_rdcnt_q;
    assign redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(80),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(80),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_dmem (
        .clocken1(redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_reset0),
        .clock1(clock),
        .address_a(redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_aa),
        .data_a(redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_ab),
        .q_b(redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_q = redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_iq[31:0];

    // i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod71_mmul0_dspb_native_dot_product_vunroll_x(BLACKBOX,1093)@376
    // in in_0@379
    // in in_1@379
    // in in_scalarProductPortChainin@377
    // out out_primWireOut@383
    mmul_flt_i_llvm_fpga_dot_product_f32_f32000cq0cp0jv24cp06c00qfzo thei_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod71_mmul0_dspb_native_dot_product_vunroll_x (
        .in_0(redist218_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_27_tpl_81_mem_q),
        .in_1(redist258_i_llvm_fpga_mem_lm18829_mmul235_out_o_readdata_6_mem_q),
        .in_2(redist217_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_26_tpl_78_outputreg0_q),
        .in_3(redist259_i_llvm_fpga_mem_lm18428_mmul227_out_o_readdata_3_outputreg0_q),
        .in_scalarProductPortChainin(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod66_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod71_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_notEnable(LOGICAL,2546)
    assign redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_notEnable_q = $unsigned(~ (VCC_q));

    // redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_nor(LOGICAL,2547)
    assign redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_nor_q = ~ (redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_notEnable_q | redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_sticky_ena_q);

    // redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_last(CONSTANT,2543)
    assign redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_last_q = $unsigned(4'b0101);

    // redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_cmp(LOGICAL,2544)
    assign redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_cmp_b = {1'b0, redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_rdcnt_q};
    assign redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_cmp_q = $unsigned(redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_last_q == redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_cmp_b ? 1'b1 : 1'b0);

    // redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_cmpReg(REG,2545)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_cmpReg_q <= $unsigned(redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_cmp_q);
        end
    end

    // redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_sticky_ena(REG,2548)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_nor_q == 1'b1)
        begin
            redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_sticky_ena_q <= $unsigned(redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_cmpReg_q);
        end
    end

    // redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_enaAnd(LOGICAL,2549)
    assign redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_enaAnd_q = redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_sticky_ena_q & VCC_q;

    // redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_rdcnt(COUNTER,2541)
    // low=0, high=6, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_rdcnt_i <= 3'd0;
            redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_rdcnt_i == 3'd5)
            begin
                redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_rdcnt_eq <= 1'b0;
            end
            if (redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_rdcnt_eq == 1'b1)
            begin
                redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_rdcnt_i <= $unsigned(redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_rdcnt_i) + $unsigned(3'd2);
            end
            else
            begin
                redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_rdcnt_i <= $unsigned(redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_rdcnt_i) + $unsigned(3'd1);
            end
        end
    end
    assign redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_rdcnt_q = redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_rdcnt_i[2:0];

    // redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_wraddr(REG,2542)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_wraddr_q <= $unsigned(3'b110);
        end
        else
        begin
            redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_wraddr_q <= $unsigned(redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_rdcnt_q);
        end
    end

    // redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem(DUALMEM,2540)
    assign redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_ia = $unsigned(i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata);
    assign redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_aa = redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_wraddr_q;
    assign redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_ab = redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_rdcnt_q;
    assign redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(3),
        .numwords_a(7),
        .width_b(32),
        .widthad_b(3),
        .numwords_b(7),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_dmem (
        .clocken1(redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_reset0),
        .clock1(clock),
        .address_a(redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_aa),
        .data_a(redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_ab),
        .q_b(redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_q = redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_iq[31:0];

    // redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_outputreg0(DELAY,2539)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_outputreg0_q <= '0;
        end
        else
        begin
            redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_outputreg0_q <= $unsigned(redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_mem_q);
        end
    end

    // redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_notEnable(LOGICAL,2473)
    assign redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_notEnable_q = $unsigned(~ (VCC_q));

    // redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_nor(LOGICAL,2474)
    assign redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_nor_q = ~ (redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_notEnable_q | redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_sticky_ena_q);

    // redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_last(CONSTANT,2470)
    assign redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_last_q = $unsigned(8'b01010000);

    // redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_cmp(LOGICAL,2471)
    assign redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_cmp_b = {1'b0, redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_rdcnt_q};
    assign redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_cmp_q = $unsigned(redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_last_q == redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_cmp_b ? 1'b1 : 1'b0);

    // redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_cmpReg(REG,2472)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_cmpReg_q <= $unsigned(redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_cmp_q);
        end
    end

    // redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_sticky_ena(REG,2475)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_nor_q == 1'b1)
        begin
            redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_sticky_ena_q <= $unsigned(redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_cmpReg_q);
        end
    end

    // redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_enaAnd(LOGICAL,2476)
    assign redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_enaAnd_q = redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_sticky_ena_q & VCC_q;

    // redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_rdcnt(COUNTER,2468)
    // low=0, high=81, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_rdcnt_i <= 7'd0;
            redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_rdcnt_i == 7'd80)
            begin
                redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_rdcnt_eq <= 1'b0;
            end
            if (redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_rdcnt_eq == 1'b1)
            begin
                redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_rdcnt_i <= $unsigned(redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_rdcnt_i) + $unsigned(7'd47);
            end
            else
            begin
                redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_rdcnt_i <= $unsigned(redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_rdcnt_i) + $unsigned(7'd1);
            end
        end
    end
    assign redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_rdcnt_q = redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_rdcnt_i[6:0];

    // redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_wraddr(REG,2469)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_wraddr_q <= $unsigned(7'b1010001);
        end
        else
        begin
            redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_wraddr_q <= $unsigned(redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_rdcnt_q);
        end
    end

    // redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem(DUALMEM,2467)
    assign redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl);
    assign redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_aa = redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_wraddr_q;
    assign redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_ab = redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_rdcnt_q;
    assign redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(82),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(82),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_dmem (
        .clocken1(redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_reset0),
        .clock1(clock),
        .address_a(redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_aa),
        .data_a(redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_ab),
        .q_b(redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_q = redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_iq[31:0];

    // redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_outputreg0(DELAY,2466)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_outputreg0_q <= '0;
        end
        else
        begin
            redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_outputreg0_q <= $unsigned(redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_mem_q);
        end
    end

    // redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_notEnable(LOGICAL,2535)
    assign redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_notEnable_q = $unsigned(~ (VCC_q));

    // redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_nor(LOGICAL,2536)
    assign redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_nor_q = ~ (redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_notEnable_q | redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_sticky_ena_q);

    // redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_last(CONSTANT,2532)
    assign redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_last_q = $unsigned(5'b01001);

    // redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_cmp(LOGICAL,2533)
    assign redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_cmp_b = {1'b0, redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_rdcnt_q};
    assign redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_cmp_q = $unsigned(redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_last_q == redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_cmp_b ? 1'b1 : 1'b0);

    // redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_cmpReg(REG,2534)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_cmpReg_q <= $unsigned(redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_cmp_q);
        end
    end

    // redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_sticky_ena(REG,2537)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_nor_q == 1'b1)
        begin
            redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_sticky_ena_q <= $unsigned(redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_cmpReg_q);
        end
    end

    // redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_enaAnd(LOGICAL,2538)
    assign redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_enaAnd_q = redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_sticky_ena_q & VCC_q;

    // redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_rdcnt(COUNTER,2530)
    // low=0, high=10, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_rdcnt_i <= 4'd0;
            redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_rdcnt_i == 4'd9)
            begin
                redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_rdcnt_eq <= 1'b0;
            end
            if (redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_rdcnt_eq == 1'b1)
            begin
                redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_rdcnt_i <= $unsigned(redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_rdcnt_i) + $unsigned(4'd6);
            end
            else
            begin
                redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_rdcnt_i <= $unsigned(redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_rdcnt_q = redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_rdcnt_i[3:0];

    // redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_wraddr(REG,2531)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_wraddr_q <= $unsigned(4'b1010);
        end
        else
        begin
            redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_wraddr_q <= $unsigned(redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_rdcnt_q);
        end
    end

    // redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem(DUALMEM,2529)
    assign redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_ia = $unsigned(i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata);
    assign redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_aa = redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_wraddr_q;
    assign redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_ab = redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_rdcnt_q;
    assign redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(11),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(11),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_dmem (
        .clocken1(redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_reset0),
        .clock1(clock),
        .address_a(redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_aa),
        .data_a(redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_ab),
        .q_b(redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_q = redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_iq[31:0];

    // redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_notEnable(LOGICAL,2483)
    assign redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_notEnable_q = $unsigned(~ (VCC_q));

    // redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_nor(LOGICAL,2484)
    assign redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_nor_q = ~ (redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_notEnable_q | redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_sticky_ena_q);

    // redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_last(CONSTANT,2480)
    assign redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_last_q = $unsigned(8'b01010100);

    // redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_cmp(LOGICAL,2481)
    assign redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_cmp_b = {1'b0, redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_rdcnt_q};
    assign redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_cmp_q = $unsigned(redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_last_q == redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_cmp_b ? 1'b1 : 1'b0);

    // redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_cmpReg(REG,2482)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_cmpReg_q <= $unsigned(redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_cmp_q);
        end
    end

    // redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_sticky_ena(REG,2485)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_nor_q == 1'b1)
        begin
            redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_sticky_ena_q <= $unsigned(redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_cmpReg_q);
        end
    end

    // redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_enaAnd(LOGICAL,2486)
    assign redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_enaAnd_q = redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_sticky_ena_q & VCC_q;

    // redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_rdcnt(COUNTER,2478)
    // low=0, high=85, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_rdcnt_i <= 7'd0;
            redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_rdcnt_i == 7'd84)
            begin
                redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_rdcnt_eq <= 1'b0;
            end
            if (redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_rdcnt_eq == 1'b1)
            begin
                redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_rdcnt_i <= $unsigned(redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_rdcnt_i) + $unsigned(7'd43);
            end
            else
            begin
                redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_rdcnt_i <= $unsigned(redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_rdcnt_i) + $unsigned(7'd1);
            end
        end
    end
    assign redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_rdcnt_q = redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_rdcnt_i[6:0];

    // redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_wraddr(REG,2479)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_wraddr_q <= $unsigned(7'b1010101);
        end
        else
        begin
            redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_wraddr_q <= $unsigned(redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_rdcnt_q);
        end
    end

    // redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem(DUALMEM,2477)
    assign redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl);
    assign redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_aa = redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_wraddr_q;
    assign redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_ab = redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_rdcnt_q;
    assign redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(86),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(86),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_dmem (
        .clocken1(redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_reset0),
        .clock1(clock),
        .address_a(redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_aa),
        .data_a(redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_ab),
        .q_b(redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_q = redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_iq[31:0];

    // i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod76_mmul0_dspb_native_dot_product_vunroll_x(BLACKBOX,1094)@382
    // in in_0@385
    // in in_1@385
    // in in_scalarProductPortChainin@383
    // out out_primWireOut@389
    mmul_flt_i_llvm_fpga_dot_product_f32_f32000dq0cp0jv24cp06c00qfzo thei_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod76_mmul0_dspb_native_dot_product_vunroll_x (
        .in_0(redist220_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_29_tpl_87_mem_q),
        .in_1(redist256_i_llvm_fpga_mem_lm19631_mmul251_out_o_readdata_12_mem_q),
        .in_2(redist219_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_28_tpl_84_outputreg0_q),
        .in_3(redist257_i_llvm_fpga_mem_lm19230_mmul243_out_o_readdata_9_outputreg0_q),
        .in_scalarProductPortChainin(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod71_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod76_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_notEnable(LOGICAL,2525)
    assign redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_notEnable_q = $unsigned(~ (VCC_q));

    // redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_nor(LOGICAL,2526)
    assign redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_nor_q = ~ (redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_notEnable_q | redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_sticky_ena_q);

    // redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_last(CONSTANT,2522)
    assign redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_last_q = $unsigned(5'b01011);

    // redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_cmp(LOGICAL,2523)
    assign redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_cmp_b = {1'b0, redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_rdcnt_q};
    assign redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_cmp_q = $unsigned(redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_last_q == redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_cmp_b ? 1'b1 : 1'b0);

    // redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_cmpReg(REG,2524)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_cmpReg_q <= $unsigned(redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_cmp_q);
        end
    end

    // redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_sticky_ena(REG,2527)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_nor_q == 1'b1)
        begin
            redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_sticky_ena_q <= $unsigned(redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_cmpReg_q);
        end
    end

    // redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_enaAnd(LOGICAL,2528)
    assign redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_enaAnd_q = redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_sticky_ena_q & VCC_q;

    // redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_rdcnt(COUNTER,2520)
    // low=0, high=12, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_rdcnt_i <= 4'd0;
            redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_rdcnt_i == 4'd11)
            begin
                redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_rdcnt_eq <= 1'b0;
            end
            if (redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_rdcnt_eq == 1'b1)
            begin
                redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_rdcnt_i <= $unsigned(redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_rdcnt_i) + $unsigned(4'd4);
            end
            else
            begin
                redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_rdcnt_i <= $unsigned(redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_rdcnt_i) + $unsigned(4'd1);
            end
        end
    end
    assign redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_rdcnt_q = redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_rdcnt_i[3:0];

    // redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_wraddr(REG,2521)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_wraddr_q <= $unsigned(4'b1100);
        end
        else
        begin
            redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_wraddr_q <= $unsigned(redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_rdcnt_q);
        end
    end

    // redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem(DUALMEM,2519)
    assign redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_ia = $unsigned(i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata);
    assign redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_aa = redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_wraddr_q;
    assign redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_ab = redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_rdcnt_q;
    assign redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(4),
        .numwords_a(13),
        .width_b(32),
        .widthad_b(4),
        .numwords_b(13),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_dmem (
        .clocken1(redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_reset0),
        .clock1(clock),
        .address_a(redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_aa),
        .data_a(redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_ab),
        .q_b(redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_q = redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_iq[31:0];

    // redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_outputreg0(DELAY,2518)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_outputreg0_q <= '0;
        end
        else
        begin
            redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_outputreg0_q <= $unsigned(redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_mem_q);
        end
    end

    // redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_notEnable(LOGICAL,2494)
    assign redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_notEnable_q = $unsigned(~ (VCC_q));

    // redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_nor(LOGICAL,2495)
    assign redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_nor_q = ~ (redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_notEnable_q | redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_sticky_ena_q);

    // redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_last(CONSTANT,2491)
    assign redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_last_q = $unsigned(8'b01010110);

    // redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_cmp(LOGICAL,2492)
    assign redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_cmp_b = {1'b0, redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_rdcnt_q};
    assign redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_cmp_q = $unsigned(redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_last_q == redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_cmp_b ? 1'b1 : 1'b0);

    // redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_cmpReg(REG,2493)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_cmpReg_q <= $unsigned(redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_cmp_q);
        end
    end

    // redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_sticky_ena(REG,2496)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_nor_q == 1'b1)
        begin
            redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_sticky_ena_q <= $unsigned(redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_cmpReg_q);
        end
    end

    // redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_enaAnd(LOGICAL,2497)
    assign redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_enaAnd_q = redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_sticky_ena_q & VCC_q;

    // redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_rdcnt(COUNTER,2489)
    // low=0, high=87, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_rdcnt_i <= 7'd0;
            redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_rdcnt_i == 7'd86)
            begin
                redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_rdcnt_eq <= 1'b0;
            end
            if (redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_rdcnt_eq == 1'b1)
            begin
                redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_rdcnt_i <= $unsigned(redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_rdcnt_i) + $unsigned(7'd41);
            end
            else
            begin
                redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_rdcnt_i <= $unsigned(redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_rdcnt_i) + $unsigned(7'd1);
            end
        end
    end
    assign redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_rdcnt_q = redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_rdcnt_i[6:0];

    // redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_wraddr(REG,2490)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_wraddr_q <= $unsigned(7'b1010111);
        end
        else
        begin
            redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_wraddr_q <= $unsigned(redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_rdcnt_q);
        end
    end

    // redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem(DUALMEM,2488)
    assign redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl);
    assign redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_aa = redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_wraddr_q;
    assign redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_ab = redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_rdcnt_q;
    assign redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(88),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(88),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_dmem (
        .clocken1(redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_reset0),
        .clock1(clock),
        .address_a(redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_aa),
        .data_a(redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_ab),
        .q_b(redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_q = redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_iq[31:0];

    // redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_outputreg0(DELAY,2487)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_outputreg0_q <= '0;
        end
        else
        begin
            redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_outputreg0_q <= $unsigned(redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_mem_q);
        end
    end

    // redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_notEnable(LOGICAL,2514)
    assign redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_notEnable_q = $unsigned(~ (VCC_q));

    // redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_nor(LOGICAL,2515)
    assign redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_nor_q = ~ (redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_notEnable_q | redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_sticky_ena_q);

    // redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_last(CONSTANT,2511)
    assign redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_last_q = $unsigned(5'b01111);

    // redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_cmp(LOGICAL,2512)
    assign redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_cmp_q = $unsigned(redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_last_q == redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_rdcnt_q ? 1'b1 : 1'b0);

    // redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_cmpReg(REG,2513)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_cmpReg_q <= $unsigned(redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_cmp_q);
        end
    end

    // redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_sticky_ena(REG,2516)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_nor_q == 1'b1)
        begin
            redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_sticky_ena_q <= $unsigned(redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_cmpReg_q);
        end
    end

    // redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_enaAnd(LOGICAL,2517)
    assign redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_enaAnd_q = redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_sticky_ena_q & VCC_q;

    // redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_rdcnt(COUNTER,2509)
    // low=0, high=16, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_rdcnt_i <= 5'd0;
            redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_rdcnt_i == 5'd15)
            begin
                redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_rdcnt_eq <= 1'b0;
            end
            if (redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_rdcnt_eq == 1'b1)
            begin
                redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_rdcnt_i <= $unsigned(redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_rdcnt_i) + $unsigned(5'd16);
            end
            else
            begin
                redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_rdcnt_i <= $unsigned(redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_rdcnt_i) + $unsigned(5'd1);
            end
        end
    end
    assign redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_rdcnt_q = redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_rdcnt_i[4:0];

    // redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_wraddr(REG,2510)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_wraddr_q <= $unsigned(5'b10000);
        end
        else
        begin
            redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_wraddr_q <= $unsigned(redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_rdcnt_q);
        end
    end

    // redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem(DUALMEM,2508)
    assign redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_ia = $unsigned(i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata);
    assign redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_aa = redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_wraddr_q;
    assign redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_ab = redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_rdcnt_q;
    assign redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("MLAB"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(5),
        .numwords_a(17),
        .width_b(32),
        .widthad_b(5),
        .numwords_b(17),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_dmem (
        .clocken1(redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_reset0),
        .clock1(clock),
        .address_a(redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_aa),
        .data_a(redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_ab),
        .q_b(redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_q = redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_iq[31:0];

    // redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_notEnable(LOGICAL,2504)
    assign redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_notEnable_q = $unsigned(~ (VCC_q));

    // redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_nor(LOGICAL,2505)
    assign redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_nor_q = ~ (redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_notEnable_q | redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_sticky_ena_q);

    // redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_last(CONSTANT,2501)
    assign redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_last_q = $unsigned(8'b01011010);

    // redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_cmp(LOGICAL,2502)
    assign redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_cmp_b = {1'b0, redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_rdcnt_q};
    assign redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_cmp_q = $unsigned(redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_last_q == redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_cmp_b ? 1'b1 : 1'b0);

    // redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_cmpReg(REG,2503)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_cmpReg_q <= $unsigned(1'b0);
        end
        else
        begin
            redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_cmpReg_q <= $unsigned(redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_cmp_q);
        end
    end

    // redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_sticky_ena(REG,2506)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_sticky_ena_q <= $unsigned(1'b0);
        end
        else if (redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_nor_q == 1'b1)
        begin
            redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_sticky_ena_q <= $unsigned(redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_cmpReg_q);
        end
    end

    // redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_enaAnd(LOGICAL,2507)
    assign redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_enaAnd_q = redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_sticky_ena_q & VCC_q;

    // redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_rdcnt(COUNTER,2499)
    // low=0, high=91, step=1, init=0
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_rdcnt_i <= 7'd0;
            redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_rdcnt_eq <= 1'b0;
        end
        else
        begin
            if (redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_rdcnt_i == 7'd90)
            begin
                redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_rdcnt_eq <= 1'b1;
            end
            else
            begin
                redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_rdcnt_eq <= 1'b0;
            end
            if (redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_rdcnt_eq == 1'b1)
            begin
                redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_rdcnt_i <= $unsigned(redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_rdcnt_i) + $unsigned(7'd37);
            end
            else
            begin
                redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_rdcnt_i <= $unsigned(redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_rdcnt_i) + $unsigned(7'd1);
            end
        end
    end
    assign redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_rdcnt_q = redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_rdcnt_i[6:0];

    // redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_wraddr(REG,2500)
    always @ (posedge clock or negedge resetn)
    begin
        if (!resetn)
        begin
            redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_wraddr_q <= $unsigned(7'b1011011);
        end
        else
        begin
            redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_wraddr_q <= $unsigned(redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_rdcnt_q);
        end
    end

    // redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem(DUALMEM,2498)
    assign redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_ia = $unsigned(i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl);
    assign redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_aa = redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_wraddr_q;
    assign redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_ab = redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_rdcnt_q;
    assign redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_reset0 = ~ (resetn);
    altera_syncram #(
        .ram_block_type("M20K"),
        .operation_mode("DUAL_PORT"),
        .width_a(32),
        .widthad_a(7),
        .numwords_a(92),
        .width_b(32),
        .widthad_b(7),
        .numwords_b(92),
        .lpm_type("altera_syncram"),
        .width_byteena_a(1),
        .address_reg_b("CLOCK0"),
        .indata_reg_b("CLOCK0"),
        .rdcontrol_reg_b("CLOCK0"),
        .byteena_reg_b("CLOCK0"),
        .outdata_reg_b("CLOCK1"),
        .outdata_aclr_b("CLEAR1"),
        .clock_enable_input_a("NORMAL"),
        .clock_enable_input_b("NORMAL"),
        .clock_enable_output_b("NORMAL"),
        .read_during_write_mode_mixed_ports("DONT_CARE"),
        .power_up_uninitialized("TRUE"),
        .intended_device_family("Arria 10")
    ) redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_dmem (
        .clocken1(redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_enaAnd_q[0]),
        .clocken0(1'b1),
        .clock0(clock),
        .aclr1(redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_reset0),
        .clock1(clock),
        .address_a(redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_aa),
        .data_a(redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_ia),
        .wren_a(VCC_q[0]),
        .address_b(redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_ab),
        .q_b(redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_iq),
        .wren_b(),
        .rden_a(),
        .rden_b(),
        .data_b(),
        .clocken2(),
        .clocken3(),
        .aclr0(),
        .addressstall_a(),
        .addressstall_b(),
        .byteena_a(),
        .byteena_b(),
        .eccencbypass(),
        .eccencparity(),
        .sclr(),
        .address2_a(),
        .address2_b(),
        .q_a(),
        .eccstatus()
    );
    assign redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_q = redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_iq[31:0];

    // i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod81_mmul0_dspb_native_dot_product_vunroll_x(BLACKBOX,1095)@388
    // in in_0@391
    // in in_1@391
    // in in_scalarProductPortChainin@389
    // out out_primWireOut@395
    mmul_flt_i_llvm_fpga_dot_product_f32_f32000eq0cp0jv24cp06c00qfzo thei_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod81_mmul0_dspb_native_dot_product_vunroll_x (
        .in_0(redist222_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_31_tpl_93_mem_q),
        .in_1(redist254_i_llvm_fpga_mem_lm20433_mmul267_out_o_readdata_18_mem_q),
        .in_2(redist221_i_llvm_fpga_mem_memcoalesce_load_mmul_fpgaunique_321_mmul10_aunroll_x_out_o_readdata_30_tpl_90_outputreg0_q),
        .in_3(redist255_i_llvm_fpga_mem_lm20032_mmul259_out_o_readdata_15_outputreg0_q),
        .in_scalarProductPortChainin(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod76_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .out_primWireOut(i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod81_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut),
        .clock(clock),
        .resetn(resetn)
    );

    // redist284_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor_mmul5_q_101(DELAY,1616)
    dspba_delay_ver #( .width(1), .depth(101), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist284_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor_mmul5_q_101 ( .xin(i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor_mmul5_q), .xout(redist284_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor_mmul5_q_101_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_ctmp_0_lcssa_sel_mmul448(MUX,262)@395
    assign i_ctmp_0_lcssa_sel_mmul448_s = redist284_i_llvm_fpga_fanout_i1_c0_ene2134_fanout_adaptor_mmul5_q_101_q;
    always @(i_ctmp_0_lcssa_sel_mmul448_s or i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod81_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut or c_float_0_000000e_00444_q)
    begin
        unique case (i_ctmp_0_lcssa_sel_mmul448_s)
            1'b0 : i_ctmp_0_lcssa_sel_mmul448_q = i_llvm_fpga_dot_product_f32_f32_v2f32_v2f32_dot_prod81_mmul0_dspb_native_dot_product_vunroll_x_out_primWireOut;
            1'b1 : i_ctmp_0_lcssa_sel_mmul448_q = c_float_0_000000e_00444_q;
            default : i_ctmp_0_lcssa_sel_mmul448_q = 32'b0;
        endcase
    end

    // redist141_i_memcoalesce_load_mmul_fpgaunique_321_toi1_intcast3_mmul13_sel_x_b_75(DELAY,1473)
    dspba_delay_ver #( .width(1), .depth(75), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist141_i_memcoalesce_load_mmul_fpgaunique_321_toi1_intcast3_mmul13_sel_x_b_75 ( .xin(i_memcoalesce_load_mmul_fpgaunique_321_toi1_intcast3_mmul13_sel_x_b), .xout(redist141_i_memcoalesce_load_mmul_fpgaunique_321_toi1_intcast3_mmul13_sel_x_b_75_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // i_barrier_dep112_mmul320(LOGICAL,242)@373
    assign i_barrier_dep112_mmul320_q = redist141_i_memcoalesce_load_mmul_fpgaunique_321_toi1_intcast3_mmul13_sel_x_b_75_q | i_barrier_dep96_mmul304_q;

    // i_barrier_dep111_mmul319(LOGICAL,241)@373
    assign i_barrier_dep111_mmul319_q = redist148_i_lm843_toi1_intcast65_mmul29_sel_x_b_72_q | redist150_i_lm802_toi1_intcast67_mmul21_sel_x_b_75_q;

    // i_barrier_dep120_mmul328(LOGICAL,250)@373
    assign i_barrier_dep120_mmul328_q = i_barrier_dep111_mmul319_q | i_barrier_dep112_mmul320_q;

    // i_barrier_dep110_mmul318(LOGICAL,240)@373
    assign i_barrier_dep110_mmul318_q = redist144_i_lm925_toi1_intcast61_mmul45_sel_x_b_66_q | redist146_i_lm884_toi1_intcast63_mmul37_sel_x_b_69_q;

    // i_barrier_dep109_mmul317(LOGICAL,239)@373
    assign i_barrier_dep109_mmul317_q = redist190_i_lm1007_toi1_intcast57_mmul61_sel_x_b_60_q | redist142_i_lm966_toi1_intcast59_mmul53_sel_x_b_63_q;

    // i_barrier_dep119_mmul327(LOGICAL,249)@373
    assign i_barrier_dep119_mmul327_q = i_barrier_dep109_mmul317_q | i_barrier_dep110_mmul318_q;

    // i_barrier_dep124_mmul332(LOGICAL,254)@373
    assign i_barrier_dep124_mmul332_q = i_barrier_dep119_mmul327_q | i_barrier_dep120_mmul328_q;

    // i_barrier_dep108_mmul316(LOGICAL,238)@373
    assign i_barrier_dep108_mmul316_q = redist186_i_lm1089_toi1_intcast53_mmul77_sel_x_b_54_q | redist188_i_lm1048_toi1_intcast55_mmul69_sel_x_b_57_q;

    // i_barrier_dep107_mmul315(LOGICAL,237)@373
    assign i_barrier_dep107_mmul315_q = redist182_i_lm11611_toi1_intcast49_mmul93_sel_x_b_48_q | redist184_i_lm11210_toi1_intcast51_mmul85_sel_x_b_51_q;

    // i_barrier_dep118_mmul326(LOGICAL,248)@373
    assign i_barrier_dep118_mmul326_q = i_barrier_dep107_mmul315_q | i_barrier_dep108_mmul316_q;

    // i_barrier_dep106_mmul314(LOGICAL,236)@373
    assign i_barrier_dep106_mmul314_q = redist178_i_lm12413_toi1_intcast45_mmul109_sel_x_b_42_q | redist180_i_lm12012_toi1_intcast47_mmul101_sel_x_b_45_q;

    // i_barrier_dep105_mmul313(LOGICAL,235)@373
    assign i_barrier_dep105_mmul313_q = redist174_i_lm13215_toi1_intcast41_mmul125_sel_x_b_36_q | redist176_i_lm12814_toi1_intcast43_mmul117_sel_x_b_39_q;

    // i_barrier_dep117_mmul325(LOGICAL,247)@373
    assign i_barrier_dep117_mmul325_q = i_barrier_dep105_mmul313_q | i_barrier_dep106_mmul314_q;

    // i_barrier_dep123_mmul331(LOGICAL,253)@373
    assign i_barrier_dep123_mmul331_q = i_barrier_dep117_mmul325_q | i_barrier_dep118_mmul326_q;

    // i_barrier_dep126_mmul334(LOGICAL,256)@373
    assign i_barrier_dep126_mmul334_q = i_barrier_dep123_mmul331_q | i_barrier_dep124_mmul332_q;

    // i_barrier_dep104_mmul312(LOGICAL,234)@373
    assign i_barrier_dep104_mmul312_q = redist170_i_lm14017_toi1_intcast37_mmul141_sel_x_b_30_q | redist172_i_lm13616_toi1_intcast39_mmul133_sel_x_b_33_mem_q;

    // i_barrier_dep103_mmul311(LOGICAL,233)@373
    assign i_barrier_dep103_mmul311_q = redist166_i_lm14819_toi1_intcast33_mmul157_sel_x_b_24_q | redist168_i_lm14418_toi1_intcast35_mmul149_sel_x_b_27_q;

    // i_barrier_dep116_mmul324(LOGICAL,246)@373
    assign i_barrier_dep116_mmul324_q = i_barrier_dep103_mmul311_q | i_barrier_dep104_mmul312_q;

    // i_barrier_dep102_mmul310(LOGICAL,232)@373
    assign i_barrier_dep102_mmul310_q = redist162_i_lm15621_toi1_intcast29_mmul173_sel_x_b_18_q | redist164_i_lm15220_toi1_intcast31_mmul165_sel_x_b_21_q;

    // i_barrier_dep101_mmul309(LOGICAL,231)@373
    assign i_barrier_dep101_mmul309_q = redist158_i_lm16423_toi1_intcast25_mmul189_sel_x_b_12_q | redist160_i_lm16022_toi1_intcast27_mmul181_sel_x_b_15_q;

    // i_barrier_dep115_mmul323(LOGICAL,245)@373
    assign i_barrier_dep115_mmul323_q = i_barrier_dep101_mmul309_q | i_barrier_dep102_mmul310_q;

    // i_barrier_dep122_mmul330(LOGICAL,252)@373
    assign i_barrier_dep122_mmul330_q = i_barrier_dep115_mmul323_q | i_barrier_dep116_mmul324_q;

    // i_barrier_dep100_mmul308(LOGICAL,230)@373
    assign i_barrier_dep100_mmul308_q = redist154_i_lm17225_toi1_intcast21_mmul205_sel_x_b_6_q | redist156_i_lm16824_toi1_intcast23_mmul197_sel_x_b_9_q;

    // i_barrier_dep99_mmul307(LOGICAL,261)@373
    assign i_barrier_dep99_mmul307_q = i_lm18027_toi1_intcast17_mmul221_sel_x_b | redist152_i_lm17626_toi1_intcast19_mmul213_sel_x_b_3_q;

    // i_barrier_dep114_mmul322(LOGICAL,244)@373
    assign i_barrier_dep114_mmul322_q = i_barrier_dep99_mmul307_q | i_barrier_dep100_mmul308_q;

    // i_barrier_dep98_mmul306(LOGICAL,260)@373
    assign i_barrier_dep98_mmul306_q = i_lm18829_toi1_intcast13_mmul237_sel_x_b | i_lm18428_toi1_intcast15_mmul229_sel_x_b;

    // i_barrier_dep97_mmul305(LOGICAL,259)@373
    assign i_barrier_dep97_mmul305_q = i_lm19631_toi1_intcast9_mmul253_sel_x_b | i_lm19230_toi1_intcast11_mmul245_sel_x_b;

    // i_barrier_dep113_mmul321(LOGICAL,243)@373
    assign i_barrier_dep113_mmul321_q = i_barrier_dep97_mmul305_q | i_barrier_dep98_mmul306_q;

    // i_barrier_dep121_mmul329(LOGICAL,251)@373
    assign i_barrier_dep121_mmul329_q = i_barrier_dep113_mmul321_q | i_barrier_dep114_mmul322_q;

    // i_barrier_dep125_mmul333(LOGICAL,255)@373
    assign i_barrier_dep125_mmul333_q = i_barrier_dep121_mmul329_q | i_barrier_dep122_mmul330_q;

    // i_barrier_dep127_mmul335(LOGICAL,257)@373 + 1
    assign i_barrier_dep127_mmul335_qi = i_barrier_dep125_mmul333_q | i_barrier_dep126_mmul334_q;
    dspba_delay_ver #( .width(1), .depth(1), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    i_barrier_dep127_mmul335_delay ( .xin(i_barrier_dep127_mmul335_qi), .xout(i_barrier_dep127_mmul335_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // redist310_i_barrier_dep127_mmul335_q_22(DELAY,1642)
    dspba_delay_ver #( .width(1), .depth(21), .reset_kind("ASYNC"), .phase(0), .modulus(1), .reset_high(1'b0) )
    redist310_i_barrier_dep127_mmul335_q_22 ( .xin(i_barrier_dep127_mmul335_q), .xout(redist310_i_barrier_dep127_mmul335_q_22_q), .clk(clock), .aclr(resetn), .ena(1'b1) );

    // sync_out_aunroll_x(GPOUT,1164)@395
    assign out_c0_exi2138_0_tpl = GND_q;
    assign out_c0_exi2138_1_tpl = redist310_i_barrier_dep127_mmul335_q_22_q;
    assign out_c0_exi2138_2_tpl = i_ctmp_0_lcssa_sel_mmul448_q;
    assign out_o_valid = redist50_valid_fanout_reg0_q_17_q;
    assign out_unnamed_mmul0 = GND_q;

endmodule
