<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: chips/p9/procedures/xml/error_info/p9_hcd_core_startclocks_errors.xml $ -->
<!--                                                                        -->
<!-- IBM CONFIDENTIAL                                                       -->
<!--                                                                        -->
<!-- EKB Project                                                            -->
<!--                                                                        -->
<!-- COPYRIGHT 2015,2016                                                    -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- The source code for this program is not published or otherwise         -->
<!-- divested of its trade secrets, irrespective of what has been           -->
<!-- deposited with the U.S. Copyright Office.                              -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- Error definitions for p9_hcd_cache_startclocks procedures -->
<hwpErrors>
  <!-- ********************************************************************* -->
  <hwpError>
    <sbeError/>
    <rc>RC_PMPROC_CORECPLTALIGN_TIMEOUT</rc>
    <description>
        core chiplets alignment timed out.
    </description>
    <ffdc>CORECPLTSTAT0</ffdc>
  </hwpError>
  <!-- ********************************************************************* -->
  <hwpError>
    <sbeError/>
    <rc>RC_PMPROC_QUADCPLTALIGN_FAILED</rc>
    <description>
        quad chiplets alignment failed.
    </description>
    <ffdc>QUADCPLTSTAT0</ffdc>
  </hwpError>
  <!-- ********************************************************************* -->
  <hwpError>
    <sbeError/>
    <rc>RC_PMPROC_CORECPLTALIGN_FAILED</rc>
    <description>
        core chiplets alignment failed.
    </description>
    <ffdc>CORECPLTSTAT0</ffdc>
  </hwpError>
  <!-- ********************************************************************* -->
  <hwpError>
    <sbeError/>
    <rc>RC_PMPROC_CORE_XSTOP</rc>
    <description>
        core checkstops.
    </description>
    <ffdc>COREXFIR</ffdc>
  </hwpError>
  <!-- ********************************************************************* -->
  <hwpError>
    <sbeError/>
    <rc>RC_PMPROC_CORECLKSYNC_TIMEOUT</rc>
    <description>
        core clock sync done timed out.
    </description>
    <ffdc>COREPPMCACSR</ffdc>
  </hwpError>
  <!-- ********************************************************************* -->
  <hwpError>
    <sbeError/>
    <rc>RC_PMPROC_CORECLKSTART_FAILED</rc>
    <description>
        core clock start failed.
    </description>
    <ffdc>CORECLKSTAT</ffdc>
  </hwpError>
  <!-- ********************************************************************* -->
  <hwpError>
    <sbeError/>
    <rc>RC_PMPROC_CORECLKSTART_TIMEOUT</rc>
    <description>
        core clock start timed out.
    </description>
    <ffdc>CORECPLTSTAT</ffdc>
    <callout>
      <childTargets>
        <parent>PROC_CHIP_IN_ERROR</parent>
        <childType>TARGET_TYPE_EX_CHIPLET</childType>
        <childNumber>EX_NUMBER_IN_ERROR</childNumber>
      </childTargets>
      <priority>HIGH</priority>
    </callout>
    <deconfigure>
      <childTargets>
        <parent>PROC_CHIP_IN_ERROR</parent>
        <childType>TARGET_TYPE_EX_CHIPLET</childType>
        <childNumber>EX_NUMBER_IN_ERROR</childNumber>
      </childTargets>
    </deconfigure>
    <gard>
      <childTargets>
        <parent>PROC_CHIP_IN_ERROR</parent>
        <childType>TARGET_TYPE_EX_CHIPLET</childType>
        <childNumber>EX_NUMBER_IN_ERROR</childNumber>
      </childTargets>
    </gard>
  </hwpError>
  <!-- ********************************************************************* -->
</hwpErrors>
