# Reading C:/intelFPGA_lite/16.1/modelsim_ase/tcl/vsim/pref.tcl
# do p4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/16.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab8/P4 {F:/Work/FPGA/Board/Lab8/P4/p4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:05 on Apr 24,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab8/P4" F:/Work/FPGA/Board/Lab8/P4/p4.v 
# -- Compiling module p4
# -- Compiling module testSRAM
# 
# Top level modules:
# 	testSRAM
# End time: 16:00:05 on Apr 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+F:/Work/FPGA/Board/Lab8/P4 {F:/Work/FPGA/Board/Lab8/P4/BCD.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:00:05 on Apr 24,2017
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+F:/Work/FPGA/Board/Lab8/P4" F:/Work/FPGA/Board/Lab8/P4/BCD.v 
# -- Compiling module BCD
# 
# Top level modules:
# 	BCD
# End time: 16:00:05 on Apr 24,2017, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testSRAM
# vsim work.testSRAM 
# Start time: 16:00:19 on Apr 24,2017
# Loading work.testSRAM
# Loading work.p4
# Loading work.BCD
add wave -position end  sim:/testSRAM/DATA
add wave -position end  sim:/testSRAM/ADDRESS
add wave -position end  sim:/testSRAM/WE
add wave -position end  sim:/testSRAM/CLK
add wave -position end  sim:/testSRAM/Q
add wave -position end  sim:/testSRAM/SRAMWE
add wave -position end  sim:/testSRAM/UB
add wave -position end  sim:/testSRAM/LB
add wave -position end  sim:/testSRAM/CE
add wave -position end  sim:/testSRAM/OE
add wave -position end  sim:/testSRAM/SRAME
add wave -position end  sim:/testSRAM/SRAMADDRESS
add wave -position end  sim:/testSRAM/SRAMDATA
add wave -position end  sim:/testSRAM/LEDs
run -all
# ** Note: $finish    : F:/Work/FPGA/Board/Lab8/P4/p4.v(126)
#    Time: 65 ps  Iteration: 0  Instance: /testSRAM
# 1
# Break in Module testSRAM at F:/Work/FPGA/Board/Lab8/P4/p4.v line 126
# End time: 16:04:44 on Apr 24,2017, Elapsed time: 0:04:25
# Errors: 0, Warnings: 0
