INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/STARKer-first/Desktop/COD/lab2/lab2/lab2.srcs/sources_1/new/FIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFO
INFO: [VRFC 10-311] analyzing module clk_div
INFO: [VRFC 10-311] analyzing module SDU
INFO: [VRFC 10-311] analyzing module LCU
INFO: [VRFC 10-311] analyzing module signal_edge
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/STARKer-first/Desktop/COD/lab2/lab2/lab2.srcs/sources_1/new/rf.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rf
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/STARKer-first/Desktop/COD/lab2/lab2/lab2.srcs/sim_1/new/FIFOsim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FIFOsim
