Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Sun Dec  6 19:58:38 2015
| Host         : leonal4 running 64-bit Ubuntu 14.04.3 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -name timing_2 -file /home/aglt93/Desktop/proyectoElectrico/proyectoLeon/codigo/reportes/rc5/timing/64_12_16.txt
| Design       : dut_impl
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 80 input ports with no input delay specified. (HIGH)

iKey_address[0]
iKey_address[1]
iKey_address[2]
iKey_address[3]
iKey_sub_i[0]
iKey_sub_i[1]
iKey_sub_i[2]
iKey_sub_i[3]
iKey_sub_i[4]
iKey_sub_i[5]
iKey_sub_i[6]
iKey_sub_i[7]
iStartCipher
iStartDecipher
iWen
rst
serial_port_in[0]
serial_port_in[10]
serial_port_in[11]
serial_port_in[12]
serial_port_in[13]
serial_port_in[14]
serial_port_in[15]
serial_port_in[16]
serial_port_in[17]
serial_port_in[18]
serial_port_in[19]
serial_port_in[1]
serial_port_in[20]
serial_port_in[21]
serial_port_in[22]
serial_port_in[23]
serial_port_in[24]
serial_port_in[25]
serial_port_in[26]
serial_port_in[27]
serial_port_in[28]
serial_port_in[29]
serial_port_in[2]
serial_port_in[30]
serial_port_in[31]
serial_port_in[32]
serial_port_in[33]
serial_port_in[34]
serial_port_in[35]
serial_port_in[36]
serial_port_in[37]
serial_port_in[38]
serial_port_in[39]
serial_port_in[3]
serial_port_in[40]
serial_port_in[41]
serial_port_in[42]
serial_port_in[43]
serial_port_in[44]
serial_port_in[45]
serial_port_in[46]
serial_port_in[47]
serial_port_in[48]
serial_port_in[49]
serial_port_in[4]
serial_port_in[50]
serial_port_in[51]
serial_port_in[52]
serial_port_in[53]
serial_port_in[54]
serial_port_in[55]
serial_port_in[56]
serial_port_in[57]
serial_port_in[58]
serial_port_in[59]
serial_port_in[5]
serial_port_in[60]
serial_port_in[61]
serial_port_in[62]
serial_port_in[63]
serial_port_in[6]
serial_port_in[7]
serial_port_in[8]
serial_port_in[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 66 ports with no output delay specified. (HIGH)

oDoneCipher
oDoneDecipher
serial_port_out[0]
serial_port_out[10]
serial_port_out[11]
serial_port_out[12]
serial_port_out[13]
serial_port_out[14]
serial_port_out[15]
serial_port_out[16]
serial_port_out[17]
serial_port_out[18]
serial_port_out[19]
serial_port_out[1]
serial_port_out[20]
serial_port_out[21]
serial_port_out[22]
serial_port_out[23]
serial_port_out[24]
serial_port_out[25]
serial_port_out[26]
serial_port_out[27]
serial_port_out[28]
serial_port_out[29]
serial_port_out[2]
serial_port_out[30]
serial_port_out[31]
serial_port_out[32]
serial_port_out[33]
serial_port_out[34]
serial_port_out[35]
serial_port_out[36]
serial_port_out[37]
serial_port_out[38]
serial_port_out[39]
serial_port_out[3]
serial_port_out[40]
serial_port_out[41]
serial_port_out[42]
serial_port_out[43]
serial_port_out[44]
serial_port_out[45]
serial_port_out[46]
serial_port_out[47]
serial_port_out[48]
serial_port_out[49]
serial_port_out[4]
serial_port_out[50]
serial_port_out[51]
serial_port_out[52]
serial_port_out[53]
serial_port_out[54]
serial_port_out[55]
serial_port_out[56]
serial_port_out[57]
serial_port_out[58]
serial_port_out[59]
serial_port_out[5]
serial_port_out[60]
serial_port_out[61]
serial_port_out[62]
serial_port_out[63]
serial_port_out[6]
serial_port_out[7]
serial_port_out[8]
serial_port_out[9]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.052        0.000                      0                 3122        0.076        0.000                      0                 3122        1.690        0.000                       0                  1298  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.600}        5.200           192.308         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 0.052        0.000                      0                 3122        0.076        0.000                      0                 3122        1.690        0.000                       0                  1298  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.052ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.690ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.052ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        4.994ns  (logic 3.618ns (72.451%)  route 1.376ns (27.549%))
  Logic Levels:           18  (CARRY4=15 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.884ns = ( 9.084 - 5.200 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.430     4.205    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.080     6.285 r  dut_implementacion/S_RAM/ram_reg_0/DOBDO[4]
                         net (fo=3, routed)           0.831     7.116    dut_implementacion/descifrador/q_b[4]
    SLICE_X9Y90                                                       r  dut_implementacion/descifrador/rAorB[7]_i_7/I1
    SLICE_X9Y90          LUT2 (Prop_lut2_I1_O)        0.053     7.169 r  dut_implementacion/descifrador/rAorB[7]_i_7/O
                         net (fo=1, routed)           0.000     7.169    dut_implementacion/descifrador/rAorB[7]_i_7_n_0
    SLICE_X9Y90                                                       r  dut_implementacion/descifrador/rAorB_reg[7]_i_2/S[0]
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.482 r  dut_implementacion/descifrador/rAorB_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.482    dut_implementacion/descifrador/rAorB_reg[7]_i_2_n_0
    SLICE_X9Y91                                                       r  dut_implementacion/descifrador/rAorB_reg[11]_i_2/CI
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.540 r  dut_implementacion/descifrador/rAorB_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.540    dut_implementacion/descifrador/rAorB_reg[11]_i_2_n_0
    SLICE_X9Y92                                                       r  dut_implementacion/descifrador/rAorB_reg[15]_i_2/CI
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.598 r  dut_implementacion/descifrador/rAorB_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.598    dut_implementacion/descifrador/rAorB_reg[15]_i_2_n_0
    SLICE_X9Y93                                                       r  dut_implementacion/descifrador/rAorB_reg[19]_i_2/CI
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.656 r  dut_implementacion/descifrador/rAorB_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.656    dut_implementacion/descifrador/rAorB_reg[19]_i_2_n_0
    SLICE_X9Y94                                                       r  dut_implementacion/descifrador/rAorB_reg[23]_i_2/CI
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.714 r  dut_implementacion/descifrador/rAorB_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.714    dut_implementacion/descifrador/rAorB_reg[23]_i_2_n_0
    SLICE_X9Y95                                                       r  dut_implementacion/descifrador/rAorB_reg[27]_i_2/CI
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.772 r  dut_implementacion/descifrador/rAorB_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.772    dut_implementacion/descifrador/rAorB_reg[27]_i_2_n_0
    SLICE_X9Y96                                                       r  dut_implementacion/descifrador/rAorB_reg[31]_i_2/CI
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.830 r  dut_implementacion/descifrador/rAorB_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    dut_implementacion/descifrador/rAorB_reg[31]_i_2_n_0
    SLICE_X9Y97                                                       r  dut_implementacion/descifrador/rAorB_reg[35]_i_2/CI
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.888 r  dut_implementacion/descifrador/rAorB_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.888    dut_implementacion/descifrador/rAorB_reg[35]_i_2_n_0
    SLICE_X9Y98                                                       r  dut_implementacion/descifrador/rAorB_reg[39]_i_2/CI
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.946 r  dut_implementacion/descifrador/rAorB_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.946    dut_implementacion/descifrador/rAorB_reg[39]_i_2_n_0
    SLICE_X9Y99                                                       r  dut_implementacion/descifrador/rAorB_reg[43]_i_2/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.004 r  dut_implementacion/descifrador/rAorB_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.005    dut_implementacion/descifrador/rAorB_reg[43]_i_2_n_0
    SLICE_X9Y100                                                      r  dut_implementacion/descifrador/rAorB_reg[47]_i_2/CI
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.063 r  dut_implementacion/descifrador/rAorB_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.063    dut_implementacion/descifrador/rAorB_reg[47]_i_2_n_0
    SLICE_X9Y101                                                      r  dut_implementacion/descifrador/rAorB_reg[51]_i_2/CI
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.121 r  dut_implementacion/descifrador/rAorB_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.121    dut_implementacion/descifrador/rAorB_reg[51]_i_2_n_0
    SLICE_X9Y102                                                      r  dut_implementacion/descifrador/rAorB_reg[55]_i_2/CI
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.179 r  dut_implementacion/descifrador/rAorB_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.179    dut_implementacion/descifrador/rAorB_reg[55]_i_2_n_0
    SLICE_X9Y103                                                      r  dut_implementacion/descifrador/rAorB_reg[59]_i_2/CI
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.237 r  dut_implementacion/descifrador/rAorB_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.237    dut_implementacion/descifrador/rAorB_reg[59]_i_2_n_0
    SLICE_X9Y104                                                      r  dut_implementacion/descifrador/rAorB_reg[63]_i_3/CI
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.450 r  dut_implementacion/descifrador/rAorB_reg[63]_i_3/O[1]
                         net (fo=2, routed)           0.310     8.760    dut_implementacion/descifrador/rAorB_reg[63]_i_3_n_6
    SLICE_X9Y105                                                      r  dut_implementacion/descifrador/oB_decipher[61]_i_2/I3
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.152     8.912 r  dut_implementacion/descifrador/oB_decipher[61]_i_2/O
                         net (fo=1, routed)           0.234     9.146    dut_implementacion/descifrador/oB_decipher[61]_i_2_n_0
    SLICE_X9Y106                                                      r  dut_implementacion/descifrador/oB_decipher[61]_i_1/I5
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.053     9.199 r  dut_implementacion/descifrador/oB_decipher[61]_i_1/O
                         net (fo=1, routed)           0.000     9.199    dut_implementacion/descifrador/oB_decipher_nxt[61]
    SLICE_X9Y106         FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
    D23                                               0.000     5.200 r  clk (IN)
                         net (fo=0)                   0.000     5.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     6.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.277     9.084    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X9Y106         FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[61]/C
                         clock pessimism              0.169     9.253    
                         clock uncertainty           -0.035     9.218    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)        0.034     9.252    dut_implementacion/descifrador/oB_decipher_reg[61]
  -------------------------------------------------------------------
                         required time                          9.252    
                         arrival time                          -9.199    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.090ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 3.516ns (70.379%)  route 1.480ns (29.621%))
  Logic Levels:           17  (CARRY4=14 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 9.085 - 5.200 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.430     4.205    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.080     6.285 r  dut_implementacion/S_RAM/ram_reg_0/DOBDO[4]
                         net (fo=3, routed)           0.831     7.116    dut_implementacion/descifrador/q_b[4]
    SLICE_X9Y90                                                       r  dut_implementacion/descifrador/rAorB[7]_i_7/I1
    SLICE_X9Y90          LUT2 (Prop_lut2_I1_O)        0.053     7.169 r  dut_implementacion/descifrador/rAorB[7]_i_7/O
                         net (fo=1, routed)           0.000     7.169    dut_implementacion/descifrador/rAorB[7]_i_7_n_0
    SLICE_X9Y90                                                       r  dut_implementacion/descifrador/rAorB_reg[7]_i_2/S[0]
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.482 r  dut_implementacion/descifrador/rAorB_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.482    dut_implementacion/descifrador/rAorB_reg[7]_i_2_n_0
    SLICE_X9Y91                                                       r  dut_implementacion/descifrador/rAorB_reg[11]_i_2/CI
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.540 r  dut_implementacion/descifrador/rAorB_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.540    dut_implementacion/descifrador/rAorB_reg[11]_i_2_n_0
    SLICE_X9Y92                                                       r  dut_implementacion/descifrador/rAorB_reg[15]_i_2/CI
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.598 r  dut_implementacion/descifrador/rAorB_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.598    dut_implementacion/descifrador/rAorB_reg[15]_i_2_n_0
    SLICE_X9Y93                                                       r  dut_implementacion/descifrador/rAorB_reg[19]_i_2/CI
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.656 r  dut_implementacion/descifrador/rAorB_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.656    dut_implementacion/descifrador/rAorB_reg[19]_i_2_n_0
    SLICE_X9Y94                                                       r  dut_implementacion/descifrador/rAorB_reg[23]_i_2/CI
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.714 r  dut_implementacion/descifrador/rAorB_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.714    dut_implementacion/descifrador/rAorB_reg[23]_i_2_n_0
    SLICE_X9Y95                                                       r  dut_implementacion/descifrador/rAorB_reg[27]_i_2/CI
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.772 r  dut_implementacion/descifrador/rAorB_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.772    dut_implementacion/descifrador/rAorB_reg[27]_i_2_n_0
    SLICE_X9Y96                                                       r  dut_implementacion/descifrador/rAorB_reg[31]_i_2/CI
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.830 r  dut_implementacion/descifrador/rAorB_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    dut_implementacion/descifrador/rAorB_reg[31]_i_2_n_0
    SLICE_X9Y97                                                       r  dut_implementacion/descifrador/rAorB_reg[35]_i_2/CI
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.888 r  dut_implementacion/descifrador/rAorB_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.888    dut_implementacion/descifrador/rAorB_reg[35]_i_2_n_0
    SLICE_X9Y98                                                       r  dut_implementacion/descifrador/rAorB_reg[39]_i_2/CI
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.946 r  dut_implementacion/descifrador/rAorB_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.946    dut_implementacion/descifrador/rAorB_reg[39]_i_2_n_0
    SLICE_X9Y99                                                       r  dut_implementacion/descifrador/rAorB_reg[43]_i_2/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.004 r  dut_implementacion/descifrador/rAorB_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.005    dut_implementacion/descifrador/rAorB_reg[43]_i_2_n_0
    SLICE_X9Y100                                                      r  dut_implementacion/descifrador/rAorB_reg[47]_i_2/CI
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.063 r  dut_implementacion/descifrador/rAorB_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.063    dut_implementacion/descifrador/rAorB_reg[47]_i_2_n_0
    SLICE_X9Y101                                                      r  dut_implementacion/descifrador/rAorB_reg[51]_i_2/CI
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.121 r  dut_implementacion/descifrador/rAorB_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.121    dut_implementacion/descifrador/rAorB_reg[51]_i_2_n_0
    SLICE_X9Y102                                                      r  dut_implementacion/descifrador/rAorB_reg[55]_i_2/CI
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.179 r  dut_implementacion/descifrador/rAorB_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.179    dut_implementacion/descifrador/rAorB_reg[55]_i_2_n_0
    SLICE_X9Y103                                                      r  dut_implementacion/descifrador/rAorB_reg[59]_i_2/CI
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     8.358 r  dut_implementacion/descifrador/rAorB_reg[59]_i_2/O[3]
                         net (fo=2, routed)           0.402     8.760    dut_implementacion/descifrador/rAorB_reg[59]_i_2_n_4
    SLICE_X9Y105                                                      r  dut_implementacion/descifrador/oB_decipher[59]_i_2/I3
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.142     8.902 r  dut_implementacion/descifrador/oB_decipher[59]_i_2/O
                         net (fo=1, routed)           0.246     9.148    dut_implementacion/descifrador/oB_decipher[59]_i_2_n_0
    SLICE_X10Y105                                                     r  dut_implementacion/descifrador/oB_decipher[59]_i_1/I5
    SLICE_X10Y105        LUT6 (Prop_lut6_I5_O)        0.053     9.201 r  dut_implementacion/descifrador/oB_decipher[59]_i_1/O
                         net (fo=1, routed)           0.000     9.201    dut_implementacion/descifrador/oB_decipher_nxt[59]
    SLICE_X10Y105        FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
    D23                                               0.000     5.200 r  clk (IN)
                         net (fo=0)                   0.000     5.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     6.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.278     9.085    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X10Y105        FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[59]/C
                         clock pessimism              0.169     9.254    
                         clock uncertainty           -0.035     9.219    
    SLICE_X10Y105        FDRE (Setup_fdre_C_D)        0.073     9.292    dut_implementacion/descifrador/oB_decipher_reg[59]
  -------------------------------------------------------------------
                         required time                          9.292    
                         arrival time                          -9.201    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.099ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[63]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        4.949ns  (logic 3.574ns (72.223%)  route 1.375ns (27.777%))
  Logic Levels:           18  (CARRY4=15 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.884ns = ( 9.084 - 5.200 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.430     4.205    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.080     6.285 r  dut_implementacion/S_RAM/ram_reg_0/DOBDO[4]
                         net (fo=3, routed)           0.831     7.116    dut_implementacion/descifrador/q_b[4]
    SLICE_X9Y90                                                       r  dut_implementacion/descifrador/rAorB[7]_i_7/I1
    SLICE_X9Y90          LUT2 (Prop_lut2_I1_O)        0.053     7.169 r  dut_implementacion/descifrador/rAorB[7]_i_7/O
                         net (fo=1, routed)           0.000     7.169    dut_implementacion/descifrador/rAorB[7]_i_7_n_0
    SLICE_X9Y90                                                       r  dut_implementacion/descifrador/rAorB_reg[7]_i_2/S[0]
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.482 r  dut_implementacion/descifrador/rAorB_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.482    dut_implementacion/descifrador/rAorB_reg[7]_i_2_n_0
    SLICE_X9Y91                                                       r  dut_implementacion/descifrador/rAorB_reg[11]_i_2/CI
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.540 r  dut_implementacion/descifrador/rAorB_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.540    dut_implementacion/descifrador/rAorB_reg[11]_i_2_n_0
    SLICE_X9Y92                                                       r  dut_implementacion/descifrador/rAorB_reg[15]_i_2/CI
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.598 r  dut_implementacion/descifrador/rAorB_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.598    dut_implementacion/descifrador/rAorB_reg[15]_i_2_n_0
    SLICE_X9Y93                                                       r  dut_implementacion/descifrador/rAorB_reg[19]_i_2/CI
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.656 r  dut_implementacion/descifrador/rAorB_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.656    dut_implementacion/descifrador/rAorB_reg[19]_i_2_n_0
    SLICE_X9Y94                                                       r  dut_implementacion/descifrador/rAorB_reg[23]_i_2/CI
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.714 r  dut_implementacion/descifrador/rAorB_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.714    dut_implementacion/descifrador/rAorB_reg[23]_i_2_n_0
    SLICE_X9Y95                                                       r  dut_implementacion/descifrador/rAorB_reg[27]_i_2/CI
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.772 r  dut_implementacion/descifrador/rAorB_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.772    dut_implementacion/descifrador/rAorB_reg[27]_i_2_n_0
    SLICE_X9Y96                                                       r  dut_implementacion/descifrador/rAorB_reg[31]_i_2/CI
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.830 r  dut_implementacion/descifrador/rAorB_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    dut_implementacion/descifrador/rAorB_reg[31]_i_2_n_0
    SLICE_X9Y97                                                       r  dut_implementacion/descifrador/rAorB_reg[35]_i_2/CI
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.888 r  dut_implementacion/descifrador/rAorB_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.888    dut_implementacion/descifrador/rAorB_reg[35]_i_2_n_0
    SLICE_X9Y98                                                       r  dut_implementacion/descifrador/rAorB_reg[39]_i_2/CI
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.946 r  dut_implementacion/descifrador/rAorB_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.946    dut_implementacion/descifrador/rAorB_reg[39]_i_2_n_0
    SLICE_X9Y99                                                       r  dut_implementacion/descifrador/rAorB_reg[43]_i_2/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.004 r  dut_implementacion/descifrador/rAorB_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.005    dut_implementacion/descifrador/rAorB_reg[43]_i_2_n_0
    SLICE_X9Y100                                                      r  dut_implementacion/descifrador/rAorB_reg[47]_i_2/CI
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.063 r  dut_implementacion/descifrador/rAorB_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.063    dut_implementacion/descifrador/rAorB_reg[47]_i_2_n_0
    SLICE_X9Y101                                                      r  dut_implementacion/descifrador/rAorB_reg[51]_i_2/CI
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.121 r  dut_implementacion/descifrador/rAorB_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.121    dut_implementacion/descifrador/rAorB_reg[51]_i_2_n_0
    SLICE_X9Y102                                                      r  dut_implementacion/descifrador/rAorB_reg[55]_i_2/CI
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.179 r  dut_implementacion/descifrador/rAorB_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.179    dut_implementacion/descifrador/rAorB_reg[55]_i_2_n_0
    SLICE_X9Y103                                                      r  dut_implementacion/descifrador/rAorB_reg[59]_i_2/CI
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.237 r  dut_implementacion/descifrador/rAorB_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.237    dut_implementacion/descifrador/rAorB_reg[59]_i_2_n_0
    SLICE_X9Y104                                                      r  dut_implementacion/descifrador/rAorB_reg[63]_i_3/CI
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179     8.416 r  dut_implementacion/descifrador/rAorB_reg[63]_i_3/O[3]
                         net (fo=2, routed)           0.246     8.662    dut_implementacion/descifrador/rAorB_reg[63]_i_3_n_4
    SLICE_X9Y105                                                      r  dut_implementacion/descifrador/oB_decipher[63]_i_3/I3
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.142     8.804 r  dut_implementacion/descifrador/oB_decipher[63]_i_3/O
                         net (fo=1, routed)           0.297     9.101    dut_implementacion/descifrador/oB_decipher[63]_i_3_n_0
    SLICE_X9Y106                                                      r  dut_implementacion/descifrador/oB_decipher[63]_i_2/I5
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.053     9.154 r  dut_implementacion/descifrador/oB_decipher[63]_i_2/O
                         net (fo=1, routed)           0.000     9.154    dut_implementacion/descifrador/oB_decipher_nxt[63]
    SLICE_X9Y106         FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[63]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
    D23                                               0.000     5.200 r  clk (IN)
                         net (fo=0)                   0.000     5.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     6.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.277     9.084    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X9Y106         FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[63]/C
                         clock pessimism              0.169     9.253    
                         clock uncertainty           -0.035     9.218    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)        0.035     9.253    dut_implementacion/descifrador/oB_decipher_reg[63]
  -------------------------------------------------------------------
                         required time                          9.253    
                         arrival time                          -9.154    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.100ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[57]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 3.560ns (71.968%)  route 1.387ns (28.033%))
  Logic Levels:           17  (CARRY4=14 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.884ns = ( 9.084 - 5.200 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.430     4.205    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.080     6.285 r  dut_implementacion/S_RAM/ram_reg_0/DOBDO[4]
                         net (fo=3, routed)           0.831     7.116    dut_implementacion/descifrador/q_b[4]
    SLICE_X9Y90                                                       r  dut_implementacion/descifrador/rAorB[7]_i_7/I1
    SLICE_X9Y90          LUT2 (Prop_lut2_I1_O)        0.053     7.169 r  dut_implementacion/descifrador/rAorB[7]_i_7/O
                         net (fo=1, routed)           0.000     7.169    dut_implementacion/descifrador/rAorB[7]_i_7_n_0
    SLICE_X9Y90                                                       r  dut_implementacion/descifrador/rAorB_reg[7]_i_2/S[0]
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.482 r  dut_implementacion/descifrador/rAorB_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.482    dut_implementacion/descifrador/rAorB_reg[7]_i_2_n_0
    SLICE_X9Y91                                                       r  dut_implementacion/descifrador/rAorB_reg[11]_i_2/CI
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.540 r  dut_implementacion/descifrador/rAorB_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.540    dut_implementacion/descifrador/rAorB_reg[11]_i_2_n_0
    SLICE_X9Y92                                                       r  dut_implementacion/descifrador/rAorB_reg[15]_i_2/CI
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.598 r  dut_implementacion/descifrador/rAorB_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.598    dut_implementacion/descifrador/rAorB_reg[15]_i_2_n_0
    SLICE_X9Y93                                                       r  dut_implementacion/descifrador/rAorB_reg[19]_i_2/CI
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.656 r  dut_implementacion/descifrador/rAorB_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.656    dut_implementacion/descifrador/rAorB_reg[19]_i_2_n_0
    SLICE_X9Y94                                                       r  dut_implementacion/descifrador/rAorB_reg[23]_i_2/CI
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.714 r  dut_implementacion/descifrador/rAorB_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.714    dut_implementacion/descifrador/rAorB_reg[23]_i_2_n_0
    SLICE_X9Y95                                                       r  dut_implementacion/descifrador/rAorB_reg[27]_i_2/CI
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.772 r  dut_implementacion/descifrador/rAorB_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.772    dut_implementacion/descifrador/rAorB_reg[27]_i_2_n_0
    SLICE_X9Y96                                                       r  dut_implementacion/descifrador/rAorB_reg[31]_i_2/CI
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.830 r  dut_implementacion/descifrador/rAorB_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    dut_implementacion/descifrador/rAorB_reg[31]_i_2_n_0
    SLICE_X9Y97                                                       r  dut_implementacion/descifrador/rAorB_reg[35]_i_2/CI
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.888 r  dut_implementacion/descifrador/rAorB_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.888    dut_implementacion/descifrador/rAorB_reg[35]_i_2_n_0
    SLICE_X9Y98                                                       r  dut_implementacion/descifrador/rAorB_reg[39]_i_2/CI
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.946 r  dut_implementacion/descifrador/rAorB_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.946    dut_implementacion/descifrador/rAorB_reg[39]_i_2_n_0
    SLICE_X9Y99                                                       r  dut_implementacion/descifrador/rAorB_reg[43]_i_2/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.004 r  dut_implementacion/descifrador/rAorB_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.005    dut_implementacion/descifrador/rAorB_reg[43]_i_2_n_0
    SLICE_X9Y100                                                      r  dut_implementacion/descifrador/rAorB_reg[47]_i_2/CI
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.063 r  dut_implementacion/descifrador/rAorB_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.063    dut_implementacion/descifrador/rAorB_reg[47]_i_2_n_0
    SLICE_X9Y101                                                      r  dut_implementacion/descifrador/rAorB_reg[51]_i_2/CI
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.121 r  dut_implementacion/descifrador/rAorB_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.121    dut_implementacion/descifrador/rAorB_reg[51]_i_2_n_0
    SLICE_X9Y102                                                      r  dut_implementacion/descifrador/rAorB_reg[55]_i_2/CI
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.179 r  dut_implementacion/descifrador/rAorB_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.179    dut_implementacion/descifrador/rAorB_reg[55]_i_2_n_0
    SLICE_X9Y103                                                      r  dut_implementacion/descifrador/rAorB_reg[59]_i_2/CI
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.392 r  dut_implementacion/descifrador/rAorB_reg[59]_i_2/O[1]
                         net (fo=2, routed)           0.423     8.816    dut_implementacion/descifrador/rAorB_reg[59]_i_2_n_6
    SLICE_X9Y106                                                      r  dut_implementacion/descifrador/oB_decipher[57]_i_2/I3
    SLICE_X9Y106         LUT6 (Prop_lut6_I3_O)        0.152     8.968 r  dut_implementacion/descifrador/oB_decipher[57]_i_2/O
                         net (fo=1, routed)           0.131     9.099    dut_implementacion/descifrador/oB_decipher[57]_i_2_n_0
    SLICE_X9Y106                                                      r  dut_implementacion/descifrador/oB_decipher[57]_i_1/I5
    SLICE_X9Y106         LUT6 (Prop_lut6_I5_O)        0.053     9.152 r  dut_implementacion/descifrador/oB_decipher[57]_i_1/O
                         net (fo=1, routed)           0.000     9.152    dut_implementacion/descifrador/oB_decipher_nxt[57]
    SLICE_X9Y106         FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[57]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
    D23                                               0.000     5.200 r  clk (IN)
                         net (fo=0)                   0.000     5.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     6.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.277     9.084    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X9Y106         FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[57]/C
                         clock pessimism              0.169     9.253    
                         clock uncertainty           -0.035     9.218    
    SLICE_X9Y106         FDRE (Setup_fdre_C_D)        0.035     9.253    dut_implementacion/descifrador/oB_decipher_reg[57]
  -------------------------------------------------------------------
                         required time                          9.253    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        4.947ns  (logic 3.547ns (71.701%)  route 1.400ns (28.299%))
  Logic Levels:           18  (CARRY4=15 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 9.085 - 5.200 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.430     4.205    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.080     6.285 r  dut_implementacion/S_RAM/ram_reg_0/DOBDO[4]
                         net (fo=3, routed)           0.831     7.116    dut_implementacion/descifrador/q_b[4]
    SLICE_X9Y90                                                       r  dut_implementacion/descifrador/rAorB[7]_i_7/I1
    SLICE_X9Y90          LUT2 (Prop_lut2_I1_O)        0.053     7.169 r  dut_implementacion/descifrador/rAorB[7]_i_7/O
                         net (fo=1, routed)           0.000     7.169    dut_implementacion/descifrador/rAorB[7]_i_7_n_0
    SLICE_X9Y90                                                       r  dut_implementacion/descifrador/rAorB_reg[7]_i_2/S[0]
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.482 r  dut_implementacion/descifrador/rAorB_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.482    dut_implementacion/descifrador/rAorB_reg[7]_i_2_n_0
    SLICE_X9Y91                                                       r  dut_implementacion/descifrador/rAorB_reg[11]_i_2/CI
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.540 r  dut_implementacion/descifrador/rAorB_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.540    dut_implementacion/descifrador/rAorB_reg[11]_i_2_n_0
    SLICE_X9Y92                                                       r  dut_implementacion/descifrador/rAorB_reg[15]_i_2/CI
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.598 r  dut_implementacion/descifrador/rAorB_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.598    dut_implementacion/descifrador/rAorB_reg[15]_i_2_n_0
    SLICE_X9Y93                                                       r  dut_implementacion/descifrador/rAorB_reg[19]_i_2/CI
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.656 r  dut_implementacion/descifrador/rAorB_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.656    dut_implementacion/descifrador/rAorB_reg[19]_i_2_n_0
    SLICE_X9Y94                                                       r  dut_implementacion/descifrador/rAorB_reg[23]_i_2/CI
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.714 r  dut_implementacion/descifrador/rAorB_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.714    dut_implementacion/descifrador/rAorB_reg[23]_i_2_n_0
    SLICE_X9Y95                                                       r  dut_implementacion/descifrador/rAorB_reg[27]_i_2/CI
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.772 r  dut_implementacion/descifrador/rAorB_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.772    dut_implementacion/descifrador/rAorB_reg[27]_i_2_n_0
    SLICE_X9Y96                                                       r  dut_implementacion/descifrador/rAorB_reg[31]_i_2/CI
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.830 r  dut_implementacion/descifrador/rAorB_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    dut_implementacion/descifrador/rAorB_reg[31]_i_2_n_0
    SLICE_X9Y97                                                       r  dut_implementacion/descifrador/rAorB_reg[35]_i_2/CI
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.888 r  dut_implementacion/descifrador/rAorB_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.888    dut_implementacion/descifrador/rAorB_reg[35]_i_2_n_0
    SLICE_X9Y98                                                       r  dut_implementacion/descifrador/rAorB_reg[39]_i_2/CI
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.946 r  dut_implementacion/descifrador/rAorB_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.946    dut_implementacion/descifrador/rAorB_reg[39]_i_2_n_0
    SLICE_X9Y99                                                       r  dut_implementacion/descifrador/rAorB_reg[43]_i_2/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.004 r  dut_implementacion/descifrador/rAorB_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.005    dut_implementacion/descifrador/rAorB_reg[43]_i_2_n_0
    SLICE_X9Y100                                                      r  dut_implementacion/descifrador/rAorB_reg[47]_i_2/CI
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.063 r  dut_implementacion/descifrador/rAorB_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.063    dut_implementacion/descifrador/rAorB_reg[47]_i_2_n_0
    SLICE_X9Y101                                                      r  dut_implementacion/descifrador/rAorB_reg[51]_i_2/CI
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.121 r  dut_implementacion/descifrador/rAorB_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.121    dut_implementacion/descifrador/rAorB_reg[51]_i_2_n_0
    SLICE_X9Y102                                                      r  dut_implementacion/descifrador/rAorB_reg[55]_i_2/CI
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.179 r  dut_implementacion/descifrador/rAorB_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.179    dut_implementacion/descifrador/rAorB_reg[55]_i_2_n_0
    SLICE_X9Y103                                                      r  dut_implementacion/descifrador/rAorB_reg[59]_i_2/CI
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.237 r  dut_implementacion/descifrador/rAorB_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.237    dut_implementacion/descifrador/rAorB_reg[59]_i_2_n_0
    SLICE_X9Y104                                                      r  dut_implementacion/descifrador/rAorB_reg[63]_i_3/CI
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139     8.376 r  dut_implementacion/descifrador/rAorB_reg[63]_i_3/O[0]
                         net (fo=2, routed)           0.305     8.681    dut_implementacion/descifrador/rAorB_reg[63]_i_3_n_7
    SLICE_X9Y105                                                      r  dut_implementacion/descifrador/oB_decipher[60]_i_2/I3
    SLICE_X9Y105         LUT6 (Prop_lut6_I3_O)        0.155     8.836 r  dut_implementacion/descifrador/oB_decipher[60]_i_2/O
                         net (fo=1, routed)           0.263     9.099    dut_implementacion/descifrador/oB_decipher[60]_i_2_n_0
    SLICE_X11Y104                                                     r  dut_implementacion/descifrador/oB_decipher[60]_i_1/I5
    SLICE_X11Y104        LUT6 (Prop_lut6_I5_O)        0.053     9.152 r  dut_implementacion/descifrador/oB_decipher[60]_i_1/O
                         net (fo=1, routed)           0.000     9.152    dut_implementacion/descifrador/oB_decipher_nxt[60]
    SLICE_X11Y104        FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
    D23                                               0.000     5.200 r  clk (IN)
                         net (fo=0)                   0.000     5.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     6.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.278     9.085    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X11Y104        FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[60]/C
                         clock pessimism              0.169     9.254    
                         clock uncertainty           -0.035     9.219    
    SLICE_X11Y104        FDRE (Setup_fdre_C_D)        0.035     9.254    dut_implementacion/descifrador/oB_decipher_reg[60]
  -------------------------------------------------------------------
                         required time                          9.254    
                         arrival time                          -9.152    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.109ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[62]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        4.940ns  (logic 3.541ns (71.680%)  route 1.399ns (28.320%))
  Logic Levels:           18  (CARRY4=15 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.886ns = ( 9.086 - 5.200 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.430     4.205    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.080     6.285 r  dut_implementacion/S_RAM/ram_reg_0/DOBDO[4]
                         net (fo=3, routed)           0.831     7.116    dut_implementacion/descifrador/q_b[4]
    SLICE_X9Y90                                                       r  dut_implementacion/descifrador/rAorB[7]_i_7/I1
    SLICE_X9Y90          LUT2 (Prop_lut2_I1_O)        0.053     7.169 r  dut_implementacion/descifrador/rAorB[7]_i_7/O
                         net (fo=1, routed)           0.000     7.169    dut_implementacion/descifrador/rAorB[7]_i_7_n_0
    SLICE_X9Y90                                                       r  dut_implementacion/descifrador/rAorB_reg[7]_i_2/S[0]
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.482 r  dut_implementacion/descifrador/rAorB_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.482    dut_implementacion/descifrador/rAorB_reg[7]_i_2_n_0
    SLICE_X9Y91                                                       r  dut_implementacion/descifrador/rAorB_reg[11]_i_2/CI
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.540 r  dut_implementacion/descifrador/rAorB_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.540    dut_implementacion/descifrador/rAorB_reg[11]_i_2_n_0
    SLICE_X9Y92                                                       r  dut_implementacion/descifrador/rAorB_reg[15]_i_2/CI
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.598 r  dut_implementacion/descifrador/rAorB_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.598    dut_implementacion/descifrador/rAorB_reg[15]_i_2_n_0
    SLICE_X9Y93                                                       r  dut_implementacion/descifrador/rAorB_reg[19]_i_2/CI
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.656 r  dut_implementacion/descifrador/rAorB_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.656    dut_implementacion/descifrador/rAorB_reg[19]_i_2_n_0
    SLICE_X9Y94                                                       r  dut_implementacion/descifrador/rAorB_reg[23]_i_2/CI
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.714 r  dut_implementacion/descifrador/rAorB_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.714    dut_implementacion/descifrador/rAorB_reg[23]_i_2_n_0
    SLICE_X9Y95                                                       r  dut_implementacion/descifrador/rAorB_reg[27]_i_2/CI
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.772 r  dut_implementacion/descifrador/rAorB_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.772    dut_implementacion/descifrador/rAorB_reg[27]_i_2_n_0
    SLICE_X9Y96                                                       r  dut_implementacion/descifrador/rAorB_reg[31]_i_2/CI
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.830 r  dut_implementacion/descifrador/rAorB_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    dut_implementacion/descifrador/rAorB_reg[31]_i_2_n_0
    SLICE_X9Y97                                                       r  dut_implementacion/descifrador/rAorB_reg[35]_i_2/CI
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.888 r  dut_implementacion/descifrador/rAorB_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.888    dut_implementacion/descifrador/rAorB_reg[35]_i_2_n_0
    SLICE_X9Y98                                                       r  dut_implementacion/descifrador/rAorB_reg[39]_i_2/CI
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.946 r  dut_implementacion/descifrador/rAorB_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.946    dut_implementacion/descifrador/rAorB_reg[39]_i_2_n_0
    SLICE_X9Y99                                                       r  dut_implementacion/descifrador/rAorB_reg[43]_i_2/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.004 r  dut_implementacion/descifrador/rAorB_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.005    dut_implementacion/descifrador/rAorB_reg[43]_i_2_n_0
    SLICE_X9Y100                                                      r  dut_implementacion/descifrador/rAorB_reg[47]_i_2/CI
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.063 r  dut_implementacion/descifrador/rAorB_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.063    dut_implementacion/descifrador/rAorB_reg[47]_i_2_n_0
    SLICE_X9Y101                                                      r  dut_implementacion/descifrador/rAorB_reg[51]_i_2/CI
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.121 r  dut_implementacion/descifrador/rAorB_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.121    dut_implementacion/descifrador/rAorB_reg[51]_i_2_n_0
    SLICE_X9Y102                                                      r  dut_implementacion/descifrador/rAorB_reg[55]_i_2/CI
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.179 r  dut_implementacion/descifrador/rAorB_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.179    dut_implementacion/descifrador/rAorB_reg[55]_i_2_n_0
    SLICE_X9Y103                                                      r  dut_implementacion/descifrador/rAorB_reg[59]_i_2/CI
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.237 r  dut_implementacion/descifrador/rAorB_reg[59]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.237    dut_implementacion/descifrador/rAorB_reg[59]_i_2_n_0
    SLICE_X9Y104                                                      r  dut_implementacion/descifrador/rAorB_reg[63]_i_3/CI
    SLICE_X9Y104         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     8.373 r  dut_implementacion/descifrador/rAorB_reg[63]_i_3/O[2]
                         net (fo=2, routed)           0.335     8.709    dut_implementacion/descifrador/rAorB_reg[63]_i_3_n_5
    SLICE_X11Y103                                                     r  dut_implementacion/descifrador/oB_decipher[62]_i_2/I3
    SLICE_X11Y103        LUT6 (Prop_lut6_I3_O)        0.152     8.861 r  dut_implementacion/descifrador/oB_decipher[62]_i_2/O
                         net (fo=1, routed)           0.232     9.092    dut_implementacion/descifrador/oB_decipher[62]_i_2_n_0
    SLICE_X11Y102                                                     r  dut_implementacion/descifrador/oB_decipher[62]_i_1/I5
    SLICE_X11Y102        LUT6 (Prop_lut6_I5_O)        0.053     9.145 r  dut_implementacion/descifrador/oB_decipher[62]_i_1/O
                         net (fo=1, routed)           0.000     9.145    dut_implementacion/descifrador/oB_decipher_nxt[62]
    SLICE_X11Y102        FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
    D23                                               0.000     5.200 r  clk (IN)
                         net (fo=0)                   0.000     5.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     6.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.279     9.086    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X11Y102        FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[62]/C
                         clock pessimism              0.169     9.255    
                         clock uncertainty           -0.035     9.220    
    SLICE_X11Y102        FDRE (Setup_fdre_C_D)        0.035     9.255    dut_implementacion/descifrador/oB_decipher_reg[62]
  -------------------------------------------------------------------
                         required time                          9.255    
                         arrival time                          -9.145    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.128ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            dut_implementacion/descifrador/oA_decipher_reg[60]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        4.918ns  (logic 3.624ns (73.683%)  route 1.294ns (26.317%))
  Logic Levels:           19  (CARRY4=16 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 9.085 - 5.200 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.432     4.207    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.080     6.287 r  dut_implementacion/S_RAM/ram_reg_0/DOADO[1]
                         net (fo=6, routed)           0.607     6.895    dut_implementacion/descifrador/q_a[1]
    SLICE_X8Y87                                                       r  dut_implementacion/descifrador/rAorB[3]_i_10/I1
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.053     6.948 r  dut_implementacion/descifrador/rAorB[3]_i_10/O
                         net (fo=1, routed)           0.000     6.948    dut_implementacion/descifrador/rAorB[3]_i_10_n_0
    SLICE_X8Y87                                                       r  dut_implementacion/descifrador/rAorB_reg[3]_i_3/S[1]
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.258 r  dut_implementacion/descifrador/rAorB_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.258    dut_implementacion/descifrador/rAorB_reg[3]_i_3_n_0
    SLICE_X8Y88                                                       r  dut_implementacion/descifrador/rAorB_reg[7]_i_3/CI
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.318 r  dut_implementacion/descifrador/rAorB_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.318    dut_implementacion/descifrador/rAorB_reg[7]_i_3_n_0
    SLICE_X8Y89                                                       r  dut_implementacion/descifrador/rAorB_reg[11]_i_3/CI
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.378 r  dut_implementacion/descifrador/rAorB_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.378    dut_implementacion/descifrador/rAorB_reg[11]_i_3_n_0
    SLICE_X8Y90                                                       r  dut_implementacion/descifrador/rAorB_reg[15]_i_3/CI
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.438 r  dut_implementacion/descifrador/rAorB_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.438    dut_implementacion/descifrador/rAorB_reg[15]_i_3_n_0
    SLICE_X8Y91                                                       r  dut_implementacion/descifrador/rAorB_reg[19]_i_3/CI
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.498 r  dut_implementacion/descifrador/rAorB_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.498    dut_implementacion/descifrador/rAorB_reg[19]_i_3_n_0
    SLICE_X8Y92                                                       r  dut_implementacion/descifrador/rAorB_reg[23]_i_3/CI
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.558 r  dut_implementacion/descifrador/rAorB_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.558    dut_implementacion/descifrador/rAorB_reg[23]_i_3_n_0
    SLICE_X8Y93                                                       r  dut_implementacion/descifrador/rAorB_reg[27]_i_3/CI
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.618 r  dut_implementacion/descifrador/rAorB_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.618    dut_implementacion/descifrador/rAorB_reg[27]_i_3_n_0
    SLICE_X8Y94                                                       r  dut_implementacion/descifrador/rAorB_reg[31]_i_3/CI
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.678 r  dut_implementacion/descifrador/rAorB_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.678    dut_implementacion/descifrador/rAorB_reg[31]_i_3_n_0
    SLICE_X8Y95                                                       r  dut_implementacion/descifrador/rAorB_reg[35]_i_3/CI
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.738 r  dut_implementacion/descifrador/rAorB_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.738    dut_implementacion/descifrador/rAorB_reg[35]_i_3_n_0
    SLICE_X8Y96                                                       r  dut_implementacion/descifrador/rAorB_reg[39]_i_3/CI
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.798 r  dut_implementacion/descifrador/rAorB_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.798    dut_implementacion/descifrador/rAorB_reg[39]_i_3_n_0
    SLICE_X8Y97                                                       r  dut_implementacion/descifrador/rAorB_reg[43]_i_3/CI
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.858 r  dut_implementacion/descifrador/rAorB_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.858    dut_implementacion/descifrador/rAorB_reg[43]_i_3_n_0
    SLICE_X8Y98                                                       r  dut_implementacion/descifrador/rAorB_reg[47]_i_3/CI
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.918 r  dut_implementacion/descifrador/rAorB_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.918    dut_implementacion/descifrador/rAorB_reg[47]_i_3_n_0
    SLICE_X8Y99                                                       r  dut_implementacion/descifrador/rAorB_reg[51]_i_3/CI
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.978 r  dut_implementacion/descifrador/rAorB_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.978    dut_implementacion/descifrador/rAorB_reg[51]_i_3_n_0
    SLICE_X8Y100                                                      r  dut_implementacion/descifrador/rAorB_reg[55]_i_3/CI
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.038 r  dut_implementacion/descifrador/rAorB_reg[55]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.038    dut_implementacion/descifrador/rAorB_reg[55]_i_3_n_0
    SLICE_X8Y101                                                      r  dut_implementacion/descifrador/rAorB_reg[59]_i_3/CI
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     8.098 r  dut_implementacion/descifrador/rAorB_reg[59]_i_3/CO[3]
                         net (fo=1, routed)           0.000     8.098    dut_implementacion/descifrador/rAorB_reg[59]_i_3_n_0
    SLICE_X8Y102                                                      r  dut_implementacion/descifrador/rAorB_reg[63]_i_4/CI
    SLICE_X8Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.135     8.233 r  dut_implementacion/descifrador/rAorB_reg[63]_i_4/O[0]
                         net (fo=2, routed)           0.459     8.692    dut_implementacion/descifrador/rAorB_reg[63]_i_4_n_7
    SLICE_X11Y106                                                     r  dut_implementacion/descifrador/oA_decipher[60]_i_2/I3
    SLICE_X11Y106        LUT6 (Prop_lut6_I3_O)        0.153     8.845 r  dut_implementacion/descifrador/oA_decipher[60]_i_2/O
                         net (fo=1, routed)           0.228     9.073    dut_implementacion/descifrador/oA_decipher[60]_i_2_n_0
    SLICE_X11Y107                                                     r  dut_implementacion/descifrador/oA_decipher[60]_i_1/I1
    SLICE_X11Y107        LUT6 (Prop_lut6_I1_O)        0.053     9.126 r  dut_implementacion/descifrador/oA_decipher[60]_i_1/O
                         net (fo=1, routed)           0.000     9.126    dut_implementacion/descifrador/oA_decipher_nxt[60]
    SLICE_X11Y107        FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[60]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
    D23                                               0.000     5.200 r  clk (IN)
                         net (fo=0)                   0.000     5.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     6.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.278     9.085    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X11Y107        FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[60]/C
                         clock pessimism              0.169     9.254    
                         clock uncertainty           -0.035     9.219    
    SLICE_X11Y107        FDRE (Setup_fdre_C_D)        0.035     9.254    dut_implementacion/descifrador/oA_decipher_reg[60]
  -------------------------------------------------------------------
                         required time                          9.254    
                         arrival time                          -9.126    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.140ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        4.908ns  (logic 3.502ns (71.356%)  route 1.406ns (28.645%))
  Logic Levels:           16  (CARRY4=13 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 9.085 - 5.200 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.430     4.205    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.080     6.285 r  dut_implementacion/S_RAM/ram_reg_0/DOBDO[4]
                         net (fo=3, routed)           0.831     7.116    dut_implementacion/descifrador/q_b[4]
    SLICE_X9Y90                                                       r  dut_implementacion/descifrador/rAorB[7]_i_7/I1
    SLICE_X9Y90          LUT2 (Prop_lut2_I1_O)        0.053     7.169 r  dut_implementacion/descifrador/rAorB[7]_i_7/O
                         net (fo=1, routed)           0.000     7.169    dut_implementacion/descifrador/rAorB[7]_i_7_n_0
    SLICE_X9Y90                                                       r  dut_implementacion/descifrador/rAorB_reg[7]_i_2/S[0]
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.482 r  dut_implementacion/descifrador/rAorB_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.482    dut_implementacion/descifrador/rAorB_reg[7]_i_2_n_0
    SLICE_X9Y91                                                       r  dut_implementacion/descifrador/rAorB_reg[11]_i_2/CI
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.540 r  dut_implementacion/descifrador/rAorB_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.540    dut_implementacion/descifrador/rAorB_reg[11]_i_2_n_0
    SLICE_X9Y92                                                       r  dut_implementacion/descifrador/rAorB_reg[15]_i_2/CI
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.598 r  dut_implementacion/descifrador/rAorB_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.598    dut_implementacion/descifrador/rAorB_reg[15]_i_2_n_0
    SLICE_X9Y93                                                       r  dut_implementacion/descifrador/rAorB_reg[19]_i_2/CI
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.656 r  dut_implementacion/descifrador/rAorB_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.656    dut_implementacion/descifrador/rAorB_reg[19]_i_2_n_0
    SLICE_X9Y94                                                       r  dut_implementacion/descifrador/rAorB_reg[23]_i_2/CI
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.714 r  dut_implementacion/descifrador/rAorB_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.714    dut_implementacion/descifrador/rAorB_reg[23]_i_2_n_0
    SLICE_X9Y95                                                       r  dut_implementacion/descifrador/rAorB_reg[27]_i_2/CI
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.772 r  dut_implementacion/descifrador/rAorB_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.772    dut_implementacion/descifrador/rAorB_reg[27]_i_2_n_0
    SLICE_X9Y96                                                       r  dut_implementacion/descifrador/rAorB_reg[31]_i_2/CI
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.830 r  dut_implementacion/descifrador/rAorB_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    dut_implementacion/descifrador/rAorB_reg[31]_i_2_n_0
    SLICE_X9Y97                                                       r  dut_implementacion/descifrador/rAorB_reg[35]_i_2/CI
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.888 r  dut_implementacion/descifrador/rAorB_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.888    dut_implementacion/descifrador/rAorB_reg[35]_i_2_n_0
    SLICE_X9Y98                                                       r  dut_implementacion/descifrador/rAorB_reg[39]_i_2/CI
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.946 r  dut_implementacion/descifrador/rAorB_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.946    dut_implementacion/descifrador/rAorB_reg[39]_i_2_n_0
    SLICE_X9Y99                                                       r  dut_implementacion/descifrador/rAorB_reg[43]_i_2/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.004 r  dut_implementacion/descifrador/rAorB_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.005    dut_implementacion/descifrador/rAorB_reg[43]_i_2_n_0
    SLICE_X9Y100                                                      r  dut_implementacion/descifrador/rAorB_reg[47]_i_2/CI
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.063 r  dut_implementacion/descifrador/rAorB_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.063    dut_implementacion/descifrador/rAorB_reg[47]_i_2_n_0
    SLICE_X9Y101                                                      r  dut_implementacion/descifrador/rAorB_reg[51]_i_2/CI
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.121 r  dut_implementacion/descifrador/rAorB_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.121    dut_implementacion/descifrador/rAorB_reg[51]_i_2_n_0
    SLICE_X9Y102                                                      r  dut_implementacion/descifrador/rAorB_reg[55]_i_2/CI
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213     8.334 r  dut_implementacion/descifrador/rAorB_reg[55]_i_2/O[1]
                         net (fo=2, routed)           0.443     8.777    dut_implementacion/descifrador/rAorB_reg[55]_i_2_n_6
    SLICE_X11Y104                                                     r  dut_implementacion/descifrador/oB_decipher[53]_i_2/I3
    SLICE_X11Y104        LUT6 (Prop_lut6_I3_O)        0.152     8.929 r  dut_implementacion/descifrador/oB_decipher[53]_i_2/O
                         net (fo=1, routed)           0.131     9.060    dut_implementacion/descifrador/oB_decipher[53]_i_2_n_0
    SLICE_X11Y104                                                     r  dut_implementacion/descifrador/oB_decipher[53]_i_1/I5
    SLICE_X11Y104        LUT6 (Prop_lut6_I5_O)        0.053     9.113 r  dut_implementacion/descifrador/oB_decipher[53]_i_1/O
                         net (fo=1, routed)           0.000     9.113    dut_implementacion/descifrador/oB_decipher_nxt[53]
    SLICE_X11Y104        FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
    D23                                               0.000     5.200 r  clk (IN)
                         net (fo=0)                   0.000     5.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     6.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.278     9.085    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X11Y104        FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[53]/C
                         clock pessimism              0.169     9.254    
                         clock uncertainty           -0.035     9.219    
    SLICE_X11Y104        FDRE (Setup_fdre_C_D)        0.035     9.254    dut_implementacion/descifrador/oB_decipher_reg[53]
  -------------------------------------------------------------------
                         required time                          9.254    
                         arrival time                          -9.113    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.155ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            dut_implementacion/descifrador/oB_decipher_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        4.931ns  (logic 3.483ns (70.631%)  route 1.448ns (29.369%))
  Logic Levels:           17  (CARRY4=14 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 9.085 - 5.200 ) 
    Source Clock Delay      (SCD):    4.205ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.430     4.205    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      2.080     6.285 r  dut_implementacion/S_RAM/ram_reg_0/DOBDO[4]
                         net (fo=3, routed)           0.831     7.116    dut_implementacion/descifrador/q_b[4]
    SLICE_X9Y90                                                       r  dut_implementacion/descifrador/rAorB[7]_i_7/I1
    SLICE_X9Y90          LUT2 (Prop_lut2_I1_O)        0.053     7.169 r  dut_implementacion/descifrador/rAorB[7]_i_7/O
                         net (fo=1, routed)           0.000     7.169    dut_implementacion/descifrador/rAorB[7]_i_7_n_0
    SLICE_X9Y90                                                       r  dut_implementacion/descifrador/rAorB_reg[7]_i_2/S[0]
    SLICE_X9Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     7.482 r  dut_implementacion/descifrador/rAorB_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.482    dut_implementacion/descifrador/rAorB_reg[7]_i_2_n_0
    SLICE_X9Y91                                                       r  dut_implementacion/descifrador/rAorB_reg[11]_i_2/CI
    SLICE_X9Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.540 r  dut_implementacion/descifrador/rAorB_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.540    dut_implementacion/descifrador/rAorB_reg[11]_i_2_n_0
    SLICE_X9Y92                                                       r  dut_implementacion/descifrador/rAorB_reg[15]_i_2/CI
    SLICE_X9Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.598 r  dut_implementacion/descifrador/rAorB_reg[15]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.598    dut_implementacion/descifrador/rAorB_reg[15]_i_2_n_0
    SLICE_X9Y93                                                       r  dut_implementacion/descifrador/rAorB_reg[19]_i_2/CI
    SLICE_X9Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.656 r  dut_implementacion/descifrador/rAorB_reg[19]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.656    dut_implementacion/descifrador/rAorB_reg[19]_i_2_n_0
    SLICE_X9Y94                                                       r  dut_implementacion/descifrador/rAorB_reg[23]_i_2/CI
    SLICE_X9Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.714 r  dut_implementacion/descifrador/rAorB_reg[23]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.714    dut_implementacion/descifrador/rAorB_reg[23]_i_2_n_0
    SLICE_X9Y95                                                       r  dut_implementacion/descifrador/rAorB_reg[27]_i_2/CI
    SLICE_X9Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.772 r  dut_implementacion/descifrador/rAorB_reg[27]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.772    dut_implementacion/descifrador/rAorB_reg[27]_i_2_n_0
    SLICE_X9Y96                                                       r  dut_implementacion/descifrador/rAorB_reg[31]_i_2/CI
    SLICE_X9Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.830 r  dut_implementacion/descifrador/rAorB_reg[31]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.830    dut_implementacion/descifrador/rAorB_reg[31]_i_2_n_0
    SLICE_X9Y97                                                       r  dut_implementacion/descifrador/rAorB_reg[35]_i_2/CI
    SLICE_X9Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.888 r  dut_implementacion/descifrador/rAorB_reg[35]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.888    dut_implementacion/descifrador/rAorB_reg[35]_i_2_n_0
    SLICE_X9Y98                                                       r  dut_implementacion/descifrador/rAorB_reg[39]_i_2/CI
    SLICE_X9Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     7.946 r  dut_implementacion/descifrador/rAorB_reg[39]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.946    dut_implementacion/descifrador/rAorB_reg[39]_i_2_n_0
    SLICE_X9Y99                                                       r  dut_implementacion/descifrador/rAorB_reg[43]_i_2/CI
    SLICE_X9Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.004 r  dut_implementacion/descifrador/rAorB_reg[43]_i_2/CO[3]
                         net (fo=1, routed)           0.001     8.005    dut_implementacion/descifrador/rAorB_reg[43]_i_2_n_0
    SLICE_X9Y100                                                      r  dut_implementacion/descifrador/rAorB_reg[47]_i_2/CI
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.063 r  dut_implementacion/descifrador/rAorB_reg[47]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.063    dut_implementacion/descifrador/rAorB_reg[47]_i_2_n_0
    SLICE_X9Y101                                                      r  dut_implementacion/descifrador/rAorB_reg[51]_i_2/CI
    SLICE_X9Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.121 r  dut_implementacion/descifrador/rAorB_reg[51]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.121    dut_implementacion/descifrador/rAorB_reg[51]_i_2_n_0
    SLICE_X9Y102                                                      r  dut_implementacion/descifrador/rAorB_reg[55]_i_2/CI
    SLICE_X9Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     8.179 r  dut_implementacion/descifrador/rAorB_reg[55]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.179    dut_implementacion/descifrador/rAorB_reg[55]_i_2_n_0
    SLICE_X9Y103                                                      r  dut_implementacion/descifrador/rAorB_reg[59]_i_2/CI
    SLICE_X9Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     8.315 r  dut_implementacion/descifrador/rAorB_reg[59]_i_2/O[2]
                         net (fo=2, routed)           0.371     8.686    dut_implementacion/descifrador/rAorB_reg[59]_i_2_n_5
    SLICE_X11Y104                                                     r  dut_implementacion/descifrador/oB_decipher[58]_i_2/I3
    SLICE_X11Y104        LUT6 (Prop_lut6_I3_O)        0.152     8.838 r  dut_implementacion/descifrador/oB_decipher[58]_i_2/O
                         net (fo=1, routed)           0.246     9.084    dut_implementacion/descifrador/oB_decipher[58]_i_2_n_0
    SLICE_X10Y105                                                     r  dut_implementacion/descifrador/oB_decipher[58]_i_1/I5
    SLICE_X10Y105        LUT6 (Prop_lut6_I5_O)        0.053     9.137 r  dut_implementacion/descifrador/oB_decipher[58]_i_1/O
                         net (fo=1, routed)           0.000     9.137    dut_implementacion/descifrador/oB_decipher_nxt[58]
    SLICE_X10Y105        FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
    D23                                               0.000     5.200 r  clk (IN)
                         net (fo=0)                   0.000     5.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     6.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.278     9.085    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X10Y105        FDRE                                         r  dut_implementacion/descifrador/oB_decipher_reg[58]/C
                         clock pessimism              0.169     9.254    
                         clock uncertainty           -0.035     9.219    
    SLICE_X10Y105        FDRE (Setup_fdre_C_D)        0.073     9.292    dut_implementacion/descifrador/oB_decipher_reg[58]
  -------------------------------------------------------------------
                         required time                          9.292    
                         arrival time                          -9.137    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.181ns  (required time - arrival time)
  Source:                 dut_implementacion/S_RAM/ram_reg_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            dut_implementacion/descifrador/oA_decipher_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.200ns  (clk rise@5.200ns - clk rise@0.000ns)
  Data Path Delay:        4.902ns  (logic 3.583ns (73.095%)  route 1.319ns (26.905%))
  Logic Levels:           17  (CARRY4=14 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.885ns = ( 9.085 - 5.200 ) 
    Source Clock Delay      (SCD):    4.207ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.432     4.207    dut_implementacion/S_RAM/clk_IBUF_BUFG
    RAMB36_X0Y17         RAMB36E1                                     r  dut_implementacion/S_RAM/ram_reg_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.080     6.287 r  dut_implementacion/S_RAM/ram_reg_0/DOADO[1]
                         net (fo=6, routed)           0.607     6.895    dut_implementacion/descifrador/q_a[1]
    SLICE_X8Y87                                                       r  dut_implementacion/descifrador/rAorB[3]_i_10/I1
    SLICE_X8Y87          LUT2 (Prop_lut2_I1_O)        0.053     6.948 r  dut_implementacion/descifrador/rAorB[3]_i_10/O
                         net (fo=1, routed)           0.000     6.948    dut_implementacion/descifrador/rAorB[3]_i_10_n_0
    SLICE_X8Y87                                                       r  dut_implementacion/descifrador/rAorB_reg[3]_i_3/S[1]
    SLICE_X8Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     7.258 r  dut_implementacion/descifrador/rAorB_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.258    dut_implementacion/descifrador/rAorB_reg[3]_i_3_n_0
    SLICE_X8Y88                                                       r  dut_implementacion/descifrador/rAorB_reg[7]_i_3/CI
    SLICE_X8Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.318 r  dut_implementacion/descifrador/rAorB_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.318    dut_implementacion/descifrador/rAorB_reg[7]_i_3_n_0
    SLICE_X8Y89                                                       r  dut_implementacion/descifrador/rAorB_reg[11]_i_3/CI
    SLICE_X8Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.378 r  dut_implementacion/descifrador/rAorB_reg[11]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.378    dut_implementacion/descifrador/rAorB_reg[11]_i_3_n_0
    SLICE_X8Y90                                                       r  dut_implementacion/descifrador/rAorB_reg[15]_i_3/CI
    SLICE_X8Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.438 r  dut_implementacion/descifrador/rAorB_reg[15]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.438    dut_implementacion/descifrador/rAorB_reg[15]_i_3_n_0
    SLICE_X8Y91                                                       r  dut_implementacion/descifrador/rAorB_reg[19]_i_3/CI
    SLICE_X8Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.498 r  dut_implementacion/descifrador/rAorB_reg[19]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.498    dut_implementacion/descifrador/rAorB_reg[19]_i_3_n_0
    SLICE_X8Y92                                                       r  dut_implementacion/descifrador/rAorB_reg[23]_i_3/CI
    SLICE_X8Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.558 r  dut_implementacion/descifrador/rAorB_reg[23]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.558    dut_implementacion/descifrador/rAorB_reg[23]_i_3_n_0
    SLICE_X8Y93                                                       r  dut_implementacion/descifrador/rAorB_reg[27]_i_3/CI
    SLICE_X8Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.618 r  dut_implementacion/descifrador/rAorB_reg[27]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.618    dut_implementacion/descifrador/rAorB_reg[27]_i_3_n_0
    SLICE_X8Y94                                                       r  dut_implementacion/descifrador/rAorB_reg[31]_i_3/CI
    SLICE_X8Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.678 r  dut_implementacion/descifrador/rAorB_reg[31]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.678    dut_implementacion/descifrador/rAorB_reg[31]_i_3_n_0
    SLICE_X8Y95                                                       r  dut_implementacion/descifrador/rAorB_reg[35]_i_3/CI
    SLICE_X8Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.738 r  dut_implementacion/descifrador/rAorB_reg[35]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.738    dut_implementacion/descifrador/rAorB_reg[35]_i_3_n_0
    SLICE_X8Y96                                                       r  dut_implementacion/descifrador/rAorB_reg[39]_i_3/CI
    SLICE_X8Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.798 r  dut_implementacion/descifrador/rAorB_reg[39]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.798    dut_implementacion/descifrador/rAorB_reg[39]_i_3_n_0
    SLICE_X8Y97                                                       r  dut_implementacion/descifrador/rAorB_reg[43]_i_3/CI
    SLICE_X8Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.858 r  dut_implementacion/descifrador/rAorB_reg[43]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.858    dut_implementacion/descifrador/rAorB_reg[43]_i_3_n_0
    SLICE_X8Y98                                                       r  dut_implementacion/descifrador/rAorB_reg[47]_i_3/CI
    SLICE_X8Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.918 r  dut_implementacion/descifrador/rAorB_reg[47]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.918    dut_implementacion/descifrador/rAorB_reg[47]_i_3_n_0
    SLICE_X8Y99                                                       r  dut_implementacion/descifrador/rAorB_reg[51]_i_3/CI
    SLICE_X8Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     7.978 r  dut_implementacion/descifrador/rAorB_reg[51]_i_3/CO[3]
                         net (fo=1, routed)           0.001     7.978    dut_implementacion/descifrador/rAorB_reg[51]_i_3_n_0
    SLICE_X8Y100                                                      r  dut_implementacion/descifrador/rAorB_reg[55]_i_3/CI
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     8.190 r  dut_implementacion/descifrador/rAorB_reg[55]_i_3/O[1]
                         net (fo=2, routed)           0.473     8.664    dut_implementacion/descifrador/rAorB_reg[55]_i_3_n_6
    SLICE_X10Y103                                                     r  dut_implementacion/descifrador/oA_decipher[53]_i_2/I3
    SLICE_X10Y103        LUT6 (Prop_lut6_I3_O)        0.155     8.819 r  dut_implementacion/descifrador/oA_decipher[53]_i_2/O
                         net (fo=1, routed)           0.238     9.056    dut_implementacion/descifrador/oA_decipher[53]_i_2_n_0
    SLICE_X10Y104                                                     r  dut_implementacion/descifrador/oA_decipher[53]_i_1/I1
    SLICE_X10Y104        LUT6 (Prop_lut6_I1_O)        0.053     9.109 r  dut_implementacion/descifrador/oA_decipher[53]_i_1/O
                         net (fo=1, routed)           0.000     9.109    dut_implementacion/descifrador/oA_decipher_nxt[53]
    SLICE_X10Y104        FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.200     5.200 r  
    D23                                               0.000     5.200 r  clk (IN)
                         net (fo=0)                   0.000     5.200    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     6.015 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     7.694    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     7.807 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.278     9.085    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X10Y104        FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[53]/C
                         clock pessimism              0.169     9.254    
                         clock uncertainty           -0.035     9.219    
    SLICE_X10Y104        FDRE (Setup_fdre_C_D)        0.072     9.291    dut_implementacion/descifrador/oA_decipher_reg[53]
  -------------------------------------------------------------------
                         required time                          9.291    
                         arrival time                          -9.109    
  -------------------------------------------------------------------
                         slack                                  0.181    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/L/L_sub_i_prima_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            dut_implementacion/L_RAM/ram_reg_0/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.146ns (33.386%)  route 0.291ns (66.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.544     1.401    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  dut_implementacion/expander/L/L_sub_i_prima_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.118     1.519 r  dut_implementacion/expander/L/L_sub_i_prima_reg[18]/Q
                         net (fo=1, routed)           0.116     1.636    dut_implementacion/expander/L/L_sub_i_prima[18]
    SLICE_X13Y82                                                      r  dut_implementacion/expander/L/ram_reg_0_i_15/I2
    SLICE_X13Y82         LUT3 (Prop_lut3_I2_O)        0.028     1.664 r  dut_implementacion/expander/L/ram_reg_0_i_15/O
                         net (fo=1, routed)           0.175     1.839    dut_implementacion/L_RAM/data_a[18]
    RAMB36_X0Y16         RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg_0/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.778     1.950    dut_implementacion/L_RAM/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.484     1.467    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[18])
                                                      0.296     1.763    dut_implementacion/L_RAM/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrador/oB_cipher_reg[58]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            dut_implementacion/cifrador/rA_XOR_B_reg[58]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.766%)  route 0.067ns (34.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.536     1.393    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X15Y103        FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[58]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.100     1.493 r  dut_implementacion/cifrador/oB_cipher_reg[58]/Q
                         net (fo=2, routed)           0.067     1.560    dut_implementacion/cifrador/rA_XOR_B_reg[63]_0[58]
    SLICE_X14Y103                                                     r  dut_implementacion/cifrador/rA_XOR_B[58]_i_1/I1
    SLICE_X14Y103        LUT2 (Prop_lut2_I1_O)        0.028     1.588 r  dut_implementacion/cifrador/rA_XOR_B[58]_i_1/O
                         net (fo=1, routed)           0.000     1.588    dut_implementacion/cifrador/rA_XOR_B[58]_i_1_n_0
    SLICE_X14Y103        FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[58]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.742     1.915    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X14Y103        FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[58]/C
                         clock pessimism             -0.511     1.404    
    SLICE_X14Y103        FDRE (Hold_fdre_C_D)         0.087     1.491    dut_implementacion/cifrador/rA_XOR_B_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrador/oB_cipher_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            dut_implementacion/cifrador/rA_XOR_B_reg[37]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.128ns (65.716%)  route 0.067ns (34.284%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.925ns
    Source Clock Delay      (SCD):    1.408ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.551     1.408    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X15Y98         FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y98         FDRE (Prop_fdre_C_Q)         0.100     1.508 r  dut_implementacion/cifrador/oB_cipher_reg[37]/Q
                         net (fo=2, routed)           0.067     1.575    dut_implementacion/cifrador/rA_XOR_B_reg[63]_0[37]
    SLICE_X14Y98                                                      r  dut_implementacion/cifrador/rA_XOR_B[37]_i_1/I1
    SLICE_X14Y98         LUT2 (Prop_lut2_I1_O)        0.028     1.603 r  dut_implementacion/cifrador/rA_XOR_B[37]_i_1/O
                         net (fo=1, routed)           0.000     1.603    dut_implementacion/cifrador/rA_XOR_B[37]_i_1_n_0
    SLICE_X14Y98         FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.752     1.925    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X14Y98         FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[37]/C
                         clock pessimism             -0.506     1.419    
    SLICE_X14Y98         FDRE (Hold_fdre_C_D)         0.087     1.506    dut_implementacion/cifrador/rA_XOR_B_reg[37]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.603    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrador/oB_cipher_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            dut_implementacion/cifrador/rA_XOR_B_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.429%)  route 0.068ns (34.570%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.923ns
    Source Clock Delay      (SCD):    1.406ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.549     1.406    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X15Y90         FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y90         FDRE (Prop_fdre_C_Q)         0.100     1.506 r  dut_implementacion/cifrador/oB_cipher_reg[6]/Q
                         net (fo=2, routed)           0.068     1.574    dut_implementacion/cifrador/rA_XOR_B_reg[63]_0[6]
    SLICE_X14Y90                                                      r  dut_implementacion/cifrador/rA_XOR_B[6]_i_1/I1
    SLICE_X14Y90         LUT2 (Prop_lut2_I1_O)        0.028     1.602 r  dut_implementacion/cifrador/rA_XOR_B[6]_i_1/O
                         net (fo=1, routed)           0.000     1.602    dut_implementacion/cifrador/rA_XOR_B[6]_i_1_n_0
    SLICE_X14Y90         FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.750     1.923    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X14Y90         FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[6]/C
                         clock pessimism             -0.506     1.417    
    SLICE_X14Y90         FDRE (Hold_fdre_C_D)         0.087     1.504    dut_implementacion/cifrador/rA_XOR_B_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.504    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/L/L_sub_i_prima_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            dut_implementacion/L_RAM/ram_reg_0/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.146ns (31.633%)  route 0.316ns (68.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.401ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.544     1.401    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X12Y82         FDRE                                         r  dut_implementacion/expander/L/L_sub_i_prima_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y82         FDRE (Prop_fdre_C_Q)         0.118     1.519 r  dut_implementacion/expander/L/L_sub_i_prima_reg[16]/Q
                         net (fo=1, routed)           0.099     1.618    dut_implementacion/expander/L/L_sub_i_prima[16]
    SLICE_X14Y82                                                      r  dut_implementacion/expander/L/ram_reg_0_i_17/I2
    SLICE_X14Y82         LUT3 (Prop_lut3_I2_O)        0.028     1.646 r  dut_implementacion/expander/L/ram_reg_0_i_17/O
                         net (fo=1, routed)           0.217     1.863    dut_implementacion/L_RAM/data_a[16]
    RAMB36_X0Y16         RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg_0/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.778     1.950    dut_implementacion/L_RAM/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.484     1.467    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.296     1.763    dut_implementacion/L_RAM/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/L/L_sub_i_prima_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            dut_implementacion/L_RAM/ram_reg_0/DIADI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.146ns (31.323%)  route 0.320ns (68.677%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.400ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.543     1.400    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X12Y81         FDRE                                         r  dut_implementacion/expander/L/L_sub_i_prima_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y81         FDRE (Prop_fdre_C_Q)         0.118     1.518 r  dut_implementacion/expander/L/L_sub_i_prima_reg[14]/Q
                         net (fo=1, routed)           0.100     1.619    dut_implementacion/expander/L/L_sub_i_prima[14]
    SLICE_X14Y82                                                      r  dut_implementacion/expander/L/ram_reg_0_i_19/I2
    SLICE_X14Y82         LUT3 (Prop_lut3_I2_O)        0.028     1.647 r  dut_implementacion/expander/L/ram_reg_0_i_19/O
                         net (fo=1, routed)           0.220     1.866    dut_implementacion/L_RAM/data_a[14]
    RAMB36_X0Y16         RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg_0/DIADI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.778     1.950    dut_implementacion/L_RAM/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.484     1.467    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[14])
                                                      0.296     1.763    dut_implementacion/L_RAM/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/L/L_sub_i_prima_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            dut_implementacion/L_RAM/ram_reg_0/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.146ns (31.290%)  route 0.321ns (68.710%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.402ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.545     1.402    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X12Y83         FDRE                                         r  dut_implementacion/expander/L/L_sub_i_prima_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y83         FDRE (Prop_fdre_C_Q)         0.118     1.520 r  dut_implementacion/expander/L/L_sub_i_prima_reg[23]/Q
                         net (fo=1, routed)           0.099     1.619    dut_implementacion/expander/L/L_sub_i_prima[23]
    SLICE_X14Y83                                                      r  dut_implementacion/expander/L/ram_reg_0_i_10/I2
    SLICE_X14Y83         LUT3 (Prop_lut3_I2_O)        0.028     1.647 r  dut_implementacion/expander/L/ram_reg_0_i_10/O
                         net (fo=1, routed)           0.222     1.869    dut_implementacion/L_RAM/data_a[23]
    RAMB36_X0Y16         RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg_0/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.778     1.950    dut_implementacion/L_RAM/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.484     1.467    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[23])
                                                      0.296     1.763    dut_implementacion/L_RAM/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 iA_cipher_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            dut_implementacion/descifrador/oA_decipher_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.579     1.436    clk_IBUF_BUFG
    SLICE_X3Y88          FDRE                                         r  iA_cipher_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.100     1.536 r  iA_cipher_reg[11]/Q
                         net (fo=1, routed)           0.081     1.618    dut_implementacion/descifrador/iA_cipher_reg[63][11]
    SLICE_X2Y88                                                       r  dut_implementacion/descifrador/oA_decipher[11]_i_1/I5
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.028     1.646 r  dut_implementacion/descifrador/oA_decipher[11]_i_1/O
                         net (fo=1, routed)           0.000     1.646    dut_implementacion/descifrador/oA_decipher_nxt[11]
    SLICE_X2Y88          FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.781     1.954    dut_implementacion/descifrador/clk_IBUF_BUFG
    SLICE_X2Y88          FDRE                                         r  dut_implementacion/descifrador/oA_decipher_reg[11]/C
                         clock pessimism             -0.507     1.447    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.087     1.534    dut_implementacion/descifrador/oA_decipher_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 dut_implementacion/expander/L/L_sub_i_prima_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            dut_implementacion/L_RAM/ram_reg_0/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.146ns (30.638%)  route 0.331ns (69.362%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.403ns
    Clock Pessimism Removal (CPR):    0.484ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.546     1.403    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X12Y84         FDRE                                         r  dut_implementacion/expander/L/L_sub_i_prima_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y84         FDRE (Prop_fdre_C_Q)         0.118     1.521 r  dut_implementacion/expander/L/L_sub_i_prima_reg[24]/Q
                         net (fo=1, routed)           0.098     1.619    dut_implementacion/expander/L/L_sub_i_prima[24]
    SLICE_X14Y84                                                      r  dut_implementacion/expander/L/ram_reg_0_i_9/I2
    SLICE_X14Y84         LUT3 (Prop_lut3_I2_O)        0.028     1.647 r  dut_implementacion/expander/L/ram_reg_0_i_9/O
                         net (fo=1, routed)           0.233     1.880    dut_implementacion/L_RAM/data_a[24]
    RAMB36_X0Y16         RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg_0/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.778     1.950    dut_implementacion/L_RAM/clk_IBUF_BUFG
    RAMB36_X0Y16         RAMB36E1                                     r  dut_implementacion/L_RAM/ram_reg_0/CLKARDCLK
                         clock pessimism             -0.484     1.467    
    RAMB36_X0Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.296     1.763    dut_implementacion/L_RAM/ram_reg_0
  -------------------------------------------------------------------
                         required time                         -1.763    
                         arrival time                           1.880    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 dut_implementacion/cifrador/oB_cipher_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            dut_implementacion/cifrador/rA_XOR_B_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.128ns (57.584%)  route 0.094ns (42.416%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.915ns
    Source Clock Delay      (SCD):    1.393ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.536     1.393    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X15Y103        FDRE                                         r  dut_implementacion/cifrador/oB_cipher_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y103        FDRE (Prop_fdre_C_Q)         0.100     1.493 r  dut_implementacion/cifrador/oB_cipher_reg[59]/Q
                         net (fo=2, routed)           0.094     1.588    dut_implementacion/cifrador/rA_XOR_B_reg[63]_0[59]
    SLICE_X14Y103                                                     r  dut_implementacion/cifrador/rA_XOR_B[59]_i_1/I1
    SLICE_X14Y103        LUT2 (Prop_lut2_I1_O)        0.028     1.616 r  dut_implementacion/cifrador/rA_XOR_B[59]_i_1/O
                         net (fo=1, routed)           0.000     1.616    dut_implementacion/cifrador/rA_XOR_B[59]_i_1_n_0
    SLICE_X14Y103        FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.742     1.915    dut_implementacion/cifrador/clk_IBUF_BUFG
    SLICE_X14Y103        FDRE                                         r  dut_implementacion/cifrador/rA_XOR_B_reg[59]/C
                         clock pessimism             -0.511     1.404    
    SLICE_X14Y103        FDRE (Hold_fdre_C_D)         0.087     1.491    dut_implementacion/cifrador/rA_XOR_B_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.124    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.600 }
Period(ns):         5.200
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         5.200       3.017      RAMB36_X0Y16   dut_implementacion/L_RAM/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         5.200       3.017      RAMB36_X0Y16   dut_implementacion/L_RAM/ram_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         5.200       3.017      RAMB36_X0Y18   dut_implementacion/L_RAM/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         5.200       3.017      RAMB36_X0Y18   dut_implementacion/L_RAM/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         5.200       3.017      RAMB36_X0Y19   dut_implementacion/S_RAM/ram_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         5.200       3.017      RAMB36_X0Y19   dut_implementacion/S_RAM/ram_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183         5.200       3.017      RAMB36_X0Y17   dut_implementacion/S_RAM/ram_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183         5.200       3.017      RAMB36_X0Y17   dut_implementacion/S_RAM/ram_reg_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.600         5.200       3.600      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            0.750         5.200       4.450      SLICE_X5Y81    dut_implementacion/descifrador/rCount_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.600       1.690      SLICE_X2Y76    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         2.600       1.690      SLICE_X2Y76    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         2.600       1.690      SLICE_X2Y76    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.600       1.690      SLICE_X2Y76    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.600       1.690      SLICE_X2Y76    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.600       1.690      SLICE_X2Y76    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.600       1.690      SLICE_X2Y76    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.910         2.600       1.690      SLICE_X2Y76    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         2.600       1.690      SLICE_X2Y75    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.910         2.600       1.690      SLICE_X2Y75    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         2.600       1.690      SLICE_X2Y75    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            0.910         2.600       1.690      SLICE_X2Y75    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.600       1.690      SLICE_X2Y75    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.600       1.690      SLICE_X2Y75    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.600       1.690      SLICE_X2Y75    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.600       1.690      SLICE_X2Y75    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.600       1.690      SLICE_X2Y75    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.600       1.690      SLICE_X2Y75    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            0.910         2.600       1.690      SLICE_X2Y76    dut_implementacion/key_RAM/ram_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.910         2.600       1.690      SLICE_X2Y75    dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            66 Endpoints
Min Delay            66 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_port_out_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            serial_port_out[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.724ns  (logic 2.730ns (40.596%)  route 3.995ns (59.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.457     4.233    clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  serial_port_out_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.269     4.502 r  serial_port_out_reg[19]/Q
                         net (fo=1, routed)           3.995     8.496    serial_port_out_OBUF[19]
    M19                                                               r  serial_port_out_OBUF[19]_inst/I
    M19                  OBUF (Prop_obuf_I_O)         2.461    10.957 r  serial_port_out_OBUF[19]_inst/O
                         net (fo=0)                   0.000    10.957    serial_port_out[19]
    M19                                                               r  serial_port_out[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            serial_port_out[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.682ns  (logic 2.688ns (40.231%)  route 3.994ns (59.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.458     4.234    clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  serial_port_out_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.269     4.503 r  serial_port_out_reg[17]/Q
                         net (fo=1, routed)           3.994     8.497    serial_port_out_OBUF[17]
    T17                                                               r  serial_port_out_OBUF[17]_inst/I
    T17                  OBUF (Prop_obuf_I_O)         2.419    10.916 r  serial_port_out_OBUF[17]_inst/O
                         net (fo=0)                   0.000    10.916    serial_port_out[17]
    T17                                                               r  serial_port_out[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            serial_port_out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.515ns  (logic 2.729ns (41.888%)  route 3.786ns (58.112%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.457     4.233    clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  serial_port_out_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.269     4.502 r  serial_port_out_reg[20]/Q
                         net (fo=1, routed)           3.786     8.288    serial_port_out_OBUF[20]
    N18                                                               r  serial_port_out_OBUF[20]_inst/I
    N18                  OBUF (Prop_obuf_I_O)         2.460    10.748 r  serial_port_out_OBUF[20]_inst/O
                         net (fo=0)                   0.000    10.748    serial_port_out[20]
    N18                                                               r  serial_port_out[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            serial_port_out[33]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.524ns  (logic 2.780ns (42.616%)  route 3.743ns (57.384%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.402     4.178    clk_IBUF_BUFG
    SLICE_X10Y97         FDRE                                         r  serial_port_out_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y97         FDRE (Prop_fdre_C_Q)         0.308     4.486 r  serial_port_out_reg[33]/Q
                         net (fo=1, routed)           3.743     8.229    serial_port_out_OBUF[33]
    T25                                                               r  serial_port_out_OBUF[33]_inst/I
    T25                  OBUF (Prop_obuf_I_O)         2.472    10.701 r  serial_port_out_OBUF[33]_inst/O
                         net (fo=0)                   0.000    10.701    serial_port_out[33]
    T25                                                               r  serial_port_out[33] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            serial_port_out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.449ns  (logic 2.766ns (42.892%)  route 3.683ns (57.108%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.459     4.235    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  serial_port_out_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.308     4.543 r  serial_port_out_reg[31]/Q
                         net (fo=1, routed)           3.683     8.226    serial_port_out_OBUF[31]
    R20                                                               r  serial_port_out_OBUF[31]_inst/I
    R20                  OBUF (Prop_obuf_I_O)         2.458    10.684 r  serial_port_out_OBUF[31]_inst/O
                         net (fo=0)                   0.000    10.684    serial_port_out[31]
    R20                                                               r  serial_port_out[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            serial_port_out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.390ns  (logic 2.695ns (42.178%)  route 3.695ns (57.822%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.460     4.236    clk_IBUF_BUFG
    SLICE_X1Y93          FDRE                                         r  serial_port_out_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.269     4.505 r  serial_port_out_reg[24]/Q
                         net (fo=1, routed)           3.695     8.200    serial_port_out_OBUF[24]
    P16                                                               r  serial_port_out_OBUF[24]_inst/I
    P16                  OBUF (Prop_obuf_I_O)         2.426    10.626 r  serial_port_out_OBUF[24]_inst/O
                         net (fo=0)                   0.000    10.626    serial_port_out[24]
    P16                                                               r  serial_port_out[24] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            serial_port_out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.390ns  (logic 2.713ns (42.458%)  route 3.677ns (57.542%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.458     4.234    clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  serial_port_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.269     4.503 r  serial_port_out_reg[22]/Q
                         net (fo=1, routed)           3.677     8.180    serial_port_out_OBUF[22]
    R16                                                               r  serial_port_out_OBUF[22]_inst/I
    R16                  OBUF (Prop_obuf_I_O)         2.444    10.624 r  serial_port_out_OBUF[22]_inst/O
                         net (fo=0)                   0.000    10.624    serial_port_out[22]
    R16                                                               r  serial_port_out[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            serial_port_out[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.332ns  (logic 2.713ns (42.855%)  route 3.618ns (57.145%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.458     4.234    clk_IBUF_BUFG
    SLICE_X4Y92          FDRE                                         r  serial_port_out_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.269     4.503 r  serial_port_out_reg[23]/Q
                         net (fo=1, routed)           3.618     8.121    serial_port_out_OBUF[23]
    N17                                                               r  serial_port_out_OBUF[23]_inst/I
    N17                  OBUF (Prop_obuf_I_O)         2.444    10.566 r  serial_port_out_OBUF[23]_inst/O
                         net (fo=0)                   0.000    10.566    serial_port_out[23]
    N17                                                               r  serial_port_out[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            serial_port_out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.327ns  (logic 2.749ns (43.442%)  route 3.579ns (56.558%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.459     4.235    clk_IBUF_BUFG
    SLICE_X6Y95          FDRE                                         r  serial_port_out_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDRE (Prop_fdre_C_Q)         0.308     4.543 r  serial_port_out_reg[28]/Q
                         net (fo=1, routed)           3.579     8.121    serial_port_out_OBUF[28]
    U19                                                               r  serial_port_out_OBUF[28]_inst/I
    U19                  OBUF (Prop_obuf_I_O)         2.441    10.562 r  serial_port_out_OBUF[28]_inst/O
                         net (fo=0)                   0.000    10.562    serial_port_out[28]
    U19                                                               r  serial_port_out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            serial_port_out[41]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.351ns  (logic 2.785ns (43.854%)  route 3.566ns (56.146%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.892     0.892 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.764     2.656    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     2.776 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.402     4.178    clk_IBUF_BUFG
    SLICE_X10Y99         FDRE                                         r  serial_port_out_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDRE (Prop_fdre_C_Q)         0.308     4.486 r  serial_port_out_reg[41]/Q
                         net (fo=1, routed)           3.566     8.052    serial_port_out_OBUF[41]
    N23                                                               r  serial_port_out_OBUF[41]_inst/I
    N23                  OBUF (Prop_obuf_I_O)         2.477    10.529 r  serial_port_out_OBUF[41]_inst/O
                         net (fo=0)                   0.000    10.529    serial_port_out[41]
    N23                                                               r  serial_port_out[41] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_port_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            serial_port_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.464ns (81.730%)  route 0.327ns (18.270%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.579     1.436    clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  serial_port_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.100     1.536 r  serial_port_out_reg[11]/Q
                         net (fo=1, routed)           0.327     1.864    serial_port_out_OBUF[11]
    A23                                                               r  serial_port_out_OBUF[11]_inst/I
    A23                  OBUF (Prop_obuf_I_O)         1.364     3.227 r  serial_port_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.227    serial_port_out[11]
    A23                                                               r  serial_port_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            serial_port_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.442ns (80.100%)  route 0.358ns (19.900%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.578     1.435    clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  serial_port_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.100     1.535 r  serial_port_out_reg[7]/Q
                         net (fo=1, routed)           0.358     1.894    serial_port_out_OBUF[7]
    C23                                                               r  serial_port_out_OBUF[7]_inst/I
    C23                  OBUF (Prop_obuf_I_O)         1.342     3.236 r  serial_port_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.236    serial_port_out[7]
    C23                                                               r  serial_port_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            serial_port_out[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.809ns  (logic 1.450ns (80.136%)  route 0.359ns (19.864%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.578     1.435    clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  serial_port_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.100     1.535 r  serial_port_out_reg[6]/Q
                         net (fo=1, routed)           0.359     1.895    serial_port_out_OBUF[6]
    C24                                                               r  serial_port_out_OBUF[6]_inst/I
    C24                  OBUF (Prop_obuf_I_O)         1.350     3.244 r  serial_port_out_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.244    serial_port_out[6]
    C24                                                               r  serial_port_out[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            serial_port_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.829ns  (logic 1.463ns (79.976%)  route 0.366ns (20.024%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.576     1.433    clk_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  serial_port_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.100     1.533 r  serial_port_out_reg[2]/Q
                         net (fo=1, routed)           0.366     1.900    serial_port_out_OBUF[2]
    A20                                                               r  serial_port_out_OBUF[2]_inst/I
    A20                  OBUF (Prop_obuf_I_O)         1.363     3.262 r  serial_port_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.262    serial_port_out[2]
    A20                                                               r  serial_port_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            serial_port_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.827ns  (logic 1.467ns (80.287%)  route 0.360ns (19.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.578     1.435    clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  serial_port_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.100     1.535 r  serial_port_out_reg[9]/Q
                         net (fo=1, routed)           0.360     1.896    serial_port_out_OBUF[9]
    D26                                                               r  serial_port_out_OBUF[9]_inst/I
    D26                  OBUF (Prop_obuf_I_O)         1.367     3.263 r  serial_port_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.263    serial_port_out[9]
    D26                                                               r  serial_port_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            serial_port_out[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.463ns (78.667%)  route 0.397ns (21.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.547     1.404    clk_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  serial_port_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.100     1.504 r  serial_port_out_reg[5]/Q
                         net (fo=1, routed)           0.397     1.901    serial_port_out_OBUF[5]
    D21                                                               r  serial_port_out_OBUF[5]_inst/I
    D21                  OBUF (Prop_obuf_I_O)         1.363     3.264 r  serial_port_out_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.264    serial_port_out[5]
    D21                                                               r  serial_port_out[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            serial_port_out[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.465ns (78.548%)  route 0.400ns (21.452%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.547     1.404    clk_IBUF_BUFG
    SLICE_X9Y86          FDRE                                         r  serial_port_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_fdre_C_Q)         0.100     1.504 r  serial_port_out_reg[4]/Q
                         net (fo=1, routed)           0.400     1.904    serial_port_out_OBUF[4]
    C22                                                               r  serial_port_out_OBUF[4]_inst/I
    C22                  OBUF (Prop_obuf_I_O)         1.365     3.269 r  serial_port_out_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.269    serial_port_out[4]
    C22                                                               r  serial_port_out[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            serial_port_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.458ns (79.382%)  route 0.379ns (20.618%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.576     1.433    clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  serial_port_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y86          FDRE (Prop_fdre_C_Q)         0.118     1.551 r  serial_port_out_reg[1]/Q
                         net (fo=1, routed)           0.379     1.930    serial_port_out_OBUF[1]
    E21                                                               r  serial_port_out_OBUF[1]_inst/I
    E21                  OBUF (Prop_obuf_I_O)         1.340     3.270 r  serial_port_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.270    serial_port_out[1]
    E21                                                               r  serial_port_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            serial_port_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.468ns (79.929%)  route 0.369ns (20.071%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.578     1.435    clk_IBUF_BUFG
    SLICE_X5Y89          FDRE                                         r  serial_port_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y89          FDRE (Prop_fdre_C_Q)         0.100     1.535 r  serial_port_out_reg[8]/Q
                         net (fo=1, routed)           0.369     1.904    serial_port_out_OBUF[8]
    C26                                                               r  serial_port_out_OBUF[8]_inst/I
    C26                  OBUF (Prop_obuf_I_O)         1.368     3.272 r  serial_port_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.272    serial_port_out[8]
    C26                                                               r  serial_port_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 serial_port_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Destination:            serial_port_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.837ns  (logic 1.476ns (80.335%)  route 0.361ns (19.665%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                                                               r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.155     0.155 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.831    clk_IBUF
    BUFGCTRL_X0Y0                                                     r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.857 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.579     1.436    clk_IBUF_BUFG
    SLICE_X5Y90          FDRE                                         r  serial_port_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y90          FDRE (Prop_fdre_C_Q)         0.100     1.536 r  serial_port_out_reg[10]/Q
                         net (fo=1, routed)           0.361     1.898    serial_port_out_OBUF[10]
    A24                                                               r  serial_port_out_OBUF[10]_inst/I
    A24                  OBUF (Prop_obuf_I_O)         1.376     3.273 r  serial_port_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.273    serial_port_out[10]
    A24                                                               r  serial_port_out[10] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay          1318 Endpoints
Min Delay          1318 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/L/L_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.991ns  (logic 0.938ns (18.800%)  route 4.053ns (81.200%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C21                                                               r  rst_IBUF_inst/I
    C21                  IBUF (Prop_ibuf_I_O)         0.885     0.885 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.324     2.209    dut_implementacion/expander/S/rst_IBUF
    SLICE_X7Y83                                                       r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1__0/I2
    SLICE_X7Y83          LUT3 (Prop_lut3_I2_O)        0.053     2.262 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1__0/O
                         net (fo=160, routed)         2.729     4.991    dut_implementacion/expander/L/SS[0]
    SLICE_X3Y76          FDRE                                         r  dut_implementacion/expander/L/L_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.336     3.943    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  dut_implementacion/expander/L/L_address_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/L/key_address_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.991ns  (logic 0.938ns (18.800%)  route 4.053ns (81.200%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C21                                                               r  rst_IBUF_inst/I
    C21                  IBUF (Prop_ibuf_I_O)         0.885     0.885 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.324     2.209    dut_implementacion/expander/S/rst_IBUF
    SLICE_X7Y83                                                       r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1__0/I2
    SLICE_X7Y83          LUT3 (Prop_lut3_I2_O)        0.053     2.262 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1__0/O
                         net (fo=160, routed)         2.729     4.991    dut_implementacion/expander/L/SS[0]
    SLICE_X3Y76          FDRE                                         r  dut_implementacion/expander/L/key_address_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.336     3.943    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  dut_implementacion/expander/L/key_address_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/L/key_address_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.991ns  (logic 0.938ns (18.800%)  route 4.053ns (81.200%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C21                                                               r  rst_IBUF_inst/I
    C21                  IBUF (Prop_ibuf_I_O)         0.885     0.885 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.324     2.209    dut_implementacion/expander/S/rst_IBUF
    SLICE_X7Y83                                                       r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1__0/I2
    SLICE_X7Y83          LUT3 (Prop_lut3_I2_O)        0.053     2.262 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1__0/O
                         net (fo=160, routed)         2.729     4.991    dut_implementacion/expander/L/SS[0]
    SLICE_X3Y76          FDRE                                         r  dut_implementacion/expander/L/key_address_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.336     3.943    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  dut_implementacion/expander/L/key_address_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/L/key_address_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.991ns  (logic 0.938ns (18.800%)  route 4.053ns (81.200%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C21                                                               r  rst_IBUF_inst/I
    C21                  IBUF (Prop_ibuf_I_O)         0.885     0.885 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.324     2.209    dut_implementacion/expander/S/rst_IBUF
    SLICE_X7Y83                                                       r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1__0/I2
    SLICE_X7Y83          LUT3 (Prop_lut3_I2_O)        0.053     2.262 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1__0/O
                         net (fo=160, routed)         2.729     4.991    dut_implementacion/expander/L/SS[0]
    SLICE_X3Y76          FDRE                                         r  dut_implementacion/expander/L/key_address_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.336     3.943    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X3Y76          FDRE                                         r  dut_implementacion/expander/L/key_address_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/L/FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.911ns  (logic 0.938ns (19.105%)  route 3.973ns (80.895%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C21                                                               r  rst_IBUF_inst/I
    C21                  IBUF (Prop_ibuf_I_O)         0.885     0.885 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.324     2.209    dut_implementacion/expander/S/rst_IBUF
    SLICE_X7Y83                                                       r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1__0/I2
    SLICE_X7Y83          LUT3 (Prop_lut3_I2_O)        0.053     2.262 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1__0/O
                         net (fo=160, routed)         2.649     4.911    dut_implementacion/expander/L/SS[0]
    SLICE_X4Y77          FDSE                                         r  dut_implementacion/expander/L/FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.336     3.943    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X4Y77          FDSE                                         r  dut_implementacion/expander/L/FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/L/done_reg/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.911ns  (logic 0.938ns (19.105%)  route 3.973ns (80.895%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C21                                                               r  rst_IBUF_inst/I
    C21                  IBUF (Prop_ibuf_I_O)         0.885     0.885 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.324     2.209    dut_implementacion/expander/S/rst_IBUF
    SLICE_X7Y83                                                       r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1__0/I2
    SLICE_X7Y83          LUT3 (Prop_lut3_I2_O)        0.053     2.262 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1__0/O
                         net (fo=160, routed)         2.649     4.911    dut_implementacion/expander/L/SS[0]
    SLICE_X4Y77          FDRE                                         r  dut_implementacion/expander/L/done_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.336     3.943    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  dut_implementacion/expander/L/done_reg/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/L/FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.909ns  (logic 0.938ns (19.115%)  route 3.971ns (80.885%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C21                                                               r  rst_IBUF_inst/I
    C21                  IBUF (Prop_ibuf_I_O)         0.885     0.885 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.324     2.209    dut_implementacion/expander/S/rst_IBUF
    SLICE_X7Y83                                                       r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1__0/I2
    SLICE_X7Y83          LUT3 (Prop_lut3_I2_O)        0.053     2.262 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1__0/O
                         net (fo=160, routed)         2.647     4.909    dut_implementacion/expander/L/SS[0]
    SLICE_X5Y77          FDRE                                         r  dut_implementacion/expander/L/FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.336     3.943    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  dut_implementacion/expander/L/FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/L/FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.909ns  (logic 0.938ns (19.115%)  route 3.971ns (80.885%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C21                                                               r  rst_IBUF_inst/I
    C21                  IBUF (Prop_ibuf_I_O)         0.885     0.885 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.324     2.209    dut_implementacion/expander/S/rst_IBUF
    SLICE_X7Y83                                                       r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1__0/I2
    SLICE_X7Y83          LUT3 (Prop_lut3_I2_O)        0.053     2.262 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1__0/O
                         net (fo=160, routed)         2.647     4.909    dut_implementacion/expander/L/SS[0]
    SLICE_X5Y77          FDRE                                         r  dut_implementacion/expander/L/FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.336     3.943    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  dut_implementacion/expander/L/FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/L/FSM_onehot_state_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.909ns  (logic 0.938ns (19.115%)  route 3.971ns (80.885%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C21                                                               r  rst_IBUF_inst/I
    C21                  IBUF (Prop_ibuf_I_O)         0.885     0.885 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.324     2.209    dut_implementacion/expander/S/rst_IBUF
    SLICE_X7Y83                                                       r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1__0/I2
    SLICE_X7Y83          LUT3 (Prop_lut3_I2_O)        0.053     2.262 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1__0/O
                         net (fo=160, routed)         2.647     4.909    dut_implementacion/expander/L/SS[0]
    SLICE_X5Y77          FDRE                                         r  dut_implementacion/expander/L/FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.336     3.943    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  dut_implementacion/expander/L/FSM_onehot_state_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            dut_implementacion/expander/L/FSM_onehot_state_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.909ns  (logic 0.938ns (19.115%)  route 3.971ns (80.885%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        3.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C21                                               0.000     0.000 r  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    C21                                                               r  rst_IBUF_inst/I
    C21                  IBUF (Prop_ibuf_I_O)         0.885     0.885 r  rst_IBUF_inst/O
                         net (fo=9, routed)           1.324     2.209    dut_implementacion/expander/S/rst_IBUF
    SLICE_X7Y83                                                       r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1__0/I2
    SLICE_X7Y83          LUT3 (Prop_lut3_I2_O)        0.053     2.262 r  dut_implementacion/expander/S/FSM_onehot_state[4]_i_1__0/O
                         net (fo=160, routed)         2.647     4.909    dut_implementacion/expander/L/SS[0]
    SLICE_X5Y77          FDRE                                         r  dut_implementacion/expander/L/FSM_onehot_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.815     0.815 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.679     2.494    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113     2.607 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        1.336     3.943    dut_implementacion/expander/L/clk_IBUF_BUFG
    SLICE_X5Y77          FDRE                                         r  dut_implementacion/expander/L/FSM_onehot_state_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 serial_port_in[14]
                            (input port)
  Destination:            iB_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.045ns (8.939%)  route 0.460ns (91.061%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M16                                               0.000     0.000 r  serial_port_in[14] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[14]
    M16                                                               r  serial_port_in_IBUF[14]_inst/I
    M16                  IBUF (Prop_ibuf_I_O)         0.045     0.045 r  serial_port_in_IBUF[14]_inst/O
                         net (fo=4, routed)           0.460     0.506    serial_port_in_IBUF[14]
    SLICE_X3Y94          FDRE                                         r  iB_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.783     1.956    clk_IBUF_BUFG
    SLICE_X3Y94          FDRE                                         r  iB_reg[14]/C

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.161ns (31.439%)  route 0.351ns (68.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B21                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    B21                                                               r  iWen_IBUF_inst/I
    B21                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.351     0.512    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y75          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.767     1.940    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y75          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.161ns (31.439%)  route 0.351ns (68.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B21                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    B21                                                               r  iWen_IBUF_inst/I
    B21                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.351     0.512    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y75          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.767     1.940    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y75          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMA_D1/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.161ns (31.439%)  route 0.351ns (68.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B21                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    B21                                                               r  iWen_IBUF_inst/I
    B21                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.351     0.512    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y75          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.767     1.940    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y75          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.161ns (31.439%)  route 0.351ns (68.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B21                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    B21                                                               r  iWen_IBUF_inst/I
    B21                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.351     0.512    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y75          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.767     1.940    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y75          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMB_D1/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.161ns (31.439%)  route 0.351ns (68.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B21                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    B21                                                               r  iWen_IBUF_inst/I
    B21                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.351     0.512    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y75          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.767     1.940    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y75          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.161ns (31.439%)  route 0.351ns (68.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B21                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    B21                                                               r  iWen_IBUF_inst/I
    B21                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.351     0.512    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y75          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.767     1.940    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y75          RAMD32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMC_D1/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.161ns (31.439%)  route 0.351ns (68.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B21                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    B21                                                               r  iWen_IBUF_inst/I
    B21                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.351     0.512    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y75          RAMS32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.767     1.940    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y75          RAMS32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD/CLK

Slack:                    inf
  Source:                 iWen
                            (input port)
  Destination:            dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.512ns  (logic 0.161ns (31.439%)  route 0.351ns (68.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.940ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B21                                               0.000     0.000 r  iWen (IN)
                         net (fo=0)                   0.000     0.000    iWen
    B21                                                               r  iWen_IBUF_inst/I
    B21                  IBUF (Prop_ibuf_I_O)         0.161     0.161 r  iWen_IBUF_inst/O
                         net (fo=16, routed)          0.351     0.512    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WE
    SLICE_X2Y75          RAMS32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.767     1.940    dut_implementacion/key_RAM/ram_reg_0_15_6_7/WCLK
    SLICE_X2Y75          RAMS32                                       r  dut_implementacion/key_RAM/ram_reg_0_15_6_7/RAMD_D1/CLK

Slack:                    inf
  Source:                 serial_port_in[16]
                            (input port)
  Destination:            iA_cipher_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.600ns period=5.200ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.534ns  (logic 0.077ns (14.383%)  route 0.457ns (85.617%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.955ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  serial_port_in[16] (IN)
                         net (fo=0)                   0.000     0.000    serial_port_in[16]
    L17                                                               r  serial_port_in_IBUF[16]_inst/I
    L17                  IBUF (Prop_ibuf_I_O)         0.077     0.077 r  serial_port_in_IBUF[16]_inst/O
                         net (fo=4, routed)           0.457     0.534    serial_port_in_IBUF[16]
    SLICE_X1Y92          FDRE                                         r  iA_cipher_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    D23                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    D23                  IBUF                                         r  clk_IBUF_inst/I
    D23                  IBUF (Prop_ibuf_I_O)         0.404     0.404 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.739     1.143    clk_IBUF
    BUFGCTRL_X0Y0        BUFG                                         r  clk_IBUF_BUFG_inst/I
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=1297, routed)        0.782     1.955    clk_IBUF_BUFG
    SLICE_X1Y92          FDRE                                         r  iA_cipher_reg[16]/C





