<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/project.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/xiaguangbo/linux/project/riscx32_and_rust/program_gw2arlv18qn88c817/project/src/project.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Mar 19 14:19:53 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1667</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1230</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>CLK</td>
<td>27.000(MHz)</td>
<td>80.003(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>24.537</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/mem_16bit_buffer_2_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.465</td>
</tr>
<tr>
<td>2</td>
<td>24.537</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/mem_16bit_buffer_3_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.465</td>
</tr>
<tr>
<td>3</td>
<td>24.537</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/mem_16bit_buffer_15_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.465</td>
</tr>
<tr>
<td>4</td>
<td>24.546</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/mem_16bit_buffer_7_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.456</td>
</tr>
<tr>
<td>5</td>
<td>24.546</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/mem_16bit_buffer_11_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.456</td>
</tr>
<tr>
<td>6</td>
<td>24.552</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/mem_16bit_buffer_4_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.450</td>
</tr>
<tr>
<td>7</td>
<td>24.581</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/reg_op1_26_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.421</td>
</tr>
<tr>
<td>8</td>
<td>24.596</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/mem_16bit_buffer_9_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.406</td>
</tr>
<tr>
<td>9</td>
<td>24.702</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/reg_op1_19_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.300</td>
</tr>
<tr>
<td>10</td>
<td>24.722</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/mem_wordsize_1_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.280</td>
</tr>
<tr>
<td>11</td>
<td>24.738</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/mem_16bit_buffer_13_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.264</td>
</tr>
<tr>
<td>12</td>
<td>24.738</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/mem_16bit_buffer_14_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.264</td>
</tr>
<tr>
<td>13</td>
<td>24.740</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/reg_op1_22_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.262</td>
</tr>
<tr>
<td>14</td>
<td>24.762</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/mem_16bit_buffer_5_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.240</td>
</tr>
<tr>
<td>15</td>
<td>24.762</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/mem_16bit_buffer_6_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.240</td>
</tr>
<tr>
<td>16</td>
<td>24.768</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/instr_jalr_s0/SET</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.234</td>
</tr>
<tr>
<td>17</td>
<td>24.774</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/reg_op1_25_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.228</td>
</tr>
<tr>
<td>18</td>
<td>24.783</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/reg_op1_30_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.219</td>
</tr>
<tr>
<td>19</td>
<td>24.816</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/reg_op1_23_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.186</td>
</tr>
<tr>
<td>20</td>
<td>24.830</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/mem_16bit_buffer_8_s0/CE</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.172</td>
</tr>
<tr>
<td>21</td>
<td>24.839</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/reg_op1_10_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.163</td>
</tr>
<tr>
<td>22</td>
<td>24.842</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/reg_op1_9_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.160</td>
</tr>
<tr>
<td>23</td>
<td>24.844</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/reg_op1_6_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.158</td>
</tr>
<tr>
<td>24</td>
<td>24.855</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/reg_op1_1_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.147</td>
</tr>
<tr>
<td>25</td>
<td>24.859</td>
<td>riscx32_core/latched_branch_s1/Q</td>
<td>riscx32_core/reg_op1_2_s0/D</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>37.037</td>
<td>0.000</td>
<td>12.143</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.213</td>
<td>riscx32_core/mem_addr_2_s0/Q</td>
<td>memory_2_memory_2_0_0_s/AD[2]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.331</td>
</tr>
<tr>
<td>2</td>
<td>0.213</td>
<td>riscx32_core/mem_wdata_26_s0/Q</td>
<td>memory_3_memory_3_0_0_s/DI[2]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.462</td>
</tr>
<tr>
<td>3</td>
<td>0.227</td>
<td>riscx32_core/mem_addr_4_s0/Q</td>
<td>memory_2_memory_2_0_0_s/AD[4]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.345</td>
</tr>
<tr>
<td>4</td>
<td>0.228</td>
<td>riscx32_core/mem_wdata_0_s0/Q</td>
<td>memory_0_memory_0_0_0_s/DI[0]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.477</td>
</tr>
<tr>
<td>5</td>
<td>0.229</td>
<td>riscx32_core/mem_addr_7_s0/Q</td>
<td>memory_2_memory_2_0_0_s/AD[7]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.347</td>
</tr>
<tr>
<td>6</td>
<td>0.229</td>
<td>riscx32_core/mem_addr_3_s0/Q</td>
<td>memory_2_memory_2_0_0_s/AD[3]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.348</td>
</tr>
<tr>
<td>7</td>
<td>0.333</td>
<td>riscx32_core/mem_addr_10_s0/Q</td>
<td>memory_3_memory_3_0_0_s/AD[10]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.451</td>
</tr>
<tr>
<td>8</td>
<td>0.335</td>
<td>riscx32_core/mem_wdata_27_s0/Q</td>
<td>memory_3_memory_3_0_0_s/DI[3]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>9</td>
<td>0.335</td>
<td>riscx32_core/mem_wdata_24_s0/Q</td>
<td>memory_3_memory_3_0_0_s/DI[0]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.584</td>
</tr>
<tr>
<td>10</td>
<td>0.338</td>
<td>riscx32_core/mem_addr_11_s0/Q</td>
<td>memory_3_memory_3_0_0_s/AD[11]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.456</td>
</tr>
<tr>
<td>11</td>
<td>0.342</td>
<td>riscx32_core/mem_addr_8_s0/Q</td>
<td>memory_2_memory_2_0_0_s/AD[8]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.460</td>
</tr>
<tr>
<td>12</td>
<td>0.347</td>
<td>riscx32_core/mem_wdata_31_s0/Q</td>
<td>memory_3_memory_3_0_1_s/DI[3]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.596</td>
</tr>
<tr>
<td>13</td>
<td>0.350</td>
<td>riscx32_core/mem_addr_5_s0/Q</td>
<td>memory_3_memory_3_0_0_s/AD[5]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>14</td>
<td>0.350</td>
<td>riscx32_core/mem_addr_5_s0/Q</td>
<td>memory_2_memory_2_0_0_s/AD[5]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.468</td>
</tr>
<tr>
<td>15</td>
<td>0.350</td>
<td>riscx32_core/mem_addr_9_s0/Q</td>
<td>memory_2_memory_2_0_0_s/AD[9]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.469</td>
</tr>
<tr>
<td>16</td>
<td>0.352</td>
<td>riscx32_core/mem_addr_6_s0/Q</td>
<td>memory_3_memory_3_0_0_s/AD[6]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>17</td>
<td>0.352</td>
<td>riscx32_core/mem_addr_6_s0/Q</td>
<td>memory_2_memory_2_0_0_s/AD[6]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.470</td>
</tr>
<tr>
<td>18</td>
<td>0.353</td>
<td>riscx32_core/mem_addr_13_s0/Q</td>
<td>memory_2_memory_2_0_0_s/AD[13]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>19</td>
<td>0.353</td>
<td>riscx32_core/mem_addr_13_s0/Q</td>
<td>memory_1_memory_1_0_0_s/AD[13]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.471</td>
</tr>
<tr>
<td>20</td>
<td>0.363</td>
<td>riscx32_core/mem_addr_13_s0/Q</td>
<td>memory_3_memory_3_0_0_s/AD[13]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.481</td>
</tr>
<tr>
<td>21</td>
<td>0.363</td>
<td>riscx32_core/mem_addr_9_s0/Q</td>
<td>memory_1_memory_1_0_0_s/AD[9]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.481</td>
</tr>
<tr>
<td>22</td>
<td>0.363</td>
<td>riscx32_core/mem_addr_13_s0/Q</td>
<td>memory_0_memory_0_0_0_s/AD[13]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.481</td>
</tr>
<tr>
<td>23</td>
<td>0.363</td>
<td>riscx32_core/mem_wdata_30_s0/Q</td>
<td>memory_3_memory_3_0_1_s/DI[2]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>24</td>
<td>0.363</td>
<td>riscx32_core/mem_wdata_19_s0/Q</td>
<td>memory_2_memory_2_0_0_s/DI[3]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>25</td>
<td>0.363</td>
<td>riscx32_core/mem_wdata_18_s0/Q</td>
<td>memory_2_memory_2_0_0_s/DI[2]</td>
<td>CLK:[R]</td>
<td>CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>15.319</td>
<td>16.319</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>mem_ready_s0</td>
</tr>
<tr>
<td>2</td>
<td>15.319</td>
<td>16.319</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>out_byte_7_s2</td>
</tr>
<tr>
<td>3</td>
<td>15.319</td>
<td>16.319</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>out_byte_3_s1</td>
</tr>
<tr>
<td>4</td>
<td>15.319</td>
<td>16.319</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>memory_1_memory_1_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>15.319</td>
<td>16.319</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>riscx32_core/mem_rdata_q_21_s0</td>
</tr>
<tr>
<td>6</td>
<td>15.319</td>
<td>16.319</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>riscx32_core/mem_addr_13_s0</td>
</tr>
<tr>
<td>7</td>
<td>15.319</td>
<td>16.319</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>riscx32_core/is_lui_auipc_jal_s0</td>
</tr>
<tr>
<td>8</td>
<td>15.319</td>
<td>16.319</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>riscx32_core/reg_out_28_s0</td>
</tr>
<tr>
<td>9</td>
<td>15.319</td>
<td>16.319</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>riscx32_core/reg_out_29_s0</td>
</tr>
<tr>
<td>10</td>
<td>15.319</td>
<td>16.319</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>CLK</td>
<td>riscx32_core/mem_16bit_buffer_0_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_16bit_buffer_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>riscx32_core/mem_la_read_s2/I0</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s2/F</td>
</tr>
<tr>
<td>14.712</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>riscx32_core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>15.267</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>15.684</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td>riscx32_core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>16.146</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>16.148</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>riscx32_core/mem_16bit_buffer_15_s6/I0</td>
</tr>
<tr>
<td>16.610</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s6/F</td>
</tr>
<tr>
<td>17.794</td>
<td>1.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_16bit_buffer_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[0][B]</td>
<td>riscx32_core/mem_16bit_buffer_2_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C37[0][B]</td>
<td>riscx32_core/mem_16bit_buffer_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 31.738%; route: 8.277, 66.401%; tC2Q: 0.232, 1.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_16bit_buffer_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>riscx32_core/mem_la_read_s2/I0</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s2/F</td>
</tr>
<tr>
<td>14.712</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>riscx32_core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>15.267</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>15.684</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td>riscx32_core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>16.146</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>16.148</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>riscx32_core/mem_16bit_buffer_15_s6/I0</td>
</tr>
<tr>
<td>16.610</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s6/F</td>
</tr>
<tr>
<td>17.794</td>
<td>1.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_16bit_buffer_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][B]</td>
<td>riscx32_core/mem_16bit_buffer_3_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C37[2][B]</td>
<td>riscx32_core/mem_16bit_buffer_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 31.738%; route: 8.277, 66.401%; tC2Q: 0.232, 1.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.537</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_16bit_buffer_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>riscx32_core/mem_la_read_s2/I0</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s2/F</td>
</tr>
<tr>
<td>14.712</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>riscx32_core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>15.267</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>15.684</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td>riscx32_core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>16.146</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>16.148</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>riscx32_core/mem_16bit_buffer_15_s6/I0</td>
</tr>
<tr>
<td>16.610</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s6/F</td>
</tr>
<tr>
<td>17.794</td>
<td>1.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_16bit_buffer_15_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C37[2][A]</td>
<td>riscx32_core/mem_16bit_buffer_15_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C37[2][A]</td>
<td>riscx32_core/mem_16bit_buffer_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 31.738%; route: 8.277, 66.401%; tC2Q: 0.232, 1.861%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_16bit_buffer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>riscx32_core/mem_la_read_s2/I0</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s2/F</td>
</tr>
<tr>
<td>14.712</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>riscx32_core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>15.267</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>15.684</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td>riscx32_core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>16.146</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>16.148</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>riscx32_core/mem_16bit_buffer_15_s6/I0</td>
</tr>
<tr>
<td>16.610</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s6/F</td>
</tr>
<tr>
<td>17.785</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_16bit_buffer_7_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>riscx32_core/mem_16bit_buffer_7_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C34[1][A]</td>
<td>riscx32_core/mem_16bit_buffer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 31.760%; route: 8.268, 66.378%; tC2Q: 0.232, 1.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.546</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_16bit_buffer_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>riscx32_core/mem_la_read_s2/I0</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s2/F</td>
</tr>
<tr>
<td>14.712</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>riscx32_core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>15.267</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>15.684</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td>riscx32_core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>16.146</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>16.148</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>riscx32_core/mem_16bit_buffer_15_s6/I0</td>
</tr>
<tr>
<td>16.610</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s6/F</td>
</tr>
<tr>
<td>17.785</td>
<td>1.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_16bit_buffer_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C34[2][B]</td>
<td>riscx32_core/mem_16bit_buffer_11_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C34[2][B]</td>
<td>riscx32_core/mem_16bit_buffer_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 31.760%; route: 8.268, 66.378%; tC2Q: 0.232, 1.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.779</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_16bit_buffer_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>riscx32_core/mem_la_read_s2/I0</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s2/F</td>
</tr>
<tr>
<td>14.712</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>riscx32_core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>15.267</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>15.684</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td>riscx32_core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>16.146</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>16.148</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>riscx32_core/mem_16bit_buffer_15_s6/I0</td>
</tr>
<tr>
<td>16.610</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s6/F</td>
</tr>
<tr>
<td>17.779</td>
<td>1.170</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_16bit_buffer_4_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>riscx32_core/mem_16bit_buffer_4_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C35[0][A]</td>
<td>riscx32_core/mem_16bit_buffer_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 31.775%; route: 8.262, 66.362%; tC2Q: 0.232, 1.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.750</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/reg_op1_26_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][A]</td>
<td>riscx32_core/n3974_s1/I1</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n3974_s1/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[3][A]</td>
<td>riscx32_core/n7810_s3/I0</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R18C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7810_s3/F</td>
</tr>
<tr>
<td>16.212</td>
<td>0.977</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td>riscx32_core/n7226_s14/I2</td>
</tr>
<tr>
<td>16.767</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C34[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7226_s14/F</td>
</tr>
<tr>
<td>17.180</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[0][B]</td>
<td>riscx32_core/n7226_s12/I1</td>
</tr>
<tr>
<td>17.750</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C33[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n7226_s12/F</td>
</tr>
<tr>
<td>17.750</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/reg_op1_26_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[0][B]</td>
<td>riscx32_core/reg_op1_26_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C33[0][B]</td>
<td>riscx32_core/reg_op1_26_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.119, 33.163%; route: 8.070, 64.970%; tC2Q: 0.232, 1.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.596</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_16bit_buffer_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>riscx32_core/mem_la_read_s2/I0</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s2/F</td>
</tr>
<tr>
<td>14.712</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>riscx32_core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>15.267</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>15.684</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td>riscx32_core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>16.146</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>16.148</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>riscx32_core/mem_16bit_buffer_15_s6/I0</td>
</tr>
<tr>
<td>16.610</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s6/F</td>
</tr>
<tr>
<td>17.735</td>
<td>1.125</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_16bit_buffer_9_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C32[0][A]</td>
<td>riscx32_core/mem_16bit_buffer_9_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C32[0][A]</td>
<td>riscx32_core/mem_16bit_buffer_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 31.889%; route: 8.218, 66.241%; tC2Q: 0.232, 1.870%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.702</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/reg_op1_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][A]</td>
<td>riscx32_core/n3974_s1/I1</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n3974_s1/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[3][A]</td>
<td>riscx32_core/n7810_s3/I0</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R18C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7810_s3/F</td>
</tr>
<tr>
<td>16.108</td>
<td>0.873</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td>riscx32_core/n7240_s15/I2</td>
</tr>
<tr>
<td>16.663</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R18C31[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7240_s15/F</td>
</tr>
<tr>
<td>17.060</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>riscx32_core/n7240_s12/I2</td>
</tr>
<tr>
<td>17.630</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7240_s12/F</td>
</tr>
<tr>
<td>17.630</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/reg_op1_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>riscx32_core/reg_op1_19_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C30[0][A]</td>
<td>riscx32_core/reg_op1_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.119, 33.487%; route: 7.949, 64.627%; tC2Q: 0.232, 1.886%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.722</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_wordsize_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][A]</td>
<td>riscx32_core/n3974_s1/I1</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n3974_s1/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[3][A]</td>
<td>riscx32_core/n7810_s3/I0</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R18C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7810_s3/F</td>
</tr>
<tr>
<td>15.951</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td>riscx32_core/n7082_s11/I3</td>
</tr>
<tr>
<td>16.404</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C26[1][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7082_s11/F</td>
</tr>
<tr>
<td>17.060</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>riscx32_core/n7082_s10/I1</td>
</tr>
<tr>
<td>17.609</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7082_s10/F</td>
</tr>
<tr>
<td>17.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wordsize_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>riscx32_core/mem_wordsize_1_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C22[1][A]</td>
<td>riscx32_core/mem_wordsize_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.996, 32.541%; route: 8.052, 65.570%; tC2Q: 0.232, 1.889%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_16bit_buffer_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>riscx32_core/mem_la_read_s2/I0</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s2/F</td>
</tr>
<tr>
<td>14.712</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>riscx32_core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>15.267</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>15.684</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td>riscx32_core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>16.146</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>16.148</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>riscx32_core/mem_16bit_buffer_15_s6/I0</td>
</tr>
<tr>
<td>16.610</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s6/F</td>
</tr>
<tr>
<td>17.593</td>
<td>0.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[2][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_16bit_buffer_13_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[2][A]</td>
<td>riscx32_core/mem_16bit_buffer_13_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C31[2][A]</td>
<td>riscx32_core/mem_16bit_buffer_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 32.258%; route: 8.076, 65.850%; tC2Q: 0.232, 1.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.738</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_16bit_buffer_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>riscx32_core/mem_la_read_s2/I0</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s2/F</td>
</tr>
<tr>
<td>14.712</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>riscx32_core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>15.267</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>15.684</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td>riscx32_core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>16.146</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>16.148</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>riscx32_core/mem_16bit_buffer_15_s6/I0</td>
</tr>
<tr>
<td>16.610</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s6/F</td>
</tr>
<tr>
<td>17.593</td>
<td>0.983</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_16bit_buffer_14_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C31[0][A]</td>
<td>riscx32_core/mem_16bit_buffer_14_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C31[0][A]</td>
<td>riscx32_core/mem_16bit_buffer_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 32.258%; route: 8.076, 65.850%; tC2Q: 0.232, 1.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.740</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.591</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/reg_op1_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][A]</td>
<td>riscx32_core/n3974_s1/I1</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n3974_s1/F</td>
</tr>
<tr>
<td>14.560</td>
<td>0.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[3][B]</td>
<td>riscx32_core/n7808_s3/I0</td>
</tr>
<tr>
<td>14.931</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>35</td>
<td>R18C22[3][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n7808_s3/F</td>
</tr>
<tr>
<td>15.903</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td>riscx32_core/n7234_s13/I2</td>
</tr>
<tr>
<td>16.458</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C28[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n7234_s13/F</td>
</tr>
<tr>
<td>17.021</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>riscx32_core/n7234_s12/I0</td>
</tr>
<tr>
<td>17.591</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n7234_s12/F</td>
</tr>
<tr>
<td>17.591</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td style=" font-weight:bold;">riscx32_core/reg_op1_22_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>riscx32_core/reg_op1_22_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C28[1][B]</td>
<td>riscx32_core/reg_op1_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.973, 32.402%; route: 8.057, 65.706%; tC2Q: 0.232, 1.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_16bit_buffer_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>riscx32_core/mem_la_read_s2/I0</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s2/F</td>
</tr>
<tr>
<td>14.712</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>riscx32_core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>15.267</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>15.684</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td>riscx32_core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>16.146</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>16.148</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>riscx32_core/mem_16bit_buffer_15_s6/I0</td>
</tr>
<tr>
<td>16.610</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s6/F</td>
</tr>
<tr>
<td>17.570</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_16bit_buffer_5_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>riscx32_core/mem_16bit_buffer_5_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C28[1][A]</td>
<td>riscx32_core/mem_16bit_buffer_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 32.320%; route: 8.052, 65.785%; tC2Q: 0.232, 1.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.570</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_16bit_buffer_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>riscx32_core/mem_la_read_s2/I0</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s2/F</td>
</tr>
<tr>
<td>14.712</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>riscx32_core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>15.267</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>15.684</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td>riscx32_core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>16.146</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>16.148</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>riscx32_core/mem_16bit_buffer_15_s6/I0</td>
</tr>
<tr>
<td>16.610</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s6/F</td>
</tr>
<tr>
<td>17.570</td>
<td>0.960</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_16bit_buffer_6_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>riscx32_core/mem_16bit_buffer_6_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R30C28[0][A]</td>
<td>riscx32_core/mem_16bit_buffer_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 32.320%; route: 8.052, 65.785%; tC2Q: 0.232, 1.895%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.768</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.563</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/instr_jalr_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][A]</td>
<td>riscx32_core/n3974_s1/I1</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n3974_s1/F</td>
</tr>
<tr>
<td>15.547</td>
<td>1.257</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C34[1][B]</td>
<td>riscx32_core/n3974_s0/I1</td>
</tr>
<tr>
<td>16.064</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>46</td>
<td>R26C34[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n3974_s0/F</td>
</tr>
<tr>
<td>16.773</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td>riscx32_core/n4359_s2/I3</td>
</tr>
<tr>
<td>17.235</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C37[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n4359_s2/F</td>
</tr>
<tr>
<td>17.563</td>
<td>0.328</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/instr_jalr_s0/SET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C37[0][B]</td>
<td>riscx32_core/instr_jalr_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C37[0][B]</td>
<td>riscx32_core/instr_jalr_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.456, 28.249%; route: 8.546, 69.854%; tC2Q: 0.232, 1.896%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.774</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.557</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/reg_op1_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][A]</td>
<td>riscx32_core/n3974_s1/I1</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n3974_s1/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[3][A]</td>
<td>riscx32_core/n7810_s3/I0</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R18C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7810_s3/F</td>
</tr>
<tr>
<td>16.416</td>
<td>1.181</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td>riscx32_core/n7228_s14/I2</td>
</tr>
<tr>
<td>16.986</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C33[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n7228_s14/F</td>
</tr>
<tr>
<td>16.987</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td>riscx32_core/n7228_s12/I1</td>
</tr>
<tr>
<td>17.557</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7228_s12/F</td>
</tr>
<tr>
<td>17.557</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/reg_op1_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C33[0][A]</td>
<td>riscx32_core/reg_op1_25_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C33[0][A]</td>
<td>riscx32_core/reg_op1_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.134, 33.808%; route: 7.862, 64.294%; tC2Q: 0.232, 1.897%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.548</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/reg_op1_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][A]</td>
<td>riscx32_core/n3974_s1/I1</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n3974_s1/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[3][A]</td>
<td>riscx32_core/n7810_s3/I0</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R18C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7810_s3/F</td>
</tr>
<tr>
<td>16.449</td>
<td>1.214</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td>riscx32_core/n7218_s14/I2</td>
</tr>
<tr>
<td>16.998</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C35[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n7218_s14/F</td>
</tr>
<tr>
<td>16.999</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>riscx32_core/n7218_s12/I1</td>
</tr>
<tr>
<td>17.548</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7218_s12/F</td>
</tr>
<tr>
<td>17.548</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/reg_op1_30_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>riscx32_core/reg_op1_30_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C35[0][A]</td>
<td>riscx32_core/reg_op1_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.092, 33.489%; route: 7.895, 64.612%; tC2Q: 0.232, 1.899%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.816</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/reg_op1_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][A]</td>
<td>riscx32_core/n3974_s1/I1</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n3974_s1/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[3][A]</td>
<td>riscx32_core/n7810_s3/I0</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R18C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7810_s3/F</td>
</tr>
<tr>
<td>16.231</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td>riscx32_core/n7232_s15/I2</td>
</tr>
<tr>
<td>16.801</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C28[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7232_s15/F</td>
</tr>
<tr>
<td>16.945</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td>riscx32_core/n7232_s12/I2</td>
</tr>
<tr>
<td>17.515</td>
<td>0.570</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n7232_s12/F</td>
</tr>
<tr>
<td>17.515</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/reg_op1_23_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C28[0][B]</td>
<td>riscx32_core/reg_op1_23_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C28[0][B]</td>
<td>riscx32_core/reg_op1_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.134, 33.924%; route: 7.820, 64.173%; tC2Q: 0.232, 1.904%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.830</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/mem_16bit_buffer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][B]</td>
<td>riscx32_core/mem_la_read_s2/I0</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R20C22[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s2/F</td>
</tr>
<tr>
<td>14.712</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C20[2][A]</td>
<td>riscx32_core/mem_la_read_s1/I1</td>
</tr>
<tr>
<td>15.267</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R20C20[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_read_s1/F</td>
</tr>
<tr>
<td>15.684</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td>riscx32_core/mem_16bit_buffer_15_s4/I3</td>
</tr>
<tr>
<td>16.146</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R20C22[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s4/F</td>
</tr>
<tr>
<td>16.148</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C22[1][B]</td>
<td>riscx32_core/mem_16bit_buffer_15_s6/I0</td>
</tr>
<tr>
<td>16.610</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>16</td>
<td>R20C22[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_16bit_buffer_15_s6/F</td>
</tr>
<tr>
<td>17.502</td>
<td>0.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_16bit_buffer_8_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>riscx32_core/mem_16bit_buffer_8_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R31C21[0][A]</td>
<td>riscx32_core/mem_16bit_buffer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.956, 32.500%; route: 7.984, 65.594%; tC2Q: 0.232, 1.906%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.839</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.493</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/reg_op1_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][A]</td>
<td>riscx32_core/n3974_s1/I1</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n3974_s1/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[3][A]</td>
<td>riscx32_core/n7810_s3/I0</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R18C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7810_s3/F</td>
</tr>
<tr>
<td>16.397</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][A]</td>
<td>riscx32_core/n7258_s15/I2</td>
</tr>
<tr>
<td>16.768</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C33[2][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7258_s15/F</td>
</tr>
<tr>
<td>16.923</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C33[0][B]</td>
<td>riscx32_core/n7258_s12/I2</td>
</tr>
<tr>
<td>17.493</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R23C33[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n7258_s12/F</td>
</tr>
<tr>
<td>17.493</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/reg_op1_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C33[0][B]</td>
<td>riscx32_core/reg_op1_10_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C33[0][B]</td>
<td>riscx32_core/reg_op1_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.935, 32.352%; route: 7.996, 65.741%; tC2Q: 0.232, 1.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.842</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/reg_op1_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][A]</td>
<td>riscx32_core/n3974_s1/I1</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n3974_s1/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[3][A]</td>
<td>riscx32_core/n7810_s3/I0</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R18C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7810_s3/F</td>
</tr>
<tr>
<td>16.547</td>
<td>1.312</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td>riscx32_core/n7260_s15/I2</td>
</tr>
<tr>
<td>17.117</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R22C35[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7260_s15/F</td>
</tr>
<tr>
<td>17.119</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>riscx32_core/n7260_s12/I2</td>
</tr>
<tr>
<td>17.490</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7260_s12/F</td>
</tr>
<tr>
<td>17.490</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/reg_op1_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>riscx32_core/reg_op1_9_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C35[1][A]</td>
<td>riscx32_core/reg_op1_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.935, 32.359%; route: 7.993, 65.733%; tC2Q: 0.232, 1.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.844</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/reg_op1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][A]</td>
<td>riscx32_core/n3974_s1/I1</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n3974_s1/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[3][A]</td>
<td>riscx32_core/n7810_s3/I0</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R18C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7810_s3/F</td>
</tr>
<tr>
<td>16.413</td>
<td>1.178</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td>riscx32_core/n7266_s15/I2</td>
</tr>
<tr>
<td>16.784</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C37[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7266_s15/F</td>
</tr>
<tr>
<td>16.938</td>
<td>0.154</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>riscx32_core/n7266_s12/I2</td>
</tr>
<tr>
<td>17.487</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n7266_s12/F</td>
</tr>
<tr>
<td>17.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td style=" font-weight:bold;">riscx32_core/reg_op1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>riscx32_core/reg_op1_6_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C37[1][B]</td>
<td>riscx32_core/reg_op1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.914, 32.193%; route: 8.012, 65.898%; tC2Q: 0.232, 1.908%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.477</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/reg_op1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][A]</td>
<td>riscx32_core/n3974_s1/I1</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n3974_s1/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[3][A]</td>
<td>riscx32_core/n7810_s3/I0</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R18C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7810_s3/F</td>
</tr>
<tr>
<td>16.206</td>
<td>0.971</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td>riscx32_core/n7276_s14/I2</td>
</tr>
<tr>
<td>16.755</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R18C37[2][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n7276_s14/F</td>
</tr>
<tr>
<td>16.928</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td>riscx32_core/n7276_s12/I1</td>
</tr>
<tr>
<td>17.477</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n7276_s12/F</td>
</tr>
<tr>
<td>17.477</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/reg_op1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C38[0][B]</td>
<td>riscx32_core/reg_op1_1_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R18C38[0][B]</td>
<td>riscx32_core/reg_op1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.092, 33.687%; route: 7.823, 64.403%; tC2Q: 0.232, 1.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>24.859</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>42.331</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/latched_branch_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>riscx32_core/reg_op1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>2.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>5.329</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C22[0][A]</td>
<td>riscx32_core/latched_branch_s1/CLK</td>
</tr>
<tr>
<td>5.561</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>98</td>
<td>R34C22[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/latched_branch_s1/Q</td>
</tr>
<tr>
<td>7.135</td>
<td>1.574</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C24[0][B]</td>
<td>riscx32_core/mem_la_firstword_s2/I3</td>
</tr>
<tr>
<td>7.652</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>27</td>
<td>R22C24[0][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_la_firstword_s2/F</td>
</tr>
<tr>
<td>8.368</td>
<td>0.716</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C21[0][A]</td>
<td>riscx32_core/mem_xfer_s0/I1</td>
</tr>
<tr>
<td>8.739</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>97</td>
<td>R30C21[0][A]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_xfer_s0/F</td>
</tr>
<tr>
<td>10.510</td>
<td>1.771</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C38[1][B]</td>
<td>riscx32_core/mem_rdata_latched_1_s2/I2</td>
</tr>
<tr>
<td>11.065</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R32C38[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/mem_rdata_latched_1_s2/F</td>
</tr>
<tr>
<td>11.986</td>
<td>0.921</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C35[1][B]</td>
<td>riscx32_core/n4051_s3/I1</td>
</tr>
<tr>
<td>12.503</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>38</td>
<td>R24C35[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n4051_s3/F</td>
</tr>
<tr>
<td>13.773</td>
<td>1.270</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C22[3][A]</td>
<td>riscx32_core/n3974_s1/I1</td>
</tr>
<tr>
<td>14.290</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>11</td>
<td>R20C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n3974_s1/F</td>
</tr>
<tr>
<td>14.718</td>
<td>0.428</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R18C22[3][A]</td>
<td>riscx32_core/n7810_s3/I0</td>
</tr>
<tr>
<td>15.235</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>36</td>
<td>R18C22[3][A]</td>
<td style=" background: #97FFFF;">riscx32_core/n7810_s3/F</td>
</tr>
<tr>
<td>16.252</td>
<td>1.017</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[3][B]</td>
<td>riscx32_core/n7274_s14/I2</td>
</tr>
<tr>
<td>16.705</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[3][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n7274_s14/F</td>
</tr>
<tr>
<td>17.102</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td>riscx32_core/n7274_s12/I1</td>
</tr>
<tr>
<td>17.473</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td style=" background: #97FFFF;">riscx32_core/n7274_s12/F</td>
</tr>
<tr>
<td>17.473</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td style=" font-weight:bold;">riscx32_core/reg_op1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>42.366</td>
<td>3.241</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td>riscx32_core/reg_op1_2_s0/CLK</td>
</tr>
<tr>
<td>42.331</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C39[1][B]</td>
<td>riscx32_core/reg_op1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>37.037</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.818, 31.441%; route: 8.093, 66.648%; tC2Q: 0.232, 1.911%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 2.088, 39.180%; route: 3.241, 60.820%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.914</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[0][A]</td>
<td>riscx32_core/mem_addr_2_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R27C18[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_addr_2_s0/Q</td>
</tr>
<tr>
<td>3.914</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">memory_2_memory_2_0_0_s/AD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s/CLK</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.129, 39.034%; tC2Q: 0.202, 60.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.045</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_wdata_26_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_3_memory_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td>riscx32_core/mem_wdata_26_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C19[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_26_s0/Q</td>
</tr>
<tr>
<td>4.045</td>
<td>0.260</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">memory_3_memory_3_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>memory_3_memory_3_0_0_s/CLK</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>memory_3_memory_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.260, 56.314%; tC2Q: 0.202, 43.686%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.928</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[0][B]</td>
<td>riscx32_core/mem_addr_4_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R29C18[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_addr_4_s0/Q</td>
</tr>
<tr>
<td>3.928</td>
<td>0.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">memory_2_memory_2_0_0_s/AD[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s/CLK</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.144, 41.723%; tC2Q: 0.201, 58.277%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.228</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.060</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_wdata_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_0_memory_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C16[0][A]</td>
<td>riscx32_core/mem_wdata_0_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R29C16[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_0_s0/Q</td>
</tr>
<tr>
<td>4.060</td>
<td>0.275</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">memory_0_memory_0_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>memory_0_memory_0_0_0_s/CLK</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>memory_0_memory_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.275, 57.628%; tC2Q: 0.202, 42.372%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_addr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C17[1][A]</td>
<td>riscx32_core/mem_addr_7_s0/CLK</td>
</tr>
<tr>
<td>3.784</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R27C17[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_addr_7_s0/Q</td>
</tr>
<tr>
<td>3.930</td>
<td>0.146</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">memory_2_memory_2_0_0_s/AD[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s/CLK</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.146, 42.116%; tC2Q: 0.201, 57.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.930</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_addr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C18[0][B]</td>
<td>riscx32_core/mem_addr_3_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R27C18[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_addr_3_s0/Q</td>
</tr>
<tr>
<td>3.930</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">memory_2_memory_2_0_0_s/AD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s/CLK</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.146, 41.871%; tC2Q: 0.202, 58.129%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.333</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_addr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_3_memory_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C18[0][A]</td>
<td>riscx32_core/mem_addr_10_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R29C18[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_addr_10_s0/Q</td>
</tr>
<tr>
<td>4.034</td>
<td>0.249</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">memory_3_memory_3_0_0_s/AD[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>memory_3_memory_3_0_0_s/CLK</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>memory_3_memory_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.249, 55.200%; tC2Q: 0.202, 44.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_wdata_27_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_3_memory_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[0][B]</td>
<td>riscx32_core/mem_wdata_27_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C17[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_27_s0/Q</td>
</tr>
<tr>
<td>4.167</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">memory_3_memory_3_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>memory_3_memory_3_0_0_s/CLK</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>memory_3_memory_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.167</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_wdata_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_3_memory_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C17[0][A]</td>
<td>riscx32_core/mem_wdata_24_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C17[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_24_s0/Q</td>
</tr>
<tr>
<td>4.167</td>
<td>0.382</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">memory_3_memory_3_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>memory_3_memory_3_0_0_s/CLK</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>memory_3_memory_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.382, 65.434%; tC2Q: 0.202, 34.566%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.338</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.039</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_addr_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_3_memory_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C20[2][B]</td>
<td>riscx32_core/mem_addr_11_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R30C20[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_addr_11_s0/Q</td>
</tr>
<tr>
<td>4.039</td>
<td>0.254</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">memory_3_memory_3_0_0_s/AD[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>memory_3_memory_3_0_0_s/CLK</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>memory_3_memory_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.254, 55.710%; tC2Q: 0.202, 44.290%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.342</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.043</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_addr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C17[0][B]</td>
<td>riscx32_core/mem_addr_8_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R30C17[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_addr_8_s0/Q</td>
</tr>
<tr>
<td>4.043</td>
<td>0.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">memory_2_memory_2_0_0_s/AD[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s/CLK</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.258, 56.063%; tC2Q: 0.202, 43.937%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.347</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_wdata_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_3_memory_3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[0][B]</td>
<td>riscx32_core/mem_wdata_31_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C18[0][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_31_s0/Q</td>
</tr>
<tr>
<td>4.179</td>
<td>0.394</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">memory_3_memory_3_0_1_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>memory_3_memory_3_0_1_s/CLK</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>memory_3_memory_3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.394, 66.134%; tC2Q: 0.202, 33.866%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_3_memory_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][A]</td>
<td>riscx32_core/mem_addr_5_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R29C19[2][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_addr_5_s0/Q</td>
</tr>
<tr>
<td>4.051</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">memory_3_memory_3_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>memory_3_memory_3_0_0_s/CLK</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>memory_3_memory_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.879%; tC2Q: 0.202, 43.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_addr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[2][A]</td>
<td>riscx32_core/mem_addr_5_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R29C19[2][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_addr_5_s0/Q</td>
</tr>
<tr>
<td>4.051</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">memory_2_memory_2_0_0_s/AD[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s/CLK</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.879%; tC2Q: 0.202, 43.121%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.350</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.051</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[2][B]</td>
<td>riscx32_core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R30C18[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>4.051</td>
<td>0.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">memory_2_memory_2_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s/CLK</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.266, 56.884%; tC2Q: 0.202, 43.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_3_memory_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[1][B]</td>
<td>riscx32_core/mem_addr_6_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R29C19[1][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_addr_6_s0/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">memory_3_memory_3_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>memory_3_memory_3_0_0_s/CLK</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>memory_3_memory_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 56.986%; tC2Q: 0.202, 43.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.352</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C19[1][B]</td>
<td>riscx32_core/mem_addr_6_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R29C19[1][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_addr_6_s0/Q</td>
</tr>
<tr>
<td>4.053</td>
<td>0.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">memory_2_memory_2_0_0_s/AD[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s/CLK</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.268, 56.986%; tC2Q: 0.202, 43.014%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_addr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C17[2][B]</td>
<td>riscx32_core/mem_addr_13_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R29C17[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_addr_13_s0/Q</td>
</tr>
<tr>
<td>4.054</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">memory_2_memory_2_0_0_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s/CLK</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.097%; tC2Q: 0.202, 42.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.054</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_addr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_1_memory_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C17[2][B]</td>
<td>riscx32_core/mem_addr_13_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R29C17[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_addr_13_s0/Q</td>
</tr>
<tr>
<td>4.054</td>
<td>0.269</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">memory_1_memory_1_0_0_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>memory_1_memory_1_0_0_s/CLK</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>memory_1_memory_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.269, 57.097%; tC2Q: 0.202, 42.903%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_addr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_3_memory_3_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C17[2][B]</td>
<td>riscx32_core/mem_addr_13_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R29C17[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_addr_13_s0/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td style=" font-weight:bold;">memory_3_memory_3_0_0_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>memory_3_memory_3_0_0_s/CLK</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[6]</td>
<td>memory_3_memory_3_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.279, 57.968%; tC2Q: 0.202, 42.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_addr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_1_memory_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C18[2][B]</td>
<td>riscx32_core/mem_addr_9_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R30C18[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_addr_9_s0/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td style=" font-weight:bold;">memory_1_memory_1_0_0_s/AD[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>memory_1_memory_1_0_0_s/CLK</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[4]</td>
<td>memory_1_memory_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.279, 57.968%; tC2Q: 0.202, 42.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.064</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.701</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_addr_13_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_0_memory_0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C17[2][B]</td>
<td>riscx32_core/mem_addr_13_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>9</td>
<td>R29C17[2][B]</td>
<td style=" font-weight:bold;">riscx32_core/mem_addr_13_s0/Q</td>
</tr>
<tr>
<td>4.064</td>
<td>0.279</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td style=" font-weight:bold;">memory_0_memory_0_0_0_s/AD[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>memory_0_memory_0_0_0_s/CLK</td>
</tr>
<tr>
<td>3.701</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[2]</td>
<td>memory_0_memory_0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.279, 57.968%; tC2Q: 0.202, 42.032%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_wdata_30_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_3_memory_3_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C18[0][A]</td>
<td>riscx32_core/mem_wdata_30_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R26C18[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_30_s0/Q</td>
</tr>
<tr>
<td>4.195</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">memory_3_memory_3_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>memory_3_memory_3_0_1_s/CLK</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>memory_3_memory_3_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_wdata_19_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C18[1][A]</td>
<td>riscx32_core/mem_wdata_19_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R34C18[1][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_19_s0/Q</td>
</tr>
<tr>
<td>4.195</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">memory_2_memory_2_0_0_s/DI[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s/CLK</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>riscx32_core/mem_wdata_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][A]</td>
<td>riscx32_core/mem_wdata_18_s0/CLK</td>
</tr>
<tr>
<td>3.785</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R33C18[0][A]</td>
<td style=" font-weight:bold;">riscx32_core/mem_wdata_18_s0/Q</td>
</tr>
<tr>
<td>4.195</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td style=" font-weight:bold;">memory_2_memory_2_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL7[A]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>490</td>
<td>IOL7[A]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>3.583</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s/CLK</td>
</tr>
<tr>
<td>3.832</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[5]</td>
<td>memory_2_memory_2_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 38.851%; route: 2.191, 61.149%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.319</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.319</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mem_ready_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.301</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>mem_ready_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>mem_ready_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.319</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.319</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>out_byte_7_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.301</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>out_byte_7_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>out_byte_7_s2/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.319</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.319</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>out_byte_3_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.301</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>out_byte_3_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>out_byte_3_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.319</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.319</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>memory_1_memory_1_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.301</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>memory_1_memory_1_0_1_s/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>memory_1_memory_1_0_1_s/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.319</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.319</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>riscx32_core/mem_rdata_q_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.301</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>riscx32_core/mem_rdata_q_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>riscx32_core/mem_rdata_q_21_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.319</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.319</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>riscx32_core/mem_addr_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.301</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>riscx32_core/mem_addr_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>riscx32_core/mem_addr_13_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.319</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.319</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>riscx32_core/is_lui_auipc_jal_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.301</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>riscx32_core/is_lui_auipc_jal_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>riscx32_core/is_lui_auipc_jal_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.319</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.319</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>riscx32_core/reg_out_28_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.301</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>riscx32_core/reg_out_28_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>riscx32_core/reg_out_28_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.319</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.319</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>riscx32_core/reg_out_29_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.301</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>riscx32_core/reg_out_29_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>riscx32_core/reg_out_29_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>15.319</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>16.319</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>riscx32_core/mem_16bit_buffer_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>18.519</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>20.833</td>
<td>2.314</td>
<td>tINS</td>
<td>FF</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>24.301</td>
<td>3.468</td>
<td>tNET</td>
<td>FF</td>
<td>riscx32_core/mem_16bit_buffer_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td>CLK</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>38.429</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>40.620</td>
<td>2.191</td>
<td>tNET</td>
<td>RR</td>
<td>riscx32_core/mem_16bit_buffer_0_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>490</td>
<td>clk_d</td>
<td>24.537</td>
<td>3.468</td>
</tr>
<tr>
<td>98</td>
<td>latched_branch</td>
<td>24.537</td>
<td>1.809</td>
</tr>
<tr>
<td>97</td>
<td>mem_xfer</td>
<td>24.537</td>
<td>1.935</td>
</tr>
<tr>
<td>84</td>
<td>cpu_state.cpu_state_fetch</td>
<td>32.059</td>
<td>1.867</td>
</tr>
<tr>
<td>79</td>
<td>cpu_state.cpu_state_ldmem</td>
<td>32.094</td>
<td>1.279</td>
</tr>
<tr>
<td>70</td>
<td>n4423_3</td>
<td>34.054</td>
<td>1.341</td>
</tr>
<tr>
<td>65</td>
<td>mem_wordsize[1]</td>
<td>31.859</td>
<td>2.192</td>
</tr>
<tr>
<td>64</td>
<td>latched_store</td>
<td>25.074</td>
<td>1.145</td>
</tr>
<tr>
<td>57</td>
<td>instr_jal</td>
<td>30.258</td>
<td>2.050</td>
</tr>
<tr>
<td>56</td>
<td>cpu_state.cpu_state_ld_rs1</td>
<td>31.160</td>
<td>2.017</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R32C27</td>
<td>87.50%</td>
</tr>
<tr>
<td>R31C31</td>
<td>86.11%</td>
</tr>
<tr>
<td>R29C37</td>
<td>84.72%</td>
</tr>
<tr>
<td>R22C25</td>
<td>83.33%</td>
</tr>
<tr>
<td>R29C18</td>
<td>83.33%</td>
</tr>
<tr>
<td>R30C30</td>
<td>83.33%</td>
</tr>
<tr>
<td>R26C24</td>
<td>83.33%</td>
</tr>
<tr>
<td>R24C23</td>
<td>81.94%</td>
</tr>
<tr>
<td>R20C29</td>
<td>81.94%</td>
</tr>
<tr>
<td>R30C29</td>
<td>81.94%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name CLK -period 37.037 -waveform {0 18.519} [get_ports {clk}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
