<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2683085-A2" country="EP" doc-number="2683085" kind="A2" date="20140108" family-id="48700473" file-reference-id="214423" date-produced="20180822" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146585164" ucid="EP-2683085-A2"><document-id><country>EP</country><doc-number>2683085</doc-number><kind>A2</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-13174875-A" is-representative="YES"><document-id mxw-id="PAPP154847356" load-source="docdb" format="epo"><country>EP</country><doc-number>13174875</doc-number><kind>A</kind><date>20130703</date><lang>EN</lang></document-id><document-id mxw-id="PAPP175460630" load-source="docdb" format="original"><country>EP</country><doc-number>13174875.8</doc-number><date>20130703</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140557640" ucid="JP-2012150986-A" load-source="docdb"><document-id format="epo"><country>JP</country><doc-number>2012150986</doc-number><kind>A</kind><date>20120705</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL1989319292" load-source="docdb">H03M   1/12        20060101ALN20131002BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989320938" load-source="docdb">H03M   1/10        20060101AFI20131002BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL1989322167" load-source="docdb">H03M   3/00        20060101ALI20131002BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-2049520997" load-source="docdb" scheme="CPC">H03M   1/12        20130101 LA20150602BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2049525523" load-source="docdb" scheme="CPC">H03M   3/458       20130101 LA20150602BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2049525934" load-source="docdb" scheme="CPC">H03M   1/1076      20130101 LI20150602BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2049526603" load-source="docdb" scheme="CPC">H03M   3/378       20130101 LI20150602BHEP        </classification-cpc><classification-cpc mxw-id="PCL2001017199" load-source="docdb" scheme="CPC">G01R  31/26        20130101 FI20140102BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132360125" lang="DE" load-source="patent-office">Halbleitervorrichtung und Fehlerdiagnosesystem</invention-title><invention-title mxw-id="PT132360126" lang="EN" load-source="patent-office">Semiconductor device and fault diagnosis system</invention-title><invention-title mxw-id="PT132360127" lang="FR" load-source="patent-office">Dispositif à semi-conducteur et système de diagnostic de pannes</invention-title><citations><patent-citations><patcit mxw-id="PCIT242943150" load-source="docdb" ucid="JP-2003177161-A"><document-id format="epo"><country>JP</country><doc-number>2003177161</doc-number><kind>A</kind><date>20030627</date></document-id><sources><source name="APP" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242943151" load-source="docdb" ucid="JP-2007300469-A"><document-id format="epo"><country>JP</country><doc-number>2007300469</doc-number><kind>A</kind><date>20071115</date></document-id><sources><source name="APP" created-by-npl="N"/></sources></patcit><patcit mxw-id="PCIT242943152" load-source="docdb" ucid="JP-2008252520-A"><document-id format="epo"><country>JP</country><doc-number>2008252520</doc-number><kind>A</kind><date>20081016</date></document-id><sources><source name="APP" created-by-npl="N"/></sources></patcit></patent-citations></citations></technical-data><parties><applicants><applicant mxw-id="PPAR919528838" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>RENESAS ELECTRONICS CORP</last-name><address><country>JP</country></address></addressbook></applicant><applicant mxw-id="PPAR919540318" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>RENESAS ELECTRONICS CORPORATION</last-name></addressbook></applicant><applicant mxw-id="PPAR919016560" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Renesas Electronics Corporation</last-name><iid>101185194</iid><address><street>1753, Shimonumabe, Nakahara-ku Kawasaki-shi</street><city>Kanagawa 211-8668</city><country>JP</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919512079" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>TSUDA KAZUTOSHI</last-name><address><country>JP</country></address></addressbook></inventor><inventor mxw-id="PPAR919518820" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>TSUDA, KAZUTOSHI</last-name></addressbook></inventor><inventor mxw-id="PPAR919014610" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>TSUDA, KAZUTOSHI</last-name><address><street>c/o Renesas Electronics Corporation 1753, Shimonumabe, Nakahara-ku</street><city>Kawasaki-shi, Kanagawa 211-8668</city><country>JP</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR919018044" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Glawe, Delfs, Moll</last-name><iid>100060463</iid><address><street>Partnerschaft mbB von Patent- und Rechtsanwälten Postfach 26 01 62</street><city>80058 München</city><country>DE</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS549745479" load-source="docdb">AL</country><country mxw-id="DS549816735" load-source="docdb">AT</country><country mxw-id="DS549745485" load-source="docdb">BE</country><country mxw-id="DS549908780" load-source="docdb">BG</country><country mxw-id="DS549745434" load-source="docdb">CH</country><country mxw-id="DS549815370" load-source="docdb">CY</country><country mxw-id="DS549816736" load-source="docdb">CZ</country><country mxw-id="DS549745486" load-source="docdb">DE</country><country mxw-id="DS549815371" load-source="docdb">DK</country><country mxw-id="DS549815372" load-source="docdb">EE</country><country mxw-id="DS549819372" load-source="docdb">ES</country><country mxw-id="DS549908781" load-source="docdb">FI</country><country mxw-id="DS549908782" load-source="docdb">FR</country><country mxw-id="DS549745487" load-source="docdb">GB</country><country mxw-id="DS549815373" load-source="docdb">GR</country><country mxw-id="DS549745488" load-source="docdb">HR</country><country mxw-id="DS549816737" load-source="docdb">HU</country><country mxw-id="DS549745435" load-source="docdb">IE</country><country mxw-id="DS549745497" load-source="docdb">IS</country><country mxw-id="DS549908783" load-source="docdb">IT</country><country mxw-id="DS549815378" load-source="docdb">LI</country><country mxw-id="DS549743255" load-source="docdb">LT</country><country mxw-id="DS549816742" load-source="docdb">LU</country><country mxw-id="DS549743256" load-source="docdb">LV</country><country mxw-id="DS549743265" load-source="docdb">MC</country><country mxw-id="DS549817208" load-source="docdb">MK</country><country mxw-id="DS549817209" load-source="docdb">MT</country><country mxw-id="DS549816743" load-source="docdb">NL</country><country mxw-id="DS549745498" load-source="docdb">NO</country><country mxw-id="DS549815379" load-source="docdb">PL</country><country mxw-id="DS549743267" load-source="docdb">PT</country><country mxw-id="DS549816744" load-source="docdb">RO</country><country mxw-id="DS549743268" load-source="docdb">RS</country><country mxw-id="DS549815380" load-source="docdb">SE</country><country mxw-id="DS549743277" load-source="docdb">SI</country><country mxw-id="DS549745499" load-source="docdb">SK</country><country mxw-id="DS549815381" load-source="docdb">SM</country><country mxw-id="DS549817214" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128673336" lang="EN" load-source="patent-office"><p id="pa01" num="0001">Provided is a semiconductor device capable of performing fault detection on a circuit executing an AD conversion operation during the AD conversion operation. The semiconductor device includes an analog to digital conversion unit that converts a second analog signal into a first digital signal, in which the second analog signal is obtained by adding a first analog signal and an offset signal with a signal band different from the first analog signal, a signal extraction unit that extracts from the first digital signal a second digital signal corresponding to the signal band of the offset signal, and a fault detection unit that detects a fault in the analog to digital conversion unit based on the second digital signal and a setting value that is set upon generating the offset signal.
<img id="iaf01" file="imgaf001.tif" wi="165" he="97" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128737487" lang="EN" source="EPO" load-source="docdb"><p>Provided is a semiconductor device capable of performing fault detection on a circuit executing an AD conversion operation during the AD conversion operation. The semiconductor device includes an analog to digital conversion unit that converts a second analog signal into a first digital signal, in which the second analog signal is obtained by adding a first analog signal and an offset signal with a signal band different from the first analog signal, a signal extraction unit that extracts from the first digital signal a second digital signal corresponding to the signal band of the offset signal, and a fault detection unit that detects a fault in the analog to digital conversion unit based on the second digital signal and a setting value that is set upon generating the offset signal.</p></abstract><description mxw-id="PDES63959324" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001">CROSS-REFERENCE TO RELATED APPLICATIONS</heading><p id="p0001" num="0001">This application is based upon and claims the benefit of priority from Japanese patent application No. <patcit id="pcit0001" dnum="JP2012150986A"><text>2012-150986, filed on July 5, 2012</text></patcit>, the disclosure of which is incorporated herein in its entirety by reference.</p><heading id="h0002">BACKGROUND</heading><p id="p0002" num="0002">The present invention relates to a semiconductor device and is favorably used to a semiconductor device including an analog to digital converter, for example.</p><p id="p0003" num="0003">When an AD (Analog to Digital) converter is used for uses that require functional safety, it has been requested to perform fault detection on the AD converter so as to validate conversion data. It has also been requested to perform the fault detection on a digital sigma AD converter that is used for highly precise measurement use.</p><p id="p0004" num="0004">Japanese Unexamined Patent Application Publication No. <patcit id="pcit0002" dnum="JP2007300469A"><text>2007-300469</text></patcit> discloses fault detection on an AD conversion device using signals output from a sampling amplifier, which is a circuit disposed in a preceding stage of a comparison unit, in a comparison period in which the comparison unit is executing AD conversion, where a cycle of the AD conversion is divided into an initialization period, a sampling period, and the comparison period. The<!-- EPO <DP n="2"> --> initialization period indicates a period from a start timing of the AD conversion to an initialization end timing. The sampling period indicates a period from the initialization end timing to a sampling end timing. The comparison period indicates a period from the sampling end timing to the start timing of a next AD conversion process.</p><p id="p0005" num="0005">Japanese Unexamined Patent Application Publication No. <patcit id="pcit0003" dnum="JP2003177161A"><text>2003-177161</text></patcit> discloses a configuration of a test device that includes a signal processing unit for converting a signal added with a dither signal into a digital signal and evaluates normality of an electronic device by comparing the digital signal output from the signal processing unit with an expected value. The dither signal is used to reduce quantization error in AD conversion.</p><p id="p0006" num="0006">Japanese Unexamined Patent Application Publication No. <patcit id="pcit0004" dnum="JP2008252520A"><text>2008-252520 </text></patcit>discloses a configuration of a dither generation circuit that generates a plurality of square waves each with different frequencies.</p><heading id="h0003">SUMMARY</heading><p id="p0007" num="0007">Fault detection on the AD conversion device disclosed in Japanese Unexamined Patent Application Publication No. <patcit id="pcit0005" dnum="JP2007300469A"><text>2007-300469</text></patcit> is performed using the signals output from the sampling amplifier, which is the circuit disposed in the preceding stage of the comparison unit. That is, the technique disclosed in Japanese Unexamined Patent Application Publication No. <patcit id="pcit0006" dnum="JP2007300469A"><text>2007-300469</text></patcit> merely<!-- EPO <DP n="3"> --> performs the fault detection on the sampling amplifier in the period between the sampling end timing and the start timing of the next AD conversion process in the AD conversion device. Accordingly, the present inventor has found a problem in the fault detection on the AD conversion device disclosed in Japanese Unexamined Patent Application Publication No. <patcit id="pcit0007" dnum="JP2007300469A"><text>2007-300469</text></patcit> that the fault detection cannot be performed on the comparison unit that performs the AD conversion process during an AD conversion operation. However, in order to ensure high reliability of the AD conversion device, it has been desired to perform the fault detection on the circuit corresponding to the comparison unit that executes the AD conversion process during the AD conversion operation. Neither patent literature 2 nor 3 discloses means to solve such a problem. Other issues and new features will be addressed in the description of this specification and attached drawings.</p><p id="p0008" num="0008">An aspect of the present invention is a semiconductor device including an analog to digital conversion unit that converts an analog signal added with an offset signal into a digital signal, a signal extraction unit that extracts an offset signal component from the digital signal, and a fault detection unit that detects a fault in the analog to digital conversion unit based on the extracted offset signal component.</p><p id="p0009" num="0009">According to the above embodiment, it is possible to perform the fault detection on the circuit that is performing the AD conversion process during the AD conversion operation.<!-- EPO <DP n="4"> --></p><heading id="h0004">BRIEF DESCRIPTION OF THE DRAWINGS</heading><p id="p0010" num="0010">The above and other aspects, advantages and features will be more apparent from the following description of certain embodiments taken in conjunction with the accompanying drawings, in which:
<ul><li><figref idrefs="f0001">Fig. 1</figref> is a block diagram of a semiconductor device according to a first embodiment;</li><li><figref idrefs="f0002">Fig. 2</figref> is a block diagram of the semiconductor device according to the first embodiment;</li><li><figref idrefs="f0003">Fig. 3</figref> is a waveform chart of an analog input signal according to the first embodiment;</li><li><figref idrefs="f0004">Fig. 4</figref> is a waveform chart of a DC dither signal according to the first embodiment;</li><li><figref idrefs="f0005">Fig. 5</figref> is a waveform chart of an added analog signal according to the first embodiment;</li><li><figref idrefs="f0006">Fig. 6</figref> is a diagram showing compressional waves of a digital pulse according to the first embodiment;</li><li><figref idrefs="f0007">Fig. 7</figref> is a diagram showing a signal output from a decimation filter according to the first embodiment;</li><li><figref idrefs="f0008">Fig. 8</figref> is a block diagram of a semiconductor device according to a second embodiment;</li><li><figref idrefs="f0009">Fig. 9</figref> is a block diagram of a semiconductor device according to a third embodiment;</li><li><figref idrefs="f0010">Fig. 10</figref> is a diagram showing a timing at which an output from a quantizer is inverted;<!-- EPO <DP n="5"> --></li><li><figref idrefs="f0011">Fig. 11</figref> is a diagram showing a flow of a fault diagnosis process according to the third embodiment; and</li><li><figref idrefs="f0012">Fig. 12</figref> is a block diagram of a semiconductor device according to a fourth embodiment.</li></ul></p><heading id="h0005">DETAILED DESCRIPTION</heading><heading id="h0006">First Embodiment</heading><p id="p0011" num="0011">Hereinafter, embodiments of the present invention are explained with reference to the drawings. A configuration example of a semiconductor device according to a first embodiment is explained using <figref idrefs="f0001">Fig. 1</figref>. The semiconductor device includes an AD conversion unit 1, a signal extraction unit 3, a fault detection unit 5, and an offset signal generation unit 7.</p><p id="p0012" num="0012">The AD conversion unit 1 converts an analog input signal into a digital signal. The AD conversion unit 1 receives the analog input signal and an offset signal. The analog input signal is output from another semiconductor device or analog processing circuit, for example. Alternatively, the analog input signal may be a wireless signal received via an antenna and the like. The offset signal generation unit 7 generates the offset signal. The offset signal is used to reduce quantization error in the AD conversion unit 1. For example, a dither signal, a fixed signal having fixed amplitude, or a pseudo-random signal may be used as the offset signal. The dither signal is generally used as a measure to address the issue of idle tones. Moreover, the offset signal has a different signal<!-- EPO <DP n="6"> --> band from the analog input signal that is input to the AD conversion unit 1. In other words, a frequency band different from the analog input signal is set to the offset signal.</p><p id="p0013" num="0013">The AD conversion unit 1 converts an added analog signal, which is obtained by adding the analog input signal and the offset signal, into a digital signal.</p><p id="p0014" num="0014">The signal extraction unit 3 extracts an offset digital signal corresponding to the signal band of the offset signal from the digital signal generated in the AD conversion unit 1. For example, the signal extraction unit 3 may extract the offset digital signal using a digital filter that passes only the frequency band in which the offset signal operates. For example, a low-pass filter (LPF) or a high-pass filter (HPF) may be used as the digital filter.</p><p id="p0015" num="0015">The fault detection unit 5 evaluates whether or not a fault is present in the AD conversion unit 1 based on the offset digital signal and a setting value that is used to generate the offset signal input to the AD conversion unit 1. The offset digital signal used for fault evaluation is a signal extracted by the signal extraction unit 3. The setting value used to generate the offset signal is a setting value used by the offset signal generation unit 7. For example, the setting value is an amplitude value at a predetermined timing. The offset signal generation unit 7 generates the offset signal, which is an analog signal, using the setting value.</p><p id="p0016" num="0016">For example, the fault detection unit 5 compares the offset digital signal with the setting value. Further, when a comparison<!-- EPO <DP n="7"> --> result indicates a match, the fault detection unit 5 may evaluate that no fault is present, while when the comparison result indicates no match, the fault detection unit 5 may evaluate that a fault is present. Even when the comparison result indicates no match, if a difference between the offset signal and the setting value is within a predetermined range, the fault detection unit 5 may evaluate that no fault is present.</p><p id="p0017" num="0017">As explained above, the semiconductor device of <figref idrefs="f0001">Fig. 1</figref> can extract the offset digital signal corresponding to the signal band of the offset signal from the digital signal output from the AD conversion unit 1. Extraction of the offset digital signal is performed in parallel to an AD conversion operation. Therefore, the fault detection unit 5 can perform fault evaluation on the AD conversion unit 1 during the AD conversion operation.</p><p id="p0018" num="0018">Next, a specific configuration example of the semiconductor device is explained using <figref idrefs="f0002">Fig. 2</figref>. The semiconductor device of <figref idrefs="f0002">Fig. 2</figref> includes an adder 11, a delta-sigma AD converter 16, a decimation filter 17, a DC dither setting unit 18, a DC dither generation unit 19, an LPF 20, a voltage comparison unit 21, and a fault detection unit 22. The delta-sigma AD converter 16 includes a subtractor 12, an integrator 13, a quantizer 14, and a DA converter 15.</p><p id="p0019" num="0019">The adder 11 adds the analog input signal and a DC dither signal and generates an added analog signal. <figref idrefs="f0003">Fig. 3</figref> shows an example of the analog input signal supplied to the adder 11. The analog signal of <figref idrefs="f0003">Fig. 3</figref> is an alternating current signal. A sine wave may be used<!-- EPO <DP n="8"> --> for the alternating current signal, as shown in <figref idrefs="f0003">Fig. 3</figref>. <figref idrefs="f0004">Fig. 4</figref> shows an example of the DC dither signal input to the adder 11. The DC dither signal of <figref idrefs="f0004">Fig. 4</figref> is a direct current signal. The DC dither signal is a direct current signal indicating a certain voltage value. The voltage value set to the DC dither signal is determined by the DC dither setting unit 18. Further, the DC dither generation unit 19 generates the DC dither signal using the setting value determined by the DC dither setting unit 18. The DC dither generation unit 19 outputs the generated DC dither signal to the adder 11.</p><p id="p0020" num="0020"><figref idrefs="f0005">Fig. 5</figref> shows an example of the added analog signal generated by the adder 11. The added analog signal of <figref idrefs="f0005">Fig. 5</figref> indicates that a certain value is added to the analog input signal of <figref idrefs="f0003">Fig. 3</figref>. The adder 11 outputs the added analog signal to the delta-sigma AD converter 16.</p><p id="p0021" num="0021">The delta-sigma AD converter 16 converts the added analog signal output from the adder 11 into a digital signal. The DC dither signal added by the adder 11 is used to increase an apparent input signal when a small signal with small amplitude is input to the delta-sigma AD converter 16. Adding the DC dither signal to the small signal can suppress the phenomenon in which the noise spectrum of the converted digital signal concentrates on a particular frequency. Hereinafter, a configuration example of the delta-sigma AD converter 16 is explained.</p><p id="p0022" num="0022">The integrator 13 stores charge sampled based on the analog<!-- EPO <DP n="9"> --> input signal to a capacitor. The charge sampled based on the analog input signal is output from the subtractor 12 to the integrator 13. The integrator 13 outputs an integration result to the quantizer 14 using the capacitor that stores the charge.</p><p id="p0023" num="0023">The quantizer 14 has a predetermined threshold. The quantizer 14 outputs the digital signal that is determined whether a value of the integration result output from the integrator 13 exceeds or falls below the threshold. For example, the quantizer 14 generates a 1-bit digital signal when using one threshold. The quantizer 14 outputs the digital signal determined based on the integration result to the decimation filter 17 while feeding back the digital signal to the DA converter 15. <figref idrefs="f0006">Fig. 6</figref> shows an example of the signal output from the quantizer 14. The signal shown in <figref idrefs="f0006">Fig. 6</figref> is illustrated in compressional waves of a digital pulse with the horizontal axis representing time and the vertical axis representing digital values.</p><p id="p0024" num="0024">The DA converter 15 converts the digital signal output from the quantizer 14 into an analog signal and outputs the analog signal to the subtractor 12. The subtractor 12 subtracts the analog signal output from the DA converter 15 from the added analog signal output from the adder 11. Feeding back the signal output from the quantizer 14 and outputting the signal to the subtractor 12 can reduce the quantization error of the quantizer 14.</p><p id="p0025" num="0025">Explained below is the decimation filter 17 that performs signal processing on the digital signal output from the delta-sigma<!-- EPO <DP n="10"> --> AD converter 16. The decimation filter 17 converts a sampling frequency into a desired data rate and generates a digital signal with the desired data rate. The sampling frequency is used by the quantizer 14 to generate the digital signal. The decimation filter 17 may decimate the sampling frequency and generate the digital signal with the desired data rate that has been converted, for example.</p><p id="p0026" num="0026">Further, the decimation filter 17 may filter, using an HPF, the digital signal with the desired data rate that has been converted. A DC dither signal component is also included in the digital signal generated by the decimation filter 17. A frequency of the DC dither signal component is lower than the frequency of the analog input signal. The decimation filter 17 therefore filters the digital signal using the HPF in order to remove the DC dither signal component. Then, the decimation filter 17 can extract only the component of the analog input signal. <figref idrefs="f0007">Fig. 7</figref> shows an example of the signal output from the decimation filter 17. <figref idrefs="f0007">Fig. 7</figref> shows a digital signal with the same frequency as that of the analog input signal.</p><p id="p0027" num="0027">The LPF 20 extracts the DC dither signal component from the digital signal output from the delta-sigma AD converter 16. Since the DC dither signal is a direct current signal, the clock frequency is zero or a signal with a frequency closest possible to a low frequency. Accordingly, extracting the low frequency signal using the LPF 20 enables extraction of the DC dither signal component.<!-- EPO <DP n="11"> --> In other words, the LPF 20 can remove the signal component corresponding to the analog input signal from the digital signal output from the delta-sigma AD converter 16.</p><p id="p0028" num="0028">The voltage comparison unit 21 compares a voltage value indicated by the DC dither signal component and a voltage value set by the DC dither setting unit 18. The voltage comparison unit 21 outputs a comparison result to the fault detection unit 22.</p><p id="p0029" num="0029">When the voltage value indicated by the DC dither signal component and the voltage value set by the DC dither setting unit 18 match, the fault detection unit 22 evaluates that the adder 11, the delta-sigma AD converter 16, and the LPF 20 operate normally. When the voltage value indicated by the DC dither signal component and the voltage value set by the DC dither setting unit 18 do not match, the fault detection unit 22 evaluates that at least one of the adder 11, the delta-sigma AD converter 16, and the LPF 20 is not operating normally. Even when the voltage value indicated by the DC dither signal component and the voltage value set by the DC dither setting unit 18 do not match, the fault detection unit 22 may evaluate that the adder 11, the delta-sigma AD converter 16, and the LPF 20 operate normally if a difference between the voltage value indicated by the DC dither signal component and the voltage value set by the DC dither setting unit 18 is within a predetermined range.</p><p id="p0030" num="0030">As explained above, it is possible to perform the fault evaluation on the semiconductor device by extracting from the<!-- EPO <DP n="12"> --> digital signal the DC dither signal component that is added before being input to the delta-sigma AD converter 16. The DC dither signal is a known signal added in order to suppress the phenomenon in which the noise spectrum of the converted digital signal concentrates on a particular frequency. Adding the DC dither signal will therefore not impair the characteristics of the AD conversion.</p><p id="p0031" num="0031">Moreover, the fault detection unit 22 can perform the fault evaluation using the same signal as the digital signal that is output from the quantizer 14 to the decimation filter 17. Hence, the fault detection unit 22 can perform the fault detection on the entire semiconductor device during the AD conversion operation by the delta-sigma AD converter 16 and the decimation filter 17. The entire semiconductor device indicates a configuration including the adder 11, the digital sigma AD converter 16, and the LPF 20, for example.</p><heading id="h0007">Second Embodiment</heading><p id="p0032" num="0032">Next, a configuration example of a semiconductor device according to a second embodiment is explained using <figref idrefs="f0008">Fig. 8</figref>. The same components as in <figref idrefs="f0002">Fig. 2</figref> are denoted by the same reference numerals in the following explanation. The semiconductor device shown in <figref idrefs="f0008">Fig. 8</figref> includes the adder 11, the delta-sigma AD converter 16, the decimation filter 17, an HPF 30, an AC dither setting unit 31, an AC dither generation unit 32, a frequency comparison unit 33, and a fault detection unit 34. Explained below is AD conversion of a DC analog signal using the semiconductor device of <figref idrefs="f0008">Fig. 8</figref>.<!-- EPO <DP n="13"> --></p><p id="p0033" num="0033">The adder 11 adds the DC analog signal and an AC dither signal and generates an added analog signal. The DC analog signal is a direct current signal indicating a certain voltage value. The AC dither signal is an alternating current signal. The AC dither signal is generated according to an alternating current cycle determined by the AC dither setting unit 31. The AC dither setting unit 31 may further determine amplitude of the AC dither signal together with the alternating current cycle. The AC dither generation unit 32 generates the AC dither signal using setting values such as the alternating current cycle that are determined by the AC dither setting unit 31. The AC dither generation unit 32 outputs the generated AC dither signal to the adder 11. The adder 11 outputs the added analog signal to the delta-sigma AD converter 16.</p><p id="p0034" num="0034">Since the delta-sigma AD converter 16 has a similar configuration and operates similarly as the delta-sigma AD converter16 shown in <figref idrefs="f0002">Fig. 2</figref>, specific explanation will not be presented here.</p><p id="p0035" num="0035">The decimation filter 17 converts a sampling frequency of the digital signal output from the delta-sigma AD converter 16 into a desired data rate and generates a digital signal with the desired data rate that has been converted. The sampling frequency is used by the quantizer 14 to generate the digital signal. The decimation filter 17 may decimate the sampling frequency and generate the digital signal with the desired data rate that has been converted,<!-- EPO <DP n="14"> --> for example.</p><p id="p0036" num="0036">Further, the decimation filter 17 may filter, using an LPF, the digital signal with the desired data rate that has been converted. An AC dither signal component is also included in the digital signal generated by the decimation filter 17. The frequency of the AC dither signal component is greater than the frequency of the DC analog signal. The decimation filter 17 therefore filters the digital signal using the LPF in order to remove the AC dither signal component. Then, the decimation filter 17 can extract only the digital signal corresponding to the signal component of the DC analog signal.</p><p id="p0037" num="0037">The HPF 30 extracts the AC dither signal component from the digital signal output from the delta-sigma AD converter 16. The AC dither signal is a signal operating according to a set frequency. The AC dither signal has a clock frequency greater than that of the DC analog input signal, which is a signal with the clock frequency being zero or a signal with a frequency closest possible to a low frequency. Extracting the high frequency signal using the HPF 30 enables extraction of the AC dither signal component. In other words, the HPF 30 can remove the signal component corresponding to the DC analog input signal from the digital signal output from the delta-sigma AD converter 16.</p><p id="p0038" num="0038">The frequency comparison unit 33 counts both positive and negative values of the digital data of the separated AC dither signal component. The frequency comparison unit 33 calculates an<!-- EPO <DP n="15"> --> alternating current cycle of the AC dither signal component using the counted value. The frequency comparison unit 33 compares the alternating current cycle of the separated AC dither signal component and an alternating current cycle set by the AC dither setting unit 31. The frequency comparison unit 33 outputs a comparison result to the fault detection unit 34.</p><p id="p0039" num="0039">When the alternating current cycle of the AC dither signal component and the alternating current cycle set by the AC dither setting unit 31 match, the fault detection unit 34 evaluates that the adder 11, the delta-sigma AD converter 16, and the HPF 30 operate normally. When the alternating current cycle of the AC dither signal component and the alternating current cycle set by the AC dither setting unit 31 do not match, the fault detection unit 34 evaluates that at least one of the adder 11, the delta-sigma AD converter 16, and the HPF 30 is not operating normally. Even when the alternating current cycle of the AC dither signal component and the alternating current cycle set by the AC dither setting unit 31 do not match, the fault detection unit 34 may evaluate that the adder 11, the delta-sigma AD converter 16, and the HPF 30 operate normally if a difference between the alternating current cycle of the AC dither signal component and the alternating current cycle set by the AC dither setting unit 31 is within a predetermined range.</p><p id="p0040" num="0040">As explained above, extracting the AC dither signal component added before being input to the delta-sigma AD converter 16 enables the fault evaluation to be performed on the semiconductor device.<!-- EPO <DP n="16"> --> The AC dither signal is a known signal added in order to suppress the phenomenon in which the noise spectrum of the converted digital signal concentrates on a particular frequency. Adding the AC dither signal will therefore not impair the characteristics of the AD conversion.</p><p id="p0041" num="0041">Moreover, the fault detection unit 34 can perform the fault evaluation using the same signal as the digital signal that is output from the quantizer 14 to the decimation filter 17. Hence, the fault detection unit 34 can perform fault detection on the entire semiconductor device during the AD conversion operation by the delta-sigma AD converter 16 and the decimation filter 17. The entire semiconductor device indicates a configuration including the adder 11, the digital sigma AD converter 16, and the HPF 30, for example.</p><heading id="h0008">Third Embodiment</heading><p id="p0042" num="0042">Next, a configuration example of a semiconductor device according to a third exemplary embodiment is explained using <figref idrefs="f0009">Fig. 9</figref>. The semiconductor device of <figref idrefs="f0009">Fig. 9</figref> has a configuration of <figref idrefs="f0002">Fig. 2</figref> further including a fault diagnosis control unit 41, SW51, SW52, and an adder 53. The fault diagnosis control unit 41 includes a test voltage generation unit 42, an analog circuit fault evaluation unit 43, a digital circuit fault evaluation unit 44, a control unit 45, an analog circuit fault evaluation result holding unit 46, and a digital circuit fault evaluation result holding unit 47. In <figref idrefs="f0009">Fig. 9</figref>, the explanation is focused on different components from <figref idrefs="f0002">Fig.<!-- EPO <DP n="17"> --> 2</figref>. The same components as in <figref idrefs="f0002">Fig. 2</figref> are denoted by the same reference numerals in the following explanation.</p><p id="p0043" num="0043">The adder 53 receives an analog input signal via the SW51. The SW51 are turned ON and OFF in response to a control signal output from the control unit 45. The adder 53 outputs to the adder 11 the analog input signal or a test analog input signal output from the test voltage generation unit 42.</p><p id="p0044" num="0044">The quantizer 14 feeds back the digital signal to the DA converter 15 via the SW52. The SW52 is turned ON and OFF in response to the control signal output from the control unit 45.</p><p id="p0045" num="0045">Next, a configuration example of the fault diagnosis control unit 41 is explained. The control unit 45 controls the SW51 and SW52 to be turned OFF from ON when notified with information indicating that a fault is detected from the fault detection unit 22.</p><p id="p0046" num="0046">In response to the notification indicating that a fault is detected from the fault detection unit 22, the digital circuit fault evaluation unit 44 tests a digital unit that performs digital signal processing. The digital unit includes the decimation filter 17, the DC dither setting unit 18, the LPF 20, the voltage comparison unit 21, and the fault detection unit 22. For example, the digital circuit fault evaluation unit 44 supplies a test pattern to the digital unit and performs a scan test. The digital circuit fault evaluation unit 44 evaluates whether or not a fault is present in the digital unit based on output values output from each of the<!-- EPO <DP n="18"> --> components in the digital unit. The digital circuit fault evaluation unit 44 stores a test result to the digital circuit fault evaluation result holding unit 47. The digital circuit fault evaluation result holding unit 47 may be configured using a register.</p><p id="p0047" num="0047">The test voltage generation unit 42 outputs a test voltage signal to the adder 53. The SW51 is turned OFF by the control of the control unit 45. Thus, the adder 53 outputs the test voltage signal output from the test voltage generation unit 42 to the adder 11. The test voltage signal added with the DC dither signal is input to the integrator 13. At this time, the SW52 is turned OFF by the control unit 45. Therefore, no feedback signal is output to the DA converter 15 and the subtractor 12. The integrator 13 integrates the test voltage signal that is added with the DC dither signal. The integrator 13 outputs an integration result to the quantizer 14.</p><p id="p0048" num="0048">The quantizer 14 receives the integration result. As shown in <figref idrefs="f0010">Fig. 10</figref>, the quantizer 14 receives the integration result for a certain time, and when the integration result exceeds a predetermined threshold, an output signal from the quantizer 14 is inverted. The analog circuit fault evaluation unit 43 measures the time t until the output from the quantizer 14 is inverted. When the time t until the output from the quantizer 14 is inverted is different from the time set as an expected value, the analog circuit fault evaluation unit 43 evaluates that a fault is present in at<!-- EPO <DP n="19"> --> least one of the integrator 13 and the quantizer 14. When the time t until the output from the quantizer 14 is inverted is the same as the time set as the expected value, the analog circuit fault evaluation unit 43 evaluates that no fault is present in the integrator 13 and the quantizer 14.</p><p id="p0049" num="0049">The analog circuit fault evaluation unit 43 may make a following evaluation even when the time t until the output from the quantizer 14 is inverted is different from the time set as the expected value. Specifically, when a difference between the time t until the output from the quantizer 14 is inverted and the time set as the expected value is within a predetermined range, the analog circuit fault evaluation unit 43 may evaluate that no fault is present in the integrator 13 and the quantizer 14.</p><p id="p0050" num="0050">The analog circuit fault evaluation unit 43 stores a test result to the analog circuit fault evaluation result holding unit 46. The analog circuit fault evaluation unit 43 may be configured using a register.</p><p id="p0051" num="0051">Subsequently, a flow of a fault diagnosis process in the fault diagnosis control unit 41 is explained using <figref idrefs="f0011">Fig. 11</figref>. First, the control unit 45 evaluates whether or not information indicating that a fault is detected is notified from the fault detection unit 22 (S11). When the control unit 45 evaluates that the information indicating that a fault is detected is not notified from the fault detection unit 22, the control unit 45 repeats the process of S11. When the control unit 45 evaluates that the information indicating<!-- EPO <DP n="20"> --> that a fault is detected is notified from the fault detection unit 22, the control unit 45 stops the AD conversion operation by the delta-sigma AD converter 16 (S12). For example, the control unit 45 controls the SW51 and SW52 to be turned OFF. When the SW51 is turned OFF, the analog input signal is not supplied to the delta-sigma AD converter 16.</p><p id="p0052" num="0052">Next, the digital circuit fault evaluation unit 44 tests the digital unit (S13). For example, the digital circuit fault evaluation unit 44 may test the digital unit by the scan test. Next, the digital circuit fault evaluation unit 44 evaluates whether or not a fault is present in the digital unit (S14). Upon detection of the fault as a result of the test, the digital circuit fault evaluation unit 44 evaluates that the fault is present in at least one of functional blocks composing the digital unit (S15). When the digital circuit fault evaluation unit 44 did not detect the fault, the test voltage generation unit 42 outputs the test voltage signal to the adder 53 (S16).</p><p id="p0053" num="0053">Next, the analog circuit fault evaluation unit 43 evaluates whether or not the time t until the output from the quantizer 14 is inverted is same as the expected value after receiving the test voltage (S17). When the time t until the output from the quantizer 14 is inverted is different from the expected value, the analog circuit fault evaluation unit 43 evaluates that a fault is present in at least one of the integrator 13 and the quantizer 14 (S18). When the time t until the output from the quantizer 14 is inverted<!-- EPO <DP n="21"> --> is same as the expected value, the analog circuit fault evaluation unit 43 evaluates that no fault is present in the delta-sigma AD converter 16 (S19). In other words, the analog circuit fault evaluation unit 43 evaluates that the fault is present in the block other than the delta-sigma AD converter 16.</p><p id="p0054" num="0054">As explained above, the fault diagnosis control unit 41 enables identification of the fault location in one of the digital unit and the delta-sigma AD converter 16.</p><p id="p0055" num="0055">Further, a location of the fault may be identified using a configuration different from the abovementioned configuration. For example, the test voltage generation unit 42 may output the test voltage to the DA converter 15. In this case, the test voltage generation unit 42 outputs the digital signal to the DA converter 15. The quantizer 14 outputs a quantization result to the analog circuit fault evaluation unit 43 based on the test voltage signal output from the DA converter 15. Such a configuration enables the analog circuit fault evaluation unit 43 to detect a fault in the DA converter 15 in addition to a fault in the integrator 13 and the quantizer 14.</p><p id="p0056" num="0056">The location of the fault may be identified using a configuration further different from the abovementioned configuration. For example, the control unit 45 may control only the SW51 to be turned OFF and leave the SW52 ON. Then, the decimation filter 17 outputs the AD conversion result using the test voltage signal output from the test voltage generation unit 42. The analog<!-- EPO <DP n="22"> --> circuit fault evaluation unit 43 or the control unit 45 may evaluate whether or not the AD conversion is performed normally by comparing the AD conversion result output from the decimation filter 17 with the test voltage signal output from the test voltage generation unit 42.</p><p id="p0057" num="0057">The AD conversion result output from the decimation filter 17 may be compared with the test voltage signal output from the test voltage generation unit 42 after determination is made that no fault is present in the digital unit (on and after the step S14:NO in <figref idrefs="f0011">Fig. 11</figref>). In this case, as it has been evaluated that no fault is present in the decimation filter 17, the decimation filter 17 can be excluded from the location of the fault. That is, the location of the fault can be evaluated as the delta-sigma AD converter 16 or other blocks.</p><heading id="h0009">Fourth Embodiment</heading><p id="p0058" num="0058">Next, a configuration example of a semiconductor device according to a fourth embodiment is explained using <figref idrefs="f0012">Fig. 12</figref>. The semiconductor device of <figref idrefs="f0012">Fig. 12</figref> receives an external control signal output from an external device such as a different semiconductor device or an external circuit to the control unit 45 of the fault diagnosis control unit 41 in the semiconductor device of <figref idrefs="f0009">Fig. 9</figref>.</p><p id="p0059" num="0059">For example, when the semiconductor device according to the fourth embodiment is used in a car, the external control signal may be used to notify the control unit 45 that an engine operation has stopped. While the engine operation stops in this way, the AD<!-- EPO <DP n="23"> --> conversion operation by the delta-sigma AD converter 16 and the decimation filter 17 also stops. Alternatively, the control unit 45 may control the AD conversion operation to stop upon receipt of the external control signal. While the AD conversion operation stops, the fault detection by the fault detection unit 22, the fault detection unit 34 and the like, and the identification of the location of the fault by the fault diagnosis control unit 41 will not be performed.</p><p id="p0060" num="0060">In this regard, explained below is the control of the fault detection on the delta-sigma AD converter 16 and the digital unit while the AD conversion operation stops. For example, upon receipt of the external control signal indicating that the engine operation has stopped, the control unit 45 may transition to a test mode for performing the fault detection while the AD conversion stops. In the test mode, the test voltage generation unit 42 periodically generates the test voltage and outputs the test voltage to the adder 53. This enables periodical operation of the delta-sigma AD converter 16 and the digital unit, thereby performing the AD conversion operation. The fault diagnosis control unit 41 may detect whether or not a fault is present in the delta-sigma AD converter 16 and the digital unit in this way.</p><p id="p0061" num="0061">As explained above, when the AD conversion operation stops, the fault diagnosis control unit 41 can periodically perform the fault detection on the delta-sigma AD converter 16 and the digital unit by transitioning to the test mode. Therefore, a fault in the<!-- EPO <DP n="24"> --> units relating to the AD conversion operation can be detected previously before starting the engine operation.</p><p id="p0062" num="0062">In the above explanation, although the external control signal has been explained as a signal for notifying that the engine operation has stopped, the external control signal is not limited to this. For example, when an electronic device or an electronic apparatus, for example, continues to deny an operation from a user for a certain time, the external control signal may be used to notify that the electronic device and the like is not operating.</p><p id="p0063" num="0063">Although the invention made by the present inventor has been explained in detail based on the embodiments, it is obvious that the present invention is not limited to the above embodiments, but various modifications can be made within the scope of the present invention.</p><p id="p0064" num="0064">The whole or part of the embodiments disclosed above can be described as, but not limited to, the following supplementary note.</p><p id="p0065" num="0065">(Supplementary note 1) A semiconductor device comprising:
<ul><li>an analog circuit fault evaluation unit that outputs a test analog signal to an analog to digital conversion unit and detects a fault in the analog to digital conversion unit, the analog to digital conversion unit converting a second analog signal into a first digital signal, the second analog signal being obtained by adding a first analog signal and an offset signal with a signal band different from the first analog signal; and</li><li>a digital circuit fault evaluation unit that outputs a test<!-- EPO <DP n="25"> --> digital signal to a signal extraction unit and a fault detection unit and detects a fault in the signal extraction unit and the fault detection unit, the signal extraction unit extracting from the first digital signal a second digital signal corresponding to the signal band of the offset signal, and the fault detection unit detecting the fault in the analog to digital conversion unit based on the second digital signal and a setting value set upon generating the offset signal.</li></ul></p><p id="p0066" num="0066">While the invention has been described in terms of several embodiments, those skilled in the art will recognize that the invention can be practiced with various modifications within the spirit and scope of the appended claims and the invention is not limited to the examples described above.</p><p id="p0067" num="0067">Further, the scope of the claims is not limited by the embodiments described above.</p><p id="p0068" num="0068">Furthermore, it is noted that, Applicant's intent is to encompass equivalents of all claim elements, even if amended later during prosecution.</p><p id="p0069" num="0069">The first to fourth embodiments can be combined as desirable by one of ordinary skill in the art.</p></description><claims mxw-id="PCLM56982358" lang="EN" load-source="patent-office"><!-- EPO <DP n="26"> --><claim id="c-en-0001" num="0001"><claim-text>A semiconductor device comprising:
<claim-text>a signal extraction unit that extracts a second digital signal from a first digital signal, the first digital signal being converted from a second analog signal, the second analog signal being obtained by adding a first analog signal and an offset signal with a signal band different from the first analog signal, and the second digital signal corresponding to the signal band of the offset signal; and</claim-text>
<claim-text>a fault detection unit that detects a fault in an analog to digital conversion unit based on the second digital signal and a setting value set upon generating the offset signal, the analog to digital conversion unit converting the second analog signal into the first digital signal.</claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The semiconductor device according to Claim 1, wherein the fault detection unit detects the fault in the analog to digital conversion unit according to a comparison result indicating a result of comparing the second digital signal and the setting value set upon generating the offset signal.</claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The semiconductor device according to Claim 1 or 2, wherein when the first analog signal is an alternating current signal and the offset signal is a direct current signal, a low-pass filter,<!-- EPO <DP n="27"> --> as the signal extraction unit, extracts the second digital signal.</claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The semiconductor device according to Claim 1, 2 or 3, wherein the fault detection unit compares a voltage value of the second digital signal with a voltage value set upon generating the offset signal and detects the fault in the analog to digital conversion unit according to a comparison result.</claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The semiconductor device according to Claim 1 or 2, wherein when the analog signal is a direct current signal and the offset signal is an alternating current signal, a high-pass filter, as the signal extraction unit, extracts the second digital signal.</claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>The semiconductor device according to Claim 5, wherein the fault detection unit compares a cycle of the second digital signal with a cycle set upon generating the offset signal and detects the fault in the analog to digital conversion unit according to a comparison result.</claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>A semiconductor conversion device comprising:
<claim-text>a semiconductor device according to any of claims 1 to 6 and</claim-text>
<claim-text>an analog to digital conversion unit that converts the second analog signal into the first digital signal.</claim-text></claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>The semiconductor conversion device according to Claim 7,<!-- EPO <DP n="28"> --> wherein the analog to digital conversion unit adds, as a feedback signal, a signal obtained by converting the first digital signal into an analog signal to the second analog signal.</claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>The semiconductor conversion device according to Claim 7 or 8, wherein the analog to digital conversion unit comprises:
<claim-text>an adder that adds the first analog signal and the offset signal and generates the second analog signal;</claim-text>
<claim-text>a delta-sigma analog to digital conversion unit that quantizes the second analog signal and generates the first digital signal; and</claim-text>
<claim-text>a decimation filter that extracts from the first digital signal a third digital signal corresponding to a signal band of the first analog signal.</claim-text></claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>The semiconductor conversion device according to any of Claims 7 to 9, further comprising a dither signal generation unit that generates a dither signal, wherein the offset signal is the dither signal.</claim-text></claim><claim id="c-en-0011" num="0011"><claim-text>The semiconductor conversion device according to Claim 9, further comprising:
<claim-text>a digital signal test unit that supplies a test pattern to a digital signal processing unit and performs a test, the digital signal processing unit including the decimation filter, the signal<!-- EPO <DP n="29"> --> extraction unit, and the fault detection unit; and</claim-text>
<claim-text>a digital signal test result holding unit that holds a test result of the digital signal processing unit.</claim-text></claim-text></claim><claim id="c-en-0012" num="0012"><claim-text>The semiconductor conversion device according to Claim 9, further comprising:
<claim-text>an analog signal test unit that supplies a test signal to an analog signal processing unit and performs a test, the analog signal processing unit including the adder and the delta-sigma analog to digital conversion unit; and</claim-text>
<claim-text>an analog signal test result holding unit that holds a test result of the analog signal processing unit.</claim-text></claim-text></claim><claim id="c-en-0013" num="0013"><claim-text>The semiconductor conversion device according to Claim 12, wherein<br/>
upon receipt of an external control signal indicating an operation stop of the analog digital conversion unit, the analog signal test unit periodically supplies the test signal to the analog signal processing unit and performs the test.</claim-text></claim><claim id="c-en-0014" num="0014"><claim-text>A fault diagnosis system comprising:
<claim-text>a semiconductor conversion device according to any of claims 7 to 13 and</claim-text>
<claim-text>a fault diagnosis control unit comprising:
<claim-text>an analog circuit fault evaluation unit that outputs<!-- EPO <DP n="30"> --> a test analog signal to the analog to digital conversion unit and detects the fault in the analog to digital conversion unit; and</claim-text>
<claim-text>a digital circuit fault evaluation unit that outputs a test digital signal to the signal extraction unit and the fault detection unit and detects a fault in the signal extraction unit and the fault detection unit.</claim-text></claim-text></claim-text></claim></claims><drawings mxw-id="PDW16670738" load-source="patent-office"><!-- EPO <DP n="31"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="128" he="205" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="32"> --><figure id="f0002" num="2"><img id="if0002" file="imgf0002.tif" wi="156" he="225" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="33"> --><figure id="f0003" num="3"><img id="if0003" file="imgf0003.tif" wi="148" he="189" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="34"> --><figure id="f0004" num="4"><img id="if0004" file="imgf0004.tif" wi="144" he="200" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="35"> --><figure id="f0005" num="5"><img id="if0005" file="imgf0005.tif" wi="142" he="201" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="36"> --><figure id="f0006" num="6"><img id="if0006" file="imgf0006.tif" wi="109" he="215" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="37"> --><figure id="f0007" num="7"><img id="if0007" file="imgf0007.tif" wi="150" he="183" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="38"> --><figure id="f0008" num="8"><img id="if0008" file="imgf0008.tif" wi="164" he="215" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="39"> --><figure id="f0009" num="9"><img id="if0009" file="imgf0009.tif" wi="165" he="230" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="40"> --><figure id="f0010" num="10"><img id="if0010" file="imgf0010.tif" wi="130" he="136" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="41"> --><figure id="f0011" num="11"><img id="if0011" file="imgf0011.tif" wi="146" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="42"> --><figure id="f0012" num="12"><img id="if0012" file="imgf0012.tif" wi="159" he="233" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
