library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity licznik is 
   port( 
	UP: in std_logic;
 	Q: out std_logic_vector(3 downto 0)
	);
end licznik;
 
architecture behof licznik is
begin   
 process(UP) is
   signal liczs: td_logic_vector(3 downto 0);
   begin
      if (rising_edge(UP)) then
            licz: licz + '0001';
         end if;
	Q <= licz;
 end process;
end beh
