#Timing report of worst 37 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: x_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:d.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
x_dff_Q_1.QCK[0] (Q_FRAG)                                                   9.647     9.647
x_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701    11.348
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                         3.588    14.936
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.406    16.342
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                         3.236    19.578
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    20.984
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.184    24.168
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.519    25.687
a_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   4.161    29.848
a_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.462    31.311
c_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   2.435    33.746
c_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.533    35.279
c_LUT3_O_I1_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                  3.481    38.760
c_LUT3_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.605    40.366
a_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   2.629    42.995
a_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.251    44.246
a_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             2.400    46.646
a_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    47.951
d_LUT2_O.t_frag.XAB[0] (T_FRAG)                                             2.711    50.662
d_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.251    51.913
$iopadmap$decade_counter.d.O_DAT[0] (BIDIR_CELL)                            5.945    57.858
$iopadmap$decade_counter.d.O_PAD_$out[0] (BIDIR_CELL)                       9.809    67.667
out:d.outpad[0] (.output)                                                   0.000    67.667
data arrival time                                                                    67.667

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                   -67.667
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -67.667


#Path 2
Startpoint: x_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:g.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
x_dff_Q_1.QCK[0] (Q_FRAG)                                                   9.647     9.647
x_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701    11.348
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                         3.588    14.936
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.406    16.342
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                         3.236    19.578
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    20.984
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.184    24.168
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.519    25.687
a_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   4.161    29.848
a_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.462    31.311
c_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   2.435    33.746
c_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.533    35.279
c_LUT3_O_I1_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                  3.481    38.760
c_LUT3_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.605    40.366
g_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   2.554    42.920
g_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.406    44.326
g_LUT2_O.t_frag.XAB[0] (T_FRAG)                                             3.121    47.447
g_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.305    48.752
$iopadmap$decade_counter.g.O_DAT[0] (BIDIR_CELL)                            6.741    55.493
$iopadmap$decade_counter.g.O_PAD_$out[0] (BIDIR_CELL)                       9.809    65.302
out:g.outpad[0] (.output)                                                   0.000    65.302
data arrival time                                                                    65.302

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                   -65.302
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -65.302


#Path 3
Startpoint: x_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:a.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
x_dff_Q_1.QCK[0] (Q_FRAG)                                                   9.647     9.647
x_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701    11.348
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                         3.588    14.936
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.406    16.342
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                         3.236    19.578
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    20.984
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.184    24.168
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.519    25.687
a_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   4.161    29.848
a_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.462    31.311
c_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   2.435    33.746
c_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.533    35.279
c_LUT3_O_I1_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                  3.481    38.760
c_LUT3_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.605    40.366
a_LUT3_O_I2_LUT2_O.t_frag.XAB[0] (T_FRAG)                                   2.629    42.995
a_LUT3_O_I2_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.251    44.246
a_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             2.400    46.646
a_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    47.951
$iopadmap$decade_counter.a.O_DAT[0] (BIDIR_CELL)                            7.254    55.205
$iopadmap$decade_counter.a.O_PAD_$out[0] (BIDIR_CELL)                       9.809    65.014
out:a.outpad[0] (.output)                                                   0.000    65.014
data arrival time                                                                    65.014

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                   -65.014
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -65.014


#Path 4
Startpoint: x_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:b.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
x_dff_Q_1.QCK[0] (Q_FRAG)                                                   9.647     9.647
x_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701    11.348
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                         3.588    14.936
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.406    16.342
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                         3.236    19.578
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    20.984
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.184    24.168
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.519    25.687
a_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   4.161    29.848
a_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.462    31.311
c_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   2.435    33.746
c_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.533    35.279
c_LUT3_O_I1_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                  3.481    38.760
c_LUT3_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.605    40.366
g_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   2.554    42.920
g_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.406    44.326
b_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                           3.626    47.952
b_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                            1.462    49.414
$iopadmap$decade_counter.b.O_DAT[0] (BIDIR_CELL)                            5.511    54.925
$iopadmap$decade_counter.b.O_PAD_$out[0] (BIDIR_CELL)                       9.809    64.734
out:b.outpad[0] (.output)                                                   0.000    64.734
data arrival time                                                                    64.734

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                   -64.734
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -64.734


#Path 5
Startpoint: x_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:e.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
x_dff_Q_1.QCK[0] (Q_FRAG)                                                   9.647     9.647
x_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701    11.348
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                         3.588    14.936
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.406    16.342
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                         3.236    19.578
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    20.984
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.184    24.168
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.519    25.687
a_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   4.161    29.848
a_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.462    31.311
c_LUT3_O_I1_LUT3_O.t_frag.XA1[0] (T_FRAG)                                   2.435    33.746
c_LUT3_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.533    35.279
c_LUT3_O_I1_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                  3.481    38.760
c_LUT3_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.605    40.366
g_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   2.554    42.920
g_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.406    44.326
e_mux4x0_Q.t_frag.XSL[0] (T_FRAG)                                           3.301    47.627
e_mux4x0_Q.t_frag.XZ[0] (T_FRAG)                                            1.462    49.089
$iopadmap$decade_counter.e.O_DAT[0] (BIDIR_CELL)                            5.007    54.096
$iopadmap$decade_counter.e.O_PAD_$out[0] (BIDIR_CELL)                       9.809    63.905
out:e.outpad[0] (.output)                                                   0.000    63.905
data arrival time                                                                    63.905

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                   -63.905
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -63.905


#Path 6
Startpoint: x_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:c.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
x_dff_Q_1.QCK[0] (Q_FRAG)                                                   9.647     9.647
x_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701    11.348
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                         3.588    14.936
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.406    16.342
e_mux4x0_Q_C_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                        3.306    19.648
e_mux4x0_Q_C_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                         1.462    21.110
e_mux4x0_Q_C_LUT3_O.t_frag.XA2[0] (T_FRAG)                                  5.718    26.829
e_mux4x0_Q_C_LUT3_O.t_frag.XZ[0] (T_FRAG)                                   1.519    28.348
f_LUT2_O_I0_LUT3_O.t_frag.XB1[0] (T_FRAG)                                   3.046    31.394
f_LUT2_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.501    32.895
f_LUT2_O_I0_LUT3_I0.t_frag.XA2[0] (T_FRAG)                                  4.010    36.905
f_LUT2_O_I0_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                   1.519    38.424
c_LUT3_O.t_frag.XAB[0] (T_FRAG)                                             3.786    42.210
c_LUT3_O.t_frag.XZ[0] (T_FRAG)                                              1.305    43.515
$iopadmap$decade_counter.c.O_DAT[0] (BIDIR_CELL)                            6.798    50.314
$iopadmap$decade_counter.c.O_PAD_$out[0] (BIDIR_CELL)                       9.809    60.123
out:c.outpad[0] (.output)                                                   0.000    60.123
data arrival time                                                                    60.123

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                   -60.123
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -60.123


#Path 7
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : x_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                                                  2.709    56.223
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.437    57.661
x_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                            2.749    60.410
x_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                             1.593    62.003
x_dffe_Q_EN_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                                                      3.212    65.215
x_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                                       1.251    66.466
x_dffe_Q.QEN[0] (Q_FRAG)                                                                                                       4.810    71.276
data arrival time                                                                                                                       71.276

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
x_dffe_Q.QCK[0] (Q_FRAG)                                                                                                      11.937    11.937
clock uncertainty                                                                                                              0.000    11.937
cell setup time                                                                                                               -0.591    11.346
data required time                                                                                                                      11.346
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      11.346
data arrival time                                                                                                                      -71.276
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -59.931


#Path 8
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : x_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT3_I2_1_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                                               4.905    63.682
x_dffe_Q_EN_LUT3_O_I2_LUT3_I2_1_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                                                1.251    64.933
x_dffe_Q_EN_LUT3_O_I2_LUT3_I2_1.t_frag.XSL[0] (T_FRAG)                                                                         3.175    68.108
x_dffe_Q_EN_LUT3_O_I2_LUT3_I2_1.t_frag.XZ[0] (T_FRAG)                                                                          1.462    69.570
x_dff_Q_3.QD[0] (Q_FRAG)                                                                                                       0.000    69.570
data arrival time                                                                                                                       69.570

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
x_dff_Q_3.QCK[0] (Q_FRAG)                                                                                                     10.545    10.545
clock uncertainty                                                                                                              0.000    10.545
cell setup time                                                                                                                0.105    10.650
data required time                                                                                                                      10.650
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      10.650
data arrival time                                                                                                                      -69.570
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -58.920


#Path 9
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : x_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
d_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_I1.t_frag.XAB[0] (T_FRAG)                                                                 4.785    63.562
d_LUT2_O_I0_LUT3_O_I0_LUT2_O_I0_LUT3_I1.t_frag.XZ[0] (T_FRAG)                                                                  1.251    64.813
x_dffe_Q_EN_LUT3_O_I2_LUT3_I2_2.t_frag.XSL[0] (T_FRAG)                                                                         3.368    68.181
x_dffe_Q_EN_LUT3_O_I2_LUT3_I2_2.t_frag.XZ[0] (T_FRAG)                                                                          1.462    69.643
x_dff_Q_4.QD[0] (Q_FRAG)                                                                                                       0.000    69.643
data arrival time                                                                                                                       69.643

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
x_dff_Q_4.QCK[0] (Q_FRAG)                                                                                                     11.378    11.378
clock uncertainty                                                                                                              0.000    11.378
cell setup time                                                                                                                0.105    11.484
data required time                                                                                                                      11.484
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      11.484
data arrival time                                                                                                                      -69.643
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -58.159


#Path 10
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_8.t_frag.XA2[0] (T_FRAG)                                            6.159    64.936
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_8.t_frag.XZ[0] (T_FRAG)                                             1.605    66.542
delay_dff_Q_25.QD[0] (Q_FRAG)                                                                                                  0.000    66.542
data arrival time                                                                                                                       66.542

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                                                                                 9.640     9.640
clock uncertainty                                                                                                              0.000     9.640
cell setup time                                                                                                                0.105     9.745
data required time                                                                                                                       9.745
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                       9.745
data arrival time                                                                                                                      -66.542
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -56.796


#Path 11
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : x_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                                                  2.709    56.223
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.437    57.661
x_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                            2.749    60.410
x_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                             1.593    62.003
x_dffe_Q_EN_LUT3_O_I2_LUT3_I2_3.t_frag.XAB[0] (T_FRAG)                                                                         4.277    66.280
x_dffe_Q_EN_LUT3_O_I2_LUT3_I2_3.t_frag.XZ[0] (T_FRAG)                                                                          1.305    67.586
x_dff_Q_5.QD[0] (Q_FRAG)                                                                                                       0.000    67.586
data arrival time                                                                                                                       67.586

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
x_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                     11.220    11.220
clock uncertainty                                                                                                              0.000    11.220
cell setup time                                                                                                                0.105    11.326
data required time                                                                                                                      11.326
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      11.326
data arrival time                                                                                                                      -67.586
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -56.260


#Path 12
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_14.t_frag.XSL[0] (T_FRAG)                                           6.230    65.008
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_14.t_frag.XZ[0] (T_FRAG)                                            1.462    66.470
delay_dff_Q_26.QD[0] (Q_FRAG)                                                                                                  0.000    66.470
data arrival time                                                                                                                       66.470

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                                                                                10.352    10.352
clock uncertainty                                                                                                              0.000    10.352
cell setup time                                                                                                                0.105    10.457
data required time                                                                                                                      10.457
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      10.457
data arrival time                                                                                                                      -66.470
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -56.012


#Path 13
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : x_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O.c_frag.TAB[0] (C_FRAG)                                                                  2.709    56.223
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                   1.437    57.661
x_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                                            2.749    60.410
x_dffe_Q_EN_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                                             1.593    62.003
x_dffe_Q_EN_LUT3_O_I2_LUT3_I2.t_frag.XAB[0] (T_FRAG)                                                                           4.348    66.351
x_dffe_Q_EN_LUT3_O_I2_LUT3_I2.t_frag.XZ[0] (T_FRAG)                                                                            1.305    67.656
x_dffe_Q.QD[0] (Q_FRAG)                                                                                                        0.000    67.656
data arrival time                                                                                                                       67.656

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
x_dffe_Q.QCK[0] (Q_FRAG)                                                                                                      11.937    11.937
clock uncertainty                                                                                                              0.000    11.937
cell setup time                                                                                                                0.105    12.042
data required time                                                                                                                      12.042
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      12.042
data arrival time                                                                                                                      -67.656
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -55.614


#Path 14
Startpoint: x_dff_Q_1.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:f.outpad[0] (.output clocked by clk)
Path Type : setup

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
x_dff_Q_1.QCK[0] (Q_FRAG)                                                   9.647     9.647
x_dff_Q_1.QZ[0] (Q_FRAG) [clock-to-output]                                  1.701    11.348
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XSL[0] (T_FRAG)                         3.588    14.936
x_dffe_Q_EN_LUT3_O_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.406    16.342
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                         3.236    19.578
c_LUT3_O_I0_LUT2_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                          1.406    20.984
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XA2[0] (T_FRAG)                         3.184    24.168
f_LUT2_O_I0_LUT3_O_I2_LUT3_O.t_frag.XZ[0] (T_FRAG)                          1.519    25.687
a_LUT3_O_I1_LUT2_O.t_frag.XSL[0] (T_FRAG)                                   4.161    29.848
a_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                                    1.462    31.311
f_LUT2_O_I1_LUT3_O.t_frag.XAB[0] (T_FRAG)                                   3.172    34.482
f_LUT2_O_I1_LUT3_O.t_frag.XZ[0] (T_FRAG)                                    1.251    35.734
f_LUT2_O.t_frag.XAB[0] (T_FRAG)                                             3.478    39.212
f_LUT2_O.t_frag.XZ[0] (T_FRAG)                                              1.251    40.463
$iopadmap$decade_counter.f.O_DAT[0] (BIDIR_CELL)                            4.959    45.421
$iopadmap$decade_counter.f.O_PAD_$out[0] (BIDIR_CELL)                       9.809    55.230
out:f.outpad[0] (.output)                                                   0.000    55.230
data arrival time                                                                    55.230

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
clock uncertainty                                                           0.000     0.000
output external delay                                                       0.000     0.000
data required time                                                                    0.000
-------------------------------------------------------------------------------------------
data required time                                                                    0.000
data arrival time                                                                   -55.230
-------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                    -55.230


#Path 15
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_12.t_frag.XSL[0] (T_FRAG)                                           5.841    64.618
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_12.t_frag.XZ[0] (T_FRAG)                                            1.462    66.080
delay_dff_Q_20.QD[0] (Q_FRAG)                                                                                                  0.000    66.080
data arrival time                                                                                                                       66.080

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                                                                                11.185    11.185
clock uncertainty                                                                                                              0.000    11.185
cell setup time                                                                                                                0.105    11.290
data required time                                                                                                                      11.290
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      11.290
data arrival time                                                                                                                      -66.080
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -54.789


#Path 16
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6.t_frag.XA2[0] (T_FRAG)                                            5.622    64.399
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6.t_frag.XZ[0] (T_FRAG)                                             1.605    66.004
delay_dff_Q_22.QD[0] (Q_FRAG)                                                                                                  0.000    66.004
data arrival time                                                                                                                       66.004

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                                                                                11.247    11.247
clock uncertainty                                                                                                              0.000    11.247
cell setup time                                                                                                                0.105    11.353
data required time                                                                                                                      11.353
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      11.353
data arrival time                                                                                                                      -66.004
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -54.651


#Path 17
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_13.t_frag.XSL[0] (T_FRAG)                                           5.459    64.236
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_13.t_frag.XZ[0] (T_FRAG)                                            1.462    65.698
delay_dff_Q_24.QD[0] (Q_FRAG)                                                                                                  0.000    65.698
data arrival time                                                                                                                       65.698

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                                                                                11.281    11.281
clock uncertainty                                                                                                              0.000    11.281
cell setup time                                                                                                                0.105    11.387
data required time                                                                                                                      11.387
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      11.387
data arrival time                                                                                                                      -65.698
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -54.312


#Path 18
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_8.t_frag.XSL[0] (T_FRAG)                                            5.073    63.850
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_8.t_frag.XZ[0] (T_FRAG)                                             1.462    65.312
delay_dff_Q_13.QD[0] (Q_FRAG)                                                                                                  0.000    65.312
data arrival time                                                                                                                       65.312

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                                                                                11.405    11.405
clock uncertainty                                                                                                              0.000    11.405
cell setup time                                                                                                                0.105    11.511
data required time                                                                                                                      11.511
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      11.511
data arrival time                                                                                                                      -65.312
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -53.801


#Path 19
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_1.t_frag.XA2[0] (T_FRAG)                                            5.485    64.262
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                             1.605    65.868
delay_dff_Q_9.QD[0] (Q_FRAG)                                                                                                   0.000    65.868
data arrival time                                                                                                                       65.868

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                                                                                 12.354    12.354
clock uncertainty                                                                                                              0.000    12.354
cell setup time                                                                                                                0.105    12.460
data required time                                                                                                                      12.460
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      12.460
data arrival time                                                                                                                      -65.868
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -53.408


#Path 20
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_7.t_frag.XA2[0] (T_FRAG)                                            4.312    63.090
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_7.t_frag.XZ[0] (T_FRAG)                                             1.605    64.695
delay_dff_Q_23.QD[0] (Q_FRAG)                                                                                                  0.000    64.695
data arrival time                                                                                                                       64.695

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
clock uncertainty                                                                                                              0.000    11.212
cell setup time                                                                                                                0.105    11.318
data required time                                                                                                                      11.318
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      11.318
data arrival time                                                                                                                      -64.695
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -53.377


#Path 21
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_10.t_frag.XSL[0] (T_FRAG)                                           5.358    64.135
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_10.t_frag.XZ[0] (T_FRAG)                                            1.462    65.597
delay_dff_Q_15.QD[0] (Q_FRAG)                                                                                                  0.000    65.597
data arrival time                                                                                                                       65.597

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                                                                                12.302    12.302
clock uncertainty                                                                                                              0.000    12.302
cell setup time                                                                                                                0.105    12.407
data required time                                                                                                                      12.407
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      12.407
data arrival time                                                                                                                      -65.597
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -53.190


#Path 22
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_9.t_frag.XSL[0] (T_FRAG)                                            5.928    64.705
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_9.t_frag.XZ[0] (T_FRAG)                                             1.462    66.167
delay_dff_Q_14.QD[0] (Q_FRAG)                                                                                                  0.000    66.167
data arrival time                                                                                                                       66.167

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                                                                                13.135    13.135
clock uncertainty                                                                                                              0.000    13.135
cell setup time                                                                                                                0.105    13.240
data required time                                                                                                                      13.240
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      13.240
data arrival time                                                                                                                      -66.167
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -52.927


#Path 23
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_4.t_frag.XA2[0] (T_FRAG)                                            4.880    63.657
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_4.t_frag.XZ[0] (T_FRAG)                                             1.605    65.263
delay_dff_Q_19.QD[0] (Q_FRAG)                                                                                                  0.000    65.263
data arrival time                                                                                                                       65.263

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                                                                                12.238    12.238
clock uncertainty                                                                                                              0.000    12.238
cell setup time                                                                                                                0.105    12.344
data required time                                                                                                                      12.344
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      12.344
data arrival time                                                                                                                      -65.263
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -52.919


#Path 24
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_5.t_frag.XA2[0] (T_FRAG)                                            4.720    63.497
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_5.t_frag.XZ[0] (T_FRAG)                                             1.605    65.103
delay_dff_Q_21.QD[0] (Q_FRAG)                                                                                                  0.000    65.103
data arrival time                                                                                                                       65.103

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                                                                                12.080    12.080
clock uncertainty                                                                                                              0.000    12.080
cell setup time                                                                                                                0.105    12.186
data required time                                                                                                                      12.186
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      12.186
data arrival time                                                                                                                      -65.103
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -52.917


#Path 25
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O.t_frag.XSL[0] (T_FRAG)                                              4.806    63.583
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O.t_frag.XZ[0] (T_FRAG)                                               1.462    65.045
delay_dff_Q_3.QD[0] (Q_FRAG)                                                                                                   0.000    65.045
data arrival time                                                                                                                       65.045

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                                                                 12.142    12.142
clock uncertainty                                                                                                              0.000    12.142
cell setup time                                                                                                                0.105    12.247
data required time                                                                                                                      12.247
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      12.247
data arrival time                                                                                                                      -65.045
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -52.798


#Path 26
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6.t_frag.XSL[0] (T_FRAG)                                            6.222    64.999
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_6.t_frag.XZ[0] (T_FRAG)                                             1.462    66.461
delay_dff_Q_11.QD[0] (Q_FRAG)                                                                                                  0.000    66.461
data arrival time                                                                                                                       66.461

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                                                                                14.112    14.112
clock uncertainty                                                                                                              0.000    14.112
cell setup time                                                                                                                0.105    14.217
data required time                                                                                                                      14.217
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      14.217
data arrival time                                                                                                                      -66.461
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -52.244


#Path 27
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1.t_frag.XSL[0] (T_FRAG)                                                       4.908    63.685
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1.t_frag.XZ[0] (T_FRAG)                                                        1.462    65.147
delay_dff_Q_2.QD[0] (Q_FRAG)                                                                                                   0.000    65.147
data arrival time                                                                                                                       65.147

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                                                                                 12.933    12.933
clock uncertainty                                                                                                              0.000    12.933
cell setup time                                                                                                                0.105    13.038
data required time                                                                                                                      13.038
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      13.038
data arrival time                                                                                                                      -65.147
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -52.108


#Path 28
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_1.t_frag.XSL[0] (T_FRAG)                                            4.450    63.227
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_1.t_frag.XZ[0] (T_FRAG)                                             1.462    64.689
delay_dff_Q_4.QD[0] (Q_FRAG)                                                                                                   0.000    64.689
data arrival time                                                                                                                       64.689

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                                                                 13.002    13.002
clock uncertainty                                                                                                              0.000    13.002
cell setup time                                                                                                                0.105    13.107
data required time                                                                                                                      13.107
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      13.107
data arrival time                                                                                                                      -64.689
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -51.582


#Path 29
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7.t_frag.XSL[0] (T_FRAG)                                            5.749    64.526
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_7.t_frag.XZ[0] (T_FRAG)                                             1.462    65.988
delay_dff_Q_12.QD[0] (Q_FRAG)                                                                                                  0.000    65.988
data arrival time                                                                                                                       65.988

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                                                                                14.689    14.689
clock uncertainty                                                                                                              0.000    14.689
cell setup time                                                                                                                0.105    14.794
data required time                                                                                                                      14.794
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      14.794
data arrival time                                                                                                                      -65.988
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -51.194


#Path 30
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_2.t_frag.XA2[0] (T_FRAG)                                            4.904    63.681
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                             1.605    65.286
delay_dff_Q_16.QD[0] (Q_FRAG)                                                                                                  0.000    65.286
data arrival time                                                                                                                       65.286

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                                                                14.147    14.147
clock uncertainty                                                                                                              0.000    14.147
cell setup time                                                                                                                0.105    14.252
data required time                                                                                                                      14.252
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      14.252
data arrival time                                                                                                                      -65.286
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -51.034


#Path 31
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_4.t_frag.XSL[0] (T_FRAG)                                            5.428    64.205
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_4.t_frag.XZ[0] (T_FRAG)                                             1.462    65.667
delay_dff_Q_8.QD[0] (Q_FRAG)                                                                                                   0.000    65.667
data arrival time                                                                                                                       65.667

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                                                                                 14.806    14.806
clock uncertainty                                                                                                              0.000    14.806
cell setup time                                                                                                                0.105    14.912
data required time                                                                                                                      14.912
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      14.912
data arrival time                                                                                                                      -65.667
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -50.756


#Path 32
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_3.t_frag.XA2[0] (T_FRAG)                                            4.455    63.232
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_3.t_frag.XZ[0] (T_FRAG)                                             1.605    64.838
delay_dff_Q_18.QD[0] (Q_FRAG)                                                                                                  0.000    64.838
data arrival time                                                                                                                       64.838

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                                                                                14.022    14.022
clock uncertainty                                                                                                              0.000    14.022
cell setup time                                                                                                                0.105    14.128
data required time                                                                                                                      14.128
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      14.128
data arrival time                                                                                                                      -64.838
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -50.710


#Path 33
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_2.t_frag.XSL[0] (T_FRAG)                                            3.535    62.312
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_2.t_frag.XZ[0] (T_FRAG)                                             1.462    63.774
delay_dff_Q_6.QD[0] (Q_FRAG)                                                                                                   0.000    63.774
data arrival time                                                                                                                       63.774

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                                                                                 13.099    13.099
clock uncertainty                                                                                                              0.000    13.099
cell setup time                                                                                                                0.105    13.204
data required time                                                                                                                      13.204
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      13.204
data arrival time                                                                                                                      -63.774
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -50.570


#Path 34
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_11.t_frag.XSL[0] (T_FRAG)                                           5.217    63.995
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_11.t_frag.XZ[0] (T_FRAG)                                            1.462    65.457
delay_dff_Q_17.QD[0] (Q_FRAG)                                                                                                  0.000    65.457
data arrival time                                                                                                                       65.457

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                                                                                14.855    14.855
clock uncertainty                                                                                                              0.000    14.855
cell setup time                                                                                                                0.105    14.961
data required time                                                                                                                      14.961
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      14.961
data arrival time                                                                                                                      -65.457
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -50.496


#Path 35
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_3.t_frag.XSL[0] (T_FRAG)                                            3.646    62.423
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_3.t_frag.XZ[0] (T_FRAG)                                             1.462    63.885
delay_dff_Q_7.QD[0] (Q_FRAG)                                                                                                   0.000    63.885
data arrival time                                                                                                                       63.885

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                                                                                 13.946    13.946
clock uncertainty                                                                                                              0.000    13.946
cell setup time                                                                                                                0.105    14.051
data required time                                                                                                                      14.051
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      14.051
data arrival time                                                                                                                      -63.885
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -49.834


#Path 36
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O.t_frag.XA2[0] (T_FRAG)                                              3.233    62.010
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O.t_frag.XZ[0] (T_FRAG)                                               1.605    63.615
delay_dff_Q_5.QD[0] (Q_FRAG)                                                                                                   0.000    63.615
data arrival time                                                                                                                       63.615

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                                                                 13.801    13.801
clock uncertainty                                                                                                              0.000    13.801
cell setup time                                                                                                                0.105    13.907
data required time                                                                                                                      13.907
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      13.907
data arrival time                                                                                                                      -63.615
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -49.709


#Path 37
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : setup

Point                                                                                                                           Incr      Path
----------------------------------------------------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                                                                11.212    11.212
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                                                                1.701    12.914
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.BB2[0] (C_FRAG)                                  4.664    17.577
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                   1.552    19.130
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                                 3.552    22.682
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                                  0.996    23.677
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.TBS[0] (C_FRAG)                       3.471    27.149
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT3_O_6_I2_LUT4_I3_O_LUT4_I3.c_frag.CZ[0] (C_FRAG)                        0.996    28.144
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          2.727    30.872
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I3_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    31.868
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.TBS[0] (C_FRAG)                          5.474    37.342
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                           0.996    38.338
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.TBS[0] (C_FRAG)                         3.351    41.688
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I3_LUT4_O_I0_LUT3_O_I2_LUT4_I3.c_frag.CZ[0] (C_FRAG)                          0.996    42.684
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.TBS[0] (C_FRAG)                                              4.567    47.251
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O_I1_LUT4_O.c_frag.CZ[0] (C_FRAG)                                               0.996    48.246
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.TSL[0] (C_FRAG)                                                        3.675    51.922
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I2_LUT4_O.c_frag.CZ[0] (C_FRAG)                                                         1.593    53.515
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XSL[0] (T_FRAG)                                                       3.856    57.371
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I1_LUT3_I0.t_frag.XZ[0] (T_FRAG)                                                        1.406    58.777
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_5.t_frag.XSL[0] (T_FRAG)                                            2.611    61.389
x_dffe_Q_EN_LUT3_O_I2_LUT4_O_I1_LUT4_O_I3_LUT2_I1_O_LUT2_O_5.t_frag.XZ[0] (T_FRAG)                                             1.462    62.851
delay_dff_Q_10.QD[0] (Q_FRAG)                                                                                                  0.000    62.851
data arrival time                                                                                                                       62.851

clock clk (rise edge)                                                                                                          0.000     0.000
clock source latency                                                                                                           0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                                                                       0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                                                                                13.094    13.094
clock uncertainty                                                                                                              0.000    13.094
cell setup time                                                                                                                0.105    13.199
data required time                                                                                                                      13.199
----------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                      13.199
data arrival time                                                                                                                      -62.851
----------------------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                                       -49.652


#End of timing report
