
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack 7.40

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.40 source latency bit_count[2]$_DFFE_PN0P_/CLK ^
  -0.40 target latency rx_shift_reg[0]$_DFFE_PN0P_/CLK ^
   0.00 CRPR
--------------
   0.01 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: spi_cs_n$_DFFE_PN1P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.10    0.00    1.09 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.26    0.23    1.33 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.26    0.00    1.33 ^ spi_cs_n$_DFFE_PN1P_/SETN (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                                  1.33   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.08    0.21    0.23    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    0.40 ^ spi_cs_n$_DFFE_PN1P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffsnq_2)
                          0.00    0.40   clock reconvergence pessimism
                          0.09    0.50   library removal time
                                  0.50   data required time
-----------------------------------------------------------------------------
                                  0.50   data required time
                                 -1.33   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: tx_valid (input port clocked by core_clock)
Endpoint: tx_shift_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v tx_valid (in)
                                         tx_valid (net)
                  0.00    0.00    0.20 v input11/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
     4    0.06    0.21    0.21    0.41 v input11/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_2)
                                         net12 (net)
                  0.21    0.00    0.41 v _235_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     1    0.01    0.12    0.12    0.53 ^ _235_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _103_ (net)
                  0.12    0.00    0.53 ^ _236_/B2 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.01    0.05    0.08    0.60 v _236_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _028_ (net)
                  0.05    0.00    0.60 v tx_shift_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.60   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.08    0.21    0.23    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00    0.40 ^ tx_shift_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00    0.40   clock reconvergence pessimism
                          0.08    0.48   library hold time
                                  0.48   data required time
-----------------------------------------------------------------------------
                                  0.48   data required time
                                 -0.60   data arrival time
-----------------------------------------------------------------------------
                                  0.13   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.10    0.00    1.09 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.26    0.23    1.33 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.26    0.00    1.33 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    33    0.40    0.27    0.25    1.58 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.27    0.00    1.58 ^ state[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.58   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.08    0.21    0.23   10.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   10.40 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.40   clock reconvergence pessimism
                          0.11   10.51   library recovery time
                                 10.51   data required time
-----------------------------------------------------------------------------
                                 10.51   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  8.93   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.08    0.22    0.23    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.22    0.00    0.40 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.29    0.60    1.00 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.29    0.00    1.00 ^ _250_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.22    0.29    1.29 ^ _250_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _114_ (net)
                  0.22    0.00    1.29 ^ _131_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.21    0.13    1.42 v _131_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _111_ (net)
                  0.21    0.00    1.42 v _132_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.03    0.23    0.18    1.60 ^ _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _125_ (net)
                  0.23    0.00    1.60 ^ _138_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.12    0.11    1.70 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _120_ (net)
                  0.12    0.00    1.70 v _252_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.04    0.18    0.36    2.06 ^ _252_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _122_ (net)
                  0.18    0.00    2.06 ^ _187_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.03    0.15    0.11    2.18 v _187_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _069_ (net)
                  0.15    0.00    2.18 v _195_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.11    0.25    2.43 v _195_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _076_ (net)
                  0.11    0.00    2.43 v _196_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.10    0.25    2.68 v _196_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _077_ (net)
                  0.10    0.00    2.68 v _197_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.22    2.90 ^ _197_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _015_ (net)
                  0.06    0.00    2.90 ^ rx_shift_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.90   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    11    0.08    0.21    0.23   10.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00   10.40 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -2.90   data arrival time
-----------------------------------------------------------------------------
                                  7.40   slack (MET)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.20    0.20 ^ input external delay
     1    0.00    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold2/I (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
     1    0.01    0.10    0.89    1.09 ^ hold2/Z (gf180mcu_fd_sc_mcu9t5v0__dlyc_2)
                                         net26 (net)
                  0.10    0.00    1.09 ^ input1/I (gf180mcu_fd_sc_mcu9t5v0__buf_2)
     3    0.06    0.26    0.23    1.33 ^ input1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_2)
                                         net2 (net)
                  0.26    0.00    1.33 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__buf_12)
    33    0.40    0.27    0.25    1.58 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__buf_12)
                                         net1 (net)
                  0.27    0.00    1.58 ^ state[1]$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                                  1.58   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_2__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    10    0.08    0.21    0.23   10.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_2__leaf_clk (net)
                  0.21    0.00   10.40 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_4)
                          0.00   10.40   clock reconvergence pessimism
                          0.11   10.51   library recovery time
                                 10.51   data required time
-----------------------------------------------------------------------------
                                 10.51   data required time
                                 -1.58   data arrival time
-----------------------------------------------------------------------------
                                  8.93   slack (MET)


Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00    0.17 ^ clkbuf_2_0__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     7    0.08    0.22    0.23    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_0__leaf_clk (net)
                  0.22    0.00    0.40 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     6    0.07    0.29    0.60    1.00 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         bit_count[0] (net)
                  0.29    0.00    1.00 ^ _250_/A (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.22    0.29    1.29 ^ _250_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _114_ (net)
                  0.22    0.00    1.29 ^ _131_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     3    0.04    0.21    0.13    1.42 v _131_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _111_ (net)
                  0.21    0.00    1.42 v _132_/A2 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     3    0.03    0.23    0.18    1.60 ^ _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _125_ (net)
                  0.23    0.00    1.60 ^ _138_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.02    0.12    0.11    1.70 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _120_ (net)
                  0.12    0.00    1.70 v _252_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.04    0.18    0.36    2.06 ^ _252_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _122_ (net)
                  0.18    0.00    2.06 ^ _187_/A1 (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
     2    0.03    0.15    0.11    2.18 v _187_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
                                         _069_ (net)
                  0.15    0.00    2.18 v _195_/A3 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     3    0.02    0.11    0.25    2.43 v _195_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _076_ (net)
                  0.11    0.00    2.43 v _196_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.02    0.10    0.25    2.68 v _196_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _077_ (net)
                  0.10    0.00    2.68 v _197_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.00    0.06    0.22    2.90 ^ _197_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _015_ (net)
                  0.06    0.00    2.90 ^ rx_shift_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  2.90   data arrival time

                         10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock source latency
     1    0.03    0.00    0.00   10.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00   10.00 ^ clkbuf_0_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
     4    0.05    0.15    0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_0_clk (net)
                  0.15    0.00   10.17 ^ clkbuf_2_3__f_clk/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
    11    0.08    0.21    0.23   10.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
                                         clknet_2_3__leaf_clk (net)
                  0.21    0.00   10.40 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.00   10.40   clock reconvergence pessimism
                         -0.10   10.30   library setup time
                                 10.30   data required time
-----------------------------------------------------------------------------
                                 10.30   data required time
                                 -2.90   data arrival time
-----------------------------------------------------------------------------
                                  7.40   slack (MET)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
2.2896764278411865

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8177

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
0.2628780007362366

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
0.2696000039577484

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9751

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: bit_count[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rx_shift_reg[2]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.23    0.40 ^ clkbuf_2_0__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.40 ^ bit_count[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.60    1.00 ^ bit_count[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.29    1.29 ^ _250_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.13    1.42 v _131_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
   0.18    1.60 ^ _132_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.11    1.70 v _138_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.36    2.06 ^ _252_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
   0.11    2.18 v _187_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor2_2)
   0.25    2.43 v _195_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.25    2.68 v _196_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
   0.22    2.90 ^ _197_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
   0.00    2.90 ^ rx_shift_reg[2]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           2.90   data arrival time

  10.00   10.00   clock core_clock (rise edge)
   0.00   10.00   clock source latency
   0.00   10.00 ^ clk (in)
   0.17   10.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.23   10.40 ^ clkbuf_2_3__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00   10.40 ^ rx_shift_reg[2]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00   10.40   clock reconvergence pessimism
  -0.10   10.30   library setup time
          10.30   data required time
---------------------------------------------------------
          10.30   data required time
          -2.90   data arrival time
---------------------------------------------------------
           7.40   slack (MET)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: tx_shift_reg[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: tx_shift_reg[0]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.23    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.40 ^ tx_shift_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.42    0.82 v tx_shift_reg[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.06    0.88 ^ _234_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
   0.05    0.93 v _236_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
   0.00    0.93 v tx_shift_reg[0]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
           0.93   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.23    0.40 ^ clkbuf_2_2__f_clk/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_3)
   0.00    0.40 ^ tx_shift_reg[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
   0.00    0.40   clock reconvergence pessimism
   0.08    0.48   library hold time
           0.48   data required time
---------------------------------------------------------
           0.48   data required time
          -0.93   data arrival time
---------------------------------------------------------
           0.45   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.4011

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.4011

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
2.8984

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
7.3992

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
255.285675

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.77e-03   1.25e-03   2.08e-08   8.02e-03  36.0%
Combinational          7.77e-03   4.34e-03   3.31e-08   1.21e-02  54.4%
Clock                  1.03e-03   1.11e-03   6.04e-09   2.14e-03   9.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.56e-02   6.70e-03   5.99e-08   2.23e-02 100.0%
                          69.9%      30.1%       0.0%
