#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:36:09 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Jul 14 10:53:46 2024
# Process ID: 2157407
# Current directory: /home/user/vivado_project
# Command line: vivado -mode tcl
# Log file: /home/user/vivado_project/vivado.log
# Journal file: /home/user/vivado_project/vivado.jou
# Running On        :user-System-Product-Name
# Platform          :Ubuntu
# Operating System  :Ubuntu 22.04.3 LTS
# Processor Detail  :13th Gen Intel(R) Core(TM) i9-13900K
# CPU Frequency     :5500.000 MHz
# CPU Physical cores:24
# CPU Logical cores :32
# Host memory       :134858 MB
# Swap memory       :2147 MB
# Total Virtual     :137005 MB
# Available Virtual :121616 MB
#-----------------------------------------------------------
read_verilog rtl.v 
/home/user/vivado_project/rtl.v
synth_design -part xcvp1802-lsvc4072-2MP-e-S -top top -flatten_hierarchy full -gated_clock_conversion auto -directive AlternateRoutability -fsm_extraction sequential 
Command: synth_design -part xcvp1802-lsvc4072-2MP-e-S -top top -flatten_hierarchy full -gated_clock_conversion auto -directive AlternateRoutability -fsm_extraction sequential
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvp1802'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvp1802'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2158654
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1898.977 ; gain = 426.648 ; free physical = 48150 ; free virtual = 109432
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-6155] done synthesizing module 'top' (0#1) [/home/user/vivado_project/rtl.v:1]
WARNING: [Synth 8-3917] design top has port y[2139] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2138] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2137] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2136] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2135] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2134] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2133] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2132] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2131] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2130] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2129] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2128] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2127] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2126] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2125] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2124] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2123] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2122] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2121] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2120] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2119] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2118] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2117] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2116] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2115] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2114] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2113] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2112] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2111] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2110] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2109] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2108] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2107] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2106] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2105] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2104] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2103] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2102] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2101] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2100] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2099] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2098] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2097] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2096] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2095] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2094] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2093] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2092] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2091] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2090] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2089] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2088] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2087] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2086] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2085] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2084] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2083] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2082] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2081] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2080] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2079] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2078] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2077] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2076] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2075] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2074] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2073] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2072] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2071] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2070] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2069] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2068] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2067] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2066] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2065] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2064] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2063] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2062] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2061] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2060] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2059] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2058] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2057] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2056] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2055] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2054] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2053] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2052] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2051] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2050] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2049] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2048] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2047] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2046] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2045] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2044] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2043] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2042] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2041] driven by constant 0
WARNING: [Synth 8-3917] design top has port y[2040] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1981.945 ; gain = 509.617 ; free physical = 47744 ; free virtual = 109035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1999.758 ; gain = 527.430 ; free physical = 47730 ; free virtual = 109022
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcvp1802-lsvc4072-2MP-e-S
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcvp1802-lsvc4072-2MP-e-S
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2013.699 ; gain = 541.371 ; free physical = 47727 ; free virtual = 109019
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'forvar27' [/home/user/vivado_project/rtl.v:308]
WARNING: [Synth 8-327] inferring latch for variable 'forvar29' [/home/user/vivado_project/rtl.v:307]
WARNING: [Synth 8-327] inferring latch for variable 'forvar56' [/home/user/vivado_project/rtl.v:293]
WARNING: [Synth 8-327] inferring latch for variable 'forvar69' [/home/user/vivado_project/rtl.v:288]
WARNING: [Synth 8-327] inferring latch for variable 'forvar74' [/home/user/vivado_project/rtl.v:285]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2021.707 ; gain = 549.379 ; free physical = 47650 ; free virtual = 108944
---------------------------------------------------------------------------------
WARNING: [Synth 8-5846] Gated Clock Conversion 'auto' mode requires an XDC file.
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   20 Bit       Adders := 2     
	   3 Input   10 Bit       Adders := 1     
+---XORs : 
	   2 Input     20 Bit         XORs := 2     
	   2 Input     16 Bit         XORs := 2     
	   2 Input     14 Bit         XORs := 1     
	   2 Input     13 Bit         XORs := 2     
	   2 Input     12 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 1     
	   3 Input      9 Bit         XORs := 1     
	   2 Input      8 Bit         XORs := 1     
+---XORs : 
	               24 Bit    Wide XORs := 1     
	               21 Bit    Wide XORs := 1     
	               20 Bit    Wide XORs := 1     
	               19 Bit    Wide XORs := 1     
	               18 Bit    Wide XORs := 1     
	               15 Bit    Wide XORs := 1     
	               10 Bit    Wide XORs := 2     
	                4 Bit    Wide XORs := 1     
	                2 Bit    Wide XORs := 1     
	                1 Bit    Wide XORs := 2     
+---Registers : 
	               22 Bit    Registers := 2     
	               21 Bit    Registers := 3     
	               20 Bit    Registers := 4     
	               19 Bit    Registers := 2     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 2     
	               14 Bit    Registers := 3     
	               13 Bit    Registers := 5     
	               12 Bit    Registers := 9     
	               11 Bit    Registers := 4     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 5     
	                7 Bit    Registers := 5     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Multipliers : 
	              19x19  Multipliers := 1     
	              13x14  Multipliers := 1     
	                8x8  Multipliers := 1     
	                4x5  Multipliers := 1     
	                1x5  Multipliers := 1     
+---Muxes : 
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 1     
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 1     
	   2 Input   22 Bit        Muxes := 3     
	   2 Input   21 Bit        Muxes := 15    
	   2 Input   20 Bit        Muxes := 6     
	   3 Input   20 Bit        Muxes := 1     
	   3 Input   19 Bit        Muxes := 1     
	   2 Input   19 Bit        Muxes := 3     
	   2 Input   18 Bit        Muxes := 5     
	   2 Input   17 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 11    
	   2 Input   15 Bit        Muxes := 11    
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   13 Bit        Muxes := 12    
	   2 Input   12 Bit        Muxes := 15    
	   2 Input   11 Bit        Muxes := 3     
	   3 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    9 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 17    
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 21    
	   2 Input    6 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 7     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 14352 (col length:149)
BRAMs: 9882 (col length: RAMB18 600 RAMB36 300)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
