

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11'
================================================================
* Date:           Thu Feb  5 05:41:05 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    16391|    16391|  0.164 ms|  0.164 ms|  16385|  16385|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_94_10_VITIS_LOOP_97_11  |    16389|    16389|         7|          1|          1|  16384|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    283|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|       0|    109|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     90|    -|
|Register         |        -|    -|      90|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|      90|    482|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |          Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |mul_24s_17s_41_5_1_U193     |mul_24s_17s_41_5_1     |        0|   1|  0|  23|    0|
    |sparsemux_17_3_17_1_1_U191  |sparsemux_17_3_17_1_1  |        0|   0|  0|  43|    0|
    |sparsemux_17_3_24_1_1_U192  |sparsemux_17_3_24_1_1  |        0|   0|  0|  43|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                       |                       |        0|   1|  0| 109|    0|
    +----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln94_1_fu_467_p2       |         +|   0|  0|  22|          15|           1|
    |add_ln94_fu_479_p2         |         +|   0|  0|  16|           9|           1|
    |add_ln99_fu_545_p2         |         +|   0|  0|  14|           7|           1|
    |prod_1_fu_751_p2           |         +|   0|  0|  31|          24|          24|
    |and_ln101_1_fu_837_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln101_2_fu_851_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln101_3_fu_875_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln101_4_fu_881_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln101_5_fu_899_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln101_fu_771_p2        |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln101_1_fu_811_p2     |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln101_2_fu_817_p2     |      icmp|   0|  0|  10|           3|           1|
    |icmp_ln101_fu_795_p2       |      icmp|   0|  0|   9|           2|           2|
    |icmp_ln94_fu_461_p2        |      icmp|   0|  0|  23|          15|          16|
    |icmp_ln99_fu_485_p2        |      icmp|   0|  0|  15|           7|           8|
    |or_ln101_1_fu_913_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln101_2_fu_887_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln101_fu_863_p2         |        or|   0|  0|   2|           1|           1|
    |prod_2_fu_919_p3           |    select|   0|  0|  24|           1|          24|
    |scale_next_2_fu_644_p3     |    select|   0|  0|  17|           1|           1|
    |select_ln101_1_fu_843_p3   |    select|   0|  0|   2|           1|           1|
    |select_ln101_2_fu_905_p3   |    select|   0|  0|  24|           1|          23|
    |select_ln101_fu_823_p3     |    select|   0|  0|   2|           1|           1|
    |select_ln94_fu_499_p3      |    select|   0|  0|   8|           1|           9|
    |select_ln95_1_fu_599_p3    |    select|   0|  0|  17|           1|          17|
    |select_ln95_fu_491_p3      |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xor_ln101_1_fu_831_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln101_2_fu_857_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln101_3_fu_869_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln101_4_fu_893_p2      |       xor|   0|  0|   2|           1|           2|
    |xor_ln101_fu_765_p2        |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 283|         109|         155|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |C_blk_n_W                               |   9|          2|    1|          2|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                 |   9|          2|    9|         18|
    |ap_sig_allocacmp_indvar_flatten13_load  |   9|          2|   15|         30|
    |ap_sig_allocacmp_j_load                 |   9|          2|    7|         14|
    |i_fu_198                                |   9|          2|    9|         18|
    |indvar_flatten13_fu_202                 |   9|          2|   15|         30|
    |j_fu_194                                |   9|          2|    7|         14|
    |scale_reg_1_fu_190                      |   9|          2|   17|         34|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  90|         20|   82|        164|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |i_fu_198                          |   9|   0|    9|          0|
    |icmp_ln99_reg_979                 |   1|   0|    1|          0|
    |indvar_flatten13_fu_202           |  15|   0|   15|          0|
    |j_fu_194                          |   7|   0|    7|          0|
    |prod_2_reg_1085                   |  24|   0|   24|          0|
    |scale_reg_1_fu_190                |  17|   0|   17|          0|
    |tmp_reg_1030                      |   1|   0|    1|          0|
    |trunc_ln99_1_reg_984              |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  90|   0|   90|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|                              RTL Ports                              | Dir | Bits|  Protocol  |                        Source Object                       |    C Type    |
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+
|ap_clk                                                               |   in|    1|  ap_ctrl_hs|       top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11|  return value|
|ap_rst                                                               |   in|    1|  ap_ctrl_hs|       top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11|  return value|
|ap_start                                                             |   in|    1|  ap_ctrl_hs|       top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11|  return value|
|ap_done                                                              |  out|    1|  ap_ctrl_hs|       top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11|  return value|
|ap_idle                                                              |  out|    1|  ap_ctrl_hs|       top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11|  return value|
|ap_ready                                                             |  out|    1|  ap_ctrl_hs|       top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11|  return value|
|m_axi_C_0_AWVALID                                                    |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWREADY                                                    |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWADDR                                                     |  out|   64|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWID                                                       |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWLEN                                                      |  out|   32|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWSIZE                                                     |  out|    3|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWBURST                                                    |  out|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWLOCK                                                     |  out|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWCACHE                                                    |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWPROT                                                     |  out|    3|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWQOS                                                      |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWREGION                                                   |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_AWUSER                                                     |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WVALID                                                     |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WREADY                                                     |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WDATA                                                      |  out|   32|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WSTRB                                                      |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WLAST                                                      |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WID                                                        |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_WUSER                                                      |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARVALID                                                    |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARREADY                                                    |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARADDR                                                     |  out|   64|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARID                                                       |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARLEN                                                      |  out|   32|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARSIZE                                                     |  out|    3|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARBURST                                                    |  out|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARLOCK                                                     |  out|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARCACHE                                                    |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARPROT                                                     |  out|    3|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARQOS                                                      |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARREGION                                                   |  out|    4|       m_axi|                                                           C|       pointer|
|m_axi_C_0_ARUSER                                                     |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RVALID                                                     |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RREADY                                                     |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RDATA                                                      |   in|   32|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RLAST                                                      |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RID                                                        |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RFIFONUM                                                   |   in|    9|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RUSER                                                      |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_RRESP                                                      |   in|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_BVALID                                                     |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_BREADY                                                     |  out|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_BRESP                                                      |   in|    2|       m_axi|                                                           C|       pointer|
|m_axi_C_0_BID                                                        |   in|    1|       m_axi|                                                           C|       pointer|
|m_axi_C_0_BUSER                                                      |   in|    1|       m_axi|                                                           C|       pointer|
|scale_reg                                                            |   in|   17|     ap_none|                                                   scale_reg|        scalar|
|sext_ln94                                                            |   in|   62|     ap_none|                                                   sext_ln94|        scalar|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_address0  |  out|    3|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_ce0       |  out|    1|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_q0        |   in|   17|   ap_memory|  top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_address0    |  out|    3|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_ce0         |  out|    1|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_q0          |   in|   17|   ap_memory|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_address0        |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_address0        |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_address0          |  out|   11|   ap_memory|          top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_ce0               |  out|    1|   ap_memory|          top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_q0                |   in|   24|   ap_memory|          top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_address0        |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_address0        |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_address0        |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_address0        |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_address0        |  out|   11|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_ce0             |  out|    1|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2|         array|
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_q0              |   in|   24|   ap_memory|        top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2|         array|
+---------------------------------------------------------------------+-----+-----+------------+------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 7, States = { 1 2 3 4 5 6 7 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.05>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%scale_reg_1 = alloca i32 1" [top.cpp:95]   --->   Operation 10 'alloca' 'scale_reg_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [top.cpp:97]   --->   Operation 11 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [top.cpp:94]   --->   Operation 12 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 13 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln94_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln94"   --->   Operation 14 'read' 'sext_ln94_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%scale_reg_read = read i17 @_ssdm_op_Read.ap_auto.i17, i17 %scale_reg"   --->   Operation 15 'read' 'scale_reg_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln94_cast = sext i62 %sext_ln94_read"   --->   Operation 16 'sext' 'sext_ln94_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %C, void @empty_7, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_3, void @empty_4, void @empty_6, i32 16, i32 16, i32 16, i32 16, void @empty_6, void @empty_6, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.48ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten13"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 35 [1/1] (0.48ns)   --->   "%store_ln94 = store i9 0, i9 %i" [top.cpp:94]   --->   Operation 35 'store' 'store_ln94' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 36 [1/1] (0.48ns)   --->   "%store_ln97 = store i7 0, i7 %j" [top.cpp:97]   --->   Operation 36 'store' 'store_ln97' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 37 [1/1] (0.48ns)   --->   "%store_ln95 = store i17 %scale_reg_read, i17 %scale_reg_1" [top.cpp:95]   --->   Operation 37 'store' 'store_ln95' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body116"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i15 %indvar_flatten13" [top.cpp:94]   --->   Operation 39 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %C"   --->   Operation 40 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (1.00ns)   --->   "%icmp_ln94 = icmp_eq  i15 %indvar_flatten13_load, i15 16384" [top.cpp:94]   --->   Operation 41 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (1.00ns)   --->   "%add_ln94_1 = add i15 %indvar_flatten13_load, i15 1" [top.cpp:94]   --->   Operation 42 'add' 'add_ln94_1' <Predicate = true> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln94 = br i1 %icmp_ln94, void %fpga_resource_hint.cond.end.0, void %for.end136.exitStub" [top.cpp:94]   --->   Operation 43 'br' 'br_ln94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [top.cpp:99]   --->   Operation 44 'load' 'j_load' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [top.cpp:94]   --->   Operation 45 'load' 'i_load' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.92ns)   --->   "%add_ln94 = add i9 %i_load, i9 1" [top.cpp:94]   --->   Operation 46 'add' 'add_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.92> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.92> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.89ns)   --->   "%icmp_ln99 = icmp_eq  i7 %j_load, i7 64" [top.cpp:99]   --->   Operation 47 'icmp' 'icmp_ln99' <Predicate = (!icmp_ln94)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.42ns)   --->   "%select_ln95 = select i1 %icmp_ln99, i7 0, i7 %j_load" [top.cpp:95]   --->   Operation 48 'select' 'select_ln95' <Predicate = (!icmp_ln94)> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.45ns)   --->   "%select_ln94 = select i1 %icmp_ln99, i9 %add_ln94, i9 %i_load" [top.cpp:94]   --->   Operation 49 'select' 'select_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.45> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln99 = trunc i9 %select_ln94" [top.cpp:99]   --->   Operation 50 'trunc' 'trunc_ln99' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln99_1 = trunc i7 %select_ln95" [top.cpp:99]   --->   Operation 51 'trunc' 'trunc_ln99_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %select_ln95, i32 3, i32 5" [top.cpp:95]   --->   Operation 52 'partselect' 'lshr_ln3' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln99, i3 %lshr_ln3" [top.cpp:101]   --->   Operation 53 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln101_1 = zext i11 %tmp_s" [top.cpp:101]   --->   Operation 54 'zext' 'zext_ln101_1' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7, i64 0, i64 %zext_ln101_1" [top.cpp:101]   --->   Operation 55 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6, i64 0, i64 %zext_ln101_1" [top.cpp:101]   --->   Operation 56 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5, i64 0, i64 %zext_ln101_1" [top.cpp:101]   --->   Operation 57 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4, i64 0, i64 %zext_ln101_1" [top.cpp:101]   --->   Operation 58 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3, i64 0, i64 %zext_ln101_1" [top.cpp:101]   --->   Operation 59 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2, i64 0, i64 %zext_ln101_1" [top.cpp:101]   --->   Operation 60 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1, i64 0, i64 %zext_ln101_1" [top.cpp:101]   --->   Operation 61 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr = getelementptr i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp, i64 0, i64 %zext_ln101_1" [top.cpp:101]   --->   Operation 62 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.89ns)   --->   "%add_ln99 = add i7 %select_ln95, i7 1" [top.cpp:99]   --->   Operation 63 'add' 'add_ln99' <Predicate = (!icmp_ln94)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i3 @_ssdm_op_PartSelect.i3.i7.i32.i32, i7 %add_ln99, i32 3, i32 5" [top.cpp:99]   --->   Operation 64 'partselect' 'lshr_ln4' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i3 %lshr_ln4" [top.cpp:99]   --->   Operation 65 'zext' 'zext_ln99' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %add_ln99, i32 6" [top.cpp:99]   --->   Operation 66 'bitselect' 'tmp' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7, i64 0, i64 %zext_ln99" [top.cpp:99]   --->   Operation 67 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6, i64 0, i64 %zext_ln99" [top.cpp:99]   --->   Operation 68 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5, i64 0, i64 %zext_ln99" [top.cpp:99]   --->   Operation 69 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4, i64 0, i64 %zext_ln99" [top.cpp:99]   --->   Operation 70 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3, i64 0, i64 %zext_ln99" [top.cpp:99]   --->   Operation 71 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2, i64 0, i64 %zext_ln99" [top.cpp:99]   --->   Operation 72 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1, i64 0, i64 %zext_ln99" [top.cpp:99]   --->   Operation 73 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr = getelementptr i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem, i64 0, i64 %zext_ln99" [top.cpp:99]   --->   Operation 74 'getelementptr' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_1 : Operation 75 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" [top.cpp:99]   --->   Operation 75 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 76 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" [top.cpp:99]   --->   Operation 76 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 77 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" [top.cpp:99]   --->   Operation 77 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 78 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" [top.cpp:99]   --->   Operation 78 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 79 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" [top.cpp:99]   --->   Operation 79 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 80 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" [top.cpp:99]   --->   Operation 80 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 81 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" [top.cpp:99]   --->   Operation 81 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 82 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" [top.cpp:99]   --->   Operation 82 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_1 : Operation 83 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" [top.cpp:101]   --->   Operation 83 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 84 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" [top.cpp:101]   --->   Operation 84 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 85 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" [top.cpp:101]   --->   Operation 85 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 86 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" [top.cpp:101]   --->   Operation 86 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 87 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" [top.cpp:101]   --->   Operation 87 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 88 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" [top.cpp:101]   --->   Operation 88 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 89 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" [top.cpp:101]   --->   Operation 89 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 90 [2/2] (1.35ns)   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" [top.cpp:101]   --->   Operation 90 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load' <Predicate = (!icmp_ln94)> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_1 : Operation 91 [1/1] (0.48ns)   --->   "%store_ln94 = store i15 %add_ln94_1, i15 %indvar_flatten13" [top.cpp:94]   --->   Operation 91 'store' 'store_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.48>
ST_1 : Operation 92 [1/1] (0.48ns)   --->   "%store_ln94 = store i9 %select_ln94, i9 %i" [top.cpp:94]   --->   Operation 92 'store' 'store_ln94' <Predicate = (!icmp_ln94)> <Delay = 0.48>
ST_1 : Operation 93 [1/1] (0.48ns)   --->   "%store_ln97 = store i7 %add_ln99, i7 %j" [top.cpp:97]   --->   Operation 93 'store' 'store_ln97' <Predicate = (!icmp_ln94)> <Delay = 0.48>

State 2 <SV = 1> <Delay = 3.97>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%scale_reg_1_load = load i17 %scale_reg_1" [top.cpp:95]   --->   Operation 94 'load' 'scale_reg_1_load' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (0.42ns)   --->   "%select_ln95_1 = select i1 %icmp_ln99, i17 %scale_reg_read, i17 %scale_reg_1_load" [top.cpp:95]   --->   Operation 95 'select' 'select_ln95_1' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 96 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr" [top.cpp:99]   --->   Operation 96 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 97 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr" [top.cpp:99]   --->   Operation 97 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 98 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr" [top.cpp:99]   --->   Operation 98 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 99 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr" [top.cpp:99]   --->   Operation 99 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 100 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr" [top.cpp:99]   --->   Operation 100 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 101 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr" [top.cpp:99]   --->   Operation 101 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 102 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr" [top.cpp:99]   --->   Operation 102 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 103 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load = load i3 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr" [top.cpp:99]   --->   Operation 103 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_1P_BRAM">   --->   Core 89 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 17> <Depth = 8> <RAM>
ST_2 : Operation 104 [1/1] (0.83ns)   --->   "%scale_next = sparsemux i17 @_ssdm_op_SparseMux.ap_auto.8i17.i17.i3, i3 7, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load, i3 0, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load, i3 1, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load, i3 2, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load, i3 3, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load, i3 4, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load, i3 5, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load, i3 6, i17 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load, i17 0, i3 %trunc_ln99_1" [top.cpp:99]   --->   Operation 104 'sparsemux' 'scale_next' <Predicate = (!tmp)> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.42ns)   --->   "%scale_next_2 = select i1 %tmp, i17 0, i17 %scale_next" [top.cpp:99]   --->   Operation 105 'select' 'scale_next_2' <Predicate = true> <Delay = 0.42> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 106 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr" [top.cpp:101]   --->   Operation 106 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 107 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr" [top.cpp:101]   --->   Operation 107 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 108 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr" [top.cpp:101]   --->   Operation 108 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 109 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr" [top.cpp:101]   --->   Operation 109 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 110 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr" [top.cpp:101]   --->   Operation 110 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 111 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr" [top.cpp:101]   --->   Operation 111 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 112 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr" [top.cpp:101]   --->   Operation 112 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 113 [1/2] ( I:1.35ns O:1.35ns )   --->   "%top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load = load i11 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr" [top.cpp:101]   --->   Operation 113 'load' 'top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM_T2P_BRAM">   --->   Core 98 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 2048> <RAM>
ST_2 : Operation 114 [1/1] (0.83ns)   --->   "%tmp_1 = sparsemux i24 @_ssdm_op_SparseMux.ap_auto.8i24.i24.i3, i3 0, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load, i3 1, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load, i3 2, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load, i3 3, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load, i3 4, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load, i3 5, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load, i3 6, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load, i3 7, i24 %top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load, i24 0, i3 %trunc_ln99_1" [top.cpp:101]   --->   Operation 114 'sparsemux' 'tmp_1' <Predicate = true> <Delay = 0.83> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 149 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i24 %tmp_1" [top.cpp:101]   --->   Operation 115 'sext' 'sext_ln101' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln101_1 = sext i17 %select_ln95_1" [top.cpp:101]   --->   Operation 116 'sext' 'sext_ln101_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [5/5] (1.79ns)   --->   "%mul_ln101 = mul i41 %sext_ln101, i41 %sext_ln101_1" [top.cpp:101]   --->   Operation 117 'mul' 'mul_ln101' <Predicate = true> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.48ns)   --->   "%store_ln95 = store i17 %scale_next_2, i17 %scale_reg_1" [top.cpp:95]   --->   Operation 118 'store' 'store_ln95' <Predicate = true> <Delay = 0.48>

State 3 <SV = 2> <Delay = 1.79>
ST_3 : Operation 119 [4/5] (1.79ns)   --->   "%mul_ln101 = mul i41 %sext_ln101, i41 %sext_ln101_1" [top.cpp:101]   --->   Operation 119 'mul' 'mul_ln101' <Predicate = true> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 1.79>
ST_4 : Operation 120 [3/5] (1.79ns)   --->   "%mul_ln101 = mul i41 %sext_ln101, i41 %sext_ln101_1" [top.cpp:101]   --->   Operation 120 'mul' 'mul_ln101' <Predicate = true> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 1.79>
ST_5 : Operation 121 [2/5] (1.79ns)   --->   "%mul_ln101 = mul i41 %sext_ln101, i41 %sext_ln101_1" [top.cpp:101]   --->   Operation 121 'mul' 'mul_ln101' <Predicate = true> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.32>
ST_6 : Operation 122 [1/5] (1.79ns)   --->   "%mul_ln101 = mul i41 %sext_ln101, i41 %sext_ln101_1" [top.cpp:101]   --->   Operation 122 'mul' 'mul_ln101' <Predicate = true> <Delay = 1.79> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 4> <II = 1> <Delay = 3.66> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%sext_ln102 = sext i41 %mul_ln101" [top.cpp:102]   --->   Operation 123 'sext' 'sext_ln102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "%specfucore_ln102 = specfucore void @_ssdm_op_SpecFUCore, i41 %mul_ln101, i64 12, i64 3, i64 4" [top.cpp:102]   --->   Operation 124 'specfucore' 'specfucore_ln102' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln102, i32 47" [top.cpp:101]   --->   Operation 125 'bitselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%prod = partselect i24 @_ssdm_op_PartSelect.i24.i41.i32.i32, i41 %mul_ln101, i32 14, i32 37" [top.cpp:101]   --->   Operation 126 'partselect' 'prod' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln102, i32 13" [top.cpp:101]   --->   Operation 127 'bitselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node and_ln101)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln102, i32 37" [top.cpp:101]   --->   Operation 128 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln101 = zext i1 %tmp_3" [top.cpp:101]   --->   Operation 129 'zext' 'zext_ln101' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (1.10ns)   --->   "%prod_1 = add i24 %prod, i24 %zext_ln101" [top.cpp:101]   --->   Operation 130 'add' 'prod_1' <Predicate = true> <Delay = 1.10> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i24.i32, i24 %prod_1, i32 23" [top.cpp:101]   --->   Operation 131 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node and_ln101)   --->   "%xor_ln101 = xor i1 %tmp_5, i1 1" [top.cpp:101]   --->   Operation 132 'xor' 'xor_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln101 = and i1 %tmp_4, i1 %xor_ln101" [top.cpp:101]   --->   Operation 133 'and' 'and_ln101' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node and_ln101_4)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i48.i32, i48 %sext_ln102, i32 38" [top.cpp:101]   --->   Operation 134 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i2 @_ssdm_op_PartSelect.i2.i41.i32.i32, i41 %mul_ln101, i32 39, i32 40" [top.cpp:101]   --->   Operation 135 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.62ns)   --->   "%icmp_ln101 = icmp_eq  i2 %tmp_7, i2 3" [top.cpp:101]   --->   Operation 136 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i3 @_ssdm_op_PartSelect.i3.i41.i32.i32, i41 %mul_ln101, i32 38, i32 40" [top.cpp:101]   --->   Operation 137 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.74ns)   --->   "%icmp_ln101_1 = icmp_eq  i3 %tmp_8, i3 7" [top.cpp:101]   --->   Operation 138 'icmp' 'icmp_ln101_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 139 [1/1] (0.74ns)   --->   "%icmp_ln101_2 = icmp_eq  i3 %tmp_8, i3 0" [top.cpp:101]   --->   Operation 139 'icmp' 'icmp_ln101_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node and_ln101_3)   --->   "%select_ln101 = select i1 %and_ln101, i1 %icmp_ln101_1, i1 %icmp_ln101_2" [top.cpp:101]   --->   Operation 140 'select' 'select_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node and_ln101_4)   --->   "%xor_ln101_1 = xor i1 %tmp_6, i1 1" [top.cpp:101]   --->   Operation 141 'xor' 'xor_ln101_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln101_4)   --->   "%and_ln101_1 = and i1 %icmp_ln101, i1 %xor_ln101_1" [top.cpp:101]   --->   Operation 142 'and' 'and_ln101_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node and_ln101_4)   --->   "%select_ln101_1 = select i1 %and_ln101, i1 %and_ln101_1, i1 %icmp_ln101_1" [top.cpp:101]   --->   Operation 143 'select' 'select_ln101_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node or_ln101_1)   --->   "%and_ln101_2 = and i1 %and_ln101, i1 %icmp_ln101_1" [top.cpp:101]   --->   Operation 144 'and' 'and_ln101_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node and_ln101_3)   --->   "%xor_ln101_2 = xor i1 %select_ln101, i1 1" [top.cpp:101]   --->   Operation 145 'xor' 'xor_ln101_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln101_3)   --->   "%or_ln101 = or i1 %tmp_5, i1 %xor_ln101_2" [top.cpp:101]   --->   Operation 146 'or' 'or_ln101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln101_3)   --->   "%xor_ln101_3 = xor i1 %tmp_2, i1 1" [top.cpp:101]   --->   Operation 147 'xor' 'xor_ln101_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 148 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln101_3 = and i1 %or_ln101, i1 %xor_ln101_3" [top.cpp:101]   --->   Operation 148 'and' 'and_ln101_3' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 149 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln101_4 = and i1 %tmp_5, i1 %select_ln101_1" [top.cpp:101]   --->   Operation 149 'and' 'and_ln101_4' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node or_ln101_1)   --->   "%or_ln101_2 = or i1 %and_ln101_2, i1 %and_ln101_4" [top.cpp:101]   --->   Operation 150 'or' 'or_ln101_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node or_ln101_1)   --->   "%xor_ln101_4 = xor i1 %or_ln101_2, i1 1" [top.cpp:101]   --->   Operation 151 'xor' 'xor_ln101_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node or_ln101_1)   --->   "%and_ln101_5 = and i1 %tmp_2, i1 %xor_ln101_4" [top.cpp:101]   --->   Operation 152 'and' 'and_ln101_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node prod_2)   --->   "%select_ln101_2 = select i1 %and_ln101_3, i24 8388607, i24 8388608" [top.cpp:101]   --->   Operation 153 'select' 'select_ln101_2' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln101_1 = or i1 %and_ln101_3, i1 %and_ln101_5" [top.cpp:101]   --->   Operation 154 'or' 'or_ln101_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.43ns) (out node of the LUT)   --->   "%prod_2 = select i1 %or_ln101_1, i24 %select_ln101_2, i24 %prod_1" [top.cpp:101]   --->   Operation 155 'select' 'prod_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 165 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 165 'ret' 'ret_ln0' <Predicate = (icmp_ln94)> <Delay = 0.48>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 156 [1/1] (0.00ns)   --->   "%C_addr = getelementptr i32 %C, i64 %sext_ln94_cast" [top.cpp:94]   --->   Operation 156 'getelementptr' 'C_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_94_10_VITIS_LOOP_97_11_str"   --->   Operation 157 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16384, i64 16384, i64 16384"   --->   Operation 158 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%specpipeline_ln98 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [top.cpp:98]   --->   Operation 159 'specpipeline' 'specpipeline_ln98' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [1/1] (0.00ns)   --->   "%rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_12" [top.cpp:101]   --->   Operation 160 'specregionbegin' 'rbegin' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 161 [1/1] (0.00ns)   --->   "%rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_12, i32 %rbegin" [top.cpp:101]   --->   Operation 161 'specregionend' 'rend' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i24 %prod_2" [top.cpp:104]   --->   Operation 162 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 163 [1/1] (7.30ns)   --->   "%write_ln104 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %C_addr, i32 %zext_ln104, i4 15" [top.cpp:104]   --->   Operation 163 'write' 'write_ln104' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%br_ln97 = br void %for.body116" [top.cpp:97]   --->   Operation 164 'br' 'br_ln97' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ scale_reg]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln94]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
scale_reg_1                                                     (alloca           ) [ 01100000]
j                                                               (alloca           ) [ 01000000]
i                                                               (alloca           ) [ 01000000]
indvar_flatten13                                                (alloca           ) [ 01000000]
sext_ln94_read                                                  (read             ) [ 00000000]
scale_reg_read                                                  (read             ) [ 01100000]
sext_ln94_cast                                                  (sext             ) [ 01111111]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specmemcore_ln0                                                 (specmemcore      ) [ 00000000]
specinterface_ln0                                               (specinterface    ) [ 00000000]
store_ln0                                                       (store            ) [ 00000000]
store_ln94                                                      (store            ) [ 00000000]
store_ln97                                                      (store            ) [ 00000000]
store_ln95                                                      (store            ) [ 00000000]
br_ln0                                                          (br               ) [ 00000000]
indvar_flatten13_load                                           (load             ) [ 00000000]
specbitsmap_ln0                                                 (specbitsmap      ) [ 00000000]
icmp_ln94                                                       (icmp             ) [ 01111110]
add_ln94_1                                                      (add              ) [ 00000000]
br_ln94                                                         (br               ) [ 00000000]
j_load                                                          (load             ) [ 00000000]
i_load                                                          (load             ) [ 00000000]
add_ln94                                                        (add              ) [ 00000000]
icmp_ln99                                                       (icmp             ) [ 01100000]
select_ln95                                                     (select           ) [ 00000000]
select_ln94                                                     (select           ) [ 00000000]
trunc_ln99                                                      (trunc            ) [ 00000000]
trunc_ln99_1                                                    (trunc            ) [ 01100000]
lshr_ln3                                                        (partselect       ) [ 00000000]
tmp_s                                                           (bitconcatenate   ) [ 00000000]
zext_ln101_1                                                    (zext             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr       (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr         (getelementptr    ) [ 01100000]
add_ln99                                                        (add              ) [ 00000000]
lshr_ln4                                                        (partselect       ) [ 00000000]
zext_ln99                                                       (zext             ) [ 00000000]
tmp                                                             (bitselect        ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr (getelementptr    ) [ 01100000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr   (getelementptr    ) [ 01100000]
store_ln94                                                      (store            ) [ 00000000]
store_ln94                                                      (store            ) [ 00000000]
store_ln97                                                      (store            ) [ 00000000]
scale_reg_1_load                                                (load             ) [ 00000000]
select_ln95_1                                                   (select           ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load   (load             ) [ 00000000]
scale_next                                                      (sparsemux        ) [ 00000000]
scale_next_2                                                    (select           ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load       (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load       (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load         (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load       (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load       (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load       (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load       (load             ) [ 00000000]
top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load       (load             ) [ 00000000]
tmp_1                                                           (sparsemux        ) [ 00000000]
sext_ln101                                                      (sext             ) [ 01011110]
sext_ln101_1                                                    (sext             ) [ 01011110]
store_ln95                                                      (store            ) [ 00000000]
mul_ln101                                                       (mul              ) [ 00000000]
sext_ln102                                                      (sext             ) [ 00000000]
specfucore_ln102                                                (specfucore       ) [ 00000000]
tmp_2                                                           (bitselect        ) [ 00000000]
prod                                                            (partselect       ) [ 00000000]
tmp_3                                                           (bitselect        ) [ 00000000]
tmp_4                                                           (bitselect        ) [ 00000000]
zext_ln101                                                      (zext             ) [ 00000000]
prod_1                                                          (add              ) [ 00000000]
tmp_5                                                           (bitselect        ) [ 00000000]
xor_ln101                                                       (xor              ) [ 00000000]
and_ln101                                                       (and              ) [ 00000000]
tmp_6                                                           (bitselect        ) [ 00000000]
tmp_7                                                           (partselect       ) [ 00000000]
icmp_ln101                                                      (icmp             ) [ 00000000]
tmp_8                                                           (partselect       ) [ 00000000]
icmp_ln101_1                                                    (icmp             ) [ 00000000]
icmp_ln101_2                                                    (icmp             ) [ 00000000]
select_ln101                                                    (select           ) [ 00000000]
xor_ln101_1                                                     (xor              ) [ 00000000]
and_ln101_1                                                     (and              ) [ 00000000]
select_ln101_1                                                  (select           ) [ 00000000]
and_ln101_2                                                     (and              ) [ 00000000]
xor_ln101_2                                                     (xor              ) [ 00000000]
or_ln101                                                        (or               ) [ 00000000]
xor_ln101_3                                                     (xor              ) [ 00000000]
and_ln101_3                                                     (and              ) [ 00000000]
and_ln101_4                                                     (and              ) [ 00000000]
or_ln101_2                                                      (or               ) [ 00000000]
xor_ln101_4                                                     (xor              ) [ 00000000]
and_ln101_5                                                     (and              ) [ 00000000]
select_ln101_2                                                  (select           ) [ 00000000]
or_ln101_1                                                      (or               ) [ 00000000]
prod_2                                                          (select           ) [ 01000001]
C_addr                                                          (getelementptr    ) [ 00000000]
specloopname_ln0                                                (specloopname     ) [ 00000000]
speclooptripcount_ln0                                           (speclooptripcount) [ 00000000]
specpipeline_ln98                                               (specpipeline     ) [ 00000000]
rbegin                                                          (specregionbegin  ) [ 00000000]
rend                                                            (specregionend    ) [ 00000000]
zext_ln104                                                      (zext             ) [ 00000000]
write_ln104                                                     (write            ) [ 00000000]
br_ln97                                                         (br               ) [ 00000000]
ret_ln0                                                         (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="scale_reg">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale_reg"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="C">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="C"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sext_ln94">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln94"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i17"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i17.i17.i3"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.8i24.i24.i3"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecFUCore"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i48.i32"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i41.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_94_10_VITIS_LOOP_97_11_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="188" class="1001" name="const_188">
<pin_list>
<pin id="189" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="190" class="1004" name="scale_reg_1_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="1" slack="0"/>
<pin id="192" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scale_reg_1/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="j_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="1" slack="0"/>
<pin id="196" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="i_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="0"/>
<pin id="200" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="indvar_flatten13_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="0"/>
<pin id="204" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten13/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="sext_ln94_read_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="62" slack="0"/>
<pin id="208" dir="0" index="1" bw="62" slack="0"/>
<pin id="209" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln94_read/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="scale_reg_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="17" slack="0"/>
<pin id="214" dir="0" index="1" bw="17" slack="0"/>
<pin id="215" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_reg_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="24" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="11" slack="0"/>
<pin id="222" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="24" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="11" slack="0"/>
<pin id="229" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="24" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="11" slack="0"/>
<pin id="236" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr/1 "/>
</bind>
</comp>

<comp id="239" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="24" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="11" slack="0"/>
<pin id="243" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="24" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="11" slack="0"/>
<pin id="250" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="24" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="11" slack="0"/>
<pin id="257" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr_gep_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="24" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="0" index="2" bw="11" slack="0"/>
<pin id="264" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr_gep_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="24" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="0" index="2" bw="11" slack="0"/>
<pin id="271" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr/1 "/>
</bind>
</comp>

<comp id="274" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr_gep_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="17" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="0" index="2" bw="3" slack="0"/>
<pin id="278" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr/1 "/>
</bind>
</comp>

<comp id="281" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr_gep_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="17" slack="0"/>
<pin id="283" dir="0" index="1" bw="1" slack="0"/>
<pin id="284" dir="0" index="2" bw="3" slack="0"/>
<pin id="285" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr_gep_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="17" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="0" index="2" bw="3" slack="0"/>
<pin id="292" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr/1 "/>
</bind>
</comp>

<comp id="295" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="17" slack="0"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="3" slack="0"/>
<pin id="299" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr_gep_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="17" slack="0"/>
<pin id="304" dir="0" index="1" bw="1" slack="0"/>
<pin id="305" dir="0" index="2" bw="3" slack="0"/>
<pin id="306" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr/1 "/>
</bind>
</comp>

<comp id="309" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="17" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="3" slack="0"/>
<pin id="313" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="17" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="3" slack="0"/>
<pin id="320" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr/1 "/>
</bind>
</comp>

<comp id="323" class="1004" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="17" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="3" slack="0"/>
<pin id="327" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr/1 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="3" slack="0"/>
<pin id="332" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="3" slack="0"/>
<pin id="338" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="3" slack="0"/>
<pin id="344" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load/1 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="3" slack="0"/>
<pin id="350" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="grp_access_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="3" slack="0"/>
<pin id="356" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="358" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load/1 "/>
</bind>
</comp>

<comp id="360" class="1004" name="grp_access_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="3" slack="0"/>
<pin id="362" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="363" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="364" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="grp_access_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="3" slack="0"/>
<pin id="368" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="369" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="370" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="3" slack="0"/>
<pin id="374" dir="0" index="1" bw="17" slack="2147483647"/>
<pin id="375" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load/1 "/>
</bind>
</comp>

<comp id="378" class="1004" name="grp_access_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="11" slack="0"/>
<pin id="380" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="382" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="grp_access_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="11" slack="0"/>
<pin id="386" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="387" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="388" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load/1 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_access_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="11" slack="0"/>
<pin id="392" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="grp_access_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="11" slack="0"/>
<pin id="398" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="399" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="400" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="grp_access_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="11" slack="0"/>
<pin id="404" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="405" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="grp_access_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="11" slack="0"/>
<pin id="410" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="411" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="412" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load/1 "/>
</bind>
</comp>

<comp id="414" class="1004" name="grp_access_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="11" slack="0"/>
<pin id="416" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="417" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load/1 "/>
</bind>
</comp>

<comp id="420" class="1004" name="grp_access_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="11" slack="0"/>
<pin id="422" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="423" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="424" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="write_ln104_write_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="0" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="0" index="2" bw="24" slack="0"/>
<pin id="430" dir="0" index="3" bw="1" slack="0"/>
<pin id="431" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln104/7 "/>
</bind>
</comp>

<comp id="434" class="1004" name="sext_ln94_cast_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="62" slack="0"/>
<pin id="436" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln94_cast/1 "/>
</bind>
</comp>

<comp id="438" class="1004" name="store_ln0_store_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="15" slack="0"/>
<pin id="441" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="443" class="1004" name="store_ln94_store_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="1" slack="0"/>
<pin id="445" dir="0" index="1" bw="9" slack="0"/>
<pin id="446" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="448" class="1004" name="store_ln97_store_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="7" slack="0"/>
<pin id="451" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="453" class="1004" name="store_ln95_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="17" slack="0"/>
<pin id="455" dir="0" index="1" bw="17" slack="0"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/1 "/>
</bind>
</comp>

<comp id="458" class="1004" name="indvar_flatten13_load_load_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="15" slack="0"/>
<pin id="460" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten13_load/1 "/>
</bind>
</comp>

<comp id="461" class="1004" name="icmp_ln94_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="15" slack="0"/>
<pin id="463" dir="0" index="1" bw="15" slack="0"/>
<pin id="464" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln94/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln94_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="15" slack="0"/>
<pin id="469" dir="0" index="1" bw="1" slack="0"/>
<pin id="470" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_1/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="j_load_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="7" slack="0"/>
<pin id="475" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="i_load_load_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="9" slack="0"/>
<pin id="478" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/1 "/>
</bind>
</comp>

<comp id="479" class="1004" name="add_ln94_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="9" slack="0"/>
<pin id="481" dir="0" index="1" bw="1" slack="0"/>
<pin id="482" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/1 "/>
</bind>
</comp>

<comp id="485" class="1004" name="icmp_ln99_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="7" slack="0"/>
<pin id="487" dir="0" index="1" bw="7" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln99/1 "/>
</bind>
</comp>

<comp id="491" class="1004" name="select_ln95_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="7" slack="0"/>
<pin id="494" dir="0" index="2" bw="7" slack="0"/>
<pin id="495" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln95/1 "/>
</bind>
</comp>

<comp id="499" class="1004" name="select_ln94_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="1" slack="0"/>
<pin id="501" dir="0" index="1" bw="9" slack="0"/>
<pin id="502" dir="0" index="2" bw="9" slack="0"/>
<pin id="503" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln94/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="trunc_ln99_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="9" slack="0"/>
<pin id="509" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln99/1 "/>
</bind>
</comp>

<comp id="511" class="1004" name="trunc_ln99_1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="7" slack="0"/>
<pin id="513" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln99_1/1 "/>
</bind>
</comp>

<comp id="515" class="1004" name="lshr_ln3_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="3" slack="0"/>
<pin id="517" dir="0" index="1" bw="7" slack="0"/>
<pin id="518" dir="0" index="2" bw="3" slack="0"/>
<pin id="519" dir="0" index="3" bw="4" slack="0"/>
<pin id="520" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="tmp_s_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="11" slack="0"/>
<pin id="527" dir="0" index="1" bw="8" slack="0"/>
<pin id="528" dir="0" index="2" bw="3" slack="0"/>
<pin id="529" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln101_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="11" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101_1/1 "/>
</bind>
</comp>

<comp id="545" class="1004" name="add_ln99_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="7" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln99/1 "/>
</bind>
</comp>

<comp id="551" class="1004" name="lshr_ln4_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="3" slack="0"/>
<pin id="553" dir="0" index="1" bw="7" slack="0"/>
<pin id="554" dir="0" index="2" bw="3" slack="0"/>
<pin id="555" dir="0" index="3" bw="4" slack="0"/>
<pin id="556" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/1 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln99_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="3" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln99/1 "/>
</bind>
</comp>

<comp id="573" class="1004" name="tmp_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="1" slack="0"/>
<pin id="575" dir="0" index="1" bw="7" slack="0"/>
<pin id="576" dir="0" index="2" bw="4" slack="0"/>
<pin id="577" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="581" class="1004" name="store_ln94_store_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="15" slack="0"/>
<pin id="583" dir="0" index="1" bw="15" slack="0"/>
<pin id="584" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="586" class="1004" name="store_ln94_store_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="9" slack="0"/>
<pin id="588" dir="0" index="1" bw="9" slack="0"/>
<pin id="589" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln94/1 "/>
</bind>
</comp>

<comp id="591" class="1004" name="store_ln97_store_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="7" slack="0"/>
<pin id="593" dir="0" index="1" bw="7" slack="0"/>
<pin id="594" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="596" class="1004" name="scale_reg_1_load_load_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="17" slack="1"/>
<pin id="598" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="scale_reg_1_load/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="select_ln95_1_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="1" slack="1"/>
<pin id="601" dir="0" index="1" bw="17" slack="1"/>
<pin id="602" dir="0" index="2" bw="17" slack="0"/>
<pin id="603" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln95_1/2 "/>
</bind>
</comp>

<comp id="605" class="1004" name="scale_next_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="17" slack="0"/>
<pin id="607" dir="0" index="1" bw="3" slack="0"/>
<pin id="608" dir="0" index="2" bw="17" slack="0"/>
<pin id="609" dir="0" index="3" bw="3" slack="0"/>
<pin id="610" dir="0" index="4" bw="17" slack="0"/>
<pin id="611" dir="0" index="5" bw="3" slack="0"/>
<pin id="612" dir="0" index="6" bw="17" slack="0"/>
<pin id="613" dir="0" index="7" bw="3" slack="0"/>
<pin id="614" dir="0" index="8" bw="17" slack="0"/>
<pin id="615" dir="0" index="9" bw="3" slack="0"/>
<pin id="616" dir="0" index="10" bw="17" slack="0"/>
<pin id="617" dir="0" index="11" bw="3" slack="0"/>
<pin id="618" dir="0" index="12" bw="17" slack="0"/>
<pin id="619" dir="0" index="13" bw="3" slack="0"/>
<pin id="620" dir="0" index="14" bw="17" slack="0"/>
<pin id="621" dir="0" index="15" bw="3" slack="0"/>
<pin id="622" dir="0" index="16" bw="17" slack="0"/>
<pin id="623" dir="0" index="17" bw="17" slack="0"/>
<pin id="624" dir="0" index="18" bw="3" slack="1"/>
<pin id="625" dir="1" index="19" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="scale_next/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="scale_next_2_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="1"/>
<pin id="646" dir="0" index="1" bw="17" slack="0"/>
<pin id="647" dir="0" index="2" bw="17" slack="0"/>
<pin id="648" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="scale_next_2/2 "/>
</bind>
</comp>

<comp id="651" class="1004" name="tmp_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="24" slack="0"/>
<pin id="653" dir="0" index="1" bw="3" slack="0"/>
<pin id="654" dir="0" index="2" bw="24" slack="0"/>
<pin id="655" dir="0" index="3" bw="3" slack="0"/>
<pin id="656" dir="0" index="4" bw="24" slack="0"/>
<pin id="657" dir="0" index="5" bw="3" slack="0"/>
<pin id="658" dir="0" index="6" bw="24" slack="0"/>
<pin id="659" dir="0" index="7" bw="3" slack="0"/>
<pin id="660" dir="0" index="8" bw="24" slack="0"/>
<pin id="661" dir="0" index="9" bw="3" slack="0"/>
<pin id="662" dir="0" index="10" bw="24" slack="0"/>
<pin id="663" dir="0" index="11" bw="3" slack="0"/>
<pin id="664" dir="0" index="12" bw="24" slack="0"/>
<pin id="665" dir="0" index="13" bw="3" slack="0"/>
<pin id="666" dir="0" index="14" bw="24" slack="0"/>
<pin id="667" dir="0" index="15" bw="3" slack="0"/>
<pin id="668" dir="0" index="16" bw="24" slack="0"/>
<pin id="669" dir="0" index="17" bw="24" slack="0"/>
<pin id="670" dir="0" index="18" bw="3" slack="1"/>
<pin id="671" dir="1" index="19" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="690" class="1004" name="sext_ln101_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="24" slack="0"/>
<pin id="692" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101/2 "/>
</bind>
</comp>

<comp id="694" class="1004" name="sext_ln101_1_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="17" slack="0"/>
<pin id="696" dir="1" index="1" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101_1/2 "/>
</bind>
</comp>

<comp id="698" class="1004" name="grp_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="24" slack="0"/>
<pin id="700" dir="0" index="1" bw="17" slack="0"/>
<pin id="701" dir="1" index="2" bw="41" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln101/2 "/>
</bind>
</comp>

<comp id="704" class="1004" name="store_ln95_store_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="17" slack="0"/>
<pin id="706" dir="0" index="1" bw="17" slack="1"/>
<pin id="707" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln95/2 "/>
</bind>
</comp>

<comp id="709" class="1004" name="sext_ln102_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="41" slack="0"/>
<pin id="711" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln102/6 "/>
</bind>
</comp>

<comp id="713" class="1004" name="tmp_2_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="0"/>
<pin id="715" dir="0" index="1" bw="41" slack="0"/>
<pin id="716" dir="0" index="2" bw="7" slack="0"/>
<pin id="717" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="721" class="1004" name="prod_fu_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="24" slack="0"/>
<pin id="723" dir="0" index="1" bw="41" slack="0"/>
<pin id="724" dir="0" index="2" bw="5" slack="0"/>
<pin id="725" dir="0" index="3" bw="7" slack="0"/>
<pin id="726" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="prod/6 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_3_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="1" slack="0"/>
<pin id="733" dir="0" index="1" bw="41" slack="0"/>
<pin id="734" dir="0" index="2" bw="5" slack="0"/>
<pin id="735" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="739" class="1004" name="tmp_4_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="1" slack="0"/>
<pin id="741" dir="0" index="1" bw="41" slack="0"/>
<pin id="742" dir="0" index="2" bw="7" slack="0"/>
<pin id="743" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="747" class="1004" name="zext_ln101_fu_747">
<pin_list>
<pin id="748" dir="0" index="0" bw="1" slack="0"/>
<pin id="749" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln101/6 "/>
</bind>
</comp>

<comp id="751" class="1004" name="prod_1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="24" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="prod_1/6 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp_5_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="24" slack="0"/>
<pin id="760" dir="0" index="2" bw="6" slack="0"/>
<pin id="761" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_5/6 "/>
</bind>
</comp>

<comp id="765" class="1004" name="xor_ln101_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="1" slack="0"/>
<pin id="767" dir="0" index="1" bw="1" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101/6 "/>
</bind>
</comp>

<comp id="771" class="1004" name="and_ln101_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="1" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln101/6 "/>
</bind>
</comp>

<comp id="777" class="1004" name="tmp_6_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="1" slack="0"/>
<pin id="779" dir="0" index="1" bw="41" slack="0"/>
<pin id="780" dir="0" index="2" bw="7" slack="0"/>
<pin id="781" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/6 "/>
</bind>
</comp>

<comp id="785" class="1004" name="tmp_7_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="2" slack="0"/>
<pin id="787" dir="0" index="1" bw="41" slack="0"/>
<pin id="788" dir="0" index="2" bw="7" slack="0"/>
<pin id="789" dir="0" index="3" bw="7" slack="0"/>
<pin id="790" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="795" class="1004" name="icmp_ln101_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="2" slack="0"/>
<pin id="797" dir="0" index="1" bw="2" slack="0"/>
<pin id="798" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/6 "/>
</bind>
</comp>

<comp id="801" class="1004" name="tmp_8_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="3" slack="0"/>
<pin id="803" dir="0" index="1" bw="41" slack="0"/>
<pin id="804" dir="0" index="2" bw="7" slack="0"/>
<pin id="805" dir="0" index="3" bw="7" slack="0"/>
<pin id="806" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="811" class="1004" name="icmp_ln101_1_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="3" slack="0"/>
<pin id="813" dir="0" index="1" bw="3" slack="0"/>
<pin id="814" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101_1/6 "/>
</bind>
</comp>

<comp id="817" class="1004" name="icmp_ln101_2_fu_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="3" slack="0"/>
<pin id="819" dir="0" index="1" bw="3" slack="0"/>
<pin id="820" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101_2/6 "/>
</bind>
</comp>

<comp id="823" class="1004" name="select_ln101_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="1" slack="0"/>
<pin id="825" dir="0" index="1" bw="1" slack="0"/>
<pin id="826" dir="0" index="2" bw="1" slack="0"/>
<pin id="827" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101/6 "/>
</bind>
</comp>

<comp id="831" class="1004" name="xor_ln101_1_fu_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="1" slack="0"/>
<pin id="833" dir="0" index="1" bw="1" slack="0"/>
<pin id="834" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101_1/6 "/>
</bind>
</comp>

<comp id="837" class="1004" name="and_ln101_1_fu_837">
<pin_list>
<pin id="838" dir="0" index="0" bw="1" slack="0"/>
<pin id="839" dir="0" index="1" bw="1" slack="0"/>
<pin id="840" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln101_1/6 "/>
</bind>
</comp>

<comp id="843" class="1004" name="select_ln101_1_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="0" index="1" bw="1" slack="0"/>
<pin id="846" dir="0" index="2" bw="1" slack="0"/>
<pin id="847" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101_1/6 "/>
</bind>
</comp>

<comp id="851" class="1004" name="and_ln101_2_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="1" slack="0"/>
<pin id="853" dir="0" index="1" bw="1" slack="0"/>
<pin id="854" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln101_2/6 "/>
</bind>
</comp>

<comp id="857" class="1004" name="xor_ln101_2_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="1" slack="0"/>
<pin id="859" dir="0" index="1" bw="1" slack="0"/>
<pin id="860" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101_2/6 "/>
</bind>
</comp>

<comp id="863" class="1004" name="or_ln101_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="1" slack="0"/>
<pin id="865" dir="0" index="1" bw="1" slack="0"/>
<pin id="866" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101/6 "/>
</bind>
</comp>

<comp id="869" class="1004" name="xor_ln101_3_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="1" slack="0"/>
<pin id="871" dir="0" index="1" bw="1" slack="0"/>
<pin id="872" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101_3/6 "/>
</bind>
</comp>

<comp id="875" class="1004" name="and_ln101_3_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="1" slack="0"/>
<pin id="877" dir="0" index="1" bw="1" slack="0"/>
<pin id="878" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln101_3/6 "/>
</bind>
</comp>

<comp id="881" class="1004" name="and_ln101_4_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="1" slack="0"/>
<pin id="883" dir="0" index="1" bw="1" slack="0"/>
<pin id="884" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln101_4/6 "/>
</bind>
</comp>

<comp id="887" class="1004" name="or_ln101_2_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="0"/>
<pin id="889" dir="0" index="1" bw="1" slack="0"/>
<pin id="890" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101_2/6 "/>
</bind>
</comp>

<comp id="893" class="1004" name="xor_ln101_4_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="0" index="1" bw="1" slack="0"/>
<pin id="896" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln101_4/6 "/>
</bind>
</comp>

<comp id="899" class="1004" name="and_ln101_5_fu_899">
<pin_list>
<pin id="900" dir="0" index="0" bw="1" slack="0"/>
<pin id="901" dir="0" index="1" bw="1" slack="0"/>
<pin id="902" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln101_5/6 "/>
</bind>
</comp>

<comp id="905" class="1004" name="select_ln101_2_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="1" slack="0"/>
<pin id="907" dir="0" index="1" bw="24" slack="0"/>
<pin id="908" dir="0" index="2" bw="24" slack="0"/>
<pin id="909" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101_2/6 "/>
</bind>
</comp>

<comp id="913" class="1004" name="or_ln101_1_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="1" slack="0"/>
<pin id="915" dir="0" index="1" bw="1" slack="0"/>
<pin id="916" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln101_1/6 "/>
</bind>
</comp>

<comp id="919" class="1004" name="prod_2_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="1" slack="0"/>
<pin id="921" dir="0" index="1" bw="24" slack="0"/>
<pin id="922" dir="0" index="2" bw="24" slack="0"/>
<pin id="923" dir="1" index="3" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="prod_2/6 "/>
</bind>
</comp>

<comp id="927" class="1004" name="C_addr_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="64" slack="0"/>
<pin id="929" dir="0" index="1" bw="64" slack="6"/>
<pin id="930" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="C_addr/7 "/>
</bind>
</comp>

<comp id="933" class="1004" name="zext_ln104_fu_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="24" slack="1"/>
<pin id="935" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/7 "/>
</bind>
</comp>

<comp id="937" class="1005" name="scale_reg_1_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="17" slack="0"/>
<pin id="939" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="scale_reg_1 "/>
</bind>
</comp>

<comp id="944" class="1005" name="j_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="7" slack="0"/>
<pin id="946" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="951" class="1005" name="i_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="9" slack="0"/>
<pin id="953" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="958" class="1005" name="indvar_flatten13_reg_958">
<pin_list>
<pin id="959" dir="0" index="0" bw="15" slack="0"/>
<pin id="960" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten13 "/>
</bind>
</comp>

<comp id="965" class="1005" name="scale_reg_read_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="17" slack="1"/>
<pin id="967" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="scale_reg_read "/>
</bind>
</comp>

<comp id="970" class="1005" name="sext_ln94_cast_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="64" slack="6"/>
<pin id="972" dir="1" index="1" bw="64" slack="6"/>
</pin_list>
<bind>
<opset="sext_ln94_cast "/>
</bind>
</comp>

<comp id="975" class="1005" name="icmp_ln94_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="1" slack="5"/>
<pin id="977" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln94 "/>
</bind>
</comp>

<comp id="979" class="1005" name="icmp_ln99_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="1"/>
<pin id="981" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln99 "/>
</bind>
</comp>

<comp id="984" class="1005" name="trunc_ln99_1_reg_984">
<pin_list>
<pin id="985" dir="0" index="0" bw="3" slack="1"/>
<pin id="986" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln99_1 "/>
</bind>
</comp>

<comp id="990" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="11" slack="1"/>
<pin id="992" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr "/>
</bind>
</comp>

<comp id="995" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="11" slack="1"/>
<pin id="997" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr "/>
</bind>
</comp>

<comp id="1000" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="11" slack="1"/>
<pin id="1002" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr "/>
</bind>
</comp>

<comp id="1005" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="11" slack="1"/>
<pin id="1007" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr "/>
</bind>
</comp>

<comp id="1010" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="11" slack="1"/>
<pin id="1012" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr "/>
</bind>
</comp>

<comp id="1015" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="11" slack="1"/>
<pin id="1017" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr "/>
</bind>
</comp>

<comp id="1020" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="11" slack="1"/>
<pin id="1022" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr "/>
</bind>
</comp>

<comp id="1025" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="11" slack="1"/>
<pin id="1027" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tmp_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="1" slack="1"/>
<pin id="1032" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="1035" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="3" slack="1"/>
<pin id="1037" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr "/>
</bind>
</comp>

<comp id="1040" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="3" slack="1"/>
<pin id="1042" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr "/>
</bind>
</comp>

<comp id="1045" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="3" slack="1"/>
<pin id="1047" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr "/>
</bind>
</comp>

<comp id="1050" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="3" slack="1"/>
<pin id="1052" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr "/>
</bind>
</comp>

<comp id="1055" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="3" slack="1"/>
<pin id="1057" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr "/>
</bind>
</comp>

<comp id="1060" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="3" slack="1"/>
<pin id="1062" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr "/>
</bind>
</comp>

<comp id="1065" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="3" slack="1"/>
<pin id="1067" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr "/>
</bind>
</comp>

<comp id="1070" class="1005" name="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="3" slack="1"/>
<pin id="1072" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr "/>
</bind>
</comp>

<comp id="1075" class="1005" name="sext_ln101_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="41" slack="1"/>
<pin id="1077" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln101 "/>
</bind>
</comp>

<comp id="1080" class="1005" name="sext_ln101_1_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="41" slack="1"/>
<pin id="1082" dir="1" index="1" bw="41" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln101_1 "/>
</bind>
</comp>

<comp id="1085" class="1005" name="prod_2_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="24" slack="1"/>
<pin id="1087" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="prod_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="193"><net_src comp="38" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="38" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="38" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="205"><net_src comp="38" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="210"><net_src comp="40" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="4" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="42" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="0" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="94" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="94" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="30" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="94" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="32" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="94" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="94" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="36" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="94" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="24" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="266"><net_src comp="94" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="272"><net_src comp="26" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="273"><net_src comp="94" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="279"><net_src comp="6" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="280"><net_src comp="94" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="286"><net_src comp="8" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="94" pin="0"/><net_sink comp="281" pin=1"/></net>

<net id="293"><net_src comp="10" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="294"><net_src comp="94" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="300"><net_src comp="12" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="94" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="307"><net_src comp="14" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="308"><net_src comp="94" pin="0"/><net_sink comp="302" pin=1"/></net>

<net id="314"><net_src comp="16" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="94" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="321"><net_src comp="18" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="94" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="20" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="94" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="335"><net_src comp="274" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="281" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="288" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="295" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="359"><net_src comp="302" pin="3"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="309" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="371"><net_src comp="316" pin="3"/><net_sink comp="366" pin=0"/></net>

<net id="377"><net_src comp="323" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="383"><net_src comp="218" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="389"><net_src comp="260" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="395"><net_src comp="267" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="401"><net_src comp="225" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="407"><net_src comp="232" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="413"><net_src comp="239" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="419"><net_src comp="246" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="425"><net_src comp="253" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="432"><net_src comp="186" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="188" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="437"><net_src comp="206" pin="2"/><net_sink comp="434" pin=0"/></net>

<net id="442"><net_src comp="70" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="447"><net_src comp="72" pin="0"/><net_sink comp="443" pin=0"/></net>

<net id="452"><net_src comp="74" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="457"><net_src comp="212" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="465"><net_src comp="458" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="466"><net_src comp="78" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="471"><net_src comp="458" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="80" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="483"><net_src comp="476" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="484"><net_src comp="82" pin="0"/><net_sink comp="479" pin=1"/></net>

<net id="489"><net_src comp="473" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="84" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="496"><net_src comp="485" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="497"><net_src comp="74" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="498"><net_src comp="473" pin="1"/><net_sink comp="491" pin=2"/></net>

<net id="504"><net_src comp="485" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="479" pin="2"/><net_sink comp="499" pin=1"/></net>

<net id="506"><net_src comp="476" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="510"><net_src comp="499" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="491" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="521"><net_src comp="86" pin="0"/><net_sink comp="515" pin=0"/></net>

<net id="522"><net_src comp="491" pin="3"/><net_sink comp="515" pin=1"/></net>

<net id="523"><net_src comp="88" pin="0"/><net_sink comp="515" pin=2"/></net>

<net id="524"><net_src comp="90" pin="0"/><net_sink comp="515" pin=3"/></net>

<net id="530"><net_src comp="92" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="531"><net_src comp="507" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="532"><net_src comp="515" pin="4"/><net_sink comp="525" pin=2"/></net>

<net id="536"><net_src comp="525" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="538"><net_src comp="533" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="539"><net_src comp="533" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="540"><net_src comp="533" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="541"><net_src comp="533" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="542"><net_src comp="533" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="543"><net_src comp="533" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="544"><net_src comp="533" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="549"><net_src comp="491" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="96" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="557"><net_src comp="86" pin="0"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="545" pin="2"/><net_sink comp="551" pin=1"/></net>

<net id="559"><net_src comp="88" pin="0"/><net_sink comp="551" pin=2"/></net>

<net id="560"><net_src comp="90" pin="0"/><net_sink comp="551" pin=3"/></net>

<net id="564"><net_src comp="551" pin="4"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="566"><net_src comp="561" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="567"><net_src comp="561" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="568"><net_src comp="561" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="569"><net_src comp="561" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="570"><net_src comp="561" pin="1"/><net_sink comp="309" pin=2"/></net>

<net id="571"><net_src comp="561" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="572"><net_src comp="561" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="578"><net_src comp="98" pin="0"/><net_sink comp="573" pin=0"/></net>

<net id="579"><net_src comp="545" pin="2"/><net_sink comp="573" pin=1"/></net>

<net id="580"><net_src comp="100" pin="0"/><net_sink comp="573" pin=2"/></net>

<net id="585"><net_src comp="467" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="590"><net_src comp="499" pin="3"/><net_sink comp="586" pin=0"/></net>

<net id="595"><net_src comp="545" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="604"><net_src comp="596" pin="1"/><net_sink comp="599" pin=2"/></net>

<net id="626"><net_src comp="102" pin="0"/><net_sink comp="605" pin=0"/></net>

<net id="627"><net_src comp="104" pin="0"/><net_sink comp="605" pin=1"/></net>

<net id="628"><net_src comp="330" pin="3"/><net_sink comp="605" pin=2"/></net>

<net id="629"><net_src comp="106" pin="0"/><net_sink comp="605" pin=3"/></net>

<net id="630"><net_src comp="336" pin="3"/><net_sink comp="605" pin=4"/></net>

<net id="631"><net_src comp="108" pin="0"/><net_sink comp="605" pin=5"/></net>

<net id="632"><net_src comp="342" pin="3"/><net_sink comp="605" pin=6"/></net>

<net id="633"><net_src comp="110" pin="0"/><net_sink comp="605" pin=7"/></net>

<net id="634"><net_src comp="348" pin="3"/><net_sink comp="605" pin=8"/></net>

<net id="635"><net_src comp="112" pin="0"/><net_sink comp="605" pin=9"/></net>

<net id="636"><net_src comp="354" pin="3"/><net_sink comp="605" pin=10"/></net>

<net id="637"><net_src comp="114" pin="0"/><net_sink comp="605" pin=11"/></net>

<net id="638"><net_src comp="360" pin="3"/><net_sink comp="605" pin=12"/></net>

<net id="639"><net_src comp="116" pin="0"/><net_sink comp="605" pin=13"/></net>

<net id="640"><net_src comp="366" pin="3"/><net_sink comp="605" pin=14"/></net>

<net id="641"><net_src comp="118" pin="0"/><net_sink comp="605" pin=15"/></net>

<net id="642"><net_src comp="372" pin="3"/><net_sink comp="605" pin=16"/></net>

<net id="643"><net_src comp="120" pin="0"/><net_sink comp="605" pin=17"/></net>

<net id="649"><net_src comp="122" pin="0"/><net_sink comp="644" pin=1"/></net>

<net id="650"><net_src comp="605" pin="19"/><net_sink comp="644" pin=2"/></net>

<net id="672"><net_src comp="124" pin="0"/><net_sink comp="651" pin=0"/></net>

<net id="673"><net_src comp="106" pin="0"/><net_sink comp="651" pin=1"/></net>

<net id="674"><net_src comp="378" pin="3"/><net_sink comp="651" pin=2"/></net>

<net id="675"><net_src comp="108" pin="0"/><net_sink comp="651" pin=3"/></net>

<net id="676"><net_src comp="384" pin="3"/><net_sink comp="651" pin=4"/></net>

<net id="677"><net_src comp="110" pin="0"/><net_sink comp="651" pin=5"/></net>

<net id="678"><net_src comp="390" pin="3"/><net_sink comp="651" pin=6"/></net>

<net id="679"><net_src comp="112" pin="0"/><net_sink comp="651" pin=7"/></net>

<net id="680"><net_src comp="396" pin="3"/><net_sink comp="651" pin=8"/></net>

<net id="681"><net_src comp="114" pin="0"/><net_sink comp="651" pin=9"/></net>

<net id="682"><net_src comp="402" pin="3"/><net_sink comp="651" pin=10"/></net>

<net id="683"><net_src comp="116" pin="0"/><net_sink comp="651" pin=11"/></net>

<net id="684"><net_src comp="408" pin="3"/><net_sink comp="651" pin=12"/></net>

<net id="685"><net_src comp="118" pin="0"/><net_sink comp="651" pin=13"/></net>

<net id="686"><net_src comp="414" pin="3"/><net_sink comp="651" pin=14"/></net>

<net id="687"><net_src comp="104" pin="0"/><net_sink comp="651" pin=15"/></net>

<net id="688"><net_src comp="420" pin="3"/><net_sink comp="651" pin=16"/></net>

<net id="689"><net_src comp="126" pin="0"/><net_sink comp="651" pin=17"/></net>

<net id="693"><net_src comp="651" pin="19"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="599" pin="3"/><net_sink comp="694" pin=0"/></net>

<net id="702"><net_src comp="690" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="694" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="644" pin="3"/><net_sink comp="704" pin=0"/></net>

<net id="712"><net_src comp="698" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="136" pin="0"/><net_sink comp="713" pin=0"/></net>

<net id="719"><net_src comp="709" pin="1"/><net_sink comp="713" pin=1"/></net>

<net id="720"><net_src comp="138" pin="0"/><net_sink comp="713" pin=2"/></net>

<net id="727"><net_src comp="140" pin="0"/><net_sink comp="721" pin=0"/></net>

<net id="728"><net_src comp="698" pin="2"/><net_sink comp="721" pin=1"/></net>

<net id="729"><net_src comp="142" pin="0"/><net_sink comp="721" pin=2"/></net>

<net id="730"><net_src comp="144" pin="0"/><net_sink comp="721" pin=3"/></net>

<net id="736"><net_src comp="136" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="737"><net_src comp="709" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="738"><net_src comp="146" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="744"><net_src comp="136" pin="0"/><net_sink comp="739" pin=0"/></net>

<net id="745"><net_src comp="709" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="746"><net_src comp="144" pin="0"/><net_sink comp="739" pin=2"/></net>

<net id="750"><net_src comp="731" pin="3"/><net_sink comp="747" pin=0"/></net>

<net id="755"><net_src comp="721" pin="4"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="747" pin="1"/><net_sink comp="751" pin=1"/></net>

<net id="762"><net_src comp="148" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="751" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="150" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="769"><net_src comp="757" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="152" pin="0"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="739" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="765" pin="2"/><net_sink comp="771" pin=1"/></net>

<net id="782"><net_src comp="136" pin="0"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="709" pin="1"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="154" pin="0"/><net_sink comp="777" pin=2"/></net>

<net id="791"><net_src comp="156" pin="0"/><net_sink comp="785" pin=0"/></net>

<net id="792"><net_src comp="698" pin="2"/><net_sink comp="785" pin=1"/></net>

<net id="793"><net_src comp="158" pin="0"/><net_sink comp="785" pin=2"/></net>

<net id="794"><net_src comp="160" pin="0"/><net_sink comp="785" pin=3"/></net>

<net id="799"><net_src comp="785" pin="4"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="162" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="807"><net_src comp="164" pin="0"/><net_sink comp="801" pin=0"/></net>

<net id="808"><net_src comp="698" pin="2"/><net_sink comp="801" pin=1"/></net>

<net id="809"><net_src comp="154" pin="0"/><net_sink comp="801" pin=2"/></net>

<net id="810"><net_src comp="160" pin="0"/><net_sink comp="801" pin=3"/></net>

<net id="815"><net_src comp="801" pin="4"/><net_sink comp="811" pin=0"/></net>

<net id="816"><net_src comp="104" pin="0"/><net_sink comp="811" pin=1"/></net>

<net id="821"><net_src comp="801" pin="4"/><net_sink comp="817" pin=0"/></net>

<net id="822"><net_src comp="106" pin="0"/><net_sink comp="817" pin=1"/></net>

<net id="828"><net_src comp="771" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="829"><net_src comp="811" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="830"><net_src comp="817" pin="2"/><net_sink comp="823" pin=2"/></net>

<net id="835"><net_src comp="777" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="836"><net_src comp="152" pin="0"/><net_sink comp="831" pin=1"/></net>

<net id="841"><net_src comp="795" pin="2"/><net_sink comp="837" pin=0"/></net>

<net id="842"><net_src comp="831" pin="2"/><net_sink comp="837" pin=1"/></net>

<net id="848"><net_src comp="771" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="849"><net_src comp="837" pin="2"/><net_sink comp="843" pin=1"/></net>

<net id="850"><net_src comp="811" pin="2"/><net_sink comp="843" pin=2"/></net>

<net id="855"><net_src comp="771" pin="2"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="811" pin="2"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="823" pin="3"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="152" pin="0"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="757" pin="3"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="857" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="713" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="152" pin="0"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="863" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="869" pin="2"/><net_sink comp="875" pin=1"/></net>

<net id="885"><net_src comp="757" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="843" pin="3"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="851" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="881" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="897"><net_src comp="887" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="898"><net_src comp="152" pin="0"/><net_sink comp="893" pin=1"/></net>

<net id="903"><net_src comp="713" pin="3"/><net_sink comp="899" pin=0"/></net>

<net id="904"><net_src comp="893" pin="2"/><net_sink comp="899" pin=1"/></net>

<net id="910"><net_src comp="875" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="911"><net_src comp="166" pin="0"/><net_sink comp="905" pin=1"/></net>

<net id="912"><net_src comp="168" pin="0"/><net_sink comp="905" pin=2"/></net>

<net id="917"><net_src comp="875" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="899" pin="2"/><net_sink comp="913" pin=1"/></net>

<net id="924"><net_src comp="913" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="925"><net_src comp="905" pin="3"/><net_sink comp="919" pin=1"/></net>

<net id="926"><net_src comp="751" pin="2"/><net_sink comp="919" pin=2"/></net>

<net id="931"><net_src comp="2" pin="0"/><net_sink comp="927" pin=0"/></net>

<net id="932"><net_src comp="927" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="936"><net_src comp="933" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="940"><net_src comp="190" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="943"><net_src comp="937" pin="1"/><net_sink comp="704" pin=1"/></net>

<net id="947"><net_src comp="194" pin="1"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="448" pin=1"/></net>

<net id="949"><net_src comp="944" pin="1"/><net_sink comp="473" pin=0"/></net>

<net id="950"><net_src comp="944" pin="1"/><net_sink comp="591" pin=1"/></net>

<net id="954"><net_src comp="198" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="957"><net_src comp="951" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="961"><net_src comp="202" pin="1"/><net_sink comp="958" pin=0"/></net>

<net id="962"><net_src comp="958" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="963"><net_src comp="958" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="964"><net_src comp="958" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="968"><net_src comp="212" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="973"><net_src comp="434" pin="1"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="978"><net_src comp="461" pin="2"/><net_sink comp="975" pin=0"/></net>

<net id="982"><net_src comp="485" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="983"><net_src comp="979" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="987"><net_src comp="511" pin="1"/><net_sink comp="984" pin=0"/></net>

<net id="988"><net_src comp="984" pin="1"/><net_sink comp="605" pin=18"/></net>

<net id="989"><net_src comp="984" pin="1"/><net_sink comp="651" pin=18"/></net>

<net id="993"><net_src comp="218" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="998"><net_src comp="225" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="1003"><net_src comp="232" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="1008"><net_src comp="239" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="1013"><net_src comp="246" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="414" pin=0"/></net>

<net id="1018"><net_src comp="253" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="1023"><net_src comp="260" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="384" pin=0"/></net>

<net id="1028"><net_src comp="267" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1033"><net_src comp="573" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="1038"><net_src comp="274" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="1043"><net_src comp="281" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="1048"><net_src comp="288" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="1053"><net_src comp="295" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="1058"><net_src comp="302" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="1063"><net_src comp="309" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="1068"><net_src comp="316" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="1073"><net_src comp="323" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="1078"><net_src comp="690" pin="1"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="1083"><net_src comp="694" pin="1"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="1088"><net_src comp="919" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="933" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: C | {7 }
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3 | {}
	Port: top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2 | {}
 - Input state : 
	Port: top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11 : scale_reg | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11 : C | {}
	Port: top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11 : sext_ln94 | {1 }
	Port: top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3 | {1 2 }
	Port: top_kernel_Pipeline_VITIS_LOOP_94_10_VITIS_LOOP_97_11 : top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln94 : 1
		store_ln97 : 1
		indvar_flatten13_load : 1
		icmp_ln94 : 2
		add_ln94_1 : 2
		br_ln94 : 3
		j_load : 1
		i_load : 1
		add_ln94 : 2
		icmp_ln99 : 2
		select_ln95 : 3
		select_ln94 : 3
		trunc_ln99 : 4
		trunc_ln99_1 : 4
		lshr_ln3 : 4
		tmp_s : 5
		zext_ln101_1 : 6
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr : 7
		add_ln99 : 4
		lshr_ln4 : 5
		zext_ln99 : 6
		tmp : 5
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr : 7
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_load : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_load : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_load : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_load : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_load : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_load : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_load : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_load : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_load : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_load : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_load : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_load : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_load : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_load : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_load : 8
		top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_load : 8
		store_ln94 : 3
		store_ln94 : 4
		store_ln97 : 5
	State 2
		select_ln95_1 : 1
		scale_next : 1
		scale_next_2 : 2
		tmp_1 : 1
		sext_ln101 : 2
		sext_ln101_1 : 2
		mul_ln101 : 3
		store_ln95 : 3
	State 3
	State 4
	State 5
	State 6
		sext_ln102 : 1
		specfucore_ln102 : 1
		tmp_2 : 2
		prod : 1
		tmp_3 : 2
		tmp_4 : 2
		zext_ln101 : 3
		prod_1 : 4
		tmp_5 : 5
		xor_ln101 : 6
		and_ln101 : 6
		tmp_6 : 2
		tmp_7 : 1
		icmp_ln101 : 2
		tmp_8 : 1
		icmp_ln101_1 : 2
		icmp_ln101_2 : 2
		select_ln101 : 6
		xor_ln101_1 : 3
		and_ln101_1 : 3
		select_ln101_1 : 6
		and_ln101_2 : 6
		xor_ln101_2 : 7
		or_ln101 : 7
		xor_ln101_3 : 3
		and_ln101_3 : 7
		and_ln101_4 : 7
		or_ln101_2 : 7
		xor_ln101_4 : 7
		and_ln101_5 : 7
		select_ln101_2 : 7
		or_ln101_1 : 7
		prod_2 : 7
	State 7
		rend : 1
		write_ln104 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |     select_ln95_fu_491     |    0    |    0    |    7    |
|          |     select_ln94_fu_499     |    0    |    0    |    8    |
|          |    select_ln95_1_fu_599    |    0    |    0    |    17   |
|  select  |     scale_next_2_fu_644    |    0    |    0    |    17   |
|          |     select_ln101_fu_823    |    0    |    0    |    2    |
|          |    select_ln101_1_fu_843   |    0    |    0    |    2    |
|          |    select_ln101_2_fu_905   |    0    |    0    |    24   |
|          |        prod_2_fu_919       |    0    |    0    |    24   |
|----------|----------------------------|---------|---------|---------|
| sparsemux|      scale_next_fu_605     |    0    |    0    |    43   |
|          |        tmp_1_fu_651        |    0    |    0    |    43   |
|----------|----------------------------|---------|---------|---------|
|          |      add_ln94_1_fu_467     |    0    |    0    |    22   |
|    add   |       add_ln94_fu_479      |    0    |    0    |    16   |
|          |       add_ln99_fu_545      |    0    |    0    |    14   |
|          |        prod_1_fu_751       |    0    |    0    |    31   |
|----------|----------------------------|---------|---------|---------|
|          |      icmp_ln94_fu_461      |    0    |    0    |    22   |
|          |      icmp_ln99_fu_485      |    0    |    0    |    14   |
|   icmp   |      icmp_ln101_fu_795     |    0    |    0    |    9    |
|          |     icmp_ln101_1_fu_811    |    0    |    0    |    10   |
|          |     icmp_ln101_2_fu_817    |    0    |    0    |    10   |
|----------|----------------------------|---------|---------|---------|
|    mul   |         grp_fu_698         |    1    |    0    |    23   |
|----------|----------------------------|---------|---------|---------|
|          |      and_ln101_fu_771      |    0    |    0    |    2    |
|          |     and_ln101_1_fu_837     |    0    |    0    |    2    |
|    and   |     and_ln101_2_fu_851     |    0    |    0    |    2    |
|          |     and_ln101_3_fu_875     |    0    |    0    |    2    |
|          |     and_ln101_4_fu_881     |    0    |    0    |    2    |
|          |     and_ln101_5_fu_899     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |      xor_ln101_fu_765      |    0    |    0    |    2    |
|          |     xor_ln101_1_fu_831     |    0    |    0    |    2    |
|    xor   |     xor_ln101_2_fu_857     |    0    |    0    |    2    |
|          |     xor_ln101_3_fu_869     |    0    |    0    |    2    |
|          |     xor_ln101_4_fu_893     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|          |       or_ln101_fu_863      |    0    |    0    |    2    |
|    or    |      or_ln101_2_fu_887     |    0    |    0    |    2    |
|          |      or_ln101_1_fu_913     |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|   read   | sext_ln94_read_read_fu_206 |    0    |    0    |    0    |
|          | scale_reg_read_read_fu_212 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |  write_ln104_write_fu_426  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |    sext_ln94_cast_fu_434   |    0    |    0    |    0    |
|   sext   |      sext_ln101_fu_690     |    0    |    0    |    0    |
|          |     sext_ln101_1_fu_694    |    0    |    0    |    0    |
|          |      sext_ln102_fu_709     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |      trunc_ln99_fu_507     |    0    |    0    |    0    |
|          |     trunc_ln99_1_fu_511    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       lshr_ln3_fu_515      |    0    |    0    |    0    |
|          |       lshr_ln4_fu_551      |    0    |    0    |    0    |
|partselect|         prod_fu_721        |    0    |    0    |    0    |
|          |        tmp_7_fu_785        |    0    |    0    |    0    |
|          |        tmp_8_fu_801        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        tmp_s_fu_525        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     zext_ln101_1_fu_533    |    0    |    0    |    0    |
|   zext   |      zext_ln99_fu_561      |    0    |    0    |    0    |
|          |      zext_ln101_fu_747     |    0    |    0    |    0    |
|          |      zext_ln104_fu_933     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_573         |    0    |    0    |    0    |
|          |        tmp_2_fu_713        |    0    |    0    |    0    |
| bitselect|        tmp_3_fu_731        |    0    |    0    |    0    |
|          |        tmp_4_fu_739        |    0    |    0    |    0    |
|          |        tmp_5_fu_757        |    0    |    0    |    0    |
|          |        tmp_6_fu_777        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    1    |    0    |   386   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------------------------------------------+--------+
|                                                                        |   FF   |
+------------------------------------------------------------------------+--------+
|                                i_reg_951                               |    9   |
|                            icmp_ln94_reg_975                           |    1   |
|                            icmp_ln99_reg_979                           |    1   |
|                        indvar_flatten13_reg_958                        |   15   |
|                                j_reg_944                               |    7   |
|                             prod_2_reg_1085                            |   24   |
|                           scale_reg_1_reg_937                          |   17   |
|                         scale_reg_read_reg_965                         |   17   |
|                          sext_ln101_1_reg_1080                         |   41   |
|                           sext_ln101_reg_1075                          |   41   |
|                         sext_ln94_cast_reg_970                         |   64   |
|                              tmp_reg_1030                              |    1   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_addr_reg_1065|    3   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_addr_reg_1060|    3   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_addr_reg_1055|    3   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_4_addr_reg_1050|    3   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_5_addr_reg_1045|    3   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_6_addr_reg_1040|    3   |
|top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_7_addr_reg_1035|    3   |
| top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_addr_reg_1070 |    3   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_addr_reg_1020   |   11   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_addr_reg_1015   |   11   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_addr_reg_1010   |   11   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_4_addr_reg_1005   |   11   |
|   top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_5_addr_reg_1000   |   11   |
|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_6_addr_reg_995   |   11   |
|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_7_addr_reg_990   |   11   |
|    top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_addr_reg_1025    |   11   |
|                          trunc_ln99_1_reg_984                          |    3   |
+------------------------------------------------------------------------+--------+
|                                  Total                                 |   353  |
+------------------------------------------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_330 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_336 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_342 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_348 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_354 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_360 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_366 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_372 |  p0  |   2  |   3  |    6   ||    0    ||    9    |
| grp_access_fu_378 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_384 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_390 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_396 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_402 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_408 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_414 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
| grp_access_fu_420 |  p0  |   2  |  11  |   22   ||    0    ||    9    |
|     grp_fu_698    |  p0  |   2  |  24  |   48   ||    0    ||    9    |
|     grp_fu_698    |  p1  |   2  |  17  |   34   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   306  ||  8.802  ||    0    ||   162   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    1   |    -   |    0   |   386  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    8   |    0   |   162  |
|  Register |    -   |    -   |   353  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    1   |    8   |   353  |   548  |
+-----------+--------+--------+--------+--------+
