

================================================================
== Vitis HLS Report for 'Crypto1_Pipeline_VITIS_LOOP_421_12'
================================================================
* Date:           Thu Mar 27 00:01:11 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        Crypto
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  4.644 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       68|       68|  0.544 us|  0.544 us|   68|   68|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_421_12  |       66|       66|         4|          1|          1|    64|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     60|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|     20|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    148|    -|
|Register         |        -|    -|     209|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     209|    292|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------+----------------+---------+----+---+----+-----+
    |      Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +--------------------+----------------+---------+----+---+----+-----+
    |mux_4_2_32_1_1_U74  |mux_4_2_32_1_1  |        0|   0|  0|  20|    0|
    +--------------------+----------------+---------+----+---+----+-----+
    |Total               |                |        0|   0|  0|  20|    0|
    +--------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln421_fu_380_p2   |         +|   0|  0|  14|           7|           1|
    |add_ln426_fu_445_p2   |         +|   0|  0|  13|          10|          10|
    |ap_condition_423      |       and|   0|  0|   2|           1|           1|
    |ap_condition_426      |       and|   0|  0|   2|           1|           1|
    |ap_condition_429      |       and|   0|  0|   2|           1|           1|
    |ap_condition_432      |       and|   0|  0|   2|           1|           1|
    |ap_condition_435      |       and|   0|  0|   2|           1|           1|
    |ap_condition_438      |       and|   0|  0|   2|           1|           1|
    |ap_condition_441      |       and|   0|  0|   2|           1|           1|
    |ap_condition_444      |       and|   0|  0|   2|           1|           1|
    |icmp_ln421_fu_374_p2  |      icmp|   0|  0|  15|           7|           8|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  60|          33|          29|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |DataRAM_1_address0       |  14|          3|   13|         39|
    |DataRAM_2_address0       |  14|          3|   13|         39|
    |DataRAM_3_address0       |  14|          3|   13|         39|
    |DataRAM_4_address0       |  14|          3|   13|         39|
    |DataRAM_5_address0       |  14|          3|   13|         39|
    |DataRAM_6_address0       |  14|          3|   13|         39|
    |DataRAM_7_address0       |  14|          3|   13|         39|
    |DataRAM_address0         |  14|          3|   13|         39|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_l_3     |   9|          2|    7|         14|
    |l_fu_94                  |   9|          2|    7|         14|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 148|         32|  120|        344|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_ln426_reg_573                 |  10|   0|   10|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |empty_reg_516                     |   3|   0|    3|          0|
    |l_13_cast91_reg_511               |   7|   0|   64|         57|
    |l_fu_94                           |   7|   0|    7|          0|
    |tmp_18_reg_561                    |  32|   0|   32|          0|
    |trunc_ln426_3_reg_531             |   2|   0|    2|          0|
    |trunc_ln426_reg_502               |  10|   0|   10|          0|
    |trunc_ln_reg_522                  |   3|   0|    3|          0|
    |empty_reg_516                     |  64|  32|    3|          0|
    |trunc_ln_reg_522                  |  64|  32|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 209|  64|  144|         57|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+----------------------+-----+-----+------------+------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_VITIS_LOOP_421_12|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_VITIS_LOOP_421_12|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  Crypto1_Pipeline_VITIS_LOOP_421_12|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_VITIS_LOOP_421_12|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_VITIS_LOOP_421_12|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  Crypto1_Pipeline_VITIS_LOOP_421_12|  return value|
|tmp_264               |   in|   10|     ap_none|                             tmp_264|        scalar|
|DataRAM_address0      |  out|   13|   ap_memory|                             DataRAM|         array|
|DataRAM_ce0           |  out|    1|   ap_memory|                             DataRAM|         array|
|DataRAM_we0           |  out|    1|   ap_memory|                             DataRAM|         array|
|DataRAM_d0            |  out|   32|   ap_memory|                             DataRAM|         array|
|DataRAM_1_address0    |  out|   13|   ap_memory|                           DataRAM_1|         array|
|DataRAM_1_ce0         |  out|    1|   ap_memory|                           DataRAM_1|         array|
|DataRAM_1_we0         |  out|    1|   ap_memory|                           DataRAM_1|         array|
|DataRAM_1_d0          |  out|   32|   ap_memory|                           DataRAM_1|         array|
|DataRAM_2_address0    |  out|   13|   ap_memory|                           DataRAM_2|         array|
|DataRAM_2_ce0         |  out|    1|   ap_memory|                           DataRAM_2|         array|
|DataRAM_2_we0         |  out|    1|   ap_memory|                           DataRAM_2|         array|
|DataRAM_2_d0          |  out|   32|   ap_memory|                           DataRAM_2|         array|
|DataRAM_3_address0    |  out|   13|   ap_memory|                           DataRAM_3|         array|
|DataRAM_3_ce0         |  out|    1|   ap_memory|                           DataRAM_3|         array|
|DataRAM_3_we0         |  out|    1|   ap_memory|                           DataRAM_3|         array|
|DataRAM_3_d0          |  out|   32|   ap_memory|                           DataRAM_3|         array|
|DataRAM_4_address0    |  out|   13|   ap_memory|                           DataRAM_4|         array|
|DataRAM_4_ce0         |  out|    1|   ap_memory|                           DataRAM_4|         array|
|DataRAM_4_we0         |  out|    1|   ap_memory|                           DataRAM_4|         array|
|DataRAM_4_d0          |  out|   32|   ap_memory|                           DataRAM_4|         array|
|DataRAM_5_address0    |  out|   13|   ap_memory|                           DataRAM_5|         array|
|DataRAM_5_ce0         |  out|    1|   ap_memory|                           DataRAM_5|         array|
|DataRAM_5_we0         |  out|    1|   ap_memory|                           DataRAM_5|         array|
|DataRAM_5_d0          |  out|   32|   ap_memory|                           DataRAM_5|         array|
|DataRAM_6_address0    |  out|   13|   ap_memory|                           DataRAM_6|         array|
|DataRAM_6_ce0         |  out|    1|   ap_memory|                           DataRAM_6|         array|
|DataRAM_6_we0         |  out|    1|   ap_memory|                           DataRAM_6|         array|
|DataRAM_6_d0          |  out|   32|   ap_memory|                           DataRAM_6|         array|
|DataRAM_7_address0    |  out|   13|   ap_memory|                           DataRAM_7|         array|
|DataRAM_7_ce0         |  out|    1|   ap_memory|                           DataRAM_7|         array|
|DataRAM_7_we0         |  out|    1|   ap_memory|                           DataRAM_7|         array|
|DataRAM_7_d0          |  out|   32|   ap_memory|                           DataRAM_7|         array|
|OutputIndex_address0  |  out|    6|   ap_memory|                         OutputIndex|         array|
|OutputIndex_ce0       |  out|    1|   ap_memory|                         OutputIndex|         array|
|OutputIndex_q0        |   in|    6|   ap_memory|                         OutputIndex|         array|
|NTTData_address0      |  out|    4|   ap_memory|                             NTTData|         array|
|NTTData_ce0           |  out|    1|   ap_memory|                             NTTData|         array|
|NTTData_q0            |   in|   32|   ap_memory|                             NTTData|         array|
|NTTData_1_address0    |  out|    4|   ap_memory|                           NTTData_1|         array|
|NTTData_1_ce0         |  out|    1|   ap_memory|                           NTTData_1|         array|
|NTTData_1_q0          |   in|   32|   ap_memory|                           NTTData_1|         array|
|NTTData_2_address0    |  out|    4|   ap_memory|                           NTTData_2|         array|
|NTTData_2_ce0         |  out|    1|   ap_memory|                           NTTData_2|         array|
|NTTData_2_q0          |   in|   32|   ap_memory|                           NTTData_2|         array|
|NTTData_3_address0    |  out|    4|   ap_memory|                           NTTData_3|         array|
|NTTData_3_ce0         |  out|    1|   ap_memory|                           NTTData_3|         array|
|NTTData_3_q0          |   in|   32|   ap_memory|                           NTTData_3|         array|
|select_ln363_2        |   in|    1|     ap_none|                      select_ln363_2|        scalar|
|ReadAddr_address0     |  out|    6|   ap_memory|                            ReadAddr|         array|
|ReadAddr_ce0          |  out|    1|   ap_memory|                            ReadAddr|         array|
|ReadAddr_q0           |   in|   10|   ap_memory|                            ReadAddr|         array|
|sub_ln372             |   in|   41|     ap_none|                           sub_ln372|        scalar|
+----------------------+-----+-----+------------+------------------------------------+--------------+

