#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue May 25 01:22:14 2021
# Process ID: 24840
# Current directory: C:/GII/TDC/project_final/project_final.runs/synth_1
# Command line: vivado.exe -log DATA_PATH_2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source DATA_PATH_2.tcl
# Log file: C:/GII/TDC/project_final/project_final.runs/synth_1/DATA_PATH_2.vds
# Journal file: C:/GII/TDC/project_final/project_final.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source DATA_PATH_2.tcl -notrace
Command: synth_design -top DATA_PATH_2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20680 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 333.375 ; gain = 99.645
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'DATA_PATH_2' [C:/GII/TDC/project_final/project_final.srcs/sources_1/new/DATA_PATH_2.vhd:55]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DATA_RAM_WIDTH bound to: 12 - type: integer 
	Parameter ADDR_RAM_WIDTH bound to: 4 - type: integer 
	Parameter CW_WIDTH bound to: 20 - type: integer 
	Parameter N_ALU bound to: 3 - type: integer 
	Parameter NREG_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/GII/TDC/project_final/project_final.srcs/sources_1/new/DATA_PATH_2.vhd:216]
WARNING: [Synth 8-3848] Net ADDR_RAM_o in module/entity DATA_PATH_2 does not have driver. [C:/GII/TDC/project_final/project_final.srcs/sources_1/new/DATA_PATH_2.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'DATA_PATH_2' (1#1) [C:/GII/TDC/project_final/project_final.srcs/sources_1/new/DATA_PATH_2.vhd:55]
WARNING: [Synth 8-3331] design DATA_PATH_2 has unconnected port ADDR_RAM_o[3]
WARNING: [Synth 8-3331] design DATA_PATH_2 has unconnected port ADDR_RAM_o[2]
WARNING: [Synth 8-3331] design DATA_PATH_2 has unconnected port ADDR_RAM_o[1]
WARNING: [Synth 8-3331] design DATA_PATH_2 has unconnected port ADDR_RAM_o[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 388.570 ; gain = 154.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 388.570 ; gain = 154.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 388.570 ; gain = 154.840
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/GII/TDC/project_final/project_final.srcs/sources_1/new/DATA_PATH_2.vhd:127]
INFO: [Synth 8-5544] ROM "reg_FZ" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 388.570 ; gain = 154.840
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module DATA_PATH_2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 3     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---RAMs : 
	              192 Bit         RAMs := 1     
	               32 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     12 Bit        Muxes := 2     
	   7 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design DATA_PATH_2 has unconnected port ADDR_RAM_o[3]
WARNING: [Synth 8-3331] design DATA_PATH_2 has unconnected port ADDR_RAM_o[2]
WARNING: [Synth 8-3331] design DATA_PATH_2 has unconnected port ADDR_RAM_o[1]
WARNING: [Synth 8-3331] design DATA_PATH_2 has unconnected port ADDR_RAM_o[0]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\reg_A_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\reg_B_reg[4] )
WARNING: [Synth 8-3332] Sequential element (reg_B_reg[4]) is unused and will be removed from module DATA_PATH_2.
WARNING: [Synth 8-3332] Sequential element (reg_A_reg[4]) is unused and will be removed from module DATA_PATH_2.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 546.648 ; gain = 312.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------+-----------+----------------------+-----------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------+-----------+----------------------+-----------------+
|DATA_PATH_2 | REG_BANK_reg | Implied   | 8 x 4                | RAM16X1D x 4    | 
|DATA_PATH_2 | RAM_reg      | Implied   | 16 x 12              | RAM16X1S x 12   | 
+------------+--------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 546.648 ; gain = 312.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+------------+--------------+-----------+----------------------+-----------------+
|Module Name | RTL Object   | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------+-----------+----------------------+-----------------+
|DATA_PATH_2 | REG_BANK_reg | Implied   | 8 x 4                | RAM16X1D x 4    | 
|DATA_PATH_2 | RAM_reg      | Implied   | 16 x 12              | RAM16X1S x 12   | 
+------------+--------------+-----------+----------------------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 546.648 ; gain = 312.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 546.648 ; gain = 312.918
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 546.648 ; gain = 312.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 546.648 ; gain = 312.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 546.648 ; gain = 312.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 546.648 ; gain = 312.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 546.648 ; gain = 312.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |LUT2     |    11|
|3     |LUT3     |    22|
|4     |LUT4     |     4|
|5     |LUT5     |     9|
|6     |LUT6     |    16|
|7     |MUXF7    |     1|
|8     |RAM16X1D |     4|
|9     |RAM16X1S |    12|
|10    |FDCE     |    48|
|11    |FDRE     |    12|
|12    |IBUF     |    22|
|13    |OBUF     |    36|
|14    |OBUFT    |     4|
+------+---------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   202|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 546.648 ; gain = 312.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 546.648 ; gain = 312.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 546.648 ; gain = 312.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 39 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 4 instances
  RAM16X1S => RAM32X1S (RAMS32): 12 instances

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 649.000 ; gain = 428.094
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/GII/TDC/project_final/project_final.runs/synth_1/DATA_PATH_2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file DATA_PATH_2_utilization_synth.rpt -pb DATA_PATH_2_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 649.000 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May 25 01:22:27 2021...
