Info (10281): Verilog HDL Declaration information at S5_QSYS_mm_interconnect_0_router_006.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_BASIC_DEMO/S5_QSYS/synthesis/submodules/S5_QSYS_mm_interconnect_0_router_006.sv Line: 48
Info (10281): Verilog HDL Declaration information at S5_QSYS_mm_interconnect_0_router_006.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_BASIC_DEMO/S5_QSYS/synthesis/submodules/S5_QSYS_mm_interconnect_0_router_006.sv Line: 49
Info (10281): Verilog HDL Declaration information at S5_QSYS_mm_interconnect_0_router_002.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_BASIC_DEMO/S5_QSYS/synthesis/submodules/S5_QSYS_mm_interconnect_0_router_002.sv Line: 48
Info (10281): Verilog HDL Declaration information at S5_QSYS_mm_interconnect_0_router_002.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_BASIC_DEMO/S5_QSYS/synthesis/submodules/S5_QSYS_mm_interconnect_0_router_002.sv Line: 49
Info (10281): Verilog HDL Declaration information at S5_QSYS_mm_interconnect_0_router_001.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_BASIC_DEMO/S5_QSYS/synthesis/submodules/S5_QSYS_mm_interconnect_0_router_001.sv Line: 48
Info (10281): Verilog HDL Declaration information at S5_QSYS_mm_interconnect_0_router_001.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_BASIC_DEMO/S5_QSYS/synthesis/submodules/S5_QSYS_mm_interconnect_0_router_001.sv Line: 49
Info (10281): Verilog HDL Declaration information at S5_QSYS_mm_interconnect_0_router.sv(48): object "DEFAULT_WR_CHANNEL" differs only in case from object "default_wr_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_BASIC_DEMO/S5_QSYS/synthesis/submodules/S5_QSYS_mm_interconnect_0_router.sv Line: 48
Info (10281): Verilog HDL Declaration information at S5_QSYS_mm_interconnect_0_router.sv(49): object "DEFAULT_RD_CHANNEL" differs only in case from object "default_rd_channel" in the same scope File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_BASIC_DEMO/S5_QSYS/synthesis/submodules/S5_QSYS_mm_interconnect_0_router.sv Line: 49
Warning (10720): Verilog HDL or VHDL warning at xcvr_dummy/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_BASIC_DEMO/xcvr_dummy/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at xcvr_dummy/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_BASIC_DEMO/xcvr_dummy/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at xcvr_10g_dummy/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 13024. File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_BASIC_DEMO/xcvr_10g_dummy/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (10720): Verilog HDL or VHDL warning at xcvr_10g_dummy/sv_reconfig_bundle_to_xcvr.sv(26): MESSAGE_ON or MESSAGE_OFF directive cannot process the non-HDL message ID 21074. File: F:/SVN/tr5_f45m/trunk/cd/DE5_NET_CDROM_NoJungo/Demonstrations/NIOS_BASIC_DEMO/xcvr_10g_dummy/sv_reconfig_bundle_to_xcvr.sv Line: 26
Warning (13024): Output pins are stuck at VCC or GND
