# Makefile

# Compiler
CC = gcc

# Compiler flags
CFLAGS = -Wall -Wextra -std=c99

# Linker flags
LDFLAGS = -lm

# Target executable
TARGET = example

# Source files
SRCS = example.c statistics.c

# Object files (automatically generated by replacing .c with .o)
OBJS = $(SRCS:.c=.o)

# Default target
all: $(TARGET)

# Link the object files to create the executable
$(TARGET): $(OBJS)
	$(CC) $(CFLAGS) -o $@ $(OBJS) $(LDFLAGS)

# Compile .c files to .o files
%.o: %.c
	$(CC) $(CFLAGS) -c $< -o $@

# Clean up object files and the executable
clean:
	rm -f $(OBJS) $(TARGET)

# Phony targets (to prevent conflicts with files named 'clean' or 'all')
.PHONY: all clean
