INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:04:43 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : kernel_3mm
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 buffer9/dataReg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Destination:            lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.600ns period=7.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.200ns  (clk rise@7.200ns - clk rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 1.284ns (20.506%)  route 4.978ns (79.494%))
  Logic Levels:           14  (CARRY4=4 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.683 - 7.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3669, unset)         0.508     0.508    buffer9/clk
    SLICE_X43Y181        FDRE                                         r  buffer9/dataReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y181        FDRE (Prop_fdre_C_Q)         0.216     0.724 r  buffer9/dataReg_reg[1]/Q
                         net (fo=8, routed)           0.524     1.248    buffer9/control/outs_reg[4]_2[1]
    SLICE_X41Y180        LUT3 (Prop_lut3_I0_O)        0.051     1.299 r  buffer9/control/result__6_carry_i_4/O
                         net (fo=3, routed)           0.524     1.823    buffer9/control/outs_reg[4][0]
    SLICE_X43Y180        LUT6 (Prop_lut6_I3_O)        0.129     1.952 f  buffer9/control/fullReg_i_11__0/O
                         net (fo=2, routed)           0.742     2.694    buffer19/outputValid_i_5__1
    SLICE_X49Y159        LUT6 (Prop_lut6_I1_O)        0.043     2.737 f  buffer19/fullReg_i_7__9/O
                         net (fo=9, routed)           0.598     3.335    control_merge5/tehb/control/transmitValue_reg_15
    SLICE_X48Y134        LUT5 (Prop_lut5_I3_O)        0.043     3.378 f  control_merge5/tehb/control/fullReg_i_2__15/O
                         net (fo=10, routed)          0.109     3.486    buffer38/control/outputValid_reg_3
    SLICE_X48Y134        LUT4 (Prop_lut4_I2_O)        0.043     3.529 f  buffer38/control/fullReg_i_3__15/O
                         net (fo=11, routed)          0.298     3.828    buffer38/control/transmitValue_reg_0
    SLICE_X51Y129        LUT6 (Prop_lut6_I0_O)        0.043     3.871 f  buffer38/control/Empty_i_3__1/O
                         net (fo=24, routed)          0.351     4.222    lsq4/handshake_lsq_lsq4_core/stq_data_7_q_reg[0]_0
    SLICE_X50Y121        LUT6 (Prop_lut6_I5_O)        0.043     4.265 r  lsq4/handshake_lsq_lsq4_core/stq_data_1_q[31]_i_4__0/O
                         net (fo=3, routed)           0.425     4.690    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_std_dispatcher/entry_port_options_1_0
    SLICE_X56Y117        LUT4 (Prop_lut4_I0_O)        0.043     4.733 r  lsq4/handshake_lsq_lsq4_core/stq_data_0_q[31]_i_16__0/O
                         net (fo=1, routed)           0.000     4.733    lsq4/handshake_lsq_lsq4_core/stq_data_0_q[31]_i_16__0_n_0
    SLICE_X56Y117        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     4.990 r  lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     4.990    lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_5__0_n_0
    SLICE_X56Y118        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.039 r  lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[31]_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     5.039    lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[31]_i_4__0_n_0
    SLICE_X56Y119        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.088 r  lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     5.088    lsq4/handshake_lsq_lsq4_core/stq_data_0_q_reg[31]_i_9__0_n_0
    SLICE_X56Y120        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.104     5.192 f  lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[31]_i_8__0/O[0]
                         net (fo=1, routed)           0.486     5.677    lsq4/handshake_lsq_lsq4_core/handshake_lsq_lsq4_core_std_dispatcher/TEMP_11_double_out_01[12]
    SLICE_X54Y117        LUT6 (Prop_lut6_I5_O)        0.120     5.797 r  lsq4/handshake_lsq_lsq4_core/stq_data_4_q[31]_i_2__0/O
                         net (fo=34, routed)          0.389     6.187    lsq4/handshake_lsq_lsq4_core/stq_data_wen_4
    SLICE_X55Y118        LUT2 (Prop_lut2_I0_O)        0.051     6.238 r  lsq4/handshake_lsq_lsq4_core/stq_data_4_q[31]_i_1__0/O
                         net (fo=32, routed)          0.532     6.770    lsq4/handshake_lsq_lsq4_core/stq_data_4_q[31]_i_1__0_n_0
    SLICE_X49Y116        FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.200     7.200 r  
                                                      0.000     7.200 r  clk (IN)
                         net (fo=3669, unset)         0.483     7.683    lsq4/handshake_lsq_lsq4_core/clk
    SLICE_X49Y116        FDRE                                         r  lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[23]/C
                         clock pessimism              0.000     7.683    
                         clock uncertainty           -0.035     7.647    
    SLICE_X49Y116        FDRE (Setup_fdre_C_R)       -0.381     7.266    lsq4/handshake_lsq_lsq4_core/stq_data_4_q_reg[23]
  -------------------------------------------------------------------
                         required time                          7.266    
                         arrival time                          -6.770    
  -------------------------------------------------------------------
                         slack                                  0.497    




