// Seed: 3505130602
module module_0 (
    input wand id_0,
    output tri0 id_1,
    output tri0 id_2,
    output wand id_3,
    input tri0 id_4,
    input wire id_5,
    output supply0 id_6,
    output uwire id_7,
    output supply1 id_8,
    output tri0 id_9,
    input tri0 id_10,
    input tri1 id_11,
    input tri0 id_12,
    input uwire id_13,
    input tri1 id_14,
    output wire id_15,
    input tri id_16,
    input tri1 id_17,
    input uwire id_18,
    input wire id_19,
    output wand id_20,
    input tri0 id_21,
    output wor id_22,
    input wand id_23,
    output uwire id_24,
    output supply1 id_25,
    input supply0 id_26,
    output wand id_27,
    input wire id_28,
    output supply0 id_29,
    input tri1 id_30,
    input uwire id_31,
    input tri0 id_32,
    output wor id_33,
    input tri0 id_34,
    output uwire id_35
);
  logic id_37;
  ;
  assign id_9 = id_5;
endmodule
module module_1 #(
    parameter id_2 = 32'd4
) (
    output tri0 id_0,
    input supply1 id_1,
    input uwire _id_2,
    input tri1 id_3,
    input supply1 id_4
);
  assign id_0 = id_1;
  logic [(  id_2  ) : ""] id_6 = id_6;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0,
      id_0,
      id_4,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_3,
      id_1,
      id_4,
      id_4,
      id_4,
      id_0,
      id_4,
      id_4,
      id_3,
      id_1,
      id_0,
      id_4,
      id_0,
      id_4,
      id_0,
      id_0,
      id_4,
      id_0,
      id_1,
      id_0,
      id_1,
      id_3,
      id_1,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_22 = 0;
  wire  id_7;
  logic id_8;
  ;
  logic \id_9 ;
  wire  id_10;
endmodule
