git clone --depth 1 --no-tags https://github.com/weidingliu/Lite_dual-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537836888
git clone --depth 1 --no-tags https://github.com/eymay/RV32I_Core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537469601
git clone --depth 1 --no-tags https://github.com/yuzdoge/digital-circuit-lab-skeleton.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535969908
git clone --depth 1 --no-tags https://github.com/RayCorleone/MipsAPP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535066023
git clone --depth 1 --no-tags https://github.com/e-trees/fpga_virtio_devices.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533626026
git clone --depth 1 --no-tags https://github.com/rajarshiroy/tinytapout0_rajarshi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531637514
git clone --depth 1 --no-tags https://github.com/pkumar4197/2-Folded-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536284861
git clone --depth 1 --no-tags https://github.com/prashantt001/MULTIPLIER_3BIT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537150516
git clone --depth 1 --no-tags https://github.com/caoqh/-fifo-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533658428
git clone --depth 1 --no-tags https://github.com/tomek-szczesny/ice40_lib.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535233085
git clone --depth 1 --no-tags https://github.com/jix/tinytapeout_scan.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532053287
git clone --depth 1 --no-tags https://github.com/Mostafa-Hassanien/Advanced-Encryption-Standard-AES-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535381785
git clone --depth 1 --no-tags https://github.com/1mina1/MIPS_PIPELINED-verilog-hdl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531515471
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/aurora_axi_bridge.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534835351
git clone --depth 1 --no-tags https://github.com/roozbehghazavi/cad.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531876228
git clone --depth 1 --no-tags https://github.com/ccw1999/LZ77-Encoder-and-Decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531453544
git clone --depth 1 --no-tags https://github.com/Arthuring/BUAA-CO-2021.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531344987
git clone --depth 1 --no-tags https://github.com/FaithGriffin/CSARCH1_HDLProject2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532493193
git clone --depth 1 --no-tags https://github.com/deanm1278/zynq_led_controller_hw.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537169952
git clone --depth 1 --no-tags https://github.com/OmarAlshatti/Single-Cycle-In-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537645413
git clone --depth 1 --no-tags https://github.com/htfab/trainable-nn.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535452652
git clone --depth 1 --no-tags https://github.com/cornell-ece4750/ece4750-sec04-proc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537457994
git clone --depth 1 --no-tags https://github.com/IsaacDanielngnr/Approximate-Full-Adders.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532776538
git clone --depth 1 --no-tags https://github.com/kenryu621/SP-22-CECS-341-Lab-3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537732231
git clone --depth 1 --no-tags https://github.com/kum-wh/FPGA-Digital-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531586710
git clone --depth 1 --no-tags https://github.com/wty5/sec02.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532056782
git clone --depth 1 --no-tags https://github.com/mattvenn/tinytapeout-all-zero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532039341
git clone --depth 1 --no-tags https://github.com/bluelove8939/Systolic-Array.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532253518
git clone --depth 1 --no-tags https://github.com/DantuNandiniDevi/iiitb_freqdiv_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532261093
git clone --depth 1 --no-tags https://github.com/MiSTer-devel/Casio_PV-1000_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532386986
git clone --depth 1 --no-tags https://github.com/JK-hammer/distribution-asynchronous-two-port-SRAM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532437169
git clone --depth 1 --no-tags https://github.com/Gogireddyravikiran/caravel_iiitb_sd_fsm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534145991
git clone --depth 1 --no-tags https://github.com/antaeseong/ECE_exp2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534618165
git clone --depth 1 --no-tags https://github.com/ZeyadZaki/spm_ip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535242416
git clone --depth 1 --no-tags https://github.com/mohamedibrahem399/UVM-Primer-Projects-in-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535472088
git clone --depth 1 --no-tags https://github.com/eliaskountouris/simpleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536598794
git clone --depth 1 --no-tags https://github.com/tharunenamala/trial.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536538404
git clone --depth 1 --no-tags https://github.com/M-I-Dx/UCS614-Embedded-Systems-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536745846
git clone --depth 1 --no-tags https://github.com/shubhrajit-santra/vga_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536723138
git clone --depth 1 --no-tags https://github.com/Devipriya1921/VSDBabySoC_ICC2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536915603
git clone --depth 1 --no-tags https://github.com/Axel-Fonseca/Microcontroladores.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533639939
git clone --depth 1 --no-tags https://github.com/mo2men3la2/Single-Cycle-MIPS-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537459827
git clone --depth 1 --no-tags https://github.com/CRTejaswi/sp-bus.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536086544
git clone --depth 1 --no-tags https://github.com/lukestock/ELEC5566M-Mini_Project-el17ls-main.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535660232
git clone --depth 1 --no-tags https://github.com/shreyanshgupta42/simon_3TI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536130254
git clone --depth 1 --no-tags https://github.com/arfanghani/ag.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536252741
git clone --depth 1 --no-tags https://github.com/AdamCassie/Classic-Snake-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536290152
git clone --depth 1 --no-tags https://github.com/akmsw/adc-tp1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532733016
git clone --depth 1 --no-tags https://github.com/agarwal-kavya/iiitb_rc_caravel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532993775
git clone --depth 1 --no-tags https://github.com/herbertnicolas/verilog-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533069670
git clone --depth 1 --no-tags https://github.com/aniketh-g/CompOrg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532841891
git clone --depth 1 --no-tags https://github.com/ArslanNustian116/Timing-Characterization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537412653
git clone --depth 1 --no-tags https://github.com/PauloDavi/single_cycle_processor_acc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537241679
git clone --depth 1 --no-tags https://github.com/ManiVenkat3/Uare.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537134854
git clone --depth 1 --no-tags https://github.com/yangdachui/handshake-pipline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537665038
git clone --depth 1 --no-tags https://github.com/beckjames/test_caravel_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532003191
git clone --depth 1 --no-tags https://github.com/ccw1999/Traffic-Light-System.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531434375
git clone --depth 1 --no-tags https://github.com/anhdv251196/Embedded.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532783311
git clone --depth 1 --no-tags https://github.com/emreissever/ddApp-10.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531927921
git clone --depth 1 --no-tags https://github.com/Roy-Ayalon/Counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/531934488
git clone --depth 1 --no-tags https://github.com/punithnayak/digitalsystemlab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533616386
git clone --depth 1 --no-tags https://github.com/basyooo20/Single-Cycle-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532592456
git clone --depth 1 --no-tags https://github.com/jeremybirch/tinytapeout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537576861
git clone --depth 1 --no-tags https://github.com/JK-hammer/AD7888-ADC-driver.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532437899
git clone --depth 1 --no-tags https://github.com/YASHWANT98/Caravel_iiitb_r2_4bit_bm.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/532902163
git clone --depth 1 --no-tags https://github.com/WilliamKSIida/Testeee-para-p-blico.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535105808
git clone --depth 1 --no-tags https://github.com/aafmj/digital-logic-lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534763279
git clone --depth 1 --no-tags https://github.com/RWB02/ChipDesignTest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534652807
git clone --depth 1 --no-tags https://github.com/JinchengHeRyan/ECE_550_Computer_Systems_Intro.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534816247
git clone --depth 1 --no-tags https://github.com/cheblankenshipUTD/digital_logic_1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534737813
git clone --depth 1 --no-tags https://github.com/vishagithub/caravel_user_project-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534977860
git clone --depth 1 --no-tags https://github.com/t-sasatani/caraval_test_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535461922
git clone --depth 1 --no-tags https://github.com/robinyangyanfeng/cdma.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535472237
git clone --depth 1 --no-tags https://github.com/lcwd1119/computer-system-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535499986
git clone --depth 1 --no-tags https://github.com/AdamCassie/Xilinx-Take-Home-Assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536294414
git clone --depth 1 --no-tags https://github.com/sdacosta13/COMP12111_p11469sd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536158182
git clone --depth 1 --no-tags https://github.com/Janavind/MPW_7_Updated.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536159225
git clone --depth 1 --no-tags https://github.com/pint4520/basic.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533605678
git clone --depth 1 --no-tags https://github.com/Einthan/FPGA-Information-Processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533464191
git clone --depth 1 --no-tags https://github.com/johs2969/ECE_exp1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/533610683
git clone --depth 1 --no-tags https://github.com/GeorgieYan/UART_RT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534033549
git clone --depth 1 --no-tags https://github.com/aimehta/otainfo_user_project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534017403
git clone --depth 1 --no-tags https://github.com/superboy999/HSEM.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534539742
git clone --depth 1 --no-tags https://github.com/AttackYeti/SuperDuperFastComputer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534108109
git clone --depth 1 --no-tags https://github.com/mateenfaisal/Mytest.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534375605
git clone --depth 1 --no-tags https://github.com/skyp0714/HDLBits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535071467
git clone --depth 1 --no-tags https://github.com/OlegMishin/A500-FastRAM-8Mb.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534991923
git clone --depth 1 --no-tags https://github.com/navyasri02/32-Bit-Floating-Point-Arithmetic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/534899318
git clone --depth 1 --no-tags https://github.com/binoy01/design_ann.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/536028929
git clone --depth 1 --no-tags https://github.com/ChiRuiChen/Face_detect_RTL_22913.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/535998170
git clone --depth 1 --no-tags https://github.com/yashashjain/DVLSI_ASIC_Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/537127583
