// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in
// in is the "input"
// out is the "output"

// Design a module that outputs a message
module output_message( input in, output out );
// The output message
// in is the "input"
// out is the "output"

// Design a module that outputs a message
module input_message( output out, input in );
// The input message
// out is the "output"
// in is the "input"

// Design a module that outputs a message
module input_message_output( input in, output out );
// The input message
// out is the "output"
// in is the "input"

// Design a module that outputs a message
module output_message_input( output out, input in );
// The output message
// out is the "output"
// in is the "input"

// Design a module that outputs aendmodule
