// Seed: 3142018737
module module_0;
endmodule
module module_1 (
    output tri0 id_0,
    output wor id_1,
    output tri1 id_2,
    input tri0 id_3,
    output tri id_4,
    input uwire id_5,
    input uwire id_6,
    output wire id_7,
    output supply1 id_8,
    input tri id_9,
    input wire id_10,
    output tri1 id_11,
    output uwire id_12,
    input tri0 id_13,
    output uwire id_14,
    output tri1 id_15
);
  assign id_7 = 1;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_4 = 32'd15
) (
    output wire id_0,
    output supply1 id_1,
    input tri1 id_2,
    output tri0 id_3,
    input supply1 _id_4,
    input tri id_5,
    input tri id_6,
    output tri1 id_7,
    input wand id_8,
    output tri0 id_9,
    output supply1 id_10,
    output logic id_11,
    input supply1 id_12,
    inout tri1 id_13
);
  logic [-1 : (  -1  ==  -1 'b0 >=  id_4  )] id_15;
  ;
  module_0 modCall_1 ();
  initial begin : LABEL_0
    id_11 <= -1;
  end
  assign id_11 = 1'h0;
  assign id_15[1] = id_5;
endmodule
