#summary Proposed memory state machine, MSMProp2
*TODO*

DISCLAIMER: this state machien has not (yet) been tested. 

    http://data-race-test.googlecode.com/svn/trunk/msm/prop2.png
Edges (state transitions): 
|| *Edge* || *Transition*   || *access type*  || *condition*    ||    SSW  || SSR || LSW || LSR    || *race if ...* ||



Edges that lead to states !NoAccess and  New are not shown. 

See legend in  MemoryStateMachines. 
