id	area	title	year	x	y	ix
1513299	Crypto	blast: b-layered bad-character shift tables for high-speed pattern matching	2013	-8.877675159409868	11.327048306626143	1513326
1513661	Theory	pracniques: simulation of boolean functions in a decimal computer	1965	-9.127586010926997	12.482463334954845	1513688
1515066	EDA	physical hierarchy generation with routing congestion control	2002	-7.506306825452348	11.552014522556348	1515093
1516560	Arch	implementation of multiple-valued cam functions by lut cascades	2006	-8.337431919135428	12.615038363354655	1516587
1516652	Theory	a flow based approach to the pin redistribution problem for multi-chip modules	1994	-7.808749536247653	11.378911665988277	1516679
1517067	EDA	a hamming distance based test pattern generator with improved fault coverage	2005	-8.803817674533988	12.905388129770547	1517094
1517758	HPC	burrows-wheeler text compression with fountain codes	2006	-8.982912849912227	11.590356704317493	1517785
1520387	DB	systematic designs of buffers in macropipelines of systolic arrays	1988	-8.28094499567851	12.671324518172511	1520414
1520685	Theory	reconfigurable linear feedback register design, analysis & applications	1994	-8.542042932011823	11.866055793923321	1520712
1521331	HPC	a data compression scheme using adaptive word-based pattern matching	2017	-8.796100160797721	11.536617904308546	1521358
1521519	Web+IR	implicit indexing of natural language text by reorganizing bytecodes	2012	-8.93286901788716	11.328298862126413	1521546
1521908	Web+IR	fast searching on compressed text allowing errors	1998	-9.007911936267616	11.320865002290375	1521935
1523394	EDA	optimizing routability in large-scale mixed-size placement	2013	-7.406170999883803	11.689599290238915	1523421
1524229	Visualization	a cellular array for the nonrestoring extraction of square roots	1971	-9.123122833242991	12.697398476382652	1524256
1524886	EDA	routability-driven partitioning-based io assignment for flip-chip designs	2010	-7.592127899581442	11.572403626148677	1524913
1525568	EDA	ntuplace3: an analytical placer for large-scale mixed-size designs with preplaced blocks and density constraints	2008	-7.5067393431199525	11.365611410868874	1525595
1526271	EDA	timing modeling and optimization under the transmission line model	2004	-7.252763892093779	11.77547689704564	1526298
1526341	EDA	new optimal layer assignment for bus-oriented escape routing	2012	-7.810391705790999	11.349093611818885	1526368
1526617	Arch	optimization of reciprocals and square roots on the i860 microprocessor	1996	-9.10541022415151	12.720486537939058	1526644
1527216	Crypto	a secure arithmetic coding algorithm based on integer implementation	2011	-8.384652640353165	12.543390380304466	1527243
1527646	EDA	planar-crx: a single-layer zero skew clock routing in x-architecture	2007	-7.281417979991809	12.138440671395257	1527673
1528471	EDA	logic modules with shared sram tables for field-programmable gate arrays	2004	-7.656077100567147	13.142683801890016	1528498
1528763	EDA	optimal cell flipping in placement and floorplanning	2006	-7.558048371219717	11.30069689169776	1528790
1529142	Arch	parallel integer polynomial multiplication	2016	-9.127093663443176	12.771661755415044	1529169
1529330	DB	compressing chinese dark chess endgame databases	2015	-8.856752961195921	11.312312027644165	1529357
1529806	EDA	timing driven routing tree construction	2017	-7.5263082542920765	11.399554944123778	1529833
1530085	ML	compression of bibliographic files using an adaptation of run-length coding	1973	-8.951431861482778	11.468433227851186	1530112
1530206	Arch	an effective algorithm in radar image processing	2004	-8.908291493997206	13.187539321519004	1530233
1530785	EDA	design of reversible latches optimized for quantum cost, delay and garbage outputs	2010	-7.387869879920265	12.83830402633566	1530812
1533209	EDA	an integer linear programming based routing algorithm for flip-chip design	2007	-7.399342152081255	11.59103449414373	1533236
1533331	EDA	reversible karatsuba's algorithm	2006	-8.716572178798069	13.123117401399414	1533358
1533904	EDA	a quadratic programming approach to simultaneous buffer insertion/sizing and wire sizing	1999	-7.422417589223503	11.508567581152061	1533931
1533990	NLP	evolving alphabet using genetic algorithms	2011	-8.91669494572715	11.445276695901734	1534017
1534098	EDA	rsr: a new rectilinear steiner minimum tree approximation for fpga placement and global routing	1998	-7.608427767367929	11.289038241950605	1534125
1534707	HPC	multiple subgroup data compression technique based on huffman coding	2009	-9.142957205286354	11.687450353007574	1534734
1535119	EDA	a cost- effective design of reversible programmable logic array	2012	-7.526607743257803	12.82146196964994	1535146
1535643	Visualization	design and implementation of modified signed-digit adder	2014	-8.704251241376166	13.115753654605513	1535670
1535652	EDA	congruence synchronous mirror delay	2007	-7.329365252742694	12.629895573777207	1535679
1536640	Theory	optimal tradeoffs for addition on systolic arrays	1991	-8.438553613060023	11.745370758666263	1536667
1537189	EDA	progress in reversible processor design: a novel methodology for reversible carry look-ahead adder	2013	-8.164063337210571	12.909110948670412	1537216
1537397	NLP	the base16, base32, and base64 data encodings	2003	-9.02852386734528	11.483969117427485	1537424
1538013	DB	fast compression of huge dna sequence data	2012	-8.865505115600369	11.302527895805905	1538040
1538980	EDA	simultaneous layout migration and decomposition for double patterning technology	2009	-7.445512706637161	11.449587554631355	1539007
1539184	Crypto	can a light typing discipline be compatible with an efficient implementation of finite fields inversion?	2013	-9.02404196638444	12.34090639650861	1539211
1539626	Arch	rns-to-binary converters for two four-moduli sets $\{2^{n}-1,2^{n},2^{n}+1,2^{{n}+1}-1\}$ and $\{2^{n}-1,2^{n},2^{n}+1,2^{{n}+1}+1\}$	2007	-9.001937140240136	13.171344227601686	1539653
1540437	EDA	arithmetic-oriented multiple-valued logic-in-memory vlsi based on current-mode logic	2000	-8.096717815701826	13.149986078148274	1540464
1540609	EDA	timberwolf3.2: a new standard cell placement and global routing package	1986	-7.362084664296256	11.480623987728356	1540636
1540899	EDA	non-manhattan maze routing	2004	-7.687474322520632	11.498341448971278	1540926
1545141	Arch	modular multiplication and base extensions in residue number systems	2001	-9.143342697941298	13.098163578832125	1545168
1545259	Crypto	adding security to compressed information retrieval systems	2001	-8.871010200310351	11.512447029041429	1545286
1545489	EDA	counter tree diagrams for design and analysis of fast addition algorithms	2003	-8.270817360583099	12.792767872231385	1545516
1545633	HPC	fast floating point square root	2005	-9.112898681710943	12.730736526405556	1545660
1545981	Theory	more robust tests in algorithm-based fault-tolerant matrix multiplication	1992	-9.079227321443813	13.051207150807727	1546008
1546059	Embedded	a monte-carlo floating-point unit for self-validating arithmetic	2011	-8.744619924965763	13.17183259953032	1546086
1547565	EDA	a maze routing-based algorithm for ml-oarst with pre-selecting and re-building steiner points	2017	-7.633938597844473	11.382388194227904	1547592
1548041	EDA	a fast minimum layout perturbation algorithm for electromigration reliability enhancement	1998	-7.280435113641556	11.539828896375663	1548068
1548703	Theory	random numbers for computer graphics	2006	-8.85174778382175	11.293760874904086	1548730
1550929	EDA	an efficient routing algorithm for sog cell generation on a dense gate-isolated layout style	1992	-7.3148596698492145	11.628706807115742	1550956
1551116	HCI	a one-microsecond adder using one-megacycle circuitry	1956	-8.172970844389981	12.777962027007218	1551143
1551772	ML	a vlsi architecture for the real time computation of discrete trigonometric transforms	1993	-9.118210038256551	12.898549594617224	1551799
1552981	EDA	global density smoothing technique for analytical placement algorithm	2009	-7.545712707857347	11.377578104698376	1553008
1553591	Robotics	a system on the web for octuple-precision computation	2009	-9.103316989172855	12.349220884401445	1553618
1554017	EDA	pad assignment for die-stacking system-in-package design	2009	-7.614374029717416	11.467685486715707	1554044
1554053	EDA	optimization of area and delay at gate-level in multiple constant multiplications	2010	-7.651648595765282	12.78338674974638	1554080
1555476	EDA	dynamic range estimation for systems with control-flow structures	2012	-7.842285589693726	12.521378300130026	1555503
1555795	HPC	efficient algorithms for dilated mapping of binary trees	1992	-8.944133796452792	12.08905549687742	1555822
1556090	HCI	efficient vlsi huffman encoder implementation and its application in high rate serial data encoding	2017	-9.163656611595977	12.232953144137833	1556117
1556534	EDA	high-radix multiplier-dividers: theory, design, and hardware	2010	-8.871541548805887	13.16750081616952	1556561
1557283	EDA	partitioning around roadblocks: tackling constraints with intermediate relaxations	1997	-7.31222390082399	11.509005326976961	1557310
1558519	HCI	carry-select adder	1962	-8.472902906080092	13.059673317894735	1558546
1559048	Arch	a note on base -2 arithmetic logic	1975	-9.10890491851438	12.530962235138517	1559075
1559334	EDA	on over-the-cell channel routing with cell orientations consideration	1995	-7.880153361624553	11.39846419747401	1559361
1559492	Theory	regular cc-banyan networks	1988	-7.409555490735442	11.522616134714925	1559519
1560513	EDA	polynomial datapath optimization using partitioning and compensation heuristics	2009	-8.530050707170016	13.028746262342676	1560540
1560956	Vision	partially duplicated code-disjoint carry-skip adder	2002	-7.651402251846354	12.862010907667127	1560983
1562250	HPC	addressing scheme for a parallel memory system	1993	-8.784981405143867	12.377476861376019	1562277
1565321	Arch	design of concurrent error-detecting systolic arrays using |g 3n|m codes	1989	-8.280184510969978	13.181783793530688	1565348
1565794	Crypto	l'esprit du corps en psychologie	2005	-8.584552445936271	12.73314979261352	1565821
1566640	ML	simulating the operation of turbo codes through the monte carlo method, comparison between matlab, c and c#	2011	-9.0216612017025	13.117721657950652	1566667
1567164	Theory	lexical permutation sorting algorithm	1997	-9.079548134746712	11.3396715211008	1567191
1568360	EDA	a global router for sea-of-gates circuits	1991	-7.498544962912312	11.690513663332982	1568387
1568429	Arch	experiments with high speed parallel cubing units	2014	-8.38631182996778	13.191211862411029	1568456
1568584	Theory	cache analysis of non-uniform distribution sorting algorithms	2007	-9.077686515918419	11.933322085518713	1568611
1568829	EDA	synthesis of multi-variate stochastic computing circuits	2017	-7.388593386366236	12.324755393970607	1568856
1568910	EDA	maze routing steiner trees with delay versus wire length tradeoff	2009	-7.554351824982477	11.510101588888052	1568937
1570562	EDA	multilevel global placement with congestion control	2003	-7.514938344354406	11.528174031328799	1570589
1570705	Vision	routing in times square mode	1990	-8.031964978800643	11.384542038720152	1570732
1571258	EDA	circuit simulation based obstacle-aware steiner routing	2006	-7.717431626744347	11.301319517655534	1571285
1572110	Arch	accuracy vs. precision in digital vlsi architectures for signal processing	1998	-9.004787315571749	13.060942793415244	1572137
1574225	Vision	a recursive carry-lookahead/carry-select hybrid adder	1993	-8.784140991624211	12.688404687229069	1574252
1575771	ML	an extremely fast ziv-lempel data compression algorithm	1991	-8.917775767993712	11.457674350813994	1575798
1576112	EDA	a new self-checking sum-bit duplicated carry-select adder	2004	-7.613132497943081	13.126189425498474	1576139
1576400	Vision	adaptive segmentation methodology for hardware function evaluators	2018	-8.856406121405291	12.87185131369891	1576427
1577887	PL	communication: strenght reduction for division and modulo with application to accessing a multilevel store	1980	-9.133266358811314	12.774978152796445	1577914
1579504	EDA	global multiple-valued clock approach for high- performance multi-phase clock integrated circuits	2012	-7.255890568068634	12.952657614517456	1579531
1579936	EDA	a current-mode cmos algorithmic analog-to-quaternary converter circuit	1992	-7.716982708352683	12.723016850666811	1579963
1580168	Arch	on c-testability of carry free dividers	2002	-7.953534973660773	13.037441630699105	1580195
1582669	EDA	feasible methodology for optimization of a novel reversible binary compressor	2015	-7.636284463910512	13.014465555886405	1582696
1584841	ML	text compression: syllables	2005	-8.982806517836933	11.344080871645724	1584868
1585208	EDA	dune-a multilayer gridless routing system	2001	-7.573422038489628	11.511552050012982	1585235
1587424	EDA	a note on the linear transformation method for systolic array design	1990	-8.996137646423367	12.537412147630572	1587451
1587648	Arch	sign detection in residue arithmetic units	1998	-9.157973395805227	12.964218288440518	1587675
1588893	EDA	provably good and practically efficient algorithms for cmp	2009	-7.402769456773897	11.552874031821695	1588920
1589432	EDA	detailed placement algorithm for vlsi design with double-row height standard cells	2016	-7.323278859708984	11.499417830707081	1589459
1591598	EDA	highly testable boolean ring logic circuits	1999	-7.640183780418639	12.158694235993712	1591625
1592542	AI	a design for a number theory package with an optimized trial division routine	1974	-9.029496772506269	12.297657684304454	1592569
1594910	Theory	residue checker with signed-digit arithmetic for error detection of arithmetic circuits	2003	-8.079602141562104	13.033706671977555	1594937
1595490	Arch	an asynchronous divider implementation	2012	-8.146589797177473	13.054246190217128	1595517
1599428	Theory	shallow multiplication circuits and wise financial investments	1992	-8.613425303614555	12.208057355223945	1599455
1599859	Arch	modular matrix multiplication on a linear array	1984	-9.003171244576501	12.620166966473017	1599886
1601591	Embedded	low-cost modular totally self-checking checker design for m-out-of-n code	1999	-7.634761084460968	12.628310338995126	1601618
1602064	Web+IR	reorganizing compressed text	2008	-8.893605471634949	11.393893340260954	1602091
1602212	EDA	post-routing layer assignment for double patterning	2011	-7.442190833232157	11.62547059023876	1602239
1602396	Theory	provably good routing in graphs: regular arrays	1985	-8.071853317263638	11.297218358747752	1602423
1602782	EDA	novel binary linear programming for high performance clock mesh synthesis	2010	-7.250342187810961	11.932698626560535	1602809
1604384	EDA	wirelength minimization for min-cut placements via placement feedback	2006	-7.294115200818652	11.481266284261062	1604411
1605759	Embedded	a numerical huffman decoder	2007	-9.079547391062832	12.786521640851571	1605786
1606863	EDA	linear required-arrival-time trees and their construction	2006	-7.352884038856037	11.317981626177303	1606890
1607166	Arch	digital ip protection using threshold voltage control	2016	-7.438743876214612	12.889428754234176	1607193
1607267	DB	compression techniques for fast external sorting	2006	-8.802329262960113	11.368684063279838	1607294
1608015	EDA	routability optimization for crossbar-switch structured asic design	2013	-7.371967334765518	11.792795065460176	1608042
1608137	Theory	an approximation to the greedy algorithm for differential compression	2006	-9.029325227424623	11.32709049806847	1608164
1608650	EDA	redistribution layer routing for wafer-level integrated fan-out package-on-packages	2017	-7.635225674873318	11.481684549691632	1608677
1610412	ML	text compression via alphabet re-representation	1997	-8.981493931336656	11.447262721581948	1610439
1611128	EDA	a multicommodity flow-based detailed router with efficient acceleration techniques	2018	-7.403407893477897	11.565948009780856	1611155
1611719	EDA	efficient decimal leading zero anticipator designs	2011	-8.930037053431562	12.755293661752741	1611746
1613385	EDA	an improved structure of reversible adder and subtractor	2013	-7.5348454597599686	12.68360625151682	1613412
1613505	EDA	a divide-and-conquer 2.5-d floorplanning algorithm based on statistical wirelength estimation	2005	-7.26398902759575	11.524097701346006	1613532
1613856	Logic	a non-local method for robustness analysis of floating point programs	2011	-9.04352154987417	12.344223745872776	1613883
1614147	EDA	an o(l) parallel shortest path algorithm	2009	-8.841302714051917	11.782309493591466	1614174
1614342	EDA	performance driven multi-layer general area routing for pcb/mcm designs	1998	-7.637487471062049	11.443870533001986	1614369
1616291	EDA	reduced offsets for two-level multi-valued logic minimization	1990	-9.147018993396957	12.699699885906973	1616318
1617225	Web+IR	an asymptotically optimal data compression algorithm based on an inverted index	1999	-9.159563566294306	11.330828776966447	1617252
1617460	Embedded	a suggestion for a fast multiplier	1964	-8.861538981579608	12.91291653077427	1617487
1617849	EDA	flexible optimal channel routing for critical nets	1992	-8.004562439053405	11.300539196021541	1617876
1619091	EDA	time-precision flexible adder	2003	-8.461567607006971	13.165913824855448	1619118
1620359	EDA	optimal shape function for a bi-directional wire under elmore delay model	1997	-8.125326710586897	11.359062980859413	1620386
1621268	EDA	improving bitonic sorting by wire elimination	2010	-8.333233091044335	12.336651559581265	1621295
1621944	HPC	random access to fibonacci codes	2014	-8.933570773303591	11.496723912555494	1621971
1622780	EDA	efficient assignment of inter-die signals for die-stacking sip design	2012	-7.533016550602592	11.515017070479741	1622807
1622925	EDA	channel routing for integrated optics	2013	-7.446114114457691	11.873074800208528	1622952
1625697	EDA	gf(4) based synthesis of quaternary reversible/quantum logic circuits	2007	-7.693119999846866	11.680627016501504	1625724
1626550	EDA	floorplanning with consideration of white space resource distribution for repeater planning	2005	-7.4656941230683485	11.4989980674317	1626577
1629848	EDA	a recursive technique for computing delays in series-parallel mos transistor circuits	1991	-7.283416426193183	11.534966378691182	1629875
1631174	EDA	linear regression based multi-state logic decomposition approach for efficient hardware implementation	2017	-7.621132279439224	12.404723211118956	1631201
1631337	EDA	on the analysis of reversible booth's multiplier	2015	-7.595753852485791	12.64830478231709	1631364
1631730	Theory	radix exchange - an internal sorting method for digital computers	1959	-9.070106733271047	11.602789202241167	1631757
1631773	Web+IR	burrows wheeler - alternatives to move to front	2003	-8.941815859347209	11.48355061840686	1631800
1632095	EDA	routing algorithms for multi-chip modules	1992	-7.324995627013432	11.418736905272176	1632122
1632341	HPC	a vlsi implementation of parallel fast fourier transform	1994	-8.854291515287024	12.935129014849212	1632368
1632438	EDA	optimal layout decomposition for double patterning technology	2011	-7.60660941776224	11.310646283019409	1632465
1632911	HPC	reduced traceback matrix storage for small footprint model alignment	2000	-9.007177673481568	11.968035267402904	1632938
1634415	Theory	improved algorithms for routing on two-dimensional grids	1992	-8.226492638784022	11.3028676375115	1634442
1634447	Arch	performance and routability improvements for routability-driven fpga routers	2006	-7.269946016018153	11.508987499624945	1634474
1635054	EDA	graph based analysis of 2-d fpga routing	1996	-7.926060046942277	11.492470530180688	1635081
1635558	EDA	bit-width allocation for hardware accelerators for scientific computing using sat-modulo theory	2010	-8.696328297861813	12.694050649538493	1635585
1635836	EDA	finding linear building-blocks for rtl synthesis of polynomial datapaths with fixed-size bit-vectors	2007	-8.44152137561478	12.891865494057289	1635863
1636899	ML	in-place differential file compression of nonaligned files with applications to file distribution, backups, and string similarity	2004	-8.919335736759894	11.403646449156508	1636926
1637566	EDA	a fast algorithm for calculating the parameters for jacobi rotations with reduced hardware requirements	2002	-9.136567032727394	12.799973147824149	1637593
1637636	ML	inducing codes from examples	1991	-8.821347075209133	11.359689449422385	1637663
1638358	Embedded	fast reconfiguring mesh-connected vlsi arrays	2004	-7.464032256810388	11.617453816203446	1638385
1638422	NLP	maximum pla folding using inverters	1989	-7.437391044866063	12.420493092215938	1638449
1638713	Theory	a robust sorting network	1985	-7.952118449875269	11.698244310554754	1638740
1639873	EDA	toward wave digital filter based analog circuit emulation on fpga (abstract only)	2015	-7.9380441345095685	13.113812900555356	1639900
1642678	EDA	bdd-based synthesis of reversible logic	2010	-7.506183702709537	12.275089823126835	1642705
1642708	EDA	optimized pin assignment for lower routing congestion after floorplanning phase	2002	-7.278254150192188	11.610653178005053	1642735
1644188	DB	improved division by invariant integers	2011	-9.101526360369824	13.109640498571224	1644215
1644799	HPC	efficient implementation of interval matrix multiplication	2010	-9.045526421315591	12.618731602035453	1644826
1650884	Theory	a new algorithm for carry-free addition of binary signed-digit numbers	2014	-9.099253376596256	13.132751151707026	1650911
1651517	Visualization	a technique for generating specialized gray codes	1980	-8.405516299467742	11.886930832481838	1651544
1651642	NLP	compression of parallel texts	1992	-8.837103326245833	11.390206341096857	1651669
1653039	Vision	evolutionary lossless compression with gp-zip	2008	-8.923122280797465	11.430707701709776	1653066
1653223	EDA	steiner tree optimization for buffers, blockages, and bays	2001	-7.401300701772912	11.685182118637517	1653250
1653279	Visualization	interlaced partition multiplier	2016	-8.715579797785084	12.990810515598175	1653306
1653524	EDA	compact and accurate stochastic circuits with shared random number sources	2014	-7.827710915311671	12.979293635398841	1653551
1655180	EDA	steiner tree optimization for buffers. blockages and bays	2001	-7.476338925866691	11.578723807570073	1655207
1655208	Vision	a spanning tree carry lookahead adder	1992	-8.339444081365796	12.627961253937498	1655235
1658147	EDA	exploring the use of heuristic-based algorithms for the ordering and partitioning of coefficients for power efficient fir filters realization	2011	-8.627660751912384	12.961522680144231	1658174
1658217	EDA	cross point assignment with global rerouting for general-architecture designs	1995	-7.573506385452063	11.467554724904893	1658244
1660223	EDA	residue arithmetic bases for reducing delay variation	2010	-7.467370684249139	12.95775598900577	1660250
1661082	ML	a new algorithm for data compression optimization	2012	-8.85514753647796	11.460363038262765	1661109
1662564	EDA	a min-area solution to performance and rlc crosstalk driven global routing problem	2005	-7.409871280914622	11.554641211932836	1662591
1663427	Arch	parallel processing via carbon field emission-based controlled-switching of regular bijective nano systolic networks, part ii: architectural implementation	2016	-7.570404844515102	13.115570414330385	1663454
1666175	Visualization	off-line dictionary-based compression	1999	-8.940878978626461	11.310955195270882	1666202
1666354	Theory	efficient over-the-cell routing algorithm for general middle terminal model	1993	-7.814669840300962	11.465826675849206	1666381
1666655	EDA	radix 2 and split radix 2–4 algorithms in formal synthesis of parallel-pipeline fft processors	2004	-8.653153822259585	13.171126800556573	1666682
1667851	EDA	a fast crosstalk- and performance-driven multilevel routing system	2003	-7.375925905024299	11.434803452842534	1667878
1668740	NLP	can we do without ranks in burrows wheeler transform compression?	2001	-9.00295537117166	11.386955353841474	1668767
1669531	Arch	a vlsi architecture for fast inversion in gf(2^m)	1989	-9.115191132191363	13.148614188303785	1669558
1670590	Logic	design space exploration for power-efficient mixed-radix ling adders	2009	-7.991844177181541	12.950493595839784	1670617
1670702	EDA	an industrial world channel router for non-rectangular channels	1986	-7.609635181715957	11.544114756153496	1670729
1671141	HPC	digital realization of analogue computing elements using bit streams	2003	-8.135934257908584	12.882389384189064	1671168
1672981	Arch	application-specific array processors for binary prefix sum computation	1994	-9.013832866914132	12.8661397755754	1673008
1673953	EDA	an efficient multilayer mcm router based on four-via routing	1995	-7.6699543453950065	11.402906919664847	1673980
1677806	HPC	multi-valued current-mode parallel multiplier based on redundant positive-digit number representations	1993	-7.982598239255741	13.069428340671177	1677833
1677932	EDA	fast boolean matching for field-programmable gate arrays	1993	-8.437043773320598	12.953445979259206	1677959
1678521	EDA	pre-assignment rdl routing via extraction of maximal net sequence	2011	-7.6929255148778495	11.533371980637904	1678548
1679587	EDA	analytical estimation of signal transition activity from word-level statistics	1997	-8.107009600013884	12.617823605499847	1679614
1679693	HPC	bulk processing in distributed logic memory	1965	-8.498264651998332	12.99217000888067	1679720
1680035	NLP	dictionary selection using partial matching	1999	-9.029780121918211	11.437898214886758	1680062
1680287	EDA	recursive approach to the design of a parallel self-timed adder	2015	-7.64903196495505	12.938616230497349	1680314
1682347	HPC	multilayered array computing	1988	-8.927925576860863	12.617466896933268	1682374
1683608	Logic	an investigation into the implementation costs of residue and high radix arithmetic	1991	-7.911685124226909	12.402659612776455	1683635
1685127	EDA	fault tolerant reversible logic synthesis: carry look-ahead and carry-skip adders	2009	-7.533618023463073	12.851321484903213	1685154
1685807	Theory	transcode, a system of automatic coding for ferut	1955	-9.027788828939883	11.879290724960974	1685834
1687868	Security	area-time tradeoffs for bilinear forms computations in vlsi	1986	-9.088790358752515	12.401379982326384	1687895
1688656	Theory	an area-maximum edge length tradeoff for vlsi layout	1984	-8.391324810406978	11.311965212168724	1688683
1688668	Embedded	an efficient framework for scalable defect isolation in large scale networks of dna self-assembly	2009	-7.460796564998453	11.348659003551589	1688695
1690120	EDA	automated design of analog circuits using cell-based structure	2002	-8.291666875174684	12.954068303506595	1690147
1690975	Theory	parallel matrix multiplication on a linear array with a reconfigurable pipelined bus system	1999	-9.16023234495972	12.341783703615187	1691002
1694000	EDA	neural computation network for global routing	1991	-7.861454777686918	11.340464177190125	1694027
1695777	EDA	an effective legalization algorithm for mixed-cell-height standard cells	2017	-7.398765969562309	11.55410444630418	1695804
1695841	EDA	single row routing	1983	-7.859306074891497	11.29655629929564	1695868
1696558	EDA	a deterministic approach to stochastic computation	2016	-8.514460316112492	12.702465559248045	1696585
1699768	Arch	constant addition utilizing flagged prefix structures	2005	-8.570589301024755	12.901052631992949	1699795
1699852	Theory	streaming sorting networks	2016	-8.139674881054528	12.417243348659339	1699879
1700386	Theory	an improved distribution algorithm for shortest paths problem	1984	-8.464358592144004	11.448027837013454	1700413
1700612	EDA	on the efficiency of parallel pipelined architectures	1991	-8.91327558059517	13.118167277922574	1700639
1701547	PL	a new algorithm for the elimination of common subexpressions in hardware implementation of digital filters by using genetic programming	2000	-9.000137023087712	13.002966190406676	1701574
1701877	EDA	efficient digit-serial modular multiplication algorithm on fpga	2018	-8.271472843795006	12.963974611720538	1701904
1703422	EDA	new performance-driven fpga routing algorithms	1995	-7.6426197129674724	11.416207298529635	1703449
1703775	EDA	an effective buffer planning algorithm for ip based fixed-outline soc placement	2007	-7.2647679971419326	11.665876574476712	1703802
1703838	EDA	pad assignment for power nets in vlsi circuits	1987	-7.358281698629919	11.504866247475144	1703865
1705398	EDA	design of 3-input reversible programmable logic array	2011	-7.580843033311535	12.759451626601289	1705425
1707565	ML	low-complexity compression of short messages	2006	-8.765322366268517	11.54167137391212	1707592
1707795	HPC	a modular memory scheme for array processing	1977	-8.766916731231678	13.038331705428554	1707822
1708410	EDA	a postprocessing algorithm for crosstalk-driven wire perturbation	2000	-7.872594317843159	11.314145728807244	1708437
1708782	EDA	minimizing error of stochastic computation through linear transformation	2015	-8.094391204321763	12.819290170562722	1708809
1710068	DB	time-efficient single constant multiplication based on overlapping digit patterns	2009	-8.705520035049727	12.518445016298747	1710095
1710595	EDA	hierarchical and analytical placement techniques for high-performance analog circuits	2017	-7.350414729955016	11.46338777840453	1710622
1711005	HCI	submicrosecond core memories using multiple coincidence	1960	-7.275276549259272	12.602497340831786	1711032
1711303	EDA	design of majority logic (ml) based approximate full adders	2018	-7.259542355781408	13.158359644304998	1711330
1711784	EDA	a generalization of a fast rns conversion for a new 4-modulus base	2009	-8.820485433040579	13.183267210580262	1711811
1712557	AI	the compressed differential heuristic	2011	-8.950264324137523	11.336046788890162	1712584
1712685	EDA	an approach to topological pin assignment	1984	-7.424887112160906	11.387646389864258	1712712
1714401	HPC	a systolic serial squarer of continuous operation	2000	-8.836154561531336	13.138964842391903	1714428
1714487	EDA	qpf: efficient quadratic placement for fpgas	2005	-7.374480208630175	11.416962708313033	1714514
1716980	EDA	routing algorithms: enhancing routability & enabling eco (abstract only)	2005	-7.319240356427313	11.629863470765107	1717007
1719206	Theory	critical area computation for missing material defects in vlsi circuits	2000	-8.114630992178068	11.29188985826275	1719233
1719987	Arch	multiaccess memory system for attached simd computer	2004	-8.880172070593511	12.226894909960738	1720014
1720124	EDA	design methodology for low power data compressors based on a window detector in a 54x54 bit multiplier	1995	-8.054676489884272	13.052968073931966	1720151
1720391	HPC	synthesis of space optimal systolic arrays for band matrix-vector multiplication	2008	-8.943151134700871	12.892610935815858	1720418
1722402	EDA	efficient via shifting algorithms in channel compaction	1993	-8.118439836627196	11.334798669542547	1722429
1723397	Theory	nonlinear dynamics and switching time bifurcations of a thyristor controlled reactor	1993	-8.525529805170505	12.969148501860984	1723424
1724331	EDA	improved timing closure by analytical buffer and tsv planning in three-dimensional chips	2012	-7.2920371840443625	11.67274872664877	1724358
1725641	Vision	a fast 1-d serial-parallel systolic multiplier	1987	-8.905733049221109	13.191827235411875	1725668
1726937	EDA	a quaternary logic gate using current-mode operation with bipolar transistors equivalent to an exclusive-or binary gate	2005	-7.3917466132416765	12.635934259596242	1726964
1727716	PL	mpfr: a multiple-precision binary floating-point library with correct rounding	2007	-8.97728046915339	12.456209573265715	1727743
1728195	EDA	scalable architectures for design of reversible quaternary multiplexer and demultiplexer circuits	2009	-7.7246588114756225	11.891541724515069	1728222
1728440	Arch	a family of area-time efficient modulo 2n+1 adders	2010	-8.86216931024678	13.186924693459158	1728467
1730021	Theory	quantum algorithm processor for finding exact divisors	2005	-8.24434854645396	12.346889375832205	1730048
1732790	EDA	optimization of null convention self-timed circuits	2004	-7.329480159634513	12.96365181080529	1732817
1733111	EDA	ultra low voltage and, nor and xor cmos gates	2008	-7.382474968678043	13.201327099158462	1733138
1734060	EDA	maze routing steiner trees with effective critical sink optimization	2007	-7.5494788962548265	11.51977774631717	1734087
1735818	EDA	dynamic planning of local congestion from varying-size vias for global routing layer assignment	2016	-7.470201284315871	11.716174448369145	1735845
1735880	Theory	fast decoding algorithms for variable-lengths codes	2012	-8.887483687289027	11.573584732111053	1735907
1737400	PL	dependence testing and vectorization of multimedia agents	2005	-9.112639722653034	12.597445972878072	1737427
1738183	EDA	simultaneous signal and power routing under k model	2001	-7.389205135999039	11.46536684407508	1738210
1738453	EDA	ripple 2.0: high quality routability-driven placement via global router integration	2013	-7.41066875300751	11.645055747896972	1738480
1739622	EDA	lmgr: a low-m emory global router with dynamic topology update and bending-aware optimum path search	2013	-7.291867961520086	11.603981683662198	1739649
1740429	EDA	analysis of placement procedures for vlsi standard cell layout	1986	-7.540497725568987	11.352207896704007	1740456
1741401	Theory	design of new quantum/reversible ternary subtractor circuits	2016	-7.844346929054183	12.060923599258178	1741428
1742449	Visualization	embedding tree structures in vlsi hexagonal arrays	1984	-9.009757439763868	12.242717492289168	1742476
1744671	Theory	time and memory efficient lempel-ziv compression using suffix arrays	2009	-8.939083236878984	11.439404755110926	1744698
1747047	NLP	revisiting dictionary-based compression	2005	-8.911543638151162	11.354203216506493	1747074
1747665	EDA	wire synthesizable global routing for timing closure	2011	-7.301986799296098	11.731750741322195	1747692
1747865	Theory	fast sorting algorithms on reconfigurable array of processors with optical buses	1996	-9.10189184410664	12.285191036726086	1747892
1749673	EDA	c-testability of two-dimensional iterative arrays	1986	-8.836309364383675	12.814449562879435	1749700
1750030	Arch	information transfer and area-time tradeoffs for vlsi multiplication	1980	-8.614087085976681	12.610201455021468	1750057
1750035	EDA	vertical via design techniques for multi-layered p/g networks	2008	-7.40646215532795	11.884042363442607	1750062
1751003	Arch	single-electron transistor based implementation of not, feynman, and toffoli gates	2015	-7.4340421075528935	12.523573447349571	1751030
1751549	EDA	an algorithm for zero-skew clock tree routing with buffer insertion	1996	-7.498433204503706	11.475015071805773	1751576
1752723		a novel cotransformation for lns subtraction	2010	-8.669325546431246	12.703050757629555	1752750
1754093	Vision	architecture driven filter transformations	2000	-9.089794012423477	12.479843836874402	1754120
1755240	EDA	banyan switch applied for ldpc decoder fpga implementation	2010	-7.461719920838274	12.310576818090704	1755267
1759120	Crypto	burrows–wheeler compression: principles and reflections	2007	-8.986346801834662	11.486622145018202	1759147
1759355	EDA	efficient circuit design of reversible square	2017	-8.105558903312891	13.133109337396071	1759382
1759494	EDA	efficient micro-bump assignment for rdl routing in 3dics	2014	-7.618396615422283	11.537944842833292	1759521
1759543	ML	fast text compression with neural networks	2000	-8.919901957384992	11.5345365463899	1759570
1759812	EDA	tradeoff routing resource, runtime and quality in buffered routing	2004	-7.41791979271433	11.684208929789882	1759839
1760864	EDA	estimation of the switching activity in shift-and-add based computations	2009	-8.187856698792405	13.167667183853474	1760891
1761738	DB	dpg: a cache-efficient accelerator for sorting and for join operators	2003	-8.957547935981394	11.286532087114693	1761765
1762097	Crypto	vlsi implementation of the universal one-dimensional cat/icat	2002	-8.392867552176197	12.8564404801016	1762124
1763336	EDA	optimal wiresizing under the distributed elmore delay model	1993	-7.517965798559241	11.395979026899438	1763363
1763539	NLP	boyer-moore string matching over ziv-lempel compressed text	2000	-9.058282043614893	11.299691480232987	1763566
1764403	Theory	table-driven implementation of the exponential function in ieee floating-point arithmetic	1989	-8.934593029874947	13.038713632727315	1764430
1767144	Theory	on the complexity of three-dimensional channel routing (extended abstract)	2007	-8.017498838345176	11.322427556947847	1767171
1768255	Vision	a vlsi architecture for rns with mi adders	1991	-9.036456761416142	13.034050345782699	1768282
1768312	EDA	integrated circuit channel routing using a pareto-optimal genetic algorithm	2012	-7.390224097240897	11.692786089552396	1768339
1772615	EDA	formal approach for verifying galois field arithmetic circuits of higher degrees	2017	-8.251301858396872	12.8580648134217	1772642
1774943	Arch	comparing the speed of programs for sparse polynomial multiplication	2003	-9.134284952075774	12.416825670318842	1774970
1775024	Robotics	newton-raphson algorithms for floating-point division using an fma	2010	-9.119846746352023	12.914680241344412	1775051
1776232	EDA	a high performance general purpose multi-point signal router	1994	-7.655675368464276	11.39472194474884	1776259
1782945	EDA	crosstalk driven routing resource assignment	2004	-7.413120905576251	11.558611722351834	1782972
1783132	EDA	practical approximations of steiner trees in uniform orientation metrics	2007	-7.968613356798468	11.381007016546192	1783159
1786150	Theory	external sorting in vlsi	1984	-8.272682318053594	12.017014087021606	1786177
1787218	Visualization	decimal adder with signed digit arithmetic	1969	-8.968540984430874	12.923205117620096	1787245
1788419	EDA	a variable radix-2r algorithm for single constant multiplication	2017	-9.004090133106674	13.195838131358533	1788446
1789576	HPC	matrix inversion using parallel processing	1967	-9.108747789850579	12.620546196297335	1789603
1790658	Web+IR	syllable-based compression for xml documents	2006	-8.850491331108586	11.33004906781112	1790685
1791171	Arch	implementation of the single modulus complex alu	1987	-8.511559688148175	12.544400998271467	1791198
1791608	Theory	on recoding in arithmetic algorithms	1996	-9.09982598320857	12.864838472428836	1791635
1791775	EDA	multiple valued logic: current-mode cmos circuits	1993	-7.485217194991439	12.883390502216315	1791802
1792222	EDA	delay bounded buffered tree construction for timing driven floorplanning	1997	-7.240136718763111	11.90023403403749	1792249
1793231	EDA	testable novel parity-preserving reversible gate and low-cost quantum decoder design in 1d molecular-qca	2017	-7.398205297636161	12.830030040817919	1793258
1793427	EDA	optimal net assignment	1995	-7.994784338096254	11.317181485784431	1793454
1793759	Vision	a system for efficiently self-reconstructing e-1½-track switch torus arrays	2000	-8.943928611488413	12.275299388017892	1793786
1794831	Arch	an analysis for the realization of an in-place and in-order prime factor algorithm	1993	-8.815860205886619	13.055933271997466	1794858
1795679	Robotics	reconfigurable a/d - d/a converter and its use in pipelined a/d converters	2008	-8.239192980237666	12.865670761826685	1795706
1795856	EDA	on-line error-detectable high-speed multiplier using redundant binary representation and three-rail logic	1987	-8.098515820716845	12.868845822496615	1795883
1796099	Graphics	complex division with prescaling of operands	2003	-9.153546656916378	12.948930422095186	1796126
1796260	Theory	design strategies for optimal hybrid final adders in a parallel multiplier	1996	-8.804397973740189	12.347318668579184	1796287
1796712	EDA	pin assignment of circuit cards and the routability of multilayer printed wiring backplanes	1973	-7.3019267062453475	11.359264692046535	1796739
1796829	Theory	a lower bound on the area of permutation layouts	1991	-8.370452182617901	11.318985833858056	1796856
1797912	Mobile	high compression rate and ratio using predefined huffman dictionaries	2013	-8.67447705219206	11.460659232729535	1797939
1801240	EDA	mpl6: enhanced multilevel mixed-size placement with congestion control	2007	-7.304464694691045	11.403722594138667	1801267
1801299	EDA	resource-constrained link insertion for delay reduction	2012	-7.447931317840509	11.56611076764958	1801326
1802596	Theory	efficient decoding of compressed data	1995	-9.118559788772668	12.225040079084255	1802623
1802655	Arch	word-length optimization of folded polynomial evaluation	2004	-8.907339277942159	12.662523027891373	1802682
1802906	EDA	transistor chaining in cmos leaf cells of planar topology	1996	-7.305960038873844	11.836166758671718	1802933
1803241	EDA	routability driven white space allocation for fixed-die standard-cell placement	2002	-7.401951010301827	11.61843729580364	1803268
1804606	EDA	a new approach for multi-valued computing using machine learning	2017	-7.418053777458223	13.031691460378852	1804633
1804877	EDA	a new strategy for simultaneous escape based on boundary routing	2011	-7.440215918631497	11.533763458746142	1804904
1805990	Arch	parallel multipliers based on horizontal compressors	1987	-8.637926484393978	13.108825054084187	1806017
1806634	HPC	choice of base revisited: higher radices for fpga-based floating-point computation (abstract only)	2005	-9.011000078462835	13.114818027428953	1806661
1809382	Web+IR	a web search engine model based on index-query bit-level compression	2010	-8.661168269954652	11.466254377647552	1809409
1809457	EDA	global forced hierarchical router	1986	-7.779865581186045	11.396137906445723	1809484
1809507	EDA	power efficient sub-array in reconfigurable vlsi meshes	2005	-7.249990872270947	11.745487871766384	1809534
1810012	EDA	a performance-driven i/o pin routing algorithm	1999	-7.688943794592192	11.459900834636874	1810039
1810336	EDA	a fast incremental cycle ratio algorithm	2017	-8.095211621669746	11.392038863120826	1810363
1811293	Logic	remarks on algorithms implemented in some c++ libraries for floating-point conversions and interval arithmetic	2009	-8.823841974812547	12.42135989272634	1811320
1811300	EDA	timing-power optimization for mixed-radix ling adders by integer linear programming	2008	-7.82092269851233	12.882369655788148	1811327
1811591	EDA	design of efficient reversible binary subtractors based on a new reversible gate	2009	-7.544237798708781	12.68663844537449	1811618
1811829	Web+IR	speeding up pattern matching by text compression	2000	-8.978519970934599	11.360180058478095	1811856
1813947	EDA	bivariate function approximation with encoded gradients	2016	-8.81312112965051	13.173185769729429	1813974
1816148	EDA	design and experimental results of a cmos flip-flop featuring embedded threshold logic	2003	-7.452074225901662	12.996935869494795	1816175
1818103	AI	contention resolution—a new approach to versatile subexpressions sharing in multiple constant multiplications	2008	-8.948685789314368	12.926223860171795	1818130
1818549	EDA	halo: an efficient global placement strategy for standard cells	1992	-7.304287458949732	11.370360153519194	1818576
1818765	Vision	expanding the range of convergence of the cordic algorithm	1991	-9.11078291869	13.092181310042365	1818792
1819005	Theory	binary adder circuits of asymptotically minimum depth, linear size, and fan-out two	2017	-8.907064088679135	12.025674060564144	1819032
1819111	EDA	a programmable ternary cpu using hybrid cmos/memristor circuits	2018	-8.136769766786262	13.091844147962533	1819138
1819988	EDA	post routing performance optimization via multi-link insertion and non-uniform wiresizing	1995	-7.382540994259071	11.650499048274686	1820015
1820373	Robotics	a high-speed vlsi design and asic implementation for constructing euclidean distance-based discrete voronoi diagram	2004	-8.478247221125079	13.159471102358506	1820400
1821269	EDA	a new algorithm for elimination of common subexpressions	1999	-8.670280720227739	13.164711126503134	1821296
1821464	EDA	an integrated algorithm for 3d-ic tsv assignment	2011	-7.378334410766361	11.565653448470284	1821491
1822279	EDA	simultaneous escape routing and layer assignment for dense pcbs	2004	-7.683276515612932	11.400080174133134	1822306
1822586	Arch	design of reversible bidirectional logarithmic barrel shifter	2017	-7.305801154541252	11.5345768598994	1822613
1822870	EDA	information theoretic approach to complexity reduction of fir filter design	2008	-8.950158862833314	13.097106784160545	1822897
1823371	EDA	draxrouter: global routing in x-architecture with dynamic resource assignment	2006	-7.306797600440178	11.447698244001288	1823398
1823569	EDA	efficient vlsi architectures for columnsort	1999	-8.620760142351019	13.03971295916353	1823596
1825162	EDA	a very fast multiplication algorithm for vlsi implementation	1983	-9.03299958584268	12.986831992267225	1825189
1825442	EDA	performance driven multiple-source bus synthesis using buffer insertion	1995	-7.297857473924703	11.976200693817802	1825469
1827152	EDA	a floorplanning algorithm using rectangular voronoi diagram and force-directed block shaping	1991	-7.525803929865754	11.444949647868556	1827179
1828354	Vision	efficient function implementation for bit-serial parallel	1980	-8.350567791823885	12.970153992080116	1828381
1829076	Robotics	internal marketing to elicit conceptual needs for internal software	2008	-9.007150920727065	11.640506450067464	1829103
1829132	Logic	hardware provisions for extended precision floating-point arithmetic	1972	-8.653427318922683	13.033434199841516	1829159
1829455	Graphics	e-beam lithography character and stencil co-optimization	2014	-7.65114199566588	11.393556416257566	1829482
1831490	EDA	adaptive region based huffman compression technique with selective code interchanging	2012	-8.956862958790852	11.483857409655714	1831517
1831680	EDA	zero skew clock net routing	1992	-7.500423924502728	11.59153662861532	1831707
1832180	EDA	behavioral synthesis of high performance, low cost, and low power application specific processors for linear computations	1994	-8.34594105774193	13.16251473392984	1832207
1832934	Theory	a benchmark for the sorting network problem	2005	-8.511751390361683	12.620070886850504	1832961
1833776	Arch	a high-speed magnitude comparator with small transistor count	2003	-7.404017139204947	13.109052869524444	1833803
1834290	EDA	routability-driven blockage-aware macro placement	2014	-7.322088042001102	11.658481476664047	1834317
1838156	EDA	timing-constrained yield-driven wiring reconstruction for critical area minimization	2007	-7.371475800314113	11.546585403192204	1838183
1838273	EDA	comment on “high speed parallel decimal multiplication with redundant internal encodings”	2015	-8.804238527414402	13.171770816568072	1838300
1838655	EDA	archer: a history-based global routing algorithm	2009	-7.4589330460485375	11.53112784387765	1838682
1839180	HPC	wide format floating-point math libraries	1991	-8.864027141874637	12.173047111735322	1839207
1839513	EDA	an efficient method to perform range analysis for dsp circuits	2010	-8.549252901468831	13.113150502834058	1839540
1842353	HPC	accelerating shortest path computations in hardware	2010	-9.07111196103348	11.362855941225598	1842380
1846548	EDA	mcfroute: a detailed router based on multi-commodity flow method	2014	-7.42574787759954	11.542665474208672	1846575
1847205	Graphics	on the failure of rank-revealing qr factorization software - a case study	2008	-9.147896210480912	12.330114088533426	1847232
1848782	Visualization	polynomial division on systolic arrays	1985	-9.147226017437422	12.300242642953044	1848809
1850717	NLP	an overhead reduction technique for mega-state compression schemes	1997	-8.872475094366425	11.424271882789776	1850744
1851114	EDA	ispd 2015 benchmarks with fence regions and routing blockages for detailed-routing-driven placement	2015	-7.35921940140617	11.56591307382164	1851141
1851306	EDA	integration of retiming with architectural floorplanning	2000	-7.241753524205438	11.376016271155686	1851333
1852125	ML	architecture for efficient implementation of the yk lossless data compression algorithm	2001	-9.111951385029872	11.557207894361833	1852152
1854499	Theory	additive approximation for layer minimization of manhattan switchbox routing	2010	-8.111179062614484	11.29313818703986	1854526
1857784	EDA	synthesis and comparison of two's complement parallel multipliers	1975	-8.809883682216572	12.441168314630538	1857811
1860373	EDA	logic synthesis for a single large look-up table	1995	-7.595908937272247	12.600253444325267	1860400
1861260	EDA	how does partitioning matter for 3d floorplanning?	2006	-7.393035383736797	11.398766043452124	1861287
1861401	EDA	crosslink insertion for variation-driven clock network construction	2012	-7.2587856563154824	11.805999152627578	1861428
1862305	EDA	wire length prediction in constraint driven placement	2003	-7.245877151134477	11.430664401378152	1862332
1862574	Vision	fourier transforms in vlsi	1983	-9.127680252304453	12.327401812744135	1862601
1863795	NLP	parallel detection of interval overlapping	2010	-8.875394384814777	12.066002560781927	1863822
1865701	EDA	design of reversible/quantum ternary multiplexer and demultiplexer	2006	-7.583731642995567	11.955289330914905	1865728
1865847	Vision	parallel multipliers with nor gates based on g-minimum adders	1984	-8.782281739002936	13.143202164846642	1865874
1866034	Visualization	a novel approach of data compression for dynamic data	2008	-8.713793747605788	11.488295433413404	1866061
1866149	ML	digital neural networks for high-speed divisions and root extractions	1993	-8.442705067656256	12.475989159693642	1866176
1870121	EDA	automatic routing of double layer gate arrays using a moving cursor	1983	-7.575978573990875	11.317889531832867	1870148
1871316	ML	compact in-memory models for compression of large text databases	1999	-8.829301022619356	11.357505365336499	1871343
1872131	Networks	a practical parallel architecture for stacks filters	2004	-8.942415536882399	13.13115239826766	1872158
1872222	Theory	embedding area of d-way shuffle graph on a vlsi model	1986	-8.607664718118109	11.612717897845915	1872249
1872383	EDA	switchbox routing using score function	1989	-7.671108700821775	11.388616720446755	1872410
1872815	EDA	reducing power, area, and delay of threshold logic gates considering non-integer weights	2017	-7.461546152996207	13.038556998385156	1872842
1873639	EDA	a multioperand two's complement addition algorithm	1985	-9.095206981703845	12.881883756854418	1873666
1873662	Theory	at2l2 appr. equal n2/2 for fast fourier transform in multilayer vlsi	2002	-8.96034776766361	12.57078337663535	1873689
1874097	Arch	the fft butterfly operation in 4 processor cycles on a 24 bit fixed-point dsp with a pipelined multiplier	1997	-9.03370846811958	13.155171990513315	1874124
1876514	EDA	optimal memoryless encoding for low power off-chip data buses	2006	-7.901316390634482	12.525278079966506	1876541
1876841	EDA	reversible barrel shifters	2007	-7.786922940347347	12.970842791055516	1876868
1877004	Vision	application research of ternary optical computer on gaussian elimination	2015	-8.899074846535711	13.167639956505143	1877031
1877580	EDA	a novel generalized design methodology and realization of boolean operations using dna	2009	-7.715665138714501	12.268016418000489	1877607
1877649	Logic	efficient modulo 2n+1 tree multipliers for diminished-1 operands	2003	-8.698159791706201	13.193348127575419	1877676
1878688	EDA	dummy feature placement for chemical-mechanical polishing uniformity in a shallow trench isolation process	2001	-7.561760309670383	11.996518117386096	1878715
1878895	Arch	parallel processing algorithms for linear predictive coding	1980	-9.013195298267163	13.012153573339058	1878922
1879873	HPC	high performance 2d parallel block-filtering system for real-time imaging applications using the sharc adsp21060	2003	-9.155804081313226	13.187193752059054	1879900
1880488	EDA	fault tolerant variable block carry skip logic (vbcsl) using parity preserving reversible gates	2010	-7.507823048162433	13.062925289252751	1880515
1883084	HCI	the study of the information standardization way for global logistics	2009	-8.556872637567752	11.530385359084846	1883111
1883525	EDA	bus-driven floorplanning with bus pin assignment and deviation minimization	2012	-7.2968597420711685	11.72489452525354	1883552
1885519	HPC	fast parallel realization of matrix multiplication	1981	-9.114519664377763	12.860698699970992	1885546
1885819	HPC	conflict-free access to parallel memories	1992	-8.774169788742336	12.01421756271471	1885846
1886352	Vision	fast minimum and maximum selection	2005	-8.336223799921019	12.6771866720978	1886379
1887253	Arch	the anticipatory control of a cyclically permutable memory	1973	-8.90235218397061	11.416903945546574	1887280
1889592	SE	widening with thresholds via binary search	2016	-9.105983810990486	11.79665350626321	1889619
1890836	EDA	improving placement under the constant delay model	2002	-7.260561419433988	11.328599557451794	1890863
1891672	Visualization	substitution coder — a reversible data transform for lossless text compression	2011	-9.004534117748761	11.502786066181073	1891699
1892099	EDA	reversible logic based mapping of quaternary sequential circuits using qgfsop expression	2015	-7.7897407324920325	12.004607459162552	1892126
1893323	EDA	a general multi-layer area router	1991	-7.643755445964738	11.4327966586279	1893350
1894037	Arch	a θ( √ n)-depth quantum adder on the 2d ntc quantum computer architecture	2012	-7.902470571201385	12.360779958643926	1894064
1895579	Arch	a grid-based approach for connectivity binding with geometric costs	1993	-7.493300797242454	11.513377743279042	1895606
1896677	EDA	a new global router for modern designs	2008	-7.523605753402718	11.555535216594365	1896704
1896711	EDA	overlay-aware detailed routing for self-aligned double patterning lithography using the cut process	2014	-7.646974359530662	11.440898067052922	1896738
1898686	EDA	enhanced network flow algorithm for yield optimization	1996	-7.391956812011419	11.323871946389849	1898713
1900048	Arch	a systematic approach for analyzing fast addition algorithms using counter tree diagrams	2004	-8.232645550491807	12.74758425172329	1900075
1900758	Robotics	realisation of optimised eight-bit binary shifter using reversible logic approach	2017	-7.414362491607823	13.188522618411927	1900785
1900886	EDA	a weighted steiner tree-based global router with simultaneous length and density minimization	1994	-7.705039156812317	11.3624981553025	1900913
1901667	EDA	boxrouter 2.0: architecture and implementation of a hybrid and robust global router	2007	-7.503615754876147	11.542915756586993	1901694
1902249	Logic	the proof by 2m-1: a low-cost method to check arithmetic computations	2005	-8.280678782472645	13.187673503525758	1902276
1904422	EDA	timing driven floorplanning on programmable hierarchical targets	1998	-7.2701947471194925	11.287486989849913	1904449
1904850	EDA	an efficient approach to multi-layer layer assignment with application to via minimization	1997	-7.806672063744855	11.310889780842118	1904877
1906111	Embedded	information friction limits on computation	2014	-8.390528422124621	11.351052621850373	1906138
1908559	EDA	a procedure for improving the distribution of congestion in global routing	2016	-7.510484942898023	11.554186179655707	1908586
1908809	Arch	"""comments on """"a note on base -2 arithmetic logic"""""""	1977	-8.999647776805258	12.076257120228435	1908836
1909530	EDA	wirelength driven i/o buffer placement for flip-chip with timing-constrained	2012	-7.3416843330726	11.899670091108742	1909557
1912426	ML	database compression using an offline dictionary method	2002	-8.838320720765767	11.368450069008475	1912453
1913636	EDA	an augmented lagrangian optimization method for vlsi global placement	2012	-7.286779386740714	11.316127335847733	1913663
1914104	Robotics	a hardware-efficient scheme and fpga realization for computation of single pair shortest path for a mobile automaton	2006	-8.631104189911357	11.698098388260345	1914131
1914358	Visualization	high-speed multiplication systems	1972	-8.95597093084237	12.688224758560304	1914385
1915282	EDA	lesar: a dynamic line-end spacing aware detailed router	2018	-7.6005161727848	11.588739347173204	1915309
1915622	HPC	ppm model cleaning	2003	-8.412303136331587	11.572750119444148	1915649
1916852	Web+IR	adding compression to a full-text retrieval system	1995	-8.760653933461768	11.339181619492265	1916879
1919820	Visualization	new models of prefix adder topologies	2005	-8.148716073299518	12.622474033641705	1919847
1920587	Web+IR	new adaptive compressors for natural language text	2008	-8.874300090069639	11.38556703820858	1920614
1922117	PL	a trinomial type of σ-lfsr oriented toward software implementation	2007	-8.914745061718007	12.630998212060339	1922144
1923287	HPC	impact of reconfigurable function on meshes with row/column buses	2011	-9.033283283576985	12.406993745271185	1923314
1923374	Embedded	on the concurrent update and generation of the dynamic huffman code	1996	-8.967244289208836	11.42627344534759	1923401
1924011	Arch	a method for implementation of one-dimensional systolic algorithms with data contraflow using pipelined functional units	1992	-8.895842250114383	12.808508060203213	1924038
1924899	Graphics	algorithm 786: multiple-precision complex arithmetic and functions	1998	-8.949932391628005	12.413824025996492	1924926
1925469	EDA	automatic evaluation of the accuracy of fixed-point algorithms	2002	-8.649304193942548	13.193842556133369	1925496
1926715	HCI	hotspot-aware dsa grouping and mask assignment	2017	-7.522576956625071	11.359047379669896	1926742
1927202	EDA	the chip layout problem: an automatic wiring procedure	1977	-7.44611572287777	11.293205967493813	1927229
1927289	Theory	solving graph theory problems using reconfigurable pipelined optical buses	1999	-9.08996495034452	12.1614996895166	1927316
1928741	EDA	optimal channel pin assignment	1991	-7.860364008657052	11.287994088668642	1928768
1930334	Theory	design concepts for matrices and lattices in lidia	1997	-9.017092400500902	11.666183925605845	1930361
1932034	EDA	chain-based pin count minimization for general-purpose digital microfluidic biochips	2016	-7.3366248218945325	11.470939299360387	1932061
1933576	EDA	a local optimal method on dsa guiding template assignment with redundant/dummy via insertion	2019	-7.459771546274947	11.454151507232318	1933603
1933584	EDA	new insights on ling adders	2008	-8.361557338707996	12.78406710389076	1933611
1934101	EDA	leading-one prediction scheme for latency improvement in single datapath floating-point adders	1998	-8.50438931555546	13.170290505618114	1934128
1934601	Arch	a high-speed reduced-size adder under left-to-right input arrival	1999	-8.751156614777921	12.95260526911098	1934628
1935362	DB	a parallel independent component implement based on field-programmable-gate-array	2009	-8.939623474821472	12.752426506655796	1935389
1937901	Theory	design of a linear systolic modular multiplier/squarer for the fast modular exponentiation	2003	-8.213668670824957	12.876530837558589	1937928
1938196	ML	compressing the data densely by new geflochtener to accelerate web	2014	-8.681707270729015	11.489827426186086	1938223
1939161	ML	statistical models for term compression	2000	-8.938506271616292	11.440046634244695	1939188
1939569	Theory	optimized binary64 and binary128 arithmetic with gnu mpfr	2017	-9.120143287179928	12.652785063870919	1939596
1939589	Theory	optimal layout for fast fourier transform in multilayer vlsi	2004	-9.051922404770512	12.450170205770615	1939616
1940642	Embedded	a new algorithm for order statistic and sorting	1993	-9.008241101268904	11.580469788755787	1940669
1940947	EDA	predictable routing	2000	-7.25928760616891	11.563479767645225	1940974
1941059	Logic	"""comments on """"self-checking carry-select adder design based on two-rail encoding"""""""	2014	-8.192731573766986	12.927288574987134	1941086
1941180	Theory	efficient digital to analog encoding	1996	-9.113212465014966	12.240592564470091	1941207
1941574	EDA	integrator-chain multiplier	1990	-7.730460805835662	12.95323680566314	1941601
1942205	Embedded	realization of large-scale distributors based on batcher sorters	1999	-8.64146998336131	12.651079967055415	1942232
1944110	EDA	timing-driven steiner tree construction based on feasible assignment of hidden steiner points	2005	-7.842842917388217	11.317011787673271	1944137
1945774	DB	decimal adjustment of long numbers in constant time	1997	-9.107507346293108	12.900194189663004	1945801
1946751	EDA	a nonlinear optimization methodology for vlsi fixed-outline floorplanning	2008	-7.404413896508821	11.457892167185607	1946778
1948406	EDA	metal layer planning for silicon interposers with consideration of routability and manufacturing cost	2014	-7.293691984421103	11.733241553264243	1948433
1948823	EDA	exploiting non-critical steiner tree branches for post-placement timing optimization	2015	-7.262365658499362	11.851986985040062	1948850
1952050	EDA	a novel two phase heuristic routing technique in digital microfluidic biochip	2015	-7.381576090743673	11.28781845152632	1952077
1952910	EDA	accelerating the dynamic time warping distance measure using logarithmetic arithmetic	2014	-8.53526332464806	13.154361762922434	1952937
1954352	EDA	an efficient zero-skew routing algorithm	1994	-8.958488546566095	11.608435001618838	1954379
1955416	EDA	timing-driven placement by grid-warping	2005	-7.368293409471871	11.400987606797766	1955443
1956405	ML	systolic implementation of hopfield networks of arbitrary size	1991	-8.750365665044983	12.552526730244567	1956432
1957398	EDA	extreme pipelining towards the best area-performance trade-off in hardware	2016	-8.381746495505586	13.0751653505561	1957425
1958051	DB	music definition language &amp; music manipulation language: a coding scheme for music representation and storage	2017	-8.915875049636066	11.522392058028965	1958078
1958059	EDA	tunnel diode digital circuitry	1960	-7.789911072648376	11.960864767204239	1958086
1959302	EDA	high-radix division and square-root with speculation	1994	-8.581278343936049	13.086477433770915	1959329
1962167	EDA	lookup with cam aided hash table	2009	-9.002726663251485	12.059953447126048	1962194
1962542	Graphics	cellular logic computers for pattern recognition	1983	-8.345877210233747	13.026084408822609	1962569
1963283	EDA	pin accessibility-driven detailed placement refinement	2017	-7.4673111794617055	11.586634227971597	1963310
1964324	EDA	the 1-2-3 routing algorithm or the single channel 2-step router on 3 interconnection layers	1982	-7.849415750080875	11.5139391760288	1964351
1964571	EDA	optimal two-dimension common centroid layout generation for mos transistors unit-circuit	2005	-7.416911364591018	11.482098796056356	1964598
1964731	EDA	congestion minimization during placement	2000	-7.567966398657283	11.441913081878715	1964758
1965324	EDA	vfgr: a very fast parallel global router with accurate congestion modeling	2014	-7.350032753781156	11.611562521687887	1965351
1966031	EDA	a novel damped-wave framework for macro placement	2017	-7.329883378343836	11.450760569952967	1966058
1966618	EDA	near-linear wirelength estimation for fpga placement	2009	-7.29141550848894	11.352044523232214	1966645
1968003	HCI	on using exponential-golomb codes and subexponential codes for system-on-a-chip test data compression	2004	-8.656312168674564	12.313331574553294	1968030
1968236	PL	algorithm 719: multiprecision translation and execution of fortran programs	1993	-8.912724778113773	12.265178885762033	1968263
1969114	EDA	a global routing method for 2-layer ball grid array packages	2005	-7.623484235812984	11.469213176447038	1969141
1969641	EDA	characterization and computation of steiner wiring based on elmore's delay model	2002	-7.503684164749201	11.637982745870913	1969668
1970055	EDA	design of a novel reversible nlfsr	2017	-7.461362705180728	13.126105231184571	1970082
1970282	EDA	mentor: an algorithm for mesh network topological optimization and routing	1991	-7.597767114974983	11.294001056015608	1970309
1974128	Theory	a high-speed multiplication process for digital computers	1960	-8.836457107869693	12.545393890570569	1974155
1974981	Arch	shuffling with the illiac and pm2i simd networks	1984	-9.055765478406936	12.51692986458102	1975008
1975159	EDA	high performance mcm routing: a new approach	1999	-7.689001832765378	11.370730784283829	1975186
1975829	Visualization	on overflow detection and correction in digital filters	1975	-9.021916887854301	12.66824283020501	1975856
1977275	EDA	a simultaneous placement and global routing algorithm with path length constraints for transport-processing fpgas	1997	-7.3309102810559805	11.607529369116445	1977302
1977862	NLP	pitman shorthand inspired model for plain text compression	2001	-9.024762793011568	11.602989977027958	1977889
1978653	Theory	a systolic array solution for the assignment problem	1990	-8.475286988434434	12.252546229648011	1978680
1978810	Theory	design of a fast validated dot product operation	1993	-9.020175827457551	12.77336137649682	1978837
1980436	EDA	a novel algorithm for obstacle aware rmst construction during routing in 3d ics	2012	-7.556728033752602	11.330162778736176	1980463
1980465	EDA	order of channels for safe routing and optimal compaction of routing area	1983	-7.700629683753372	11.292580111193471	1980492
1980492	Embedded	compression of vlsi test data by arithmetic coding	2004	-8.498183597780997	12.135683477783356	1980519
1980823	EDA	all optical implementation of high speed and low power reversible full adder using semiconductor optical amplifier based mach-zehnder interferometer	2014	-7.4008617950478435	13.17803152167113	1980850
1982187	EDA	a fast, single-layer, area router for semi-custom analogue circuits	1992	-7.494853018963764	11.38717637680635	1982214
1982675	EDA	an algorithm for two-layer channel routing	1985	-8.017550786541214	11.375099477007096	1982702
1982965	Theory	a suggestion for a fast multiplier	1964	-9.161896284855294	12.533318127940413	1982992
1983065	EDA	a novel ternary jk flip-flop using the resonant tunneling diode literal circuit	2012	-7.594640661782797	12.637765143379172	1983092
1984009	Robotics	32 bit single cycle nonlinear vlsi cell for the ica algorithm	2006	-8.944753035385352	12.879475043821342	1984036
1984584	Robotics	on-line multioperand addition based on on-line full adders	2005	-8.612721607474684	12.570294309130896	1984611
1988472	Vision	block-oriented dense compressor	2011	-8.746785509432852	11.377227396566136	1988499
1988677	EDA	fashion: a fast and accurate solution to global routing problem	2008	-7.24097295613687	11.579364448675971	1988704
1990555	EDA	utaco: a unified timing and congestion optimization algorithm for standard cell global routing	2000	-7.287183685601168	11.558980721222673	1990582
1992228	ML	rice-marlin codes: tiny and efficient variable-to-fixed codes	2018	-8.86070582666742	11.71631217022392	1992255
1992368	Web+IR	compressing inverted files	2003	-8.955702742408178	11.480934246032502	1992395
1993678	EDA	design of division circuits for stochastic computing	2016	-8.191852820955862	13.165380520266199	1993705
1994537	EDA	shuttle mask floorplanning with modified alpha-restricted grid	2006	-7.301904876162772	11.286734309932829	1994564
1994988	ML	file fragment analysis using normalized compression distance	2013	-8.926803912007852	11.367710469442846	1995015
1999436	Theory	layout of the cube-connected cycles without long wires	2001	-8.437403066853701	11.49250106287783	1999463
2001052	Arch	implementation of the super-systolic array for convolution	2003	-8.601026550087969	12.8815455178949	2001079
2001287	HPC	partially decodable compression with static ppm	2005	-9.09898426497765	11.459300667865099	2001314
2001619	EDA	switch bound allocation for maximizing routability in timing-driven routing of fpga's	1998	-7.406601867840457	11.581070476171154	2001646
2001946	OS	qp tries are smaller and faster than crit-bit trees	2016	-8.864501797546312	11.339860308139826	2001973
2003142	EDA	gr-pa: a cost pre-allocation model for global routing	2013	-7.3001407145878225	11.663486133396194	2003169
2003494	OS	sequence of hashes compression in data de-duplication	2008	-8.791527998754411	11.419019525395045	2003521
2003806	EDA	topological channel routing [vlsi]	1992	-7.416426770673207	11.548533965715029	2003833
2004087	EDA	a faster 8-bit carry circuit	1983	-8.25836223180953	12.231410300144901	2004114
2004694	DB	delta encoding of related web pages	2001	-8.963139597051292	11.297932782614666	2004721
2004824	EDA	congestion estimation and localization in fpgas: a visual tool for interconnect prediction	2007	-7.610955048030683	11.422838514367015	2004851
2004950	EDA	a timing-constrained simultaneous global routing algorithm	2002	-7.554807817341678	11.593536288568547	2004977
2005034	DB	compression schemes with data reordering for ordered data	2014	-8.82711798870608	11.37684664217378	2005061
2005419	Theory	parallel algorithms for single-layer channel routing	1993	-8.349084336638917	11.361251573734306	2005446
2005671	HPC	analysis of local enumeration and storage schemes in hpf	1996	-9.048307240418882	11.449536452665761	2005698
2006210	EDA	fastroute 4.0: global router with efficient via minimization	2009	-7.409811180923816	11.570963941020374	2006237
2007080	EDA	a new buffer planning algorithm based on room resizing	2005	-7.411359528547813	11.647031802071053	2007107
2009266	AI	compression of continuous prose texts using variety generation	1980	-8.9428998051035	11.472488351834937	2009293
2011055	EDA	a routing algorithm for flip-chip design	2005	-7.458706386995665	11.756203626534305	2011082
2012492	EDA	a distinctive o(mn) time algorithm for optimal buffer insertions	2015	-7.518819595934472	11.405300537091398	2012519
2013800	Arch	fx-score: a framework for fixed-point compilation of spice device models using gappa++	2012	-7.640423642366108	12.933410464945974	2013827
2016748	NLP	intermediate variable encodings that enable multiplexor-based implementations of two operand addition	1999	-8.358272571138224	12.712932477852465	2016775
2019648	Crypto	high radix modular multiplication of large integers optimised with respect to area and time.	2004	-8.772747460990553	12.887051362161234	2019675
2019750	EDA	an o(mn) time algorithm for optimal buffer insertion of nets with m sinks	2006	-7.854745076776713	11.339260033410413	2019777
2019817	EDA	a rectangle-probe router for multilayer p.c. boards	1977	-7.4163778488963965	11.465761696630075	2019844
2020675	EDA	beaver: a computational-geometry-based tool for switchbox routing	1988	-7.929061958271811	11.35682425226274	2020702
2021522	EDA	detailed routing of multi-terminal nets in fpgas	1994	-7.6849996927046025	11.49689664195436	2021549
2021808	EDA	a macro-cell global router based on two genetic algorithms	1994	-7.4943908898887335	11.355554753542595	2021835
2022294	HPC	compressed storage of sparse finite-state transducers	1999	-9.051245068782992	11.424456555251734	2022321
2022368	EDA	range estimation of floating-point variables in simulink models	2012	-8.560266876563816	12.893582826221238	2022395
2022702	EDA	novel parity-preserving reversible logic array multipliers	2017	-7.638804225337777	13.142750806185653	2022729
2023023	Arch	effect of the prefabricated routing track distribution on fpga area-efficiency	1998	-7.585912021075777	11.698439777915661	2023050
2024788	Embedded	verification of fixed-point datapaths with comparator units using constrained arithmetic transform (cat)	2012	-8.349428206464546	13.148313640877063	2024815
2026492	EDA	performance study of vesfet-based, high-density regular circuits	2010	-7.24778836047962	12.041786579438169	2026519
2027103	EDA	a routing algorithm for graphene nanoribbon circuit	2013	-7.5741390898726575	11.562509727574339	2027130
2028335	SE	the use of error detection and compensation techniques for testing the integer class cbignumber	2010	-8.972383058575074	12.628104666951563	2028362
2028391	EDA	an efficient wire routing and wire sizing algorithm for weight minimization of automotive systems	2014	-7.679835816363143	11.344461467279748	2028418
2029749	Logic	shared-state design modulo weak and strong process fairness	1992	-8.514505378748188	12.111551342273291	2029776
2030982	Graphics	simultaneous conversions with the residue number system using linear algebra	2018	-9.056521919853227	13.025640268937135	2031009
2032146	EDA	efficient design of a hybrid adder in quantum-dot cellular automata	2011	-7.60752794488479	13.125996376323073	2032173
2032473	Arch	sigma encoded inverted files	2007	-8.98882646937097	11.457191359032539	2032500
2034575	ML	simple, fast, and efficient natural language adaptive compression	2004	-8.985021512783883	11.404490447727909	2034602
2035672	EDA	width and timing-constrained wire sizing for critical area minimization	2006	-7.555481713400894	11.562259967167318	2035699
2037908	Networks	new digit-serial implementations of stack filters	1997	-8.979402390887675	12.797443690924487	2037935
2038415	EDA	an automatic routing system for high density multilayer printed wiring boards	1980	-7.42034236321127	11.41127806882368	2038442
2038761	Arch	latin squares for parallel array access	1993	-8.937518175946932	12.298836001149967	2038788
2038856	Visualization	synthesis of arithmetic expressions for the fixed-point arithmetic: the sardana approach	2012	-8.966777496693382	12.973353234561124	2038883
2039412	Web+IR	models of bitmap generation: a systematic approach to bitmap compression	1992	-9.112096739860624	11.408395623665061	2039439
2039777	Robotics	fast algorithm of trigonometric function of specific angle	2006	-9.129594263487236	12.984511861271102	2039804
2040592	EDA	a detailed routing-aware detailed placement technique	2015	-7.257851257318079	11.554642996600265	2040619
2040860	EDA	locally clocked pipelines and dynamic logic	2002	-7.272740198691008	13.043351048616614	2040887
2041011	NLP	applications of redundant number representations to decimal arithmetic	1982	-9.046259794563932	13.04447327865635	2041038
2044306	HPC	parallel compressors	1980	-8.579553571860853	12.79342640062542	2044333
2045315	Networks	the impact of address allocation and routing on the structure and implementation of routing tables	2003	-7.355632162423652	11.86426813179729	2045342
2049680	EDA	an even wiring approach to the ball grid array package routing	1999	-7.440313039780412	11.504277531513797	2049707
2051226	EDA	a heuristic algorithm for the fanout problem	1990	-7.436853798891857	11.428057455063215	2051253
2052711	EDA	sequential logic to transform probabilities	2013	-8.098560894443889	12.622854081120627	2052738
2054352	Visualization	decimal multiformat online addition	2016	-8.674309737665384	12.678130434608626	2054379
2054745	Graphics	algorithm 910: a portable c++ multiple-precision system for special-function calculations	2011	-8.944705835946774	12.30201547925419	2054772
2055320	EDA	a high-performance 64-bit adder implemented in output prediction logic	2001	-7.390457887678938	13.170339529426567	2055347
2056943	EDA	a minimum-impact routing algorithm	1982	-7.801897159074428	11.311854023649234	2056970
2057380	EDA	channel routing for strictly multiterminal nets	1989	-8.061412769704496	11.40127637586343	2057407
2058302	EDA	a matching based decomposer for double patterning lithography	2010	-7.6500505237949605	11.298857811348867	2058329
2060084	EDA	grid-based self-aligned quadruple patterning aware two dimensional routing pattern	2016	-7.658882395449183	11.51040746927218	2060111
2062362	EDA	fast and exact simultaneous gate and wire sizing by lagrangian relaxation	1998	-7.373468397812692	11.34892694078827	2062389
2063579	Metrics	high-radix iterative algorithm for powering computation	2003	-9.117565264538076	13.1562818175578	2063606
2063896	EDA	interconnect design for deep submicron ics	1997	-7.466855235400184	11.732821725154011	2063923
2064397	EDA	simulation-based word-length optimization method for fixed-point digital signal processing systems	1995	-8.53070380941227	12.733587253600064	2064424
2064961	EDA	scalable, high-quality, sat-based multi-layer escape routing	2016	-7.336817111357878	11.354840403620045	2064988
2066060	EDA	technology-optimized fixed-point bit-parallel multipliers for fpgas	2017	-7.748566279913188	12.955589809042596	2066087
2067567	Embedded	a new implementation of generalized order statistic filter by threshold decomposition	1992	-9.070428467083072	13.097879452217285	2067594
2067758	EDA	architect: arbitrary-precision constant-hardware iterative compute	2017	-8.94718240192765	13.105755142474846	2067785
2068683	EDA	pipelined reconfigurable multiplication with constants on fpgas	2014	-8.378524470253247	13.074552003214036	2068710
2068765	Theory	matching for run-length encoded strings	1999	-9.13808007222378	11.300546950835633	2068792
2069914	Arch	inversion/division in galois field using multiple-valued logic	2007	-8.372092603847186	13.09881375680126	2069941
2070753	EDA	planar-dme: improved planar zero-skew clock routing with minimum pathlength delay	1994	-7.627938375739938	11.393135392387792	2070780
2072787	EDA	manipulation and optimisation techniques for boolean logic	2010	-8.297691795492751	12.869557068961955	2072814
2073509	EDA	"""transistor realization of reversible """"zs"""" series gates and reversible array multiplier"""	2011	-7.620320258961724	12.80901259912952	2073536
2074611	EDA	recursive odd-even sorter for vector quantizer	2017	-9.128687633924226	12.809454180990254	2074638
2077953	EDA	an ilp-based routing algorithm for pin-constrained ewod chips with obstacle avoidance	2013	-7.383890246154076	11.774718410755698	2077980
2078662	Arch	increased memory performance during vector accesses through the use of linear address transformations	1992	-9.096531820584717	12.85490890614686	2078689
2080422	EDA	fixed outline multi-bend bus driven floorplanning	2010	-7.264817808123503	11.619395641351339	2080449
2082108	SE	improving quicksort performance with a codewort data structure	1989	-8.92165665870582	11.599027297273302	2082135
2082646	HPC	access patterns: a useful concept in vector programming	1987	-8.769253132792011	12.355249648979681	2082673
2083030	EDA	crosstalk-aware routing resource assignment	2005	-7.439774726503266	11.546349480470251	2083057
2083638	Theory	a modified bi-imaginary number system	1978	-9.149293578523453	12.903590760914467	2083665
2083755	Crypto	novel nanometric reversible low power bidirectional universal logarithmic barrel shifter with overflow and zero flags	2015	-7.690264859551905	13.169099249738311	2083782
2085793	EDA	a ranked order filter implementation for parallel analog processing	2004	-8.722529188093896	13.183286900408886	2085820
2086126	HPC	on the effectiveness of residue code checking for parallel two's complement multipliers	1996	-7.7327858534077825	12.709347616951947	2086153
2086578	EDA	on the integration of partitioning and global routing for rectilinear placement problems	1996	-7.49165133681923	11.366142264786346	2086605
2087370	EDA	an improved reconfiguration algorithm for degradable vlsi/wsi arrays	2003	-7.369074590279367	11.414255782938927	2087397
2087670	EDA	trunk decomposition based global routing optimization	2006	-7.5325006127654195	11.474126261429555	2087697
2087911	EDA	timing optimization of interconnect by simultaneous net-ordering, wire sizing and spacing	2006	-7.405050125891255	11.633211289369973	2087938
2088547	Theory	fast buffering for optimizing worst slack and resource consumption in repeater trees	2009	-7.5443919255471075	11.617974949965616	2088574
2089520	Robotics	a security embedded text compression algorithm	2003	-8.820097336824208	11.551000441468446	2089547
2091710	Theory	on driving many long lines in a vlsi layout	1982	-7.90392704591697	11.491675678357986	2091737
2092315	EDA	pre-layout delay calculation specification for cmos asic libraries	1998	-7.723945721258382	13.157770645164428	2092342
2093147	EDA	optimization potential of cmos power by wire spacing.	2005	-7.2629211743739095	11.530465661904344	2093174
2094022	SE	binary division and square-rooting using gray code	1989	-9.08922780370335	13.188059703773432	2094049
2095124	EDA	a novel multiple-valued cmos flip-flop employing multiple-valued clock	2005	-7.382536571338775	13.136607522182036	2095151
2095650	EDA	lagrangian relaxation based register placement for high-performance circuits	2009	-7.230512058160224	11.779907389403752	2095677
2096025	Logic	novel hybrid-size digit-serial systolic multiplier over gf(2m)	2018	-9.046335176219038	12.841532293583311	2096052
2099884	EDA	a unified approach to multilayer over-the-cell routing	1994	-7.339359980803846	11.569205850242186	2099911
2101795	EDA	redundant via insertion for multiple-patterning directed-self-assembly lithography	2016	-7.619216416872993	11.517093770407266	2101822
2102083	DB	engineering a differencing and compression data format	2002	-8.670960921658464	11.475614693429167	2102110
2103115	Robotics	non-uniform search domain based genetic algorithm for the optimization of real time fft processor architectures	2006	-8.672706523374451	12.855278244274906	2103142
2103307	HPC	comparison of hexagonal and rectangular processor arrays	2015	-7.776846698216421	11.627989075390367	2103334
2103662	EDA	evaluating the impact of circuit legalization on incremental optimization techniques	2016	-7.2996511398643	11.575781104246927	2103689
2105070	Visualization	merged arithmetic	1980	-8.98800565442764	12.552133696728337	2105097
2105810	EDA	routing space estimation and assignment for macro-cell placement	1998	-7.797720463591935	11.329219632001676	2105837
2106733	ML	evaluation of users' adaptation by applying lzw compression algorithm to operation logs	2004	-8.956804875308185	11.424872696307526	2106760
2107241	EDA	partial reversible gates(prg) for reversible bcd arithmetic.	2007	-7.544685398459481	12.836553814257712	2107268
2107642	EDA	high-level synthesis for low power based on network flow method	2003	-7.237563622461786	11.662094718273163	2107669
2108265	Arch	some schemes for fast serial input multipliers	1983	-9.070733170087893	13.030089855306649	2108292
2108428	EDA	timing driven force directed placement with physical net constraints	2003	-7.325473451281088	11.539215091024372	2108455
2109625	HPC	a fpga-based systolic array prototype implementing the quadrant interlocking factorization method	2006	-8.671513303228624	13.027260232072168	2109652
2111373	HCI	rapid technique of manual or machine binary-to-decimal integer conversion using decimal radix arithmetic	1961	-8.950430518051256	12.38932506698243	2111400
2111413	EDA	ntuplace3: an analytical placer for large-scale mixed-size designs	2007	-7.390683529626613	11.425123854581127	2111440
2112268	EDA	broadcast normalization in systolic design	1988	-9.023801738685751	12.365585685923634	2112295
2113542	EDA	an efficient timing-driven global routing algorithm	1993	-7.496723885070868	11.449296127054033	2113569
2113955	EDA	optimal jumper insertion for antenna avoidance under ratio upper-bound	2006	-7.5486207547899555	11.609785831101467	2113982
2115290	EDA	on-line decimal adder with rbcd representation	2012	-8.52542599535926	12.969181820844078	2115317
2115507	Arch	dynamic memories with rapid random and sequential access	1974	-8.780414790624294	11.591799684988187	2115534
2115648	EDA	track routing and optimization for yield	2008	-7.633451525866214	11.48332868726994	2115675
2115924	PL	bit-alignment for retargetable code generators	1994	-8.765505284384535	12.410943547727186	2115951
2115951	EDA	redundant-via enhanced maze routing for yield improvement	2005	-7.265599753953871	11.532380583248624	2115978
2117274	EDA	non-slicing floorplanning-based crosstalk reduction on gridless track assignment for a gridless routing system with fast pseudo-tile extraction	2008	-7.552252526251178	11.523945756815364	2117301
2118760	Theory	nearly optimal algorithms and bounds for multilayer channel routing	1995	-8.135772133323826	11.409878772103946	2118787
2120158	Visualization	binary multiplication with overlapped addition cycles	1969	-8.925871549392946	12.980391655542398	2120185
2120432	HPC	shift-net and power shift-net for parallel processor systems	1994	-8.596604525082967	12.948687367898376	2120459
2120447	Arch	on-the-fly rounding (computing arithmetic)	1992	-9.039059178907676	13.092588241417394	2120474
2121171	Crypto	space- and time-efficient decoding with canonical huffman trees	1997	-8.927791496734153	11.374034479646154	2121198
2121257	EDA	low-quantum cost circuit constructions for adder and symmetric boolean functions	2016	-7.9590504739077055	12.195194749947147	2121284
2121487	Embedded	counting with nonlinear binary feedback shift registers	1963	-8.497348819790496	12.111785128061564	2121514
2122486	EDA	an implicit connection graph maze routing algorithm for eco routing	1999	-7.536164272200058	11.496092337045072	2122513
2126523	Arch	techniques for compressing program address traces	1994	-8.785100827030185	11.474024126793324	2126550
2127099	EDA	stochastic synthesis for stochastic computing	2018	-8.114455486902326	12.630529643142376	2127126
2127997	HPC	analysis and evaluation of a new algorithm based fault tolerance for computing systems	2012	-8.652357357266562	13.070089803064475	2128024
2129438	EDA	new rtd-based general threshold gate topologies and application to three-input xor logic gates	2010	-7.369342575504019	13.147081195284393	2129465
2129714	Logic	optimal logarithmic adder structures with a fanout of two for minimizing the area-delay product	2001	-7.871330326001593	12.004600058101685	2129741
2129859	EDA	traffic: a novel geometric algorithm for fast wire-optimized floorplanning	2006	-7.321688908014427	11.374485765755338	2129886
2131408	EDA	congestion-constrained layer assignment for via minimization in global routing	2008	-7.664480784181912	11.379175799624427	2131435
2131583	Robotics	generalized earliest-first fast addition algorithm	2003	-8.761682375089325	13.09048292703392	2131610
2132616	EDA	ptrace: derivative-free local tracing of bicriterial design tradeoffs	2011	-7.269768512754452	11.67020565459433	2132643
2133004	EDA	ordered escape routing with consideration of differential pair and blockage	2018	-7.6173976800599075	11.457192929794747	2133031
2134299	EDA	legalization algorithm for multiple-row height standard cell design	2016	-7.3961045373980365	11.503906512443312	2134326
2134969	EDA	provably good max-min-m-neighbor-tsp-based subfield scheduling for electron-beam photomask fabrication	2015	-7.676601566484988	11.338318236397159	2134996
2135064	EDA	empirical study of block placement by cluster refinement	1999	-7.304686140346755	11.353986928156528	2135091
2136590	EDA	improved multilevel routing with redundant via placement for yield and reliability	2005	-7.305209769674123	11.592686426388402	2136617
2136667	EDA	designing optimized imprecise fixed-point arithmetic circuits specified by polynomials with various constraints	2014	-8.787101610024106	12.489612860779443	2136694
2137416	Visualization	exact and approximated error of the fma	2011	-9.057210826182507	12.530193742183911	2137443
2137871	Theory	reducing tile complexity for self-assembly through temperature programming	2006	-8.782475346559375	11.490000257834229	2137898
2138695	EDA	preventing crosstalk delay using fibonacci representation	2004	-7.743103261717371	13.110266377158108	2138722
2139133	EDA	approximation-aware rewriting of aigs for error tolerant applications	2016	-7.778259182355722	12.910201608511548	2139160
2139960	EDA	high-performance mcm routing	1993	-7.507866249610231	11.446498345581427	2139987
2140001	EDA	algorithm implementation on reconfigurable mixed systolic arrays.	1985	-8.828272158636857	12.51522833457526	2140028
2140006	Theory	adder with distributed control	1970	-8.394398971642955	12.809873201639546	2140033
2140366	EDA	optimum wordlength allocation	2002	-8.412192692903748	12.672262895592976	2140393
2141182	EDA	a fast algorithm for context-aware buffer insertion	2000	-7.351464714106791	11.456143216670261	2141209
2141408	EDA	gdrouter: interleaved global routing and detailed routing for ultimate routability	2012	-7.58889691214478	11.533149795581648	2141435
2141536	Arch	fault-tolerant implementation of direct fir filters protected using residue codes	2015	-8.089769899705912	13.170272553725205	2141563
2141917	HPC	concurrent flip-flop and buffer insertion with adaptive blockage avoidance	2005	-7.519927968542831	11.510718870806446	2141944
2142465	EDA	an analytic placer for mixed-size placement and timing-driven placement	2004	-7.230823422308138	11.527650325783894	2142492
2142559	Logic	automatic cell placement for quantum-dot cellular automata	2005	-7.383645108860903	11.630118720614913	2142586
2144901	EDA	timing-driven placement for regular architectures	1997	-7.248667069299752	11.336790261191494	2144928
2145840	Logic	correctly rounded arbitrary-precision floating-point summation	2016	-9.156337712308018	12.570391247105265	2145867
2149708	EDA	implementing image applications on fpgas	2002	-7.547708958440128	12.878672249217214	2149735
2150372	EDA	digital circuit realization of piecewise-affine functions with nonuniform resolution: theory and fpga implementation	2010	-8.737131072007429	13.11335867959311	2150399
2150402	DB	program design for retrospective searches on large data bases	1972	-8.774815957104897	11.445108020010819	2150429
2150972	Arch	speculative trivialization point advancing in high-performance processors	2007	-8.592357077701525	13.008272700374812	2150999
2151124	Theory	in-place reconstruction of delta compressed files	1998	-8.675720033875258	11.584019153768962	2151151
2151950	Arch	an 8-qubit quantum-circuit processor	2002	-7.674734784496949	12.743767244243786	2151977
2153287	Theory	limited width parallel prefix circuits	1990	-8.83415907373533	11.59340602753507	2153314
2154312	EDA	architectures for iir digital filters using stochastic computing	2014	-8.646254086730156	13.005120853183456	2154339
2156123	PL	some space considerations of space-time mappings into systolic array	1996	-8.896352025247946	12.363522455371339	2156150
2156336	Visualization	litho-friendly decomposition method for self-aligned triple patterning	2014	-7.531502529637349	11.541353074758833	2156363
2156841	Visualization	a compact high-speed parallel multiplication scheme	1977	-8.2766103775957	13.090940625592847	2156868
2157278	EDA	a greedy algorithm for wire length optimization	2011	-7.717808175203597	11.404926125638037	2157305
2158426	Vision	on universal data compression—an intuitive overview	1994	-8.729767855220665	11.399874232639759	2158453
2158593	Theory	radix-4 square root without initial pla	1989	-8.674210979790029	13.072213391061911	2158620
2159265	Robotics	design and simulation of a universal n-bit binary encoder using single electron linear threshold gates	2012	-8.076616128181684	12.321176603149814	2159292
2159669	Graphics	compressed context modeling for text compression	2011	-9.007669283728905	11.577924612185164	2159696
2160634	Vision	medianpipes: an fpga based highly pipelined and scalable technique for median filtering (abstract only)	2015	-8.877639569503293	12.665576818469768	2160661
2161017	EDA	partially self-checking circuits and their use in performing logical operations	1974	-7.4619174063639555	12.672243762426147	2161044
2161172	Theory	longest-match string searching for ziv-lempel compression	1993	-9.020972889064813	11.285280015102456	2161199
2161993	EDA	a technique for logic design of voltage-mode pass transistor based multi-valued multiple-output logic circuits	2003	-7.259498328875607	12.68674841440172	2162020
2162045	Theory	simple three-layer channel routing algorithms	1988	-8.169227069233116	11.330673106429064	2162072
2162821	HPC	generator polynomial formulation for parallel counters with applications	2014	-8.771617843392196	12.919262966497413	2162848
2164868	Arch	analysis of convolutional encoders and synthesis of rate-2/n viterbi decoders	1996	-8.587987193553523	12.67620595414682	2164895
2167084	EDA	multiple-valued signed-digit adder using negative differential-resistance devices	1998	-7.526661842156584	12.938929863043835	2167111
2167328	HPC	a wavefront algorithm for lu decomposition of a partitioned matrix on vlsi processor arrays	1986	-8.933583763292035	12.397181143151247	2167355
2171395	EDA	lc-ko: a congestion-aware and area&timing-oriented placement method	2015	-7.269260498095676	11.709300663643145	2171422
2171809	Arch	synthesis of a unidirectional systolic array for matrix-vector multiplication	2006	-8.933970674435793	12.720438335782553	2171836
2172405	EDA	algorithmic study of single-layer bus routing for high-speed boards	2006	-7.6295179140116	11.387698713510716	2172432
2172706	Arch	the fast discrete periodic radon transform for prime sized images: algorithm, architecture, and vlsi/fpga implementation	2014	-8.96957202943714	13.045061338349655	2172733
2173197	EDA	the grid-based two-layer routing algorithm suitable for cell/ip-based circuit design	2008	-7.3020540103792095	11.673539261436858	2173224
2174402	EDA	a number system with continuous valued digits and modulo arithmetic	2002	-7.945851301712139	12.887925305547947	2174429
2175984	Security	a performance comparison of bitmap indexes	2001	-8.744076751357115	11.332621244850118	2176011
2176217	HPC	finding synchronization codes to boost compression by substring enumeration	2012	-9.1487287647037	11.612618501145096	2176244
2178114	Graphics	mespotine-rle-basic v0.9 - an overhead-reduced and improved run-length-encoding method	2015	-8.948010378280246	11.536120066574894	2178141
2179316	EDA	decimal online multioperand addition	2012	-8.23358699473179	12.919442417008547	2179343
2180458	EDA	issues in global routing	2008	-7.28174153338975	11.44386969672158	2180485
2180969	EDA	digital filter synthesis considering multiple adder graphs for a coefficient	2008	-9.047094846618402	13.131829141166332	2180996
2183582	EDA	design of a scan converter using cubic splines	2001	-8.96024302703692	13.151829236318555	2183609
2184960	Arch	mmx-like architecture extension to support the rotation operation	2000	-8.868614837656207	13.122523317743285	2184987
2186241	EDA	multilevel full-chip gridless routing considering optical proximity correction	2005	-7.387466595478037	11.74076202170657	2186268
2186307	EDA	improved non-restoring square root algorithm with dual path calculation	2014	-9.09556916464317	13.05006466523916	2186334
2187274	Graphics	a complete modular resultant algorithm targeted for realization on graphics hardware	2010	-9.024499623198867	12.96055538034971	2187301
2187881	PL	enhanced extraction from huffman encoded files	2015	-8.984489169199145	11.4468314032513	2187908
2190950	EDA	multilevel full-chip gridless routing with applications to optical-proximity correction	2007	-7.28726201447454	11.728616820437141	2190977
2191401	Logic	a comparison of floating point and logarithmic number systems for fpgas	2005	-9.016372412846405	13.156576879353265	2191428
2192964	Theory	an exact algorithm for solving difficult detailed routing problems	2001	-7.901556831778567	11.295387340733475	2192991
2195551	EDA	capital cost-aware design and partial shading-aware architecture optimization of a reconfigurable photovoltaic system	2013	-7.535413200327732	12.430746526704828	2195578
2198131	EDA	digital design of discrete exponential bidirectional associative memory	1997	-8.13336845050746	13.169168473343673	2198158
2198780	DB	one-layer routing without component constraints	1984	-7.779054693230631	11.354387958955407	2198807
2199802	EDA	routing tree topology construction to meet interconnect timing constraints	1998	-7.689820380499557	11.337320374322438	2199829
2200325	EDA	reversible logic synthesis of fault tolerant carry skip bcd adder	2009	-7.4992676630859325	12.683283859080985	2200352
2204544	EDA	an interpolating memory unit for function evaluation: analysis and design	1989	-8.708055668432758	12.481033498492422	2204571
2204769	Comp.	lower bounds for vlsi implementation of residue number system architectures	1986	-8.921018745302193	12.50977249291583	2204796
2205097	EDA	q-tree: a new iterative improvement approach for buffered interconnect optimization	2003	-7.476447026453131	11.471215602573734	2205124
2205610	ML	ppm performance with bwt complexity: a new method for lossless data compression	2000	-8.967470316421783	11.498178636222447	2205637
2206267	EDA	automated fixed-point data-type optimization tool for signal processing and communication systems	2004	-8.452526797375649	12.635003198280296	2206294
2206394	Visualization	a fast computer method for matrix transposing	1972	-9.041767681274438	12.162031280074947	2206421
2207437	EDA	an optimized design of reversible quantum comparator	2014	-7.792356343602426	12.86510275571968	2207464
2208169	EDA	reversible multiplier circuit	2010	-7.6043597319067375	12.624413315634904	2208196
2208504	EDA	note on finite-memory sequential machines	1966	-9.121308939268392	12.18491507673546	2208531
2210045	EDA	timing driven placement using physical net constraints	2001	-7.280601171370238	11.46926859189888	2210072
2211278	EDA	eh?legalizer: a high performance standard-cell legalizer observing technology constraints	2018	-7.237649451963601	11.724793772751172	2211305
2212664	EDA	routability-driven placement and white space allocation	2004	-7.408864080883887	11.5925455988502	2212691
2213027	Theory	parallel huffman decoding with applications to jpeg files	2003	-9.075904017586657	11.662533533673393	2213054
2213128	Theory	simultaneous data compression and encryption	2003	-8.573232815562411	12.234487601619875	2213155
2213529	EDA	efficient very large scale integration power/ground network sizing based on equivalent circuit modeling	2003	-7.3741216728648515	11.46414781723278	2213556
2213530	Theory	mesh of linear arrays for template matching	1996	-9.005790472167458	12.793104445137365	2213557
2213575	EDA	automatic nonlinear memory power modelling	2001	-8.925247583884099	12.207930524338744	2213602
2215335	Theory	mixed spanning trees: a technique for performance-driven routing	1993	-8.151041020955523	11.288372858306644	2215362
2215614	EDA	a new optimization model for vlsi placement algorithms	1999	-7.518827963468231	11.297449019962919	2215641
2216588	DB	efficient reverse converter design for new adaptable four-moduli set {2n + k, 2n + 1, 2n - 1, 22n + 1}	2013	-9.049272955332471	12.286884001513233	2216615
2216988	EDA	hipa: history-based piecewise approximation for functions	2017	-8.711429096287588	13.103184066456329	2217015
2217502	Robotics	improving evolved alphabet using tabu set	2012	-8.927449250735307	11.409985545812278	2217529
2219244	Arch	on minimizing memory in systolic arrays for the dynamic time warping algorithm	1986	-8.848080376427836	12.750048769868204	2219271
2219513	EDA	an exact zero-skew clock routing algorithm	1993	-7.2986266894675005	11.655601490365939	2219540
2220872	Arch	high-speed processor for quantum-computing emulation and its applications	2003	-7.677702979411165	12.776795106676314	2220899
2221930	DB	context exhumation after the burrows-wheeler transform	2005	-9.014846534820776	11.327820097354715	2221957
2221952	EDA	an integrated nonlinear placement framework with congestion and porosity aware buffer planning	2008	-7.324528446832958	11.810132898475072	2221979
2222330	EDA	algorithms for maze routing with exact matching constraints	2014	-7.509752623253638	11.510526926521376	2222357
2222549	HPC	unified architecture for divide and conquer based tridiagonal system solvers	1994	-9.152093790820157	12.53370319915195	2222576
2223040	HPC	isomorphic new parallel division methods and parallel algorithms for giant matrix transpose	2010	-9.109104027390345	12.62382961071128	2223067
2223166	PL	a portable extended precision arithmetic package and library with fortran precompiler	1976	-8.904807947322881	12.1776300690561	2223193
2227056	Theory	resource-efficient and scalable solution to problem of real-data polyphase discrete fourier transform channelisation with rational over-sampling factor	2013	-9.06052136334235	13.142967816502036	2227083
2228372	EDA	fast bit-accurate reciprocal square root	2015	-8.917178775966988	13.198197890459495	2228399
2228601	AI	a time-division multiplier	1956	-8.9524675401424	13.144967534633036	2228628
2228988	EDA	optimal wire-sizing function with fringing capacitance consideration	1997	-7.907619744144861	11.418807187418835	2229015
2229773	EDA	multilayer global routing with via and wire capacity considerations	2010	-7.405938327165952	11.678112565155278	2229800
2229981	SE	a heuristic algorithm for substrates testing in mcm	2011	-7.476700328516612	11.417490851335335	2230008
2231154	Visualization	arithmetic ternary operations on delta-modulated signals and their application in the realization of digital filters	1985	-8.045784480590644	12.441647358404314	2231181
2231199	Theory	constrained via minimisation in greedy channel routing	1992	-7.5736913956394085	11.354470445817347	2231226
2235868	ML	record preprocessing for data compression	2004	-8.923605088309593	11.438414964994859	2235895
2238420	Arch	computing floating-point logarithms with fixed-point operations	2016	-9.074888375363884	12.761068046931586	2238447
2239478	EDA	towards a balanced ternary fpga	2009	-7.598164130811992	13.163257605441935	2239505
2240259	EDA	affine transformations for multi-dimensional signal processing on asic regular arrays	1991	-9.033207205267493	12.708520748501913	2240286
2240476	HPC	self-adjusting mapping: a heuristic mapping algorithm for mapping parallel programs on to transputer networks	1992	-8.471258267486169	11.951714252433451	2240503
2243722	EDA	design and simulation of novel adder/subtractors on quantum-dot cellular automata: radical departure from boolean logic circuits	2013	-7.825047901587201	12.900757260323601	2243749
2244240	Arch	physical planning of on-chip interconnect architectures	2002	-7.8568627890698375	11.514361364490766	2244267
2244357	Vision	reviewing high-radix signed-digit adders	2015	-9.022266073759592	13.102272900560935	2244384
2245293	EDA	efficient design of reversible logic alu using coplanar quantum-dot cellular automata	2018	-7.313119263890814	13.083707352500873	2245320
2246005	EDA	design of multi-bit set adder and its fault simulation	2006	-7.25165542338855	13.062782565978855	2246032
2246132	Theory	parallel solution of band triangular linear systems on vlsi arrays with limited fan-out	1986	-8.894410332595735	12.484574646666534	2246159
2246265	DB	a simple proof of lewin's ordered-retrieval theorem for associative memories	1968	-9.033584321678656	12.749622675750894	2246292
2246592	Crypto	fast parallel molecular algorithms for dna-based computation: factoring integers	2004	-8.311507591610452	12.08353458635668	2246619
2249094	EDA	low-complexity multiternary digit multiplier design in cntfet technology	2016	-7.367856710274388	13.15573717154381	2249121
2250387	Crypto	vlsi implementation of digit-serial arithmetic modules	1993	-8.80695591459766	13.11967175195508	2250414
2251232	EDA	arithmetic circuit design with memristor based high fan-out logic gates	2016	-7.433637070751325	13.172286760070946	2251259
2252908	EDA	the promise and challenge of stochastic computing	2018	-7.669003477226254	11.980319306906289	2252935
2253293	EDA	design of delay insensitive circuits using multi-ring structures	1992	-7.851153067486995	12.98868107275708	2253320
2254273	Theory	"""an example in """"significant-digit"""" arithmetic"""	1964	-9.008144903949818	12.37913830511935	2254300
2256965	Vision	integration methodology of face detection and speech recognition.	2009	-8.777925868913549	11.601006700553016	2256992
2257209	EDA	"""corrections to """"vlsi design of diminished-one modulo 2n + 1 adder using circular carry selection"""" [sep 08 897-901]"""	2009	-8.779914871025019	13.176658483466976	2257236
2257681	Arch	an efficient universal addition scheme for all hybrid-redundant representations with weighted bit-set encoding	2006	-8.831899893633446	12.905248233986967	2257708
2259533	EDA	cellular automata-based pseudorandom number generators for built-in self-test	1989	-7.841311797004503	12.34091194674848	2259560
2259769	EDA	mixed radix reed-muller expansions	2012	-8.174473676654562	12.4747310486746	2259796
2261275	EDA	layer minimization of escape routing in area array packaging	2006	-7.58067252680861	11.434311750046675	2261302
2261358	EDA	efficient ilp-based variant-grid analog router	2016	-7.2847907011571875	11.734037073674084	2261385
2261995	ML	general-purpose compression for efficient retrieval	2001	-8.786010851328994	11.312024306329205	2262022
2262295	EDA	efficient approximations for the four-quadrant arctangent function	2006	-9.069136752271088	13.125284693672704	2262322
2263539	EDA	a circuit design of 16x16 multiplier using redundant binary arithmetic	1998	-8.26799585838496	12.639221787832913	2263566
2263541	HPC	hexagonal models for channel routing	1997	-8.007425413457115	11.466668583787818	2263568
2263710	EDA	multi-terminal nets do change conventional wire length distribution models	2001	-7.489061535257869	11.574047368646074	2263737
2264325	EDA	hierarchical global floorplacement using simulated annealing and network flow area migration	2003	-7.4007233945477715	11.473743959945814	2264352
2265381	Theory	synthesis of n-operand modulo-three adders	2010	-8.802546046464387	12.705849917517094	2265408
2266002	DB	novel low-cost and fault-tolerant reversible logic adders	2016	-7.540871845261912	13.033526034168984	2266029
2266390	EDA	formal verification of galois field multipliers using computer algebra techniques	2012	-8.140337391197258	12.997484444525805	2266417
2266661	EDA	a novel framework for multilevel routing considering routability and performance	2002	-7.408105220895524	11.537354045827193	2266688
2266964	EDA	a simple design and implementation of reconfigurable neural networks	2009	-7.977289968098294	12.975180694933107	2266991
2268408	Arch	comments on “low-latency digit-serial systolic double basis multiplier over  $gf(2^{m})$  using subquadratic toeplitz matrix-vector product approach”	2015	-8.838357067105587	13.193344012686168	2268435
2268587	ML	recursive cell rotation method	2002	-9.04244217476441	12.840719578726947	2268614
2270720	EDA	two-stage layout decomposition for hybrid e-beam and triple patterning lithography	2017	-7.627843818722408	11.3605037625848	2270747
2270923	EDA	minimum buffered routing with bounded capacitive load for slew rate and reliability control	2003	-7.314597744602548	12.066871485589736	2270950
2273457	Theory	the analysis of two-modulus codes detection ability with summation of unit data bits compared to classical and modified berger codes	2017	-8.590017334334476	12.0759492800767	2273484
2274111	EDA	a permeation router	1987	-7.771490454501947	11.510934172182115	2274138
2275182	Arch	a lossless fuzzy binary and/or compressor	2009	-8.867967158191636	11.557679384335287	2275209
2275909	Web+IR	effective asymmetric xml compression	2008	-8.881875287632111	11.4813465090485	2275936
2276257	Robotics	efficient parallel implementation of the lms algorithm on a multi-alu architecture	2002	-9.035129669080787	13.06259449066727	2276284
2276283	Arch	statistical quality modeling of approximate hardware	2016	-7.472290840917938	12.724704267494655	2276310
2276737	ML	remark on algorithm 177: least squares solution with constraints	1963	-8.761956128378305	12.051814974915828	2276764
2278560	EDA	an efficient placement method for large standard-cell and sea-of-gates designs	1990	-7.2527532167268545	11.333602094263075	2278587
2279293	EDA	provably good global buffering by generalized multiterminal multicommodity flow approximation	2002	-7.572617774599763	11.300271551089711	2279320
2280456	EDA	on the complexity of designing optimal branch-and-combine clock networks	1998	-7.826591029482702	11.354004620779106	2280483
2280495	Robotics	connected component labelling on the blitzen massively parallel processor	1993	-9.145939039752864	11.880916445090143	2280522
2280857	Arch	arithmetic module generator with algorithm optimization capability	2008	-8.354748917334597	13.086778951506648	2280884
2281043	Theory	fast parallel simulated annealing for traveling salesman problem	1990	-9.137297114081294	12.139285793537088	2281070
2281542	EDA	deterministic methods for stochastic computing using low-discrepancy sequences	2018	-8.471843281871202	12.898083904925555	2281569
2281907	Arch	a tracing program subordinate to the given program	1983	-9.066588367041367	11.914873131436766	2281934
2282204	HPC	a circulant matrix based approach to storage schemes for parallel memory systems	1993	-8.794931035728096	12.27539079477335	2282231
2283464	EDA	rectilinear block placement using sequence-pair	1998	-7.268259806845801	11.55479062481663	2283491
2283525	EDA	multiplicative window generators of pseudo-random test vectors	1996	-7.834966012084094	12.98936852319988	2283552
2285660	AI	using mas to solve distributed constraint satisfaction and optimization problems	2009	-8.562678665034548	12.50722670232174	2285687
2287425	Theory	mapping of subtractor and adder-subtractor circuits on reversible quantum gates	2016	-8.109540252577515	12.976102434536555	2287452
2288064	EDA	pin assignment and routing on a single-layer pin grid array	1995	-7.792063992756018	11.466673140500463	2288091
2288584	HPC	a quantum algorithm processor architecture based on register reordering	2014	-7.781745904523892	12.85255065867841	2288611
2289219	Theory	fast parallel arithmetic on cellular automata	1994	-9.129968630077084	12.391332336297324	2289246
2290500	EDA	a quadratic programming method for interconnection crosstalk minimization	1999	-7.264623887024228	11.682469752530663	2290527
2290753	EDA	cutting structure-aware analog placement based on self-aligned double patterning with e-beam lithography	2015	-7.374309437134228	11.597914881989036	2290780
2293749	Theory	improved antidictionary based compression	2002	-9.154732652811566	11.375573107752958	2293776
2293777	HPC	"""comment on """"high efficiency generalized parallel counters for look-up table based fpgas"""""""	2016	-8.595054087350114	13.181397501155894	2293804
2294634	Vision	elm-a fast addition algorithm discovered by a program	1992	-7.898886623408508	12.018648445665713	2294661
2294922	Robotics	on optimal adaptive inventory control for a multi-location model with redistribution	1987	-8.386367587369097	12.502261714938848	2294949
2296522	Theory	stretching and three-layer wiring planar layouts	1989	-8.139805231690561	11.317925153665348	2296549
2296587	HPC	the 60° grid: routing channels in width d/√3	1991	-8.227892366681823	11.488630197289138	2296614
2296888	Embedded	implementing decimal floating-point arithmetic through binary: some suggestions	2010	-9.040983132152725	12.975775934838548	2296915
2298446	Arch	optimal reconfiguration of high-performance vlsi subarrays with network flow	2016	-7.275636053072578	11.733688238120813	2298473
2298548	EDA	a novel quantum cost efficient reversible full adder gate in nanotechnology	2010	-7.495353040317391	12.812078364207649	2298575
2299669	Theory	partitioned algorithms and vlsi structures for large-scale matrix computations	1981	-8.887173441172624	12.66476402456864	2299696
2300975	Theory	topological quantum computation	1998	-8.784983070558985	11.3035197597994	2301002
2301401	HCI	building a better mousetrap: compressing mouse cursor activity for web analytics	2015	-8.730592114449202	11.3958460960851	2301428
2301640	EDA	implementations of reconfigurable logic arrays on fpgas	2007	-8.386828688389627	13.026947205730815	2301667
2302717	EDA	optimization of negative gate networks realized in weinberger-likf layout in a boolean level silicon compiler	1984	-7.4018439903303035	12.218269686502376	2302744
2303851	EDA	design of low quantum cost reversible bcd adder	2015	-7.591632073812194	12.832960471195399	2303878
2306639	Arch	vlsi neural system architecture for finite ring recursive reduction	1996	-8.304469250006251	12.84876883236876	2306666
2308623	Arch	design of prefix-based optimal reversible comparator	2012	-7.768506502487199	12.807064308350576	2308650
2308947	EDA	a semi-monotonic routing method for fanin type ball grid array packages	2008	-7.681705383704123	11.356674757830849	2308974
2312656	EDA	routability-driven track routing for coupling capacitance reduction	2007	-7.315760360290126	11.67875828830519	2312683
2314360	EDA	compact hardware architecture for first one detector using priority-based uniform partition	2012	-7.7590683193266825	12.994507631842264	2314387
2319352	Graphics	double-precision square root for the cdc-3600	1964	-8.955719550675385	12.183281422758698	2319379
2320218	Theory	redundant linear coding for accelerating counting and comparison operations	2000	-9.084841444983123	12.52717421539157	2320245
2323032	EDA	analysis of range and precision for fixed-point linear arithmetic circuits with feedbacks	2010	-8.699604612910374	12.897631865524412	2323059
2323310	Arch	an effective chemical mechanical polishing filling approach	2015	-7.526102024211887	11.49017428449826	2323337
2323358	AI	a unique perspective on data coding and decoding	2011	-8.87156846610193	11.425136434068026	2323385
2324929	Embedded	new fft structures based on the bruun algorithm	1990	-9.157863238089922	13.003934341982527	2324956
2324972	Theory	power and limitations of optical reconfigurable arrays	1999	-7.741796037055463	11.300223028536484	2324999
2325495	EDA	automatic synthesis of compressor trees: reevaluating large counters	2007	-8.17874842817458	13.125977002511233	2325522
2330656	EDA	analysis of very large resistive networks using low distortion embedding	2013	-8.021589381211053	11.42110929578208	2330683
2330879	EDA	an efficient multiple-precision division algorithm	2005	-9.12215184580558	12.901683492617565	2330906
2330929	EDA	automated design of a 10-bit, 80msps wlan dac for linearity and low-area	2005	-7.396260448879384	13.03493267561784	2330956
2333798	Arch	a novel design of compact reversible sg gate and its applications	2014	-7.557278875202368	12.713373325430382	2333825
2336593	EDA	fidelity and near-optimality of elmore-based routing constructions	1993	-7.7944336906496705	11.316207772306852	2336620
2337297	Crypto	a compression scheme allowing direct string matching on compressed binary files and its applications	2017	-8.864685132537355	11.39824568406772	2337324
2338932	Theory	on the complexity of vlsi implementations and graph representations of boolean functions with application to integer multiplication	1991	-8.631541909833624	11.730043564533313	2338959
2339386	EDA	dragon2005: large-scale mixed-size placement tool	2005	-7.452068627350666	11.432403030912745	2339413
2339478	EDA	hardware algorithms for computing exponentials and logarithms using redundant binary representation	1986	-9.01751166937799	13.144780222728805	2339505
2339646	EDA	a simple yet effective technique for global wiring	1987	-7.233323525478086	11.579961222424824	2339673
2340991	EDA	on the physicl layout of prdt-based nocs	2007	-7.416645483484571	11.666145288814096	2341018
2342849	Theory	obtaining minimum depth sum of products from multiple constant multiplication	2018	-8.749175372409766	12.848513444650006	2342876
2343630	Theory	an optimal solution to a wire-routing problem	1980	-7.708306109741758	11.312622742418649	2343657
2344393	EDA	optimal algorithms for bubble sort based non-manhattan channel routing	1994	-8.010547129818072	11.439857873442971	2344420
2344568	EDA	design and optimization of power/ground network for cell-based vlsis with macro cells	1999	-7.284039576377956	11.741050805189493	2344595
2344802	EDA	litho-friendly decomposition method for self-aligned double patterning	2013	-7.605355428541894	11.433907209719608	2344829
2347843	HPC	fast multiplier bit-product matrix reduction using bit-ordering and parity generation	1994	-8.894006853265592	13.084112765737748	2347870
2347954	EDA	circuit-wise buffer insertion and gate sizing algorithm with scalability	2008	-7.324246310155298	11.515657295725665	2347981
2350267	EDA	a topology-based eco routing methodology for mask cost minimization	2014	-7.456358467514049	11.548758150186515	2350294
2350535	EDA	improved design of c2pl 3-2 compressors with less transistor count	2000	-7.8854708754912135	12.808840137920113	2350562
2350806	HPC	xor storage schemes for frequently used data patterns	1995	-8.909088709212043	12.404234531944661	2350833
2353289	Robotics	fast implementation of forward robot kinematics of position with distributed arithmetic architecture	1999	-9.062320247093837	12.99913520192382	2353316
2354802	EDA	an optimized hpwl model for vlsi analytical placement	2015	-7.39415603281244	11.41146863936076	2354829
2354997	Visualization	a new representation for decimal numbers	1977	-9.00959196126639	12.577206642340288	2355024
2356140	Logic	generation of gray code ordered walsh functions by symmetric and shift copies	1993	-9.16113824974727	13.088179223968444	2356167
2357924	EDA	comparative analysis: power reversible comparator circuits 90 nm technology	2013	-7.3333533771966914	13.199572135621828	2357951
2357949	EDA	reversible implementation of square-root circuit	2011	-8.3184937965753	12.599132023559994	2357976
2359140	Logic	dynamic constant coefficient convolvers implemented in fpgas	2002	-9.048847565339738	13.180479141656846	2359167
2361954	EDA	floating-point bitwidth analysis via automatic differentiation	2002	-8.280498746399212	13.067661064234633	2361981
2363397	Theory	data structure of huffman codes and its application to efficient encoding and decoding	1987	-9.080169657011936	11.831421394331255	2363424
2363559	Embedded	on the vlsi implementation of real-time order statistic filters	1992	-9.095615261057668	13.186351615318591	2363586
2363767	HPC	modified lzw algorithm for efficient compressed text retrieval	2004	-8.77163714967075	11.432470257023931	2363794
2364480	Arch	parallel boolean matrix multiplication in linear time using rectifying memristors	2016	-8.820766205013143	11.876036639209659	2364507
2367024	Embedded	a fast multi-operand multiplication scheme	1981	-7.96538912286753	13.140167868778454	2367051
2367424	EDA	a critical net reshape-router for high-performance vlsi layout design	2014	-7.6774017084012725	11.409274255076582	2367451
2367630	EDA	a basis-independent algorithm to design fast parallel multipliers over gf(2/sup m/)	2004	-8.932901879659626	13.01149514090518	2367657
2371006	EDA	pseudo pin assignment for single-layer over-the-cell routing	1990	-7.564228291295639	11.450048600641555	2371033
2373698	EDA	timing-driven-testable convergent tree adders	2002	-7.869031379645707	12.848764263411695	2373725
2374414	EDA	on the minimum stage realization of switching functions using logic gates with limited fan-in	1964	-7.823490039083435	11.60772043783467	2374441
2375742	EDA	buffer insertion for clock delay and skew minimization	1999	-7.263964830506254	11.985025028561449	2375769
2376584	Theory	two-layer channel routing with vertical unit-length overlap	1986	-8.004893965081083	11.377311145232818	2376611
2377190	EDA	optimally minimizing overlay violation in self-aligned double patterning decomposition for row-based standard cell layout in polynomial time	2013	-7.556686106646662	11.423198235609961	2377217
2377658	Theory	a router for channels of nonuniform width containing preplaced wiring and obstacles	1985	-7.911956448198291	11.376605747953358	2377685
2380761	HPC	suffix tree based vf-coding for compressed pattern matching	2009	-9.00530579951665	11.305708979879627	2380788
2380977	EDA	b-escape: a simultaneous escape routing algorithm based on boundary routing	2010	-7.3731669179033	11.520797694176526	2381004
2381245	EDA	"""a """"gridless"""" variable-width channel router for macro cell design"""	1987	-7.654881980516173	11.538989115538815	2381272
2382651	EDA	through-silicon via placement with shuffled frog leap algorithm	2014	-7.580906974345404	11.30667122708812	2382678
2382816	EDA	towards the design of fault tolerant reversible circuits components of alu using new pcmf gate	2013	-7.581077156042983	12.799953481591274	2382843
2383346	EDA	a new code-disjoint sum-bit duplicated carry look-ahead adder for parity codes	2001	-7.436584741924835	12.72799846619112	2383373
2384036	Embedded	higher radix floating-point representations for fpga-based arithmetic	2005	-8.998071363844717	13.146564807114876	2384063
2384960	EDA	on circuit clustering for area/delay tradeoff under capacity and pin constraints	1998	-7.2804110197000895	11.39963882803859	2384987
2385443	EDA	post global routing rlc crosstalk budgeting	2002	-7.294679310407921	11.703400704485764	2385470
2386326	HPC	automatic generation algorithm of fast protocol templates for efficient transmission of financial data	2007	-8.703016042273099	11.44442120790782	2386353
2387800	EDA	zero-skew clock tree construction by simultaneous routing, wire sizing and buffer insertion	2000	-7.288554243646465	11.680609644420063	2387827
2388171	Arch	modular architectures for adaptive multichannel lattice algorithms	1987	-9.108723486974199	12.91564025975322	2388198
2388216	EDA	an algorithm for routing with capacitance/distance constraints for clock distribution in microprocessors	2009	-7.3665811616957875	12.042707195243127	2388243
2389096	Arch	new design of reversible full adder/subtractor using r gate	2017	-8.31633605199055	13.025480055899965	2389123
2389634	Arch	a review of large parallel counter designs	2004	-8.41935587796759	12.395801616232552	2389661
2389963	EDA	design of parity preserving logic based fault tolerant reversible arithmetic logic unit	2013	-7.627301060005796	12.798771453684038	2389990
2390353	EDA	towards the solution of power dissipation in electronics systems through thermodynamics	2012	-7.353461693009769	12.530539654086256	2390380
2391310	EDA	effective enforcement of path-delay constraints inperformance-driven placement	2002	-7.409962739400901	11.632680734794967	2391337
2391768	Arch	a non-binary parallel arithmetic architecture	2000	-8.448092536964356	12.928604539945669	2391795
2392068	NLP	improving the compensated horner scheme with a fused multiply and add	2006	-8.95666032325598	12.890449604028616	2392095
2392743	SE	fast searching over compressed text using a new coding technique: tagged sub-optimal code (tsc)	2004	-8.935847311758142	11.428890322084198	2392770
2393797	Theory	hexagonal three-layer channel routing	1995	-7.918578347063647	11.375469038646425	2393824
2394934	Arch	pracniques: automated plotting of flow-charts on a small computer	1965	-9.12593009395233	11.932094168985472	2394961
2396134	EDA	realization of reversible logic in dna computing	2011	-7.634501405245012	12.407505036006393	2396161
2396264	DB	a dataflow retrieval unit for a relational database machine	1983	-8.860955778213654	11.805376329853713	2396291
2396300	AI	discrete ziggurat: a time-memory trade-off for sampling from a gaussian distribution over the integers	2013	-8.40148453220853	12.534460545934062	2396327
2396493	EDA	wire planning with bounded over-the-block wires	2005	-7.486254594019514	11.436624564160045	2396520
2396519	EDA	x-architecture placement based on effective wire models	2007	-7.416323094708567	11.426414300503053	2396546
2396745	Arch	a throughput maximised parallel architecture for 2d fast discrete pascal transform	2010	-8.9426522351679	13.13409795393742	2396772
2397455	EDA	linear array with a reconfigurable pipelined bus system - concepts and applications	1998	-9.099343256635068	12.124808328506045	2397482
2397533	EDA	design of reversible random access memory	2012	-7.399504813745022	12.967343647318373	2397560
2397956	Logic	une nouvelle base rns à 4 moduli et son convertisseur vers le binaire	2008	-8.763653805430593	13.188871381432453	2397983
2398301	Theory	on undetected redundancy in the burrows-wheeler transform	2018	-9.163054139341376	11.376136029311054	2398328
2399483	Networks	evaluation, prediction and reduction of routing congestion	2007	-7.323229214792331	11.734778463048386	2399510
2399524	EDA	summation algorithms on constrained reconfigurable meshes	1999	-9.066049366419492	12.460768869104431	2399551
2400312	EDA	an algorithm for simultaneous pin assignment and routing	2001	-7.439856092022233	11.407862286259705	2400339
2400392	ML	using a ring parallel processor for hidden markov model training	1990	-8.732889524790291	12.216376435665454	2400419
2400560	EDA	nanowire-aware routing considering high cut mask complexity	2017	-7.301914641568758	11.515447380907185	2400587
2401130	Arch	effects of optimizations for software implementations of small binary field arithmetic	2007	-9.104524667967114	12.636947921185062	2401157
2401451	ML	issdc: digram coding based lossless data compression algorithm	2010	-9.035694737454183	11.560559245995336	2401478
2401717	EDA	incorporating cut redistribution with mask assignment to enable 1d gridded design	2016	-7.452235617383933	11.490849331108118	2401744
2402195	EDA	evolution of structure of some binary group based n bit comparator, n-to-2n decoder by reversible technique	2014	-7.548075013380108	13.187484490326808	2402222
2402204	Theory	solving graph theory problems using reconfigurable pipelined optical buses	2000	-9.05033720047978	12.15377501962859	2402231
2404855	Arch	hardware reduction using a 6-connectivity interconnection network over a 4-connectivity vlsi asynchronous array processor	2005	-8.595068257317314	12.55791223639812	2404882
2404931	Embedded	the carry-dependent sum adder	1963	-8.832924086416176	12.774361704151476	2404958
2407939	Arch	accumulator-based generation for serial tpg	2015	-8.105306667150352	13.0431745537211	2407966
2408140	Arch	unified approach to the design of modulo-(2^n +/- 1) adders based on signed-lsb representation of residues	2009	-8.053982683722154	13.080776573204314	2408167
2409028	Vision	vlsi architectures for recursive and multiple-window order statistic filtering	1992	-9.108562601631183	12.919362367041902	2409055
2411855	EDA	an efficient channel router	1984	-7.708882384305086	11.414025494511435	2411882
2412206	DB	characterizing errors in quantum information processors	2016	-8.221916455177231	11.623940335149255	2412233
2412445	Visualization	an iterative array for multiplication of signed binary numbers	1972	-9.082834163441198	12.564034761591074	2412472
2412714	EDA	general gate array routing using a k-terminal net routing algorithm with failure prediction	1993	-7.736709580773156	11.425620375783186	2412741
2412731	Mobile	successive pad assignment for minimizing supply voltage drop	2005	-7.319773872456769	11.519323566556535	2412758
2412770	EDA	a fast maze-free routing congestion estimator with hybrid unilateral monotonic routing	2012	-7.271528937621702	11.681155652864485	2412797
2412865	EDA	multi-layer chip-level global routing using an efficient graph-based steiner tree heuristic	1997	-7.608719938215071	11.420870333711738	2412892
2413298	Mobile	efficient gray-code-based range encoding schemes for packet classification in tcam	2013	-8.748525782509779	12.017523376402075	2413325
2414538	Theory	on the use of suffix arrays for memory-efficient lempel-ziv data compression	2009	-8.742564834317378	11.59080451191502	2414565
2415278	Embedded	negative save sign extension for multi-term adders and multipliers	2008	-9.095326459154196	12.98630133362676	2415305
2415575	ML	a new approach to fast calculation of moments of 3-d gray level images	2000	-9.016370791570909	12.73968020668231	2415602
2416498	EDA	a fast algorithm for minimizing the elmore delay to identified critical sinks	1997	-7.690094598158397	11.41461683939163	2416525
2419791	HPC	generalized schemes for access and alignment of data in parallel processors with self-routing interconnection networks	1991	-8.915845905125087	12.298427868057294	2419818
2421324	Theory	forty-three ways of systolic matrix multiplication	2010	-8.924045906898206	12.409476671035565	2421351
2421536	EDA	an effective congestion driven placement framework	2002	-7.374425439667998	11.586881025128069	2421563
2423176	EDA	flute: fast lookup table based rectilinear steiner minimal tree algorithm for vlsi design	2008	-7.6990258644882585	11.301264770779646	2423203
2423287	EDA	a mathematical programming approach to designing mos current-mode logic circuits	2005	-7.2485933311919215	12.886186191634419	2423314
2423648	Arch	data compression using surrounding contexts	2005	-8.99355784859984	11.371146798683686	2423675
2424591	Vision	two dimensional filtering using fermat number transforms	1978	-9.1376976280887	12.909377227211847	2424618
2427230	EDA	tsv-aware analytical placement for 3-d ic designs based on a novel weighted-average wirelength model	2013	-7.302143373709579	11.852622019676295	2427257
2428483	HPC	hierarchical parallel memory systems and multiperiodic skewing schemes	1989	-8.832095925215727	12.309257185124853	2428510
2430515	EDA	efficient algorithms of wiring channels with movable terminals	1993	-7.819373354966562	11.369898390528595	2430542
2433183	PL	floating-point arithmetics	1960	-9.131679978516557	12.955533055361881	2433210
2433455	EDA	obstacle-avoiding rectilinear minimum-delay steiner tree construction toward ip-block-based soc design	2006	-7.541772146810772	11.30268020310437	2433482
2433687	EDA	performance comparison of asynchronous adders	1994	-8.017472211038639	13.070990449999108	2433714
2433939	HPC	on the vectorization of fir filterbanks	2007	-9.072223556874258	13.006282758211636	2433966
2434174	Theory	some space considerations of vlsi systolic array mappings	2000	-8.955836321406696	12.362128531768972	2434201
2437330	Vision	precis: a method for fast compression of periodic halftones	1998	-8.971351575701311	11.982258542478284	2437357
2437541	EDA	residue arithmetic for variation-tolerant design of multiply-add units	2009	-7.403645759418776	13.135811017878424	2437568
2437742	EDA	xquasher: a tool for efficient computation of multiple linear expressions	2009	-8.76709399283733	12.861456649328003	2437769
2438539	Graphics	research on the fast fourier transform of image based on gpu	2015	-8.952512079769777	12.996495626485052	2438566
2438588	EDA	a new cordic algorithm and software implementation based on synchronized data triggering architecture	2008	-9.012128477669783	13.183392644241396	2438615
2439718	HPC	design of reversible adder-subtractor and its mapping in optical computing domain	2014	-7.304638110803691	13.132930558827095	2439745
2440010	Vision	on-line cordic algorithms	1990	-9.155220273723424	13.076317037359651	2440037
2440317	EDA	fast optimization of fixed-polarity reed-muller expansions over gf(5) [logic design applications]	2004	-9.136491330781565	12.704225213117974	2440344
2443865	Theory	(λt) complexity measures for vlsi computations in constant chip area	1987	-8.584803477919102	12.364049269799487	2443892
2444115	Arch	multiplication by inference using classification trees: a case-study analysis	2018	-7.407343389439714	12.049720745532994	2444142
2444118	EDA	an auction based pre-processing technique to determine detour in global routing	2010	-7.48619725965065	11.53461755992393	2444145
2444236	EDA	a multi-layer router utilizing over-cell areas	1990	-7.6694938769238625	11.496187936752918	2444263
2444274	EDA	a general design of stochastic circuit and its synthesis	2015	-7.9542410679607	12.787994471555727	2444301
2445533	Theory	in-place length-restricted prefix coding	1998	-9.021738184853119	11.417139378184762	2445560
2446614	EDA	heuristics for the placement of flip-flops in partial scan designs and the placement of signal boosters in lossy circuits	1993	-7.44377741064208	11.405176237163609	2446641
2447326	Web+IR	boosting text compression with word-based statistical encoding	2012	-8.876887454520604	11.395823076236539	2447353
2448082	EDA	general models for optimum arbitrary-dimension fpga switch box designs	2000	-7.698051561429155	11.507160434751329	2448109
2448128	EDA	multiplierless design of linear dsp transforms	2011	-8.874846651475202	13.044052221839774	2448155
2448514	EDA	logic functions minimization algorithm based on recognition of essential prime implicants	2010	-8.589177299100326	13.096969600754935	2448541
2450780	Theory	an approximation algorithm for manhattan routing (extended abstract)	1983	-8.31957427982479	11.365834470177234	2450807
2451951	EDA	an analytical approach for error pmf characterization in approximate circuits	2019	-8.143706292381234	12.872797720234379	2451978
2452249	EDA	optimizing the antenna area and separators in layer assignment of multilayer global routing	2014	-7.506390639452691	11.652646689539782	2452276
2452303	Theory	an augmented content-addressed memory array for implementation with large-scale integration	1971	-8.049099811524076	12.986098169888532	2452330
2453049	Theory	a note on matrix multiplication in a paging environment	1976	-9.053848013627526	11.884710642221462	2453076
2453186	EDA	an overhead reduction technique for mega-state compression schemes	1997	-8.870466837229387	11.437380568423142	2453213
2453946	EDA	pyramids: an efficient computational geometry-based approach for timing-driven placement	2008	-7.373677100899062	11.37618919303174	2453973
2455630	Robotics	a family of redundant multipliers dedicated to fast computation for signal processing	2000	-9.047122189007123	13.077232608111265	2455657
2456791	EDA	systolic binary counter using a cellular automaton-based prescaler	2017	-7.469706325136482	13.072157052209391	2456818
2456863	EDA	revisiting central limit theorem: accurate gaussian random number generation in vlsi	2015	-7.291842703679255	12.768938462462044	2456890
2457426	HPC	a new divide and conquer method for achieving high speed division in hardware	2002	-8.939191591529253	13.094241295922089	2457453
2457552	EDA	timing-driven steiner trees are (practically) free	2006	-7.2821632153052445	11.759481765846706	2457579
2458939	Theory	counting ones without broadword operations	2015	-9.114707660361255	12.658914530195082	2458966
2459738	Graphics	software for interval arithmetic: a reasonably portable package	1979	-8.771353830702887	12.184212487286525	2459765
2460604	EDA	pace2: an improved parallel vlsi extractor with parameter extraction	1989	-7.82183755423375	11.647670680432078	2460631
2460948	EDA	a systematic approach to design boolean functions using cnfets and an array of cnfet capacitors	2014	-7.2599260228597	13.194165268020715	2460975
2462145	EDA	rdl pre-assignment routing for flip-chip designs	2009	-7.34595716369696	11.715394531601849	2462172
2462458	PL	on compiling algorithms for arithmetic expressions	1967	-8.999900584148287	12.372226348577875	2462485
2463587	EDA	merlin: semi-order-independent hierarchical buffered routing tree generation using local neighborhood search	1999	-7.605568904584063	11.303938756215251	2463614
2463943	HPC	a fortran 90-based multiprecision system	1995	-8.98951938763984	12.164084389453885	2463970
2464283	Arch	switched pseudo floating-gate reconfigurable linear threshold elements	2006	-7.446409146460615	12.844240713303796	2464310
2466335	EDA	sampling based random number generator for stochastic computing	2017	-7.693037013660893	13.180036567885606	2466362
2467505	HPC	new unified vlsi architectures for computing dft and other transforms	1997	-8.836123092120781	13.188321568645234	2467532
2467762	Web+IR	indexing and compressing full-text databases for cd-rom	1991	-8.696938859660312	11.336772723580149	2467789
2469793	EDA	compression based on deterministic vector clustering of incompatible test cubes	2009	-8.101183793913563	11.641802652023873	2469820
2471962	EDA	compact hamming-comparator-based rank order filter for digital vlsi and fpga implementations	2004	-8.358696980277282	13.17828347353812	2471989
2474770	EDA	fastplace: an analytical placer for mixed-mode designs	2005	-7.281648617895668	11.510892666632571	2474797
2475301	EDA	probabilistic estimation for routing space	2005	-7.25712501703457	11.606877821606725	2475328
2475512	EDA	an enhanced global router with consideration of general layer directives	2011	-7.429615050078449	11.534193561699038	2475539
2476378	EDA	an improved scan design for minimization of test power under routing constraint	2015	-7.3239587678887155	11.405859612032998	2476405
2477220	EDA	efficient algorithms for reconfiguration in vlsi/wsi arrays	1990	-7.30272472806846	11.548923620702954	2477247
2479711	EDA	channel density reduction by routing over the cells	1991	-7.925268825734332	11.332667730050455	2479738
2479944	EDA	register on mesh (rome): a novel approach for clock mesh network synthesis	2011	-7.298926888770943	11.815269960459785	2479971
2482396	Arch	antenna interconnection strategies for personal communication systems	1997	-7.835429749696988	11.358806699664704	2482423
2483047	Arch	cobra: an 1.2 million transistor expandable column fft chip	1994	-8.558383701129376	13.0216763722473	2483074
2484150	EDA	a new symbolic channel router: yacr2	1985	-7.787716742710745	11.394559289537025	2484177
2486068	Visualization	reconfiguration strategies for vlsi processor arrays and trees using a modified diogenes approach	1992	-8.670752240229433	11.967536655007276	2486095
2486449	EDA	fast and accurate rectilinear steiner minimal tree algorithm for vlsi design	2005	-7.650074631559428	11.304583581089332	2486476
2489094	Arch	a vlsi tree machine for relational data bases	1983	-8.486300067867601	11.387947328818848	2489121
2489323	Arch	radix converters: complexity and implementation by lut cascades	2005	-8.882396468192105	13.12538822496583	2489350
2489995	EDA	diffusion-based placement migration	2005	-7.516126190564733	11.468374892865011	2490022
2492486	EDA	unifying bit-width optimisation for fixed-point and floating-point designs	2004	-8.713142167640786	13.040976388856668	2492513
2493554	Metrics	the combinatorics of cache misses during matrix multiplication	2001	-9.148979808886587	12.2895377610091	2493581
2495263	EDA	tight certification techniques for digit-by-rounding algorithms with application to a new 1/sqrt(x) design	2011	-9.129265852287388	12.757870020049062	2495290
2496151	ML	on systolic algorithms and neural nets for inference	1996	-8.890336308483382	12.415982122293892	2496178
2496284	EDA	graph-based subfield scheduling for electron-beam photomask fabrication	2013	-7.6872663506727505	11.30664682470927	2496311
2496869	EDA	formal verification of parametric multiplicative division implementations	2005	-8.608912581152593	12.648214415939904	2496896
2497653	Theory	asymptotically perfect trivial global routing: a stochastic analysis	1987	-8.31493785004038	11.402839299434333	2497680
2498491	EDA	triple patterning aware detailed placement toward zero cross-row middle-of-line conflict	2015	-7.427541195546252	11.572454255589554	2498518
2500980	EDA	multilayer obstacle-avoiding rectilinear steiner tree construction based on spanning graphs	2008	-7.721898529490613	11.362933085225015	2501007
2501029	NLP	edge-guided natural language text compression	2007	-8.897478784109527	11.390263048284586	2501056
2501160	HPC	planar clock routing for high performance chip and package co-design	1996	-7.258158284913758	11.996958652519107	2501187
2502750	EDA	high-performance timing-driven rank filter	2008	-8.385411230579988	13.06207695603832	2502777
2505032	EDA	optimizing high speed arithmetic circuits using three-term extraction	2006	-8.583565485830228	12.761724531576734	2505059
2506177	EDA	timing-driven via placement heuristics for three-dimensional ics	2008	-7.352752175326339	11.719316120589006	2506204
2506248	EDA	redundant via insertion with wire bending	2009	-7.619069047100696	11.49996959710762	2506275
2506926	EDA	new channel segmentation model and associated routing algorithm for high performance fpgas	1992	-7.477026790855437	11.586174110251608	2506953
2507904	EDA	arithmetic operations in multi-valued logic	2010	-7.9223300881130845	12.939196841112402	2507931
2508296	EDA	technique for planning of terminal locations of leaf cells in cell-based design with routing considerations	1998	-7.308381400823421	11.628272202137294	2508323
2509838	EDA	on-line error detectable carry-free adder design	2001	-8.154830499511386	12.756866111692267	2509865
2511000	EDA	implementation of finite lattices in vlsi for fault-state encoding in high-speed networks	2000	-8.571810505769133	11.999357527325735	2511027
2511244	Arch	power-aware manhattan routing on chip multiprocessors	2012	-7.490698243052693	12.01719483263986	2511271
2511482	Arch	design of a digit-slice on-line arithmetic unit	1981	-8.393855122642455	13.201866509553001	2511509
2511637	Embedded	digital convolution algorithm for pipelining multiprocessor systems	1981	-8.796355789583009	12.951775725670176	2511664
2511710	Arch	design of a set logic network based on frequency multiplexing and its applications to image processing	1991	-7.79782097718036	12.830466445340633	2511737
2512161	HPC	vlsi processor array ips cells (short communication)	1992	-8.882969394849829	12.893466486401616	2512188
2512753	SE	compacting homogeneous text for minimizing storage space	1977	-8.889913439706612	11.381238971875765	2512780
2513649	EDA	curvilinear detailed routing algorithm and its extension to wire-spreading and wire-fattening	1998	-7.756797010821616	11.422237887143748	2513676
2514634	EDA	computing the area versus delay trade-off curves in technology mapping	1995	-7.372294374089884	11.33189164984711	2514661
2515245	PL	dynamic functional unit assignment for low power	2003	-8.612809676395395	12.904463722741642	2515272
2515581	EDA	some schemes for implementation of arithmetic operations with complex numbers using squaring units	2017	-9.015130209677183	13.171595910580239	2515608
2515823	Robotics	effect of bit-level correlation in stochastic computing	2015	-8.016049032238065	12.678217420438239	2515850
2517389	ML	the engineering of a compression boosting library: theory vs practice in bwt compression	2006	-9.01337811836494	11.370594919028068	2517416
2517409	EDA	reliability and wirability optimizations for module placement on a convectively cooled printed wiring board	1995	-7.26973579827316	11.410171746423893	2517436
2520941	Arch	logic operations in memory using a memristive akers array	2014	-7.63273766404098	12.65824074657031	2520968
2523052	EDA	fast and flexible buffer trees that navigate the physical layout environment	2004	-7.426440137070423	11.677228024779305	2523079
2523082	Theory	folding a stack of equal width components	1994	-7.641563742841367	11.28636101926526	2523109
2523427	Arch	long and fast up/down counters	1998	-8.101012446137402	12.473675302125447	2523454
2523737	EDA	i/o bound binary tree layout	1991	-7.232577273102459	11.660523176507413	2523764
2524177	EDA	layout driven synthesis of multiple scan chains	2003	-7.2569676763793245	11.401965920752831	2524204
2524563	Arch	architecture of an array processor using a nonlinear skewing scheme	1992	-8.91176421174547	12.415772011363766	2524590
2525049	Logic	basic arithmetic coding based approach to compress a character string	2016	-8.973421201012162	11.501326986437194	2525076
2526192	EDA	dtco for dsa-mp hybrid lithography with double-bcp materials in sub-7nm node	2017	-7.583938429864956	11.360074999226427	2526219
2526942	Arch	bidirectional conversion to minimum signed-digit representation	2006	-8.553742512449205	13.108245109331865	2526969
2528389	Arch	data compression for pc software distribution	1996	-8.974703504524483	11.425318236666756	2528416
2528689	EDA	an ultra-fast parallel architecture using sequential circuits computing on random bits	2013	-7.841067279498472	12.842311589111038	2528716
2529418	HPC	some problems of exploiting a pipeline processor	1986	-8.807050733137615	12.577853930274255	2529445
2531339	Theory	maximum lower bound on embedding areas of general graphs	1989	-8.327043902550857	11.372501062410915	2531366
2531543	EDA	a novel design of a ternary coded decimal adder/subtractor using reversible ternary gates	2018	-7.657884478533014	12.768702548023525	2531570
2532143	HCI	complexity of preprocessor in mpm data compression system	1998	-9.037528376077573	11.516480466508007	2532170
2534542	Robotics	residue arithmetic vlsi array architecture for manipulator pseudo-inverse jacobian computation	1989	-8.994337481211417	12.773757225667035	2534569
2535587	HPC	some new designs of 2-d array for matrix multiplication and transitive closure	1995	-8.945938951933465	12.625345369921064	2535614
2536265	EDA	miser: an integrated three layer gridless channel router and compactor	1990	-7.514650827089987	11.519257520812404	2536292
2539022	Arch	implementation and performance of the fast hartley transform	1989	-9.140202543950688	13.088157525591324	2539049
2541601	Arch	exploiting input parameter uncertainty for reducing datapath precision of spice device models	2013	-7.244615193501914	12.844433935511734	2541628
2542859	Theory	a transitive closure algorithm for a 16-state cellprocessor	1988	-8.429572432730428	11.325696680272191	2542886
2543025	HPC	implementation of a 64-bit jackson adder	2013	-8.737328754764206	12.908389366940018	2543052
2543166	EDA	tree realizations of iterative circuits	1977	-7.998955712094633	11.928894055009373	2543193
2543886	EDA	a novel method to reduce ancilla and garbage bits of reversible quantum multipliers	2015	-7.856574007194282	12.795688506218031	2543913
2545787	EDA	the use of arithmetic operators in a self-restored current-mode cmos multiple-valued logic design architecture	2001	-7.792601878821535	12.707578155352547	2545814
2546166	EDA	free kronecker decision diagrams and their application to atmel 6000 series fpga mapping	1994	-8.192111725615202	12.567126081076669	2546193
2546178	EDA	chip-level area routing	1998	-7.310471569488355	11.652065989034385	2546205
2547462	EDA	a routing algorithm for harvesting multipipeline arrays with small intercell and pipeline delays	1990	-7.303017928104478	11.75196493948313	2547489
2547618	EDA	min-cost flow-based algorithm for simultaneous pin assignment and routing	2003	-7.470315058534691	11.385538738612125	2547645
2548590	EDA	can pin access limit the footprint scaling?	2012	-7.312835822317273	12.146051388834287	2548617
2549111	Crypto	exact analyses of computational time for factoring in quantum computers	2005	-8.913238697922171	13.08422548599212	2549138
2549803	EDA	an effective chemical mechanical polishing fill insertion approach	2016	-7.546558461796803	11.46574205164355	2549830
2550788	EDA	a tile-expansion router	1987	-7.865351210190611	11.319692611117597	2550815
2550888	EDA	on the reconfiguration algorithm for fault-tolerant vlsi arrays	2003	-7.2841553832209875	11.364546715474859	2550915
2551094	Theory	janus, an on-line multiplier/divider for manipulating large numbers	1989	-8.956178656397302	12.788473881886645	2551121
2551664	EDA	bioroute: a network-flow-based routing algorithm for the synthesis of digital microfluidic biochips	2008	-7.412568669682059	11.461079822825164	2551691
2551788	EDA	self-aligned double patterning aware pin access and standard cell layout co-optimization	2014	-7.362778950884576	11.744644095057154	2551815
2553403	EDA	abstract routing of logic networks for custom module generation	1987	-7.30227213854938	11.36320855679584	2553430
2553679	Theory	on the suitability of suffix arrays for lempel-ziv data compression	2008	-8.863006719903153	11.589333693036954	2553706
2554008	EDA	self-aligned double patterning (sadp) layout decomposition	2011	-7.576901392823959	11.50735077079725	2554035
2554748	EDA	a new code compression method for fota	2010	-8.696601075814705	11.556062207576652	2554775
2554773	EDA	mixed-size placement with fixed macrocells using grid-warping	2007	-7.456728414633282	11.357488419313581	2554800
2556721	Arch	novel highly parallel and systolic architectures using quantum dot-based hardware	1999	-8.587601739284644	13.097149503808547	2556748
2557478	Arch	a versatile mechanism to move data in an array processor	1985	-9.108041358283343	12.583015028648912	2557505
2557542	EDA	a parallel algorithm for channel routing problems [vlsi]	1992	-7.363679678325858	11.334482532820244	2557569
2558721	EDA	femto: fast error analysis in multipliers through topological traversal	2015	-7.8063676700913085	12.901596251339637	2558748
2559916	EDA	reversible-logic design with online testability	2006	-7.306119601143923	12.788734152434955	2559943
2560242	EDA	fast legalization for standard cell placement with simultaneous wirelength and displacement minimization	2010	-7.430659427440602	11.481448767595316	2560269
2560394	Visualization	"""comments on """"a new architecture for a parallel finite field multiplier with low complexity based on composite field"""""""	2010	-9.159688736060813	12.795193039068494	2560421
2560554	Arch	the printing of octal numerals	1973	-8.957657210642811	11.666033272892056	2560581
2561997	EDA	minimization of multioutput tant networks for unlimited fan-in network model	1990	-7.753916772984056	12.389265099540706	2562024
2562728	EDA	localized on-chip power delivery network optimization via sequence of linear programming	2006	-7.339502963318942	11.593655896565814	2562755
2562760	Networks	solving hard instances of fpga routing with a congestion-optimal restrained-norm path search space	2007	-8.991729479615895	12.148871646700226	2562787
2563322	EDA	polar 2.0: an effective routability-driven placer	2014	-7.357791237696812	11.607568033754704	2563349
2563758	HPC	a vlsi structure for the deadlock avoidance problem	1985	-7.940020966999349	11.306407821966989	2563785
2565131	ML	mapping of trellises associated with general encoders onto high-performance vlsi architectures	1997	-9.063309532035435	13.16214132010083	2565158
2565529	HPC	a multiprecise integer arithmetic package	1989	-9.039266287821388	12.347152317107602	2565556
2566184	EDA	an automatic optical simulation-based lithography hotspot fix flow for post-route optimization	2009	-7.4228886150521936	11.597908947526216	2566211
2566456	DB	letter to the editor	1960	-8.972386827571981	11.602735237130126	2566483
2566620	EDA	routability driven modification method of monotonic via assignment for 2-layer ball grid array packages	2008	-7.491139908501414	11.523828061323938	2566647
2566924	ML	dynamic window search and probability dominated algorithm for fast vector quantization encoding	2003	-9.037556482152322	11.481880793241912	2566951
2567838	Arch	at2=o(n log4 n), t=o(log n) fast fourier transform in a light connected 3-dimensional vlsi	1986	-8.814258010924828	12.686820463671665	2567865
2567890	EDA	grplacer: improving routability and wire-length of global routing with circuit replacement	2009	-7.357436180112589	11.706276531655282	2567917
2568016	EDA	pmp: performance-driven multilevel partitioning by aggregating the preferred signal directions of i/o conduits	2005	-7.472527238175433	11.556184296519424	2568043
2569087	HPC	stride permutation networks for array processors	2004	-8.758821601608213	13.02819219340592	2569114
2570006	EDA	wiring layer assignments with consistent stage delays	2000	-7.530287694841147	11.52500907797882	2570033
2571049	EDA	net weighting to reduce repeater counts during placement	2005	-7.275151844218396	11.494676674053444	2571076
2571853	EDA	rover: routing on via-configurable fabrics for standard-cell-like structured asics	2011	-7.379122913758607	11.579553439259506	2571880
2573472	EDA	via placement for minimum interconnect delay in three-dimensional (3d) circuits	2006	-7.270014690646308	11.878228687257181	2573499
2573986	EDA	reversible logic synthesis for minimization of full-adder circuit	2003	-7.483537056328419	12.21033709584704	2574013
2577312	EDA	mixed-cell-height placement with complex minimum-implant-area constraints	2018	-7.36759283469275	11.638485027545393	2577339
2578377	Web+IR	compressing dynamic text collections via phrase-based coding	2005	-8.791938328360294	11.329702095543347	2578404
2578464	EDA	using symbolic computer algebra for subexpression factorization and subexpression decomposition in high level synthesis	2005	-8.657009371092187	13.0929562355625	2578491
2579029	EDA	multi-pride: a system for supporting multi-layered printed wiring board design	1997	-7.384171226092191	11.305968297170606	2579056
2579073	EDA	bioroute: a network-flow based routing algorithm for digital microfluidic biochips	2007	-7.439837210771638	11.44585516182599	2579100
2579322	HPC	systolic arrays for integer chinese remaindering	1993	-9.113401374505747	12.685237196973102	2579349
2580035	EDA	three-dimensional circuit layouts	1986	-7.652344542721972	11.51958325051878	2580062
2580699	ML	differential ziv-lempel text compression	1995	-9.038121671025264	11.50892546998028	2580726
2581555	Theory	optimal algorithms for adjacent side routing	1991	-7.97559999390822	11.313312331799755	2581582
2582782	DB	a dictionary for minimum redundancy encoding	1963	-8.890670371294092	11.336424344152706	2582809
2583042	HPC	soap web services compression using variable and fixed length coding	2010	-8.635219216761906	11.517570118003025	2583069
2583396	Vision	pin count prediction in ratio cut partitioning for vlsi and ulsi	1999	-7.464460685517987	11.302643537266915	2583423
2584210	Embedded	a canonical bit-sequential multiplier	1982	-8.528696936497655	13.177787595645746	2584237
2584376	NLP	allowing overlaps makes switchbox layouts nice	1990	-7.949735547739419	11.302060327279953	2584403
2584678	HPC	designing efficient parallel algorithms on crap	1995	-9.1452129980093	12.26094741149176	2584705
2585482	Robotics	constructing compact logical arrays under flexible rerouting schemes	2013	-7.386774851093207	11.890815953352654	2585509
2586693	EDA	the design theory of two-dimensional memory systems for image processing	1988	-8.686402849450653	12.219498061425975	2586720
2588297	HPC	area-time tradeoff for rectangular matrix multiplication in vlsi models	1984	-8.748825998699187	12.406692732676252	2588324
2588418	EDA	a low-overhead scheme for testing a bit-level finite ring systolic array	1990	-8.196622128298348	13.190106077297086	2588445
2589692	EDA	force-directed methods for generic placement	2006	-7.4369707238941825	11.424507426685345	2589719
2590590	EDA	length matching in detailed routing for analog and mixed signal circuits	2014	-7.3635786335528435	11.528741523149554	2590617
2592082	EDA	multiple tunable constant multiplications: algorithms and applications	2012	-8.443561352027045	12.371502256859241	2592109
2593632	EDA	plane parallel a maze router and its application to fpgas	1992	-7.282191507410658	11.496281834280975	2593659
2594112	DB	a heuristically optimized partitioning strategy on elias-fano index	2016	-8.857508777689365	11.310099823640114	2594139
2595261	EDA	analogrouter: a new approach of current-driven routing for analog circuits	2001	-7.300471167804885	11.496213055511165	2595288
2595717	PL	a note on compiling fixed point binary multiplications	1971	-9.101721318612599	12.42824860847991	2595744
2596846	Arch	an automatic router for the pin grid array package	1999	-7.487590721196838	11.470321179059505	2596873
2597509	EDA	fast fixed-outline 3-d ic floorplanning with tsv co-placement	2013	-7.251958661183488	11.629234181605316	2597536
2597527	EDA	quantum division circuit based on restoring division algorithm	2011	-9.042655855502804	12.61953320370591	2597554
2598076	EDA	effects of cell shapes on the routability of digital microfluidic biochips	2017	-7.2952952530980335	11.417589838250326	2598103
2598770	Theory	a new class of depth-size optimal parallel prefix circuits	1998	-8.606398691095682	12.02509249415299	2598797
2599247	EDA	logic design of a fast circuit for iterative additions in redundant hybrid	1998	-7.48123083848041	13.007413159050676	2599274
2599431	EDA	design of novel reversible carry look-ahead bcd subtractor	2006	-8.023753377288022	13.119149164542195	2599458
2600108	EDA	contention resolution algorithm for common subexpression elimination in digital filter design	2005	-8.769209264695501	12.931725419393072	2600135
2601302	EDA	unified quadratic programming approach for mixed mode placement	2005	-7.414411125124607	11.368049507881196	2601329
2602261	EDA	on the probability distribution of fixed-point multiplication	2008	-8.730246235389371	12.976507428864029	2602288
2602280	EDA	design of quantum cost, garbage output and delay optimized bcd to excess-3 and 2's complement code converter	2018	-7.677022238788828	12.945941121168175	2602307
2602529	Theory	on the computational power of wecpar	2014	-9.099064652265293	12.340644030279586	2602556
2602838	EDA	non-uniform segmentation for hardware function evaluation	2003	-8.897442949591271	13.043481998349588	2602865
2605203	EDA	t-count optimized design of quantum integer multiplication	2017	-8.039930921747901	13.082453838650734	2605230
2605244	EDA	a flexible rate multiplier circuit with uniform pulse distribution outputs	1972	-7.97455879658937	13.05061179781547	2605271
2606266	Crypto	four-level realisation of 3-qubit reversible functions	2007	-7.604398142217677	11.89813903616115	2606293
2607427	EDA	bsg-route: a length-matching router for general topology	2008	-7.7169018685266915	11.4000338844458	2607454
2607844	EDA	variable latency speculative addition: a new paradigm for arithmetic circuit design	2008	-8.135689852722921	12.63020809699966	2607871
2609385	Arch	parallel architecture for high-speed lempel-ziv data coding/decoding	1998	-9.045241802862355	12.047427679263858	2609412
2610728	EDA	the complexity of segmented channel routing	1995	-8.144471782065189	11.285352376493506	2610755
2611130	ML	arithmetic error analysis of a new reciprocal cell	1992	-8.989339137674756	12.956601174510874	2611157
2612200	EDA	timing-driven placement based on monotone cell ordering constraints	2006	-7.495058669523847	11.519346818943104	2612227
2613794	EDA	design method and implementation of ternary logic optical calculator	2010	-7.710477944665325	12.682132108815	2613821
2614379	EDA	circuit optimization using carry-save-adder cells	1998	-8.110816439316133	13.107473809854774	2614406
2614795	EDA	optimization of placement solutions for routability	2013	-7.333409542205787	11.650114630695624	2614822
2616884	Theory	application of splay trees to data compression	1988	-8.822319007047703	11.376214169546712	2616911
2617397	Vision	the cordic magnification function	1987	-9.078840135405352	12.592380726588758	2617424
2617677	EDA	efficient hamming weight comparators for binary vectors based on accumulative and up/down parallel counters	2009	-8.87312113408405	12.997997538002224	2617704
2618241	EDA	a placement flow for very large-scale mixed-size circuit placement	2014	-7.263429023345037	11.66229581386167	2618268
2619324	DB	the benefits of external wires in single row routing	1991	-7.85329268254933	11.304672558927992	2619351
2620191	EDA	on effective flip-chip routing via pseudo single redistribution layer	2012	-7.530729509739627	11.559546906623991	2620218
2622275	Theory	period-time tradeoffs for vlsi models with delay	1983	-8.699317771608023	12.013044184584091	2622302
2622616	Vision	multilevel reverse-carry computation for comparison and for sign and overflow detection in addition	1999	-8.421165340744611	13.104948562264699	2622643
2623024	ML	serial binary multiplication with feed-forward neural networks	1999	-9.072816513594056	12.494163009454908	2623051
2623532	EDA	approximating the maximum sharing problem	2007	-8.272776546176182	11.38952311473499	2623559
2623585	EDA	ntuplace: a ratio partitioning based placement algorithm for large-scale mixed-size designs	2005	-7.358782065320009	11.425764698260796	2623612
2624306	HPC	linear systolic arrays for matrix comutations	1989	-8.859352800093095	12.635915972925739	2624333
2626179	EDA	fast and effective placement refinement for routability	2013	-7.457810627193104	11.525737528107447	2626206
2627785	EDA	on the design of a unidirectional systolic array for key enumeration	1990	-9.071961824388458	12.029597087783214	2627812
2629445	EDA	mask cost reduction with circuit performance consideration for self-aligned double patterning	2011	-7.456732913691258	11.588733383054938	2629472
2631701	Crypto	data security in a fixed-model arithmetic coding compression algorithm	1992	-8.414384631002324	12.522547782498386	2631728
2633084	EDA	an integrated floorplanning with an efficient buffer planning algorithm	2003	-7.235931992342963	11.51470003515183	2633111
2635165	EDA	a new graph-theoretic, multi-objective layout decomposition framework for double patterning lithography	2010	-7.408241665646693	11.620431637190649	2635192
2635449	EDA	cut mask optimization for multi-patterning directed self-assembly lithography	2017	-7.707150265870933	11.408657012832315	2635476
2635994	EDA	chip size estimation based on wiring area	2002	-7.444785731847187	11.289555154358325	2636021
2637030	EDA	basic algorithms for the asynchronous reconfigurable mes	2002	-9.004170142933377	12.007639707841165	2637057
2637175	EDA	a global minimum clock distribution network augmentation algorithm for guaranteed clock skew yield	2007	-7.3310459469107165	11.72577943678129	2637202
2639105	EDA	simulated annealing approach to crosstalk minimization in gridded channel routing	1998	-7.368913150840237	11.559791573320288	2639132
2639320	EDA	ocv guided clock tree topology reconstruction	2018	-7.272486695530312	12.072891636111315	2639347
2640059	Theory	three layers are enough	1982	-7.6561746395660615	11.428660433611649	2640086
2640358	HPC	random extraction from compressed data - a practical study	2013	-8.936526429506435	11.561005360021836	2640385
2640680	Visualization	very fast fourier transform algorithms hardware for implementation	1979	-9.102188031318097	12.850165392773633	2640707
2643366	Theory	the analysis and design of some new sorting machines	1983	-8.58881496285803	12.258306041981859	2643393
2643927	Theory	fast 2d-dct implementations for vliw processors	1999	-9.049506164521432	12.996072847360892	2643954
2644597	EDA	custom layout strategy for rectangle-shaped log-depth multiplier reduction tree	2009	-7.597531912943336	13.026561974343084	2644624
2647886	EDA	self-aligned double patterning lithography aware detailed routing with color preassignment	2017	-7.460647972565869	11.544832589190824	2647913
2648073	DB	on software and hardware techniques of data engineering	1989	-8.749322998850559	11.469754912210373	2648100
2648593	EDA	an efficient hardware implementation of activation functions using stochastic computing for deep neural networks	2018	-8.730860450510788	13.07038880157208	2648620
2648618	EDA	flexible droplet routing in active matrix-based digital microfluidic biochips	2018	-7.330249101058874	11.615730222798222	2648645
2648725	EDA	routing in general junctions	1989	-8.122338490646056	11.307477236244724	2648752
2649141	EDA	routing for chip-package-board co-design considering differential pairs	2008	-7.340265141321497	11.657040855102824	2649168
2649694	EDA	a consideration of the number of horizontal grids used in the routing of a masterslice layout	1982	-7.563581409033227	11.61800680627486	2649721
2652273	EDA	area-i/o flip-chip routing for chip-package co-design considering signal skews	2008	-7.542497548960201	11.663496833379115	2652300
2653655	Robotics	optimizing run-length algorithm using octonary repetition tree	2016	-8.780160002471817	11.513176013038953	2653682
2657195	EDA	enhancing double-patterning detailed routing with lazy coloring and within-path conflict avoidance	2010	-7.379800349652716	11.591888486775858	2657222
2657210	EDA	genac: an automatic cell synthesis tool	1989	-7.2623532601566625	11.589479784230779	2657237
2657247	Theory	parallel fast möbius (reed-muller) transform and its implementation with cuda on gpus	2017	-9.071946757127266	13.065737471514547	2657274
2658040	EDA	a path connection algorithm for multi-layer boards	1968	-7.658728878127287	11.453049399107337	2658067
2660601	EDA	high-speed algorithms and architectures for range reduction computation	2011	-8.806619925311567	13.1656919264662	2660628
2662019	SE	making compression algorithms for unicode text	2017	-8.874049173707377	11.464713712895989	2662046
2662225	Theory	two-modulus codes with summation of on-data bits for technical diagnostics of discrete systems	2018	-8.533548169023522	12.055026397944104	2662252
2662856	Theory	move-to-front and permutation based inversion coding	1999	-9.033608082402534	11.503940946942793	2662883
2664759	EDA	self timed division and square-root extraction	1996	-8.165626596572809	12.864575063879547	2664786
2664783	Theory	on locally optimal breaking of complex cyclic vertical constraints in vlsi channel routing	1996	-8.135568705565664	11.417590102954495	2664810
2664808	EDA	keep it straight: teaching placement how to better handle designs with datapaths	2012	-7.2322847488166495	11.637112229981527	2664835
2665166	Visualization	a cellular-array multiplier for gf(2m)	1971	-8.265881225769975	12.662348703371535	2665193
2665397	Embedded	vlsi implementation of greedy-based distributed routing schemes for ad hoc networks	2007	-7.825361831272797	11.515007125271762	2665424
2665973	EDA	evolution of conventional antilogarithmic approach and implementation in fpga through vhdl	2014	-9.107750897189252	13.066705252466926	2666000
2666047	PL	a precision- and range-independent tool for testing floating-point arithmetic ii: conversions	2001	-8.907523260015166	12.479373913530074	2666074
2666075	EDA	general models and algorithms for over-the-cell routing in standard cell design	1990	-7.666657516307603	11.442223690794124	2666102
2666499	EDA	triple patterning lithography-aware detailed routing ensuring via layer decomposability	2018	-7.495152049761678	11.498242765310511	2666526
2668263	Theory	a method for realistic comparisons of sorting algorithms for vlsi	1985	-8.990356775423475	12.053691768728713	2668290
2669427	EDA	register placement for high-performance circuits	2009	-7.2823872647404455	11.722638915457996	2669454
2670052	EDA	mixed-cell-height legalization considering technology and region constraints	2018	-7.316913044806687	11.479537770653307	2670079
2670459	EDA	clock buffer polarity assignment under useful skew constraints	2017	-7.240074590952003	12.164827347885884	2670486
2671664	EDA	memory circuits for multiple-valued logic voltage signals	1995	-7.403797182558058	13.18798121894408	2671691
2671788	Theory	discrete logarithms a parallel pseudorandom pattern generator analysis method	1992	-8.008214728234709	12.48162777468147	2671815
2672072	Theory	integer division in linear time with bounded fan-in	1987	-8.800602543171454	12.231137708765036	2672099
2672995	EDA	a novel approach for fast and accurate mean error distance computation in approximate adders	2018	-8.14771470134758	13.091156278329773	2673022
2673023	EDA	cross link insertion for improving tolerance to variations in clock network synthesis	2011	-7.267290183562545	11.84111057600044	2673050
2673379	Arch	designing systolic arrays for integer gcd computation	1994	-8.95735744662456	13.155603268233554	2673406
2673390	HCI	obstacle aware rmst generation using non-manhattan routing for 3d ics	2012	-7.542652272661309	11.4582092702144	2673417
2675747	EDA	physical design: reminiscing and looking ahead	1997	-7.616378373455326	11.451300579655385	2675774
2676566	Visualization	a layout for the shuffle-exchange network with o(n2/log3/2n) area	1981	-8.845764727348984	11.636276455869725	2676593
2676711	ML	design theory of three-dimensional memory system for image processing	1989	-8.683818493800784	12.211710543332044	2676738
2677365	Theory	fault tolerant systolic evaluation of polynomials and exponentials of polynomials for equispaced arguments using time redundancy	1995	-9.134225620520956	12.739770842216332	2677392
2677508	Vision	an efficient reconfiguration algorithm for degradable vlsi/wsi arrays	2000	-7.404615927763093	11.328933078200548	2677535
2677720	EDA	a maze routing-based methodology with bounded exploration and path-assessed retracing for constrained multilayer obstacle-avoiding rectilinear steiner tree construction	2018	-7.616295276428143	11.389385322023678	2677747
2679272	Robotics	a modular and orthogonal digital filter structure for parallel processing	1983	-9.110640603883004	12.86650779028068	2679299
2681284	ML	genetic-programming based prediction of data compression saving	2009	-8.88150574843161	11.51242581452698	2681311
2681399	EDA	a vlsi design methodology for distributed arithmetic	1991	-9.009537085776184	13.112480346311214	2681426
2684108	Arch	logical operations on flag bits x5 and cy, definition of d3 and an undocumented feature of instruction dadrp in the 8085	1986	-8.482408360331128	12.905359943915418	2684135
2684259	Arch	efficient rate conversion filtering on gpus with shared memory access pattern scrambling	2016	-8.950818308578844	13.127055817445939	2684286
2684563	EDA	a fast algorithm for crosspoint assignment under crosstalk constraints with shielding effects	2004	-7.534118154669424	11.415612794666359	2684590
2684765	EDA	an efficient variable-cost maze router	1982	-7.520125532099607	11.460466503736729	2684792
2686220	EDA	algorithms for simultaneous consideration of multiple physical synthesis transforms for timing closure	2008	-7.266455580968057	11.518251279049695	2686247
2687077	EDA	hybrid signed-digit number systems: a unified framework for redundant number representations with bounded carry propagation chains	1994	-8.086825393053582	13.035644675881294	2687104
2687700	EDA	quaternary reed-muller expansions of mixed radix arguments in cryptographic circuits	2009	-8.733972803084958	13.18375634672696	2687727
2689077	EDA	provably good global buffering by multi-terminal multicommodity flow approximation	2001	-7.518951804743555	11.342187596230048	2689104
2689487	PL	defuzzification block: new algorithms, and efficient hardware and software implementation issues	2013	-8.751074029952601	13.172548113763945	2689514
2690986	Arch	a bit-plane architecture for optical computing with two-dimensional symbolic substitution	1988	-8.546304133334049	13.148900159273564	2691013
2692454	EDA	evaluation of the new oasis format for layout fill compression	2004	-8.890662042922722	11.38582052960948	2692481
2692529	EDA	a jumper insertion algorithm under antenna ratio and timing constraints	2011	-7.327467634213479	11.816223836335773	2692556
2692946	EDA	a fully polynomial-time approximation scheme for timing-constrained minimum cost layer assignment	2009	-7.586615678394897	11.630827694098675	2692973
2693009	Crypto	a preprocessor adding security to and improving the performances of arithmetic and huffman codings	2004	-8.889596064841406	11.606770846975625	2693036
2693472	EDA	a practical moat router	1987	-7.590952885431988	11.546654688339775	2693499
2694259	EDA	the ternary quantum-dot cellular automata memorizing cell	2009	-7.284366254438338	12.724202719825715	2694286
2695018	SE	xev-gmp: automatic code generation for gmp multiple-precision code from c code	2016	-8.834889770031108	12.422989684083538	2695045
2695094	EDA	a linear systolic algorithm and architecture for convex bipartite matching	1996	-8.621841456413224	12.671274663621073	2695121
2695524	EDA	a sat-based routing algorithm for cross-referencing biochips	2011	-7.408602877086262	11.538665525268344	2695551
2695642	Arch	arithmetic image coding/decoding architecture based on a cache memory	1998	-8.617418068473848	11.969926129162436	2695669
2696602	EDA	vlsi architectures for programmable sorting of analog quantities with multiple-chip support	1997	-7.934604217658397	12.882793142444225	2696629
2697394	Theory	parallel sorting machines: their speed and efficiency	1981	-9.129126976152891	11.680845035076823	2697421
2701443	EDA	a middle-grain circuit partitioning strategy for 3-d integrated floating-point multipliers	2011	-7.744748435222025	13.019924645440405	2701470
2701530	Embedded	on error analysis in arithmetic with varying relative precision	1987	-9.135945094234044	12.556757842025512	2701557
2702168	EDA	finite field division implementation	2005	-9.127038664667527	13.19892786050689	2702195
2703576	EDA	full-chip routing considering double-via insertion	2008	-7.33675559873785	11.82997999425328	2703603
2705862	Arch	a regular layout for parallel adders	1982	-8.470179113547617	12.935546131346062	2705889
2706769	Mobile	a note on digital filter implementation using hybrid rns-binary arithmetic	1996	-9.143847601448641	12.938862423115266	2706796
2707049	EDA	optical lithography extension with double patterning	2013	-7.457855876470168	11.887506883411234	2707076
2707132	EDA	net clustering based macrocell placement	2002	-7.296749255001742	11.637287408347886	2707159
2707499	Crypto	cryptanalysis of adaptive arithmetic coding encryption schemes	1997	-8.35208398866875	12.538517128025351	2707526
2708413	EDA	partitioning-based approach to fast on-chip decap budgeting and minimization	2005	-7.315701661717464	11.798446048372824	2708440
2708539	EDA	an efficient tile-based eco router using routing graph reduction and enhanced global routing flow	2005	-7.469284892224508	11.636214884245252	2708566
2708575	EDA	an improved cost heuristic for transistor sizing	1998	-7.2787005311323645	11.744941614270552	2708602
2708931	Robotics	a comparison of u-line and straight-line performances under stochastic task times	2001	-8.447194101072231	11.370898720383265	2708958
2709024	EDA	news: a net-even-wiring system for the routing on a multilayer pga package	1998	-7.619054481505103	11.431191468709073	2709051
2709313	Theory	routing through a dense channel with minimum total wire length	1991	-7.9173706420307735	11.334181037726331	2709340
2711309	ML	high performance lempel-ziv compression using optimized longest string parsing and adaptive huffman window size	2000	-8.914775312659152	11.498560812110483	2711336
2711516	HCI	decimal-to-binary conversion using octal radix arithmetic	1962	-8.805434343989852	12.300937816165195	2711543
2711920	Theory	combining boolean gates and branching programs in one model can lead to faster circuits	2017	-8.720401219487693	11.864681680917013	2711947
2712314	EDA	provably good global buffering using an available buffer block plan	2000	-7.478862730292372	11.371390879255955	2712341
2712319	EDA	minimum crosstalk channel routing	1996	-7.53195424961312	11.59864813246509	2712346
2714365	HPC	on left-to-right arithmetic	2017	-9.052455534550408	13.070423896523845	2714392
2714428	ML	effective lossless compression of fixed-length data	2015	-8.79824749142426	11.62112329485142	2714455
2714577	EDA	a single layer zero skew clock routing in x architecture	2009	-7.313685655105887	12.049985781819894	2714604
2715667	EDA	post-layout perturbation towards stitch friendly layout for multiple e-beam lithography	2017	-7.449410243980045	11.692703311565909	2715694
2715916	NLP	incremental frequency count - a post bwt-stage for the burrows-wheeler compression algorithm	2007	-8.987042373824261	11.425499831254994	2715943
2717672	EDA	a common subexpression sharing approach for multiplierless synthesis of multiple constant multiplications	2007	-8.642861962504226	12.295033585068078	2717699
2717980	Web+IR	full-text search on multi-byte encoded documents	2012	-8.902888334581112	11.318908834680778	2718007
2718579	Arch	specification of hardware for interval arithmetic	2012	-8.942536443548459	12.373926192612998	2718606
2720034	EDA	"""correction to """"boundary single-layer routing with movable terminals"""""""	1994	-8.199439514747555	11.306389280162596	2720061
2721540	Robotics	information hiding on lossless data compression	2006	-9.122677894163983	12.039624544234805	2721567
2722458	EDA	graph matching-based algorithms for array-based fpga segmentation design and routing	2003	-7.264548423957884	11.387453290559506	2722485
2722735	EDA	a novel framework for multilevel full-chip gridless routing	2006	-7.473085851584251	11.573883437875484	2722762
2722747	EDA	a fast and effective timing-driven placement tool for fpgas	2008	-7.380042670096567	11.440062280067348	2722774
2722783	Web+IR	compressed perfect embedded skip lists for quick inverted-index lookups	2005	-8.702963239061903	11.318976526844184	2722810
2723740	PL	solving range constraints for binary floating-point instructions	2003	-9.05403161637232	12.743093443710894	2723767
2724768	AI	subtraction-free almost montgomery inverse algorithm	2005	-9.132870788581576	12.955383749587126	2724795
2724796	EDA	a neural network approach to topological via-minimization problems	1993	-7.7907508956998335	11.37736932556524	2724823
2725409	EDA	a detailed router based on incremental routing modifications: mighty	1987	-7.951043699687222	11.319897014689401	2725436
2726128	Web+IR	improving semistatic compression via pair-based coding	2006	-8.941360958446662	11.448552926088402	2726155
2726444	NLP	a new ppm variant for chinese text compression	2008	-9.011012618740004	11.473412278087752	2726471
2727071	Arch	generation of floating point 2d translation operators for fpga	2015	-8.853953166472524	13.164557190794199	2727098
2727871	Arch	performing the shuffle with the pm2i and illiac simd interconnection networks	1983	-9.024748293199943	12.602785738201773	2727898
2731841	Crypto	backtracking-assisted multiplication	2015	-8.669105248812789	13.191619294398263	2731868
2734353	EDA	minimum cost fault tolerant adder circuits in reversible logic synthesis	2012	-7.5612325746129345	12.819228052107768	2734380
2734494	EDA	on the functions realized by stochastic computing circuits	2015	-7.938866261381532	12.261150383909536	2734521
2737768	EDA	escaped boundary pins routing for high-speed boards	2013	-7.480520755179834	11.409555210458537	2737795
2740272	Web+IR	efficient memory representation of xml document trees	2008	-8.91885364935467	11.327785968688964	2740299
2743181	EDA	flexible escape routing for flip-chip designs	2008	-7.686666633461767	11.381914578642016	2743208
2743929	Theory	optimal vlsi circuits for sorting	1988	-8.978508407111168	11.961113678037925	2743956
2744406	ML	a branch and bound algorithm for multiple instance classification	2008	-8.248613619687816	11.928202058590223	2744433
2744960	Arch	an fpga implementation of bene permutation networks	2004	-8.690826283149066	12.516953847867192	2744987
2745493	ML	a novel approach to compress centralized text data using indexed dictionary	2015	-8.795761440166249	11.481727940218693	2745520
2747477	EDA	a novel approach to design a reversible shifter circuit using dna	2013	-7.633757388452418	12.4614842836719	2747504
2748065	EDA	an over-cell gate array channel router	1983	-7.72916379925087	11.509906703581887	2748092
2748461	EDA	self-measurement of combinatorial circuit delays in fpgas	2009	-7.718718014852568	13.05630598038586	2748488
2748910	EDA	regularroute: an efficient detailed router with regular routing patterns	2011	-7.521453397023112	11.543081730033775	2748937
2750035	Robotics	searching for optimal alphabet for data compression using simulated annealing	2012	-8.923920564121262	11.394693973897375	2750062
2753050	EDA	delay evaluation of high speed data-path circuits based on threshold logic	2004	-7.511873264200826	13.06661337415556	2753077
2753368	Web+IR	random access to fibonacci encoded files	2016	-9.012132209317018	11.43406244423674	2753395
2753640	EDA	survey on and re-evaluation of wide adder architectures on fpgas	2016	-7.857435864164093	13.138910379248914	2753667
2753779	EDA	improved global routing through congestion estimation	2003	-7.472496212384411	11.559405831800218	2753806
2755897	EDA	a deadlock-free routing algorithm for dynamically reconfigurable networks-on-chip	2011	-7.503543891995966	11.646285023084891	2755924
2756713	Metrics	synchronous up/down counter with clock period independent of counter size	1997	-7.8995786403687775	12.923386986557356	2756740
2757758	Visualization	high-speed fixed memories using large-scale integrated resistor matrices	1968	-8.19676671964084	13.026113237054329	2757785
2758211	EDA	improved design of c2pl 3-2 compressors for inner product processing	2002	-8.029671417018086	13.132465719170233	2758238
2760482	EDA	an algorithm for improving optimal placement for river-routing	1991	-7.477480788960126	11.406728318358065	2760509
2760678	DB	on the optimal utilization of all available states in the 2n moduli set	2000	-8.91966392796435	13.07989306899989	2760705
2761332	EDA	recent developments in performance driven steiner routing: an overview	1996	-7.616274666032318	11.465664630894535	2761359
2763764	EDA	a new gate for optimal fault tolerant & testable reversible sequential circuit design	2014	-7.282246807420273	13.010720476753926	2763791
2764295	Web+IR	an efficient compression scheme supporting partial decoding	2003	-8.965934075544117	11.498617283397653	2764322
2764304	EDA	novel reversible multiplier architecture using reversible tsg gate	2006	-7.5748847757254	12.630252540527575	2764331
2765399	EDA	efficient routability check algorithms for segmented channel routing	2000	-7.9992116950539485	11.355406769671855	2765426
2766197	EDA	congestion-aware topology optimization of structured power/ground networks	2005	-7.458475065612358	11.64355066796794	2766224
2766795	ML	accurate calculation of bit-level transition activity using word-level statistics and entropy function	1998	-8.560584256044526	12.818425713411575	2766822
2767065	EDA	post-placement interconnect entropy	2006	-8.102059815216771	12.194225464117887	2767092
2767631	Arch	computing size-independent matrix problems on systolic array processors	1986	-8.993650043597595	13.05128774397038	2767658
2768130	EDA	two-dimensional channel routing and channel intersection problems	1982	-7.894637632511556	11.530979104744869	2768157
2768331	Crypto	on computing addition related arithmetic operations via controlled transport of charge	2003	-7.777397167723876	12.358111732688545	2768358
2768410	EDA	quantum circuit simulator (qcs)	2009	-7.875196390361563	12.87508677322237	2768437
2768945	Visualization	the focus number system	1977	-8.852030728330094	12.769827908060439	2768972
2769885	NLP	a large-alphabet-oriented scheme for chinese and english text compression	2005	-8.94415585585887	11.380386260933895	2769912
2773302	EDA	multilevel routing with redundant via insertion	2006	-7.245502138227461	11.624398714986686	2773329
2773932	EDA	optimal spacing and capacitance padding for general clock structures	2001	-7.24215121228835	11.328434613283525	2773959
2774375	ML	neural network approach to the optimal lut assignment in fpga for parallel multipliers over gf(2n)	2006	-8.761240415580179	12.762458355114276	2774402
2775710	Web+IR	experiments with persian text compression for web	2004	-8.767207397950001	11.49248468616321	2775737
2776929	Theory	a method for calculation of the square root using combinatorial logic	1993	-9.064881790145156	12.326711651531172	2776956
2777818	EDA	comparative analysis of new cmos leaf cells for otc routing	1994	-7.415182638800879	11.684204885733092	2777845
2778614	Robotics	a parallel architecture for the ica algorithm: dsp plane of a 3-d heterogeneous sensor	2005	-8.341044678006822	12.919903678392355	2778641
2778825	EDA	minimum area layout of series-parallel transistor networks is np-hard	1991	-7.5162351725137855	11.30238025332098	2778852
2779472	HPC	error-resilient lzw data compression	2006	-8.784502638926183	11.568416655842386	2779499
2780348	EDA	nontree routing for reliability and yield improvement [ic layout]	2004	-7.497502943061508	11.34481685265109	2780375
2781441	Arch	modification of the architecture of a distributed arithmetic	2015	-8.9880884357041	13.038956616118623	2781468
2781652	EDA	aarf: any-angle routing for flow-based microfluidic biochips	2018	-7.31256022125392	11.950173666917312	2781679
2783697	PL	optimizing stream programs using linear state space analysis	2005	-8.509311751812335	12.870158365987699	2783724
2784944	ML	interval estimation of relative values in residue number system	2018	-9.09475342224104	13.01109588798018	2784971
2785022	EDA	transistor chaining in static cmos functional cells of arbitrary planar topology	1999	-7.343056697576664	11.796967510732895	2785049
2786002	ML	a systematic approach to compressing a full-text retrieval system	1992	-8.776478337557727	11.331642621997762	2786029
2789330	Theory	optimal algorithms for planar over-the-cell routing in the presence of obstacles	1995	-7.7151325885337005	11.400726430121232	2789357
2789942	Arch	a general method of constructing the reversible full-adder	2010	-7.274375289728818	12.824788861074461	2789969
2790434	EDA	routability-driven bump assignment for chip-package co-design	2014	-7.398748243766713	11.602304826800196	2790461
2793079	Embedded	a new self-checking and code-disjoint non-restoring array divider	2006	-7.607449234897301	13.07975494130575	2793106
2793141	Embedded	a high throughput polynomial and rational function approximations evaluator	2018	-8.9650702281313	12.884017605191882	2793168
2793261	Theory	an algorithm for finding a non-trivial lower bound for channel routing	1997	-8.059891297858027	11.436554586654156	2793288
2793444	EDA	timing-driven routing for fpgas based on lagrangian relaxation	2002	-7.285273527745183	11.597541421931851	2793471
2795444	DB	an efficient finite-state machine implementation of huffman decoders	1997	-9.113521357185737	12.179955275522328	2795471
2797327	EDA	a novel implementation of the histogram-based technique for measurement of inl of lut-based correction of adc	2013	-7.750823196767242	13.06648373686685	2797354
2797748	EDA	an architecture-driven metric for simultaneous placement and global routing for fpgas	2000	-7.283390318442072	11.704865191175118	2797775
2798837	EDA	design of high performance quaternary adders	2011	-7.677849867111787	13.09066946809669	2798864
2799667	Theory	grid stretching algorithms for routing multiterminal nets through a rectangle	1992	-8.34833801031482	11.292974806096947	2799694
2803382	Theory	the complexity of a vlsi adder	1980	-8.522684328082216	12.826110994935481	2803409
2803605	EDA	an efficient dual algorithm for vectorless power grid verification under linear current constraints	2010	-7.268003742217528	11.63639296037733	2803632
2804247	EDA	obstacle-aware length-matching bus routing	2011	-7.39722449454126	11.822578063627047	2804274
2804429	ML	a new algorithm of route design against large-scale disasters	2018	-7.814624190130003	11.485322464622786	2804456
2806057	Networks	preprocessing for analog signal conversion using novel number system	2011	-8.973724479224524	13.179847423098426	2806084
2807266	Theory	the vlsi complexity of sorting	1983	-7.77802275446446	12.596202703286774	2807293
2807823	EDA	layout decomposition for double patterning lithography	2008	-7.678398334919013	11.366102945594287	2807850
2809516	Logic	string matching with stopper compression	2002	-9.09243597077908	11.502504502125245	2809543
2809737	EDA	logical computation on stochastic bit streams with linear finite-state machines	2014	-7.983645560899101	12.725064371138306	2809764
2810571	Arch	data-stationary architecture to execute quantum algorithms classically	2004	-9.073531845697575	12.917157590053927	2810598
2810887	EDA	mask assignment and dsa grouping for dsa-mp hybrid lithography for sub-7 nm contact/via holes	2017	-7.4828475124815235	11.45477112056485	2810914
2812365	EDA	fpga partitioning for critical paths	1994	-7.354466683542039	11.429387766371455	2812392
2812806	EDA	design of a reversible alu based on novel programmable reversible logic gate structures	2011	-7.270428401999582	12.765399892083433	2812833
2812934	DB	timing-constrained flexibility-driven routing tree construction	2005	-7.7833613793815175	11.346718989967606	2812961
2813532	Vision	compressed pattern matching in jpeg images	2005	-9.027951817644997	11.289642879333273	2813559
2815305	EDA	concurrent pin access optimization for unidirectional routing	2017	-7.3638053098001155	11.737850571516564	2815332
2815502	AI	an efficient method of error correction in fault-tolerant modular neurocomputers	2016	-9.101880017160418	13.057527193915934	2815529
2816766	EDA	a depth-decreasing heuristic for combinational logic: or how to convert a ripple-carry adder into a carry-lookahead adder or anything in-between	1990	-8.104833013242542	12.381275184252875	2816793
2817048		on the use of words as source alphabet symbols in ppm	2006	-8.936094126146552	11.565916826616904	2817075
2817705	Web+IR	access time tradeoffs in archive compression	2015	-8.925593647795921	11.353034198506505	2817732
2817922	Theory	synthesis of generalized parallel counters	1981	-8.913631559989605	11.70512077227333	2817949
2820950	Theory	contributions to the design of residue number system architectures	2015	-8.678378973438361	13.100527916908874	2820977
2820985	Theory	creating and exploiting flexibility in steiner trees	2001	-7.684580447552693	11.329973158879838	2821012
2821453	Arch	polylogarithmic time simulation of reconfigurable row/column buses by static buses	2010	-9.032684949843313	12.406374272099633	2821480
2823986	EDA	two-dimensional switched capacitor filter design system for real-time image processing	1991	-7.7980498365847675	12.7309626796289	2824013
2825009	EDA	reconfigurable opto-asics as base for future self-organizing cmos cameras	2004	-8.110007946128105	12.844356697835696	2825036
2830207	Logic	mirror arithmetic	1975	-9.162464384851868	12.590253254692644	2830234
2830778	EDA	a hierarchical bin-based legalizer for standard-cell designs with minimal disturbance	2010	-7.414063412542326	11.627874027363713	2830805
2831905	Theory	a provably good algorithm for the two module routing problem	1986	-8.028205772281567	11.343970778755526	2831932
2832223	Arch	parallel architecture for universal digital signal processing	1994	-8.844032794877455	13.108562854034856	2832250
2832228	EDA	two dimensional maximal elements problem on a reconfigurable optical pipelined bus system	1998	-9.133147855739367	12.095144177995312	2832255
2832859	EDA	a bounded search algorithm for segmented channel routing for fpga's and associated channel architecture issues	1993	-7.301807546739793	11.336200975051858	2832886
2833083	EDA	flexible fixed-point function generation for fpgas	2017	-9.042852063575939	13.054530945941865	2833110
2833368	ML	a bit-level systolic architecture for implementing a vq tree search	1990	-8.866241186591754	12.97901888289282	2833395
2834054	EDA	tpl-aware displacement-driven detailed placement refinement with coloring constraints	2015	-7.5426735127805316	11.376637060758329	2834081
2834146	Visualization	a comparison of three rounding algorithms for ieee floating-point multiplication	2000	-8.664900769296235	13.107318793940426	2834173
2834472	Theory	algorithms for automatic length compensation of busses in analog integrated circuits	2007	-7.3921356851916515	11.484509099700167	2834499
2838077	EDA	hierarchical channel router	1983	-8.037390127204903	11.355833325893883	2838104
2838142	Theory	csd-rns-based single constant multipliers	2012	-8.892426415376045	13.103296084115438	2838169
2839548	DB	improving html compression	2008	-8.78466419102427	11.470317739960382	2839575
2841154	EDA	timing driven maze routing	1999	-7.703738447072233	11.293845700712822	2841181
2841207	EDA	simultaneous escape routing based on routability-driven net ordering	2011	-7.52746357829726	11.511311200674578	2841234
2841993	Theory	optimal matrix multiplication on fault-tolerant vlsi arrays	1989	-8.605062015875749	11.844454547623075	2842020
2842008	EDA	design of ternary d flip-flop with pre-set and pre-reset functions based on resonant tunneling diode literal circuit	2011	-7.571014471133412	12.635424038816275	2842035
2842990	EDA	sequence-pair-based placement and routing for flow-based microfluidic biochips	2016	-7.324139175567695	11.753649296046145	2843017
2843411	EDA	reversible squaring circuit for low power digital signal processing	2014	-7.728025878591209	13.158688227171568	2843438
2846204	EDA	optimization of imprecise circuits represented by taylor series and real-valued polynomials	2010	-8.736489022198683	12.319864314682182	2846231
2846225	Theory	a tight layout of the cube-connected cycles	1997	-8.73891043279353	11.37194650014375	2846252
2846973	EDA	multicommodity flow algorithms for buffered global routing	2007	-7.556249901186272	11.481330104784455	2847000
2847047	Theory	a neural network approach for multilayer over-the-cell channel routing problems	1997	-7.752792102868768	11.440485695962947	2847074
2847448	Vision	parallel high-radix nonrestoring division	1993	-9.151766342943702	13.10569553785608	2847475
2847630	ML	input compression and efficient vlsi architectures for rank order and stack filters	1994	-9.013501455472415	12.763942485890947	2847657
2847787	EDA	an efficient and flexible embedded memory ip compiler	2012	-8.544003249916326	13.162526407720573	2847814
2848045	EDA	word-length determination and scaling software for a signal flow block diagram	1994	-8.715170257545301	13.124281628850735	2848072
2849297	EDA	automated pin grid array package routing on multilayer ceramic substrates	1993	-7.470843994812744	11.555806469565132	2849324
2849427	EDA	critical-trunk based obstacle-avoiding rectilinear steiner tree routings for delay and slack optimization	2009	-7.514121410245577	11.631069413450225	2849454
2850146	AI	nearest neighbor classification on two types of simd machines	1991	-9.066556675327966	11.670795727375653	2850173
2851890	Arch	exploiting homogeneous dual polarity routes in implementation of algorithms for optimization of galois field expressions for ternary functions	2007	-8.968123955826849	12.861597527777464	2851917
2852364	NLP	explaining ontology-based information extraction in the nepomuk semantic desktop	2009	-8.780994304563015	11.296855566041259	2852391
2852489	EDA	universal set of cmos gates for the synthesis of multiple valued logic digital circuits	2014	-7.451928465563112	12.409197799291167	2852516
2852722	EDA	cosat: congestion, obstacle, and slew aware tree construction for multiple power domain design	2018	-7.421109883204401	11.869315304478555	2852749
2852902	HPC	implementation of folding transformations on linear vlsi processor arrays	1992	-8.896216068055514	12.651097114260411	2852929
2853157	Theory	new graph bipartizations for double-exposure, bright field alternating phase-shift mask layout	2001	-7.907603695629708	11.297943781344626	2853184
2853986	EDA	novel reversible `tsg' gate and its application for designing components of primitive reversible/quantum alu	2005	-7.5499243212256575	12.570884156866367	2854013
2854299	AI	union and division using technique in fingerprint recognition identification system	2007	-9.055604814603877	11.42265205982959	2854326
2859214	Visualization	sectioned implementation of two-dimensional symmetric half-plane recursive filters	1985	-9.161145634680564	12.633444728624944	2859241
2859377	EDA	an optimal channel-routing algorithm for a restricted class of multi-terminal nets	1989	-8.157796351424391	11.31316487807517	2859404
2860648	Arch	a class of systolic multiplier units for vlsi technology	1985	-8.671593685294651	12.962355109284566	2860675
2861431	EDA	interconnect synthesis without wire tapering	2001	-7.432913134676823	11.698596709993879	2861458
2861723	DB	itcompress: an iterative semantic compression algorithm	2004	-8.900505516560548	11.375890838856401	2861750
2862780	EDA	on the implementation of an efficient performance driven generator for conditional-sum-adders	1993	-8.377788591465661	12.480304210659796	2862807
2862934	EDA	minimum crosstalk switchbox routing	1995	-7.613763111205642	11.487715444896253	2862961
2863054	SE	formulation and heuristic algorithms for multi-chip module substrate testing	2013	-7.485624895134983	11.463855106768351	2863081
2863397	Theory	an architecture for a vlsi fft processor	1983	-8.956195583868093	13.007131387598426	2863424
2864008	EDA	routability-driven placement for hierarchical mixed-size circuit designs	2013	-7.252356700578001	11.588679691088664	2864035
2866153	EDA	multi-terminal pcb escape routing for digital microfluidic biochips using negotiated congestion	2014	-7.5219523819307454	11.502734182271444	2866180
2866827	EDA	mountain-mover: an intuitive logic shifting heuristic for improving timing slack violating paths	2013	-7.238564762551545	11.680895088593767	2866854
2867116	EDA	static-hazard-free t-gate for ternary memory element and its application to ternary counters	1977	-7.6601372754384505	12.773982441770036	2867143
2867883	DB	efficient cordic-based processing elements in scalable complex matrix inversion	2014	-9.077200210374787	13.026000096587286	2867910
2868151	EDA	algorithms for three-layer over-the-cell channel routing	1991	-7.786296574439915	11.399586416080663	2868178
2868265	Theory	windowed huffman coding with limited distinct symbols by least recently used symbol removable	2014	-9.039504780785183	11.564434881614664	2868292
2870310	Logic	formal verification using don't-care and vanishing polynomials	2016	-8.446972502627725	12.689003632712586	2870337
2870443	PL	recursive double-size fixed precision arithmetic	2016	-8.964227458768644	12.90467929850152	2870470
2872311	Embedded	the application of core functions to residue number systems	1991	-9.059201406854074	13.182115799912918	2872338
2872587	Web+IR	a text compression scheme that allows fast searching directly in the compressed file	1997	-8.874069709052684	11.31479780894848	2872614
2872679	EDA	echelon: a multilayer detailed area router	1996	-7.249347703213438	11.561096643043545	2872706
2873000	EDA	critical net routing	1991	-7.424617268975087	11.402280147541099	2873027
2873132	EDA	design optimization considering guiding template feasibility and redundant via insertion for directed self-assembly	2016	-7.243355077856019	11.721681067129571	2873159
2873367	Arch	eliminating the flag in threaded binary search trees	1986	-8.937796110520793	11.426069354818793	2873394
2873784	EDA	via minimization for gridless layouts	1987	-7.7502730209523785	11.334291016829262	2873811
2874304	EDA	a game theory-based heuristic for the two-dimensional vlsi global routing problem	2015	-7.576306753096362	11.379927866227028	2874331
2874339	ML	efficient modification of lzss compression algorithm	2003	-9.159358231073671	11.71254287169189	2874366
2874847	Arch	novel high-speed redundant binary to binary converter using prefix networks	2007	-8.13628592523474	13.14036073890206	2874874
2875345	DB	a dynamic threshold technique for xml data transmission on networks	2006	-8.62117372903958	11.517171300010133	2875372
2876437	Arch	a combined interval and floating point multiplier	1998	-8.99752305101634	12.912359928928744	2876464
2877337	Arch	vlsi-efficient implementation of full adder-based median filter	2004	-8.777608462679643	12.923380065923956	2877364
2877508	EDA	crma: incorporating cut redistribution with mask assignment to enable the fabrication of 1-d gridded design	2018	-7.478464933837872	11.475495157382527	2877535
2877729	Arch	an optimized architecture for modulo (2n - 2p + 1) multipliers	2015	-8.62126673221584	13.140063626798694	2877756
2877909	EDA	cut-demand based routing resource allocation and consolidation for routability enhancement	2011	-7.401566129999252	11.641565106827198	2877936
2878274	Robotics	a three-layer over-the-cell multi-channel router for a new cell model	1996	-7.702140217950497	11.563005003009634	2878301
2879869	PL	data compression using static huffman code-decode tables	1985	-8.65706779575123	11.463524627420494	2879896
2879945	Arch	a restricted crossbar implementation and its applications	1991	-8.199544229283251	11.765036982370324	2879972
2881248	EDA	an improved multi-level framework for force-directed placement	2005	-7.462649545959987	11.385320441530244	2881275
2883455	EDA	a tool for automatic generation of self-checking data paths	1995	-7.3472851276939535	12.83948875384831	2883482
2884072	EDA	the high-speed ternary logic gates based on the multiple beta transistors	1995	-7.30620483204093	11.777108063493085	2884099
2885597	EDA	layer minimization in escape routing for staggered-pin-array pcbs	2013	-7.377876428032821	11.816074582194975	2885624
2885808	Logic	parallel-array implementations of a non-restoring square root algorithm	1997	-9.06246223026457	13.160337764382698	2885835
2887588	AI	multi-layer floorplanning for stacked ics: configuration number and fixed-outline constraints	2010	-7.435436270960658	11.514934091301207	2887615
2887645	EDA	efficient substitution of multiple constant multiplications by shifts and additions using iterative pairwise matching	1994	-8.982828270843338	12.892067973053074	2887672
2889417	NLP	comparison of text models for bwt	2007	-8.988097144685899	11.402703089457495	2889444
2894238	EDA	a new iterative supply/demand router with rip-up capability for printed circuit boards	1987	-7.579877027815822	11.497274021538539	2894265
2894243	Web+IR	efficiently decodable and searchable natural language adaptive compression	2005	-8.804181625524986	11.490341378482823	2894270
2894729	Theory	zero skew clock routing in multiple-clock synchronous systems	1992	-7.833962007038433	11.340532111952191	2894756
2896608	Embedded	a design of real-time systolic convolvers	1986	-9.039978263773586	12.62025745403744	2896635
2897295	HPC	an efficient technique for text compression	2006	-8.81141035597778	11.438459240100515	2897322
2897600	EDA	a two-layer bus routing algorithm for high-speed boards	2004	-7.501226606997262	11.420475057113777	2897627
2898102	EDA	optimality and stability study of timing-driven placement algorithms	2003	-7.2562405608697125	11.31620511329785	2898129
2900052	EDA	modern floorplanning based on fast simulated annealing	2005	-7.3482229940322785	11.573341941959958	2900079
2902108	Web+IR	simd-based decoding of posting lists	2011	-8.968489918153805	11.584705669728029	2902135
2902645	Robotics	stream implementation of serial morphological filters with approximated polygons	2010	-8.880037773221023	11.790239837580247	2902672
2903072	EDA	minimum crosstalk channel routing with dogleg	2000	-7.688656058538758	11.43575569826563	2903099
2903297	Theory	a bit serial linear array dft	1984	-9.132848537532123	13.001016147345595	2903324
2903720	Vision	a combined hardware/software optimization framework for signal representation and recognition	2007	-8.853137740729867	13.140904148308431	2903747
2906581	EDA	an implementation of numerical inversion of laplace transforms on fpga	2003	-8.998477177092182	12.823470507433797	2906608
2906922	EDA	optimal simultaneous pin assignment and escape routing for dense pcbs	2010	-7.5669877341860365	11.430199940154752	2906949
2907249	EDA	on legalization of row-based placements	2004	-7.481834680689213	11.55673988244858	2907276
2907335	EDA	the benefits of flexibility in lookup table-based fpgas	1993	-7.769699561614972	12.507547134719285	2907362
2907576	Theory	efficient reversible uniform and non-uniform random number generation in unu.ran	2018	-8.072310965446523	12.233149137231967	2907603
2908290	EDA	efficient approaches for designing fault tolerant reversible carry look-ahead and carry-skip adders	2010	-7.524509556712394	12.828815057651193	2908317
2910971	EDA	layer reassignment for antenna effect minimization in 3-layer channel routing	1996	-7.387302051840078	11.758944982599225	2910998
2915144	Theory	calculations of high dependability on flowing systolic arrays for two matrix multiplication	2011	-8.673793800065344	12.701259155281127	2915171
2916099	EDA	a polynomial-time optimization algorithm for a rectilinear partitioning problem with applications in vlsi design automation	2002	-7.549757558674353	11.318013052804485	2916126
2917498	EDA	self-aligned double and quadruple patterning aware grid routing methods	2015	-7.631923238736283	11.526924065313734	2917525
2919276	EDA	a new algorithm for standard cell global routing	1992	-7.503873925713163	11.28580086738852	2919303
2919369	DB	engineering burstsort: toward fast in-place string sorting	2010	-8.988164588739492	11.330823243185046	2919396
2920555	Theory	stored-transfer representations with weighted digit-set encodings for ultrahigh-speed arithmetic	2007	-8.914079474761929	12.914292577979893	2920582
2921274	Embedded	designing quantum-dot cellular automata counters with energy consumption analysis	2015	-7.50428523774786	13.121369037467144	2921301
2921536	EDA	a novel clb architecture and circuit packing algorithm for logic-area reduction in sram-based fpgas	2005	-7.405936585750883	12.924692978418767	2921563
2921994	EDA	design of a compact reversible read-only-memory with mos transistors	2015	-7.461378511434552	12.990588283528757	2922021
2925474	EDA	a graph-based unified technique for computing and representing coefficients over finite fields	2007	-8.418067342874798	12.694173991418939	2925501
2926026	EDA	optimization of the maximum delay of global interconnects duringlayer assignment	2001	-7.495043427172144	11.726032118927215	2926053
2926663	Theory	pipelined squarer for unsigned integers of up to 12 bits	2018	-8.869078303676329	12.80125980364441	2926690
2926834	EDA	siar: splitting-graph-based interactive analog router	2011	-7.320101467364215	11.549119645063787	2926861
2927038	EDA	an over-the-cell router	1980	-7.301036481133737	11.523462726273461	2927065
2928081	EDA	fault-secure parity prediction booth multipliers	1999	-8.485555659248979	13.084615957996625	2928108
2928160	SE	software fingerprinting	2006	-8.943437370068152	11.382056449366926	2928187
2928195	Theory	data compression using hierarchical dictionaries	1991	-8.869913593417088	11.426990781912506	2928222
2929086	EDA	interconnect sizing and spacing with consideration of couplingcapacitance	2001	-7.4815344256684115	11.596851752531586	2929113
2929181	AI	accuracy versus time: a case study with summation algorithms	2010	-9.135410619637053	12.287759415967214	2929208
2929258	EDA	low power synthesis of sum-of-product computation in dsp algorithms	1999	-8.156871820836814	13.191535941372544	2929285
2929380	HPC	a class of almost-optimal size-independent parallel prefix circuits	2013	-8.978452749487099	11.899431150676264	2929407
2929731	EDA	dogleg channel routing is np-complete	1985	-7.804381207750276	11.315110716449265	2929758
2929886	EDA	self-checking carry-select adder design based on two-rail encoding	2007	-7.956425935419268	12.856491492286713	2929913
2929993	DB	modified odd-even merge-sort network for arbitrary number of inputs	2001	-9.14104631072072	12.38518530609392	2930020
2930408	EDA	an efficient hybrid engine to perform range analysis and allocate integer bit-widths for arithmetic circuits	2011	-8.388546860554849	13.156187276556413	2930435
2931878	EDA	fast and accurate routing demand estimation for efficient routability-driven placement	2007	-7.473930959400855	11.533200851339245	2931905
2933296	Visualization	traversing binary tree structures with shift-register memories	1976	-9.012091919853614	11.517390932665922	2933323
2933557	Arch	mapping nested loop algorithms into multidimensional systolic arrays	1989	-8.924809002631472	12.341641507687525	2933584
2936451	Arch	a heuristic approach for multiple restricted multiplication	2005	-8.759721114132358	12.397216197619429	2936478
2936993	EDA	nonuniform multilevel analog routing with matching constraints	2014	-7.407926440990526	11.63688042641942	2937020
2937394	EDA	a fast logic simulator using a look up table cascade emulator	2006	-7.485267258946752	13.151547359537467	2937421
2939531	EDA	a zero-skew clock routing scheme for vlsi circuits	1992	-7.551504846896968	11.518246524837394	2939558
2940421	Theory	improved layout of the odd-even sorting network	2009	-9.05961540369426	12.212694823161874	2940448
2942194	ML	an improved hierarchical lossless text compression algorithm	1995	-9.103400111527623	11.53076687539391	2942221
2942400	Arch	multi-layer constrained via minimization with conjugate conflict continuation graphs	2004	-7.76315801456141	11.336511010466456	2942427
2942688	Theory	improving the average delay of sorting	2009	-8.656049497802483	12.134214418028586	2942715
2942694	EDA	bus-pin-aware bus-driven floorplanning	2010	-7.310933693711371	11.71312560638248	2942721
2943563	EDA	obstacle-avoiding free-assignment routing for flip-chip designs	2012	-7.433372687485684	11.6674157813931	2943590
2944603	EDA	determine the carry bit of carry-sum generated by unsigned mbe multiplier without final addition	2017	-8.697033258622751	13.090859562153437	2944630
2945576	Theory	optimal via-shifting in channel compaction	1990	-8.153864544758235	11.336355671432171	2945603
2946137	Theory	efficient breakout routing in printed circuit boards (extended abstract)	1997	-8.034288873564531	11.335430334249926	2946164
2946899	EDA	wire density driven global routing for cmp variation and timing	2006	-7.294779938753508	11.785108013520714	2946926
2948515	ML	hardware implementation of the exponential function using taylor series	2014	-9.015032179837561	12.903989231899313	2948542
2948868	ML	predictive text compression by hashing	1987	-8.973566117630435	11.339890983260707	2948895
2949744	Robotics	an efficient memory construction scheme for an arbitrary side growing huffman table	2006	-9.099159093151318	11.521502968569974	2949771
2950427	NLP	compact signed-digit adder using multiple-valued logic	1997	-7.500613887331319	12.922242129028115	2950454
2950503	EDA	self-aligned double and quadruple patterning-aware grid routing with hotspots control	2013	-7.666307662634526	11.492987979608333	2950530
2951061	Graphics	experiments in text file compression	1976	-8.970502560745528	11.506191510626149	2951088
2951175	HCI	ppm compression without escapes	2012	-8.996026054255367	11.577561682811275	2951202
2951368	EDA	constant time arbitrary length synchronous binary counters	1991	-7.655985466237931	12.927851974270766	2951395
2952215	HPC	parallel string matching algorithms based on dataflow	1999	-9.070544681607718	11.866078806667089	2952242
2952363	EDA	modulo p=3 checking for a carry select adder	2006	-7.87336567855813	12.983832067453125	2952390
2953834	Vision	highly parallel vlsi architectures for linear convolution	1995	-9.05007319625886	13.114400257333742	2953861
2957031	EDA	low-power gated bus synthesis for 3d ic via rectilinear shortest-path steiner graph	2012	-7.8021305979715665	11.346551177697645	2957058
2957468	EDA	a polynomial time exact algorithm for overlay-resistant self-aligned double patterning (sadp) layout decomposition	2013	-7.582232685727897	11.317017943614461	2957495
2957583	EDA	dictionary-based fast transform for text compression	2003	-8.739762124777831	11.450097681088069	2957610
2957930	Theory	generation technique of 500 mhz ultra-high speed algorithmic pattern	1996	-7.5135437030392085	13.098020719224785	2957957
2958522	Logic	on the problem of selection of code with summation for combinational circuit test organization	2013	-8.399138340272406	11.955559076942627	2958549
2958567	Visualization	a variable-length code for an incremental display system	1969	-8.762879032265598	12.2622304232327	2958594
2959585	EDA	transformation of a 2-d vlsi systolic adder circuit in 3-d circuits using optical interconnections	1996	-8.516221437818785	12.661710354460011	2959612
2960567	AI	systematic analysis of bounds on power consumption in pipelined and non-pipelined multipliers	1996	-7.633022846765126	11.500724387867644	2960594
2961006	Arch	division with speculation of quotient digits	1993	-8.640637114712273	13.120680488777015	2961033
2963386	Theory	low complexity bit-parallel systolic architecture for computing c+ab2 over a class of gf(2m)	2004	-8.746829326377544	12.999412975993659	2963413
2965024	HPC	a cordic-based vlsi array for computing 2d discrete hartley transform	1993	-9.028917849285667	12.92456650092762	2965051
2965147	Arch	integer division using reciprocals	1991	-8.937767714012626	12.975054245446444	2965174
2966941	Theory	a fast binary adder with conditional carry generation	1997	-8.348227076187081	13.179544694285708	2966968
2968365	EDA	lagrangian relaxation based inter-layer signal via assignment for 3-d ics	2009	-7.458604867475304	11.648138206270234	2968392
2968369	EDA	low power reversible parallel binary adder/subtractor	2010	-7.505515113995438	12.835402940354864	2968396
2968757	Arch	a cmos vlsi implementation of an asynchronous alu	1993	-8.290501556677643	13.168152271129605	2968784
2968837	EDA	topological routing path search algorithm with incremental routability test	1997	-7.610647961687933	11.309662791662051	2968864
2970752	EDA	network flow based cut redistribution and insertion for advanced 1d layout design	2017	-7.6332646746605715	11.42028912029384	2970779
2970855	Embedded	minimum-diameter cyclic arrangements in mapping data-flow graphs onto vlsi arrays	1988	-9.149160325687944	12.331336036541057	2970882
2972555	Arch	efficient arx identification algorithms with full parallelism	1990	-9.12289588726067	12.789611321395487	2972582
2973946	HPC	mapping tensor products onto vlsi networks with reduced i/o	1994	-8.288592865095673	12.826464724769096	2973973
2975235	EDA	"""a """"dogleg"""" channel router"""	1976	-7.676900768058772	11.36351393939577	2975262
2975325	Arch	polynomial arithmetic using sequential stochastic logic	2016	-8.08329814349084	12.682491583092801	2975352
2975467	EDA	technology mapping using logical effort for solving the load-distribution problem	2008	-7.314696492698518	11.36829534418852	2975494
2976109	NLP	sample selection for dictionary-based corpus compression	2011	-8.80653644473622	11.402904624123693	2976136
2977301	EDA	adaptive cluster growth: a new algorithm for circuit placement in rectilinear regions	1992	-7.586283533669657	11.288160047270384	2977328
2978358	Vision	fast multipliers for number theoretic transforms	1978	-9.073870165675306	13.062368581770492	2978385
2979401	EDA	an optimal algorithm for river routing with crosstalk constraints	1996	-7.742059304605633	11.522385112666381	2979428
2979466	EDA	contact layer decomposition to enable dsa with multi-patterning technique for standard cell based layout	2016	-7.364611256403648	11.586154979237028	2979493
2982101	EDA	an optimal jumper-insertion algorithm for antenna avoidance/fixing	2007	-7.408502367516254	11.573054384950852	2982128
2982459	EDA	survey of stochastic computing	2013	-7.858442492832893	12.864746484711326	2982486
2983352	EDA	guiding template-aware routing considering redundant via insertion for directed self-assembly	2017	-7.363018922769919	11.673100270384051	2983379
2983564	EDA	fast congestion aware routing for pin assignment	2008	-7.444127536192332	11.741655156905987	2983591
2983881	EDA	optimized reversible multiplier circuit	2009	-7.601192538203312	12.708581640461038	2983908
2984985	EDA	an extension to dna based fredkin gate circuits: design of reversible sequential circuits using fredkin gates	2005	-7.582425369487827	12.438745077676186	2985012
2985931	EDA	optimal multilayer channel routing with overlap	1991	-7.8629391242265525	11.36128204294344	2985958
2986379	EDA	routability-driven floorplanner with buffer block planning	2003	-7.3498570674573775	11.770854221126385	2986406
2986508	EDA	an efficient algorithm for 3d-ic tsv assignment	2016	-7.467739117105709	11.451308374084524	2986535
2987432	DB	using column dependency to compress tables	2004	-8.776065233320331	11.433294278091626	2987459
2987479	EDA	partial product reduction based on look-up tables	2006	-8.101875805580013	12.807446417183025	2987506
2988919	EDA	ust/dme: a clock tree router for general skew constraints	2000	-7.359097670337403	11.361780916564165	2988946
2989986	Logic	conjugate conflict continuation graphs for multi-layer constrained via minimization	2007	-7.739117895559901	11.32583436969182	2990013
2990096	EDA	design and application of electronically programmable lsi arrays	1975	-7.922282650957501	12.76603591286061	2990123
2994251	Arch	pipelined adder graph optimization for high speed multiple constant multiplication	2012	-8.575175869475563	13.176621792475126	2994278
2994632	Theory	global wire routing in two-dimensional arrays	1987	-8.374545784879535	11.357736641630748	2994659
2994878	Theory	the relative efficiency of data compression by lzw and lzss	2007	-8.97143544382374	11.443495306597653	2994905
2996531	EDA	polar: placement based on novel rough legalization and refinement	2013	-7.648591826640218	11.28526464481009	2996558
2996680	Crypto	software implementations of the q-coder	1988	-8.955971389125548	12.410768117242913	2996707
2997338	EDA	a new delta compression algorithm suitable for program updating in embedded systems	2003	-8.890589112575437	11.69981552116343	2997365
2997545	Arch	high-performance implementations of the descartes method	2006	-8.869122440773953	13.080070449374185	2997572
2998707	Crypto	entropy of selectively encrypted strings	2011	-8.56644932242038	12.218910175242057	2998734
3000217	EDA	performance driven global routing for standard cell design	1997	-7.413740739335005	11.69776037115551	3000244
3000473	NLP	search and modification in compressed texts	2011	-8.937526838821976	11.398117713017914	3000500
3001231	EDA	antenna violation avoidance/fixing for x-clock routing	2010	-7.260825279884603	11.864773507324509	3001258
3002293	EDA	a pseudo delay-insensitive timing model to synthesizing low-power asynchronous circuits	2001	-7.598227560857439	13.159774302129335	3002320
3002346	Arch	software implementations of division and square root operations for intel® itanium® processors	2004	-8.975692103522643	12.926795234190244	3002373
3003392	DB	compression of small text files	2008	-8.77398304161437	11.40322040608115	3003419
3006361	SE	utilisation of inverse compatibility for test cost reductions	2009	-8.434287568499544	12.827665893868172	3006388
3008081	Arch	design of a high speed reverse converter for a new 4-moduli set residue number system	2003	-8.925695381936944	13.06267068885876	3008108
3009165	EDA	congestion analysis for global routing via integer programming	2011	-7.486005115237789	11.500581326319447	3009192
3009749	EDA	minimum-congestion placement for y-interconnects: some studies and observations	2007	-7.433560202056602	11.398462087197393	3009776
3010442	EDA	the complexity of vlsi power-delay optimization by interconnect resizing	2012	-7.312545821293358	11.31118265784276	3010469
3011042	Visualization	an efficient two-dimensional fft algorithm	1981	-9.074298810525734	12.944240176833286	3011069
3012006	SE	investigation on the worst read scenario of a reram crossbar array	2017	-7.8824214466104126	12.365477582538245	3012033
3013721	DB	effective variable-length-to-fixed-length coding via a re-pair algorithm	2013	-8.923416595388343	11.481430292050232	3013748
3013794	EDA	optimal power efficient photonic swmr buses	2015	-7.302248630571167	11.306890728241621	3013821
3015559	EDA	a graph-based approach to designing parallel multipliers over galois fields based on normal basis representations	2013	-8.326056674690065	12.984167644122506	3015586
3015771	HPC	on methods to align and access data arrays in parallel computers	1995	-8.9141906772534	12.274889572838525	3015798
3016152	EDA	design of reversible sequential elements with feasibility of transistor implementation	2007	-7.409239522864004	12.63055665497942	3016179
3016250	Arch	a quantum-dot cellular automata processor design	2014	-7.256666487429245	13.033373043146625	3016277
3016506	EDA	a new congestion and crosstalk aware router	2005	-7.421715019809438	11.703772412049231	3016533
3017587	EDA	stoma: simultaneous template optimization and mask assignment for directed self-assembly lithography with multiple patterning	2018	-7.431363987468527	11.39170868418046	3017614
3018941	EDA	area-i/o flip-chip routing for chip-package co-design	2008	-7.510135950890177	11.695880931673384	3018968
3019189	Theory	constructing word-based text compression algorithms	1992	-9.033896468182776	11.51081949995842	3019216
3021857	Theory	an optimal solution to a wire-routing problem (preliminary version)	1980	-7.766878719094089	11.291273240877054	3021884
3022962	EDA	timing influenced force directed floorplanning	1995	-7.333850418452747	11.382237273272427	3022989
3024708	EDA	a boolean rule-based approach for manufacturability-aware cell routing	2014	-7.302082610721916	11.40946818856032	3024735
3025190	AI	using artificial intelligence languages for the calculation of inbredding coefficients - new tools for an old problem: j. l. dupouey, comput. biol med 17, 71-74 (1987)	1988	-8.883259420932069	12.131153580534328	3025217
3026040	Arch	a realizable distributed ion-trap quantum computer	2006	-7.302790536625613	12.46860533163517	3026067
3028805	Theory	garbage-free reversible multipliers for arbitrary constants	2014	-8.399447671177022	11.306548455736806	3028832
3028919	DB	on-line versus off-line computation in dynamic text compression	1996	-8.953131435031668	11.4996556289691	3028946
3031129	EDA	the hidden cost of functional approximation against careful data sizing — a case study	2017	-7.56017569927396	13.20244735124916	3031156
3032393	Robotics	the radix-r one stage fft kernel computation	2008	-9.130649806567384	13.073593549992928	3032420
3032454	Embedded	totally self-checking checkers for low-cost arithmetic codes	1985	-8.097564103659565	12.778084809643953	3032481
3032688	EDA	design of reversible shift registers minimizing number of gates, constant inputs and garbage outputs	2018	-7.646052981350901	12.991857801046855	3032715
3034066	EDA	analysis of asynchronous binary arbitration on digital-transmission-line busses	1992	-8.043401282566649	12.179300928183913	3034093
3034292	EDA	novel designs of nanometric parity preserving reversible compressor	2014	-7.555560352763427	12.806980681534789	3034319
3035707	Arch	self-checking arithmetic logic unit with duplicated outputs	2010	-7.463848970756446	12.796632077153266	3035734
3037372	EDA	simultaneous analog placement and routing with current flow and current density considerations	2013	-7.262248741546844	11.689137150183258	3037399
3037881	Visualization	the image prism: a device for rotating and mirroring bitmap images	1987	-9.153930063741926	11.823470862372096	3037908
3038667	DB	text compression for dynamic document databases	1997	-8.787756724684924	11.453783599388348	3038694
3039610	EDA	defect probability of directed self-assembly lithography: fast identification and post-placement optimization	2015	-7.286435836915923	11.700393001824718	3039637
3039644	EDA	optimal algorithm for minimizing the number of twists in an on-chip bus	2004	-7.233403970920997	11.900623297679427	3039671
3040031	EDA	timing-driven, over-the-block rectilinear steiner tree construction with pre-buffering and slew constraints	2014	-7.381955651395769	11.617363294718118	3040058
3040925	EDA	formal design of arithmetic circuits over galois fields based on normal basis representations	2014	-8.268669266581325	12.999118862265004	3040952
3043115	Robotics	the choice between delta and shift operators for low-precision data representation	2017	-8.632358030751062	12.75915809029892	3043142
3044360	Theory	improved matrix product computation using double-pipeline systolic arrays	1988	-8.974633790475304	12.480043166308999	3044387
3044638	Vision	high-speed and reduced-area modular adder structures for rns	2002	-8.68667559644024	13.11983603841219	3044665
3047155	Visualization	multiplicative algorithms for ternary arithmetic using binary logic	1977	-9.07662767819031	12.354711413824095	3047182
3049384	EDA	on general zero-skew clock net construction	1995	-7.6817113373270205	11.3507963529449	3049411
3049880	Arch	efficient implementations of self-checking adders and alus	1993	-7.4157452151446925	12.993706104717939	3049907
3051222	HPC	implementation of a high performance lsi for inverse kinematics computation	1989	-8.835084975901289	13.032561346966665	3051249
3052104	Crypto	practical constructions of l-restricted alphabetic prefix codes	1999	-9.133138822501609	11.317228742344026	3052131
3052188	Theory	periodification scheme: constructing sorting networks with constant period	2000	-8.9648310846898	12.069115146643774	3052215
3053140	EDA	current mode techniques for multiple valued arithmetic and logic	1994	-7.875107987909822	12.596270979477707	3053167
3054080	EDA	pin accessibility evaluating model for improving routability of vlsi designs	2017	-7.433529666411991	11.824241086326186	3054107
3054905	EDA	buffer insertion to remove hold violations at multiple process corners	2016	-7.279317903614872	11.515497198374247	3054932
3055016	NLP	a new searchable variable-to-variable compressor	2010	-8.921364351367473	11.436888700506067	3055043
3057513	EDA	shrubbery: a new algorithm for quickly growing high-quality steiner trees	2004	-7.474897094633344	11.461296538863836	3057540
3057872	EDA	mixed-signal cvns adder for two-operand binary addition	2009	-7.861436569397237	13.107301103185485	3057899
3059228	EDA	a local wavelet transform implementation versus an optimal row-column algorithm for the 2d multilevel decomposition	2001	-9.15069050156722	12.922814318554206	3059255
3059992	PL	towards a compiler for reals	2017	-8.357403657855745	12.688163848214964	3060019
3063622	OS	suffix array construction in external memory using d-critical substrings	2014	-8.944477809502613	11.393182124364278	3063649
3064106	Theory	an efficient scaling-simulation algorithm of reconfigurable meshes by meshes with partitioned buses	2003	-9.085014275855348	12.381790630460577	3064133
3064625	EDA	on buffering schemes for long multi-layer nets	2004	-8.001953782366797	11.385620037717727	3064652
3065943	EDA	adaptive cluster growth (acg): a new algorithm for circuit packing in rectilinear region	1990	-7.5810222777718685	11.288409294430885	3065970
3066033	EDA	redundant via insertion with cut optimization for self-aligned double patterning	2017	-7.6020210282947325	11.490646905370555	3066060
3066777	EDA	a buffer planning algorithm based on dead space redistribution	2003	-7.324779650432662	11.877874385309633	3066804
3066934	Graphics	application of set-membership techniques to symbol-by-symbol decoding for binary data-transmission systems	1996	-8.583789048843546	12.75676524306205	3066961
3067171	EDA	constraint graph-based macro placement for modern mixed-size circuit designs	2008	-7.2711710669477405	11.568540812287862	3067198
3067490	EDA	optimal 2-d cell layout with integrated transistor folding	1998	-7.3822041863567325	11.471909442683634	3067517
3067591	DB	minimum area joining of k compacted cells	1996	-8.02453517963045	11.286793784010518	3067618
3068088	EDA	iterative-based minimization of unary 4-valued functions for current-mode cmos realization	2004	-7.748884853853372	12.339020117119555	3068115
3068250	EDA	non-tree routing [vlsi layout]	1995	-7.494310434425794	11.668112634826029	3068277
3070005	OS	a locally adaptive data compression strategy for chinese-english characters	1997	-8.851063671001631	11.42535899915365	3070032
3070228	ML	fast prefix code processing	2003	-8.654939995663606	11.383952805568955	3070255
3070751	EDA	a new efficient approach to multilayer channel routing problem	1992	-7.6493314945613395	11.522682989442089	3070778
3071328	EDA	fastplace 3.0: a fast multilevel quadratic placement algorithm with placement congestion control	2007	-7.497676134801687	11.406504932177587	3071355
3072389	EDA	a pseudo-polynomial algorithm for optimal capacitor placement on electric power distribution networks	2012	-7.267881483075841	12.121773728259635	3072416
3074857	ECom	invitation games and the price of stability	2014	-8.582240226601401	11.656224784265387	3074884
3075048	HCI	rapid lossless compression of short text messages	2015	-8.916662511051454	11.418432980054547	3075075
3076427	Arch	designing concurrent checking sorting networks	1993	-7.746856143900273	12.949902112689388	3076454
3077506	HPC	mapping regular algorithms onto 3-d reconfigurable processor	1999	-9.119481247632267	12.418097825813778	3077533
3077532	EDA	a recursive model for smooth approximation to wirelength and its impact on analytical placement	2015	-7.466746811926073	11.414203004918974	3077559
3077986	Theory	implementation of data manipulating functions on the staran associative processor	1974	-9.11007739544897	11.885337334502484	3078013
3078742	Embedded	a dna sequence compression algorithm based on lut and lz77	2005	-8.80124235651579	11.561686906261698	3078769
3079309	Theory	a novel compression and encryption scheme using variable model arithmetic coding and coupled chaotic system	2006	-8.30747423834611	12.548638189386699	3079336
3079729	Visualization	a 40-ns 17-bit by 17-bit array multiplier	1971	-8.954440192991774	12.790859299833304	3079756
3081190	Visualization	effective pipelining of digital systems	1978	-8.355798660645425	12.876226994172615	3081217
3081636	EDA	dynamic tree reconstruction with application to timing-constrained congestion-driven global routing	2006	-7.514656330561459	11.396462987826931	3081663
3081739	EDA	a highly reconfigurable computing array: dsp plane of a 3d heterogeneous soc	2005	-8.261037629640112	13.039314768255522	3081766
3082657	EDA	delay estimates for graphene nanoribbons: a novel measure of fidelity and experiments with global routing trees	2016	-7.250146478904705	11.952571656480089	3082684
3082889	EDA	redundant via insertion in directed self-assembly lithography	2016	-7.585804676770878	11.487242620703645	3082916
3083010	EDA	enforcing long-path timing closure for fpga routing with path searches on clamped lexicographic spirals	2008	-7.247873247139722	11.520734536371574	3083037
3084529	EDA	integrated circuit implementation of multi-dimensional piecewise-linear functions	2010	-8.406269355967309	13.011460951462364	3084556
3085416	EDA	maizerouter: engineering an effective global router	2008	-7.370642174639447	11.50819035501567	3085443
3085514	NLP	lipt: a lossless text transform to improve compression	2001	-8.945497160999613	11.48801244485571	3085541
3086118	EDA	ntuplace2: a hybrid placer using partitioning and analytical techniques	2006	-7.3364495449923695	11.374862821628675	3086145
3088346	Theory	multiple-valued-digit number representations in arithmetic circuit algorithms	2002	-8.85209035767666	12.257132663767939	3088373
3089320	EDA	local search algorithms for timing-driven placement under arbitrary delay models	2015	-7.548447173926044	11.301644073100073	3089347
3091992	Graphics	data compression on a database system	1985	-8.695276374581354	11.340510839084553	3092019
3092422	DB	random access in huffman-coded files	1992	-9.125138863699737	11.490810312781162	3092449
3092535	Theory	a novel geometric algorithm for fast wire-optimized floorplanning	2003	-7.269527696744692	11.375895478602333	3092562
3093099	Theory	modified straight division: a computer implementation of multiple-precision division	1995	-9.161685551505027	12.71039200312932	3093126
3093335	EDA	a multiplexer-based digital passive linear counter (plinco)	2009	-8.241441792921744	12.735214153276289	3093362
3094221	EDA	interconnect layout optimization under higher-order rlc model	1997	-7.50954200820479	11.699648783663914	3094248
3094695	AI	design of optimized reversible squaring and sum-of-squares units	2018	-7.9962127848959135	12.936297170567805	3094722
3095321	EDA	amplitude-aware lossy compression for quantum circuit simulation	2018	-7.9892055146482095	12.085332373320405	3095348
3096818	Theory	single row routing on multilayers	1995	-8.004347978374119	11.300970196618383	3096845
3096881	EDA	extended global routing with rlc crosstalk constraints	2005	-7.383181190531183	11.696845223299329	3096908
3097000	Theory	a combinatorial congestion estimation approach with generalized detours	2006	-7.466660013443885	11.5622017867217	3097027
3097127	Theory	permuting streaming data using rams	2009	-9.09280058033548	12.288744017142642	3097154
3097441	Web+IR	a data compression scheme for chinese text files using huffman coding and a two-level dictionary	1995	-8.756381958774808	11.341005086694205	3097468
3097914	Arch	efficient network folding techniques for routing permutations in vlsi	1995	-8.407784953467543	12.100143958187822	3097941
3098746	EDA	on computational complexity of a detailed routing problem in two dimensional fpgas	1994	-7.563575631646893	11.445520511551873	3098773
3098781	EDA	repeater insertion for two-terminal nets in three-dimensional integrated circuits	2009	-7.231827925486393	11.84159996419743	3098808
3099843	HPC	parallel counter implementation	1994	-8.348441430393635	12.657816715887732	3099870
3099873	HPC	suffix array for large alphabet	2008	-9.147753493186286	11.400806522178788	3099900
3100339	Metrics	performance investigation of bit-counting algorithms with a speedup to lookup table	2000	-8.826615837836014	11.63422925006882	3100366
3101260	HPC	a functional memory type parallel processor for vector quantization	1997	-8.67140155699822	13.040289928296561	3101287
3101282	EDA	self-aligned double patterning layout decomposition with complementary e-beam lithography	2014	-7.4590060305617145	11.565473752916224	3101309
3102483	Robotics	microcells for ica-soc for remote sensing of high energy radiation	2014	-8.301992475491934	12.850331645528314	3102510
3105517	Arch	a reduced area scheme for carry-select adders	1990	-8.078249281943249	13.183333239393438	3105544
3105671	EDA	a layout compaction algorithm with multiple grid constraints	1991	-7.378619846939182	11.652299771533905	3105698
3106411	HPC	systolic sorting in a sequential input/output environment	1986	-8.930728820535	12.36210835158784	3106438
3106444	HPC	low storage space for compressive sensing: semi-tensor product approach	2017	-8.844235693293841	13.161908131279432	3106471
3106778	Vision	on a bit-serial input and bit-serial output multiplier	1983	-8.861825724177313	13.033566396661437	3106805
3108497	HPC	designing a systolic algorithm for generating well-formed parenthesis strings	2004	-9.059419650509415	11.811941400759533	3108524
3108850	EDA	optimal wiring topology for electromigration avoidance considering multiple layers and obstacles	2010	-7.331797853826064	11.818782459801113	3108877
3108946	EDA	global routing considerations in a cell synthesis system	1990	-7.733291631121478	11.306014852125658	3108973
3110383	EDA	a cost-effective technique for mapping bluts to qluts in fpgas	2010	-7.340288489835554	13.03441245152374	3110410
3110594	EDA	efficient wire routing and wire sizing for weight minimization of automotive systems	2015	-7.708743151404568	11.331650653156546	3110621
3110957	EDA	improved techniques for wiring and stretching layouts	1992	-7.753177840108295	11.332425416202252	3110984
3111802	EDA	critical-trunk-based obstacle-avoiding rectilinear steiner tree routings and buffer insertion for delay and slack optimization	2011	-7.480316466980076	11.66704751047307	3111829
3111890	Theory	novel routing schemes for ic layout, part i: two-layer channel routing	1991	-7.851488558868402	11.354631105399273	3111917
3112412	Vision	fast- and low-complexity atan2(a,b) approximation [tips and tricks]	2017	-8.915877452516336	12.360865652696974	3112439
3113508	EDA	limitations and complexity of digital hardware simulators used for large-scale analogue circuit and system dynamics	1990	-7.972706757337639	12.886635572851743	3113535
3116096	OS	a new content-defined chunking algorithm for data deduplication in cloud storage	2017	-8.77857129017967	11.478204695152627	3116123
3116103	Robotics	exploration of unknown map for safety purposes using wheeled mobile robots	2017	-8.771437508715001	12.1237787295195	3116130
3116265	EDA	improved net merging method for gate matrix layout	1988	-7.588570450206152	11.403350040364002	3116292
3117684	EDA	minimum-implant-area-aware detailed placement with spacing constraints	2016	-7.365331210199912	11.631048390466551	3117711
3119892	EDA	theoretical analysis of word-level switching activity in the presence of glitching and correlation	1999	-8.017979378215346	12.51642699181232	3119919
3120388	EDA	use of multiplier blocks to reduce filter complexity	1994	-9.050350074336778	13.019916621872827	3120415
3121560	EDA	partitioning routing area into zones with distinct pins	2001	-7.838567790328286	11.295807280666056	3121587
3123089	EDA	an efficient algorithm for stencil planning and optimization in e-beam lithography	2017	-7.483100573034747	11.299455170240519	3123116
3125601	Arch	erratum: a memory-based fft processor using modified signal flow graph with novel conflict-free address schemes [ieice electronics express vol. 14 (2017) no. 15 pp. 20170660]	2017	-9.106718228706061	12.722648694847548	3125628
3126113	Logic	a run-time efficient implementation of compressed pattern matching automata	2009	-9.102094410667599	11.445497332403393	3126140
3127236	Robotics	2-dimensional minimum cost path planning using a cellular automaton architecture	1993	-8.833336448092126	12.168874787963615	3127263
3127777	EDA	global routing for gate array	1984	-7.696340234904302	11.484284560675091	3127804
3128286	EDA	a spectral transform approach to stochastic circuits	2012	-7.963124568974881	12.85135750721299	3128313
3128971	Theory	a character elimination algorithm for lossless data compression	2002	-8.971254585454174	11.510934406944973	3128998
3131094	NLP	mxn booth encoded multiplier generator using optimized wallace trees	1992	-8.31307263830496	12.902046154749858	3131121
3132260	EDA	routing through a rectangle	1986	-8.208354792008357	11.285341592346358	3132287
3132472	HPC	parallel memory allocation and data alignment in simd machines	1994	-8.802946157291403	12.325492159017074	3132499
3132512	EDA	throughput optimization for sadp and e-beam based manufacturing of 1d layout	2014	-7.4034476484729685	11.688028678642693	3132539
3132649	EDA	an optimal channel-routing algorithm in the times square model	1994	-8.184392707949321	11.350214165904331	3132676
3132684	Crypto	a fast modular multiplication algorithm with application to two key cryptography	1982	-8.54866467928445	13.137480123029054	3132711
3133090	EDA	minimizing external wires in generalized single-row routing	1992	-7.946121865850945	11.301124351497624	3133117
3133862	EDA	congestion estimation during top-down placement	2001	-7.335609173248698	11.627197677228295	3133889
3134832	Theory	an efficient method for evaluating complex polynomials	2010	-9.083796654736506	13.103392815757875	3134859
3134846	EDA	efficient gröbner basis reductions for formal verification of galois field multipliers	2012	-8.08061783370685	13.091137233606279	3134873
3135017	ML	boosting pattern matching performance via k-bit filtering	2010	-9.002444981881373	11.295834158037234	3135044
3136988	Theory	an 0(n) parallel multiplier with bit-sequential input and output	1979	-8.243858307741412	12.972271617267534	3137015
3137473	EDA	a codec architecture for the compression of short data blocks	2018	-8.845704291931222	11.66812396814086	3137500
3138293	EDA	standard cell layout regularity and pin access optimization considering middle-of-line	2015	-7.303703868345409	11.631428871790982	3138320
3138777	DB	in-place reconstruction of version differences	2003	-8.743633100083017	11.5696739338856	3138804
3139007	EDA	global routing with crosstalk constraints	1999	-7.462703803120817	11.522906918453579	3139034
3140582	EDA	analog ic modules design using trapezoidal association of mos transistors in 0.35µm technology	2003	-7.4607114959213225	12.874742163700311	3140609
3140749	EDA	a novel approach to design a 4-bit binary comparator circuit with reversible logic using cdsm gate	2015	-7.6651546228641285	13.164382251507359	3140776
3140806	ML	incremental locality and clustering-based compression	2015	-8.726211432294791	11.437466467798	3140833
3145413	EDA	simultaneous shield insertion and net ordering for capacitive and inductive coupling minimization	2004	-7.230472295911233	11.98388260283713	3145440
3145664	Arch	optimus: a new program for optimizing linear circuits with number-splitting and shift-and-add decompositions	1995	-8.882380381451073	12.810699799765947	3145691
3146246	HPC	fast problem-size-independent parallel prefix circuits	2009	-8.686711617974844	12.068471526862414	3146273
3146424	Arch	an application of 16-valued logic to design of reconfigurable logic arrays	2007	-8.037083367662287	12.647663010553527	3146451
3146891	EDA	non-manhattan routing using a manhattan router	2005	-7.469622985036076	11.534568987583285	3146918
3147467	Crypto	a multiple-valued content-addressable memory using logic-value conversion and threshold functions	1993	-7.401751161769567	13.174962301256112	3147494
3148767	EDA	optimized logarithmic barrel shifter in reversible logic synthesis	2015	-7.7768845290332465	12.99919359972176	3148794
3151379	EDA	exact width and height minimization of cmos cells	1991	-7.263719296639451	11.38176442780336	3151406
3151852	EDA	planar routing around a rectangle	1992	-8.222694383799466	11.307341527175168	3151879
3152073	Visualization	a parallel structure for signed-number multiplication and addition	1972	-8.670474746275952	12.87636014195715	3152100
3152395	EDA	minimum shield insertion on full-chip rlc crosstalk budgeting routing	2008	-7.401505216991037	11.815859333754961	3152422
3156604	EDA	double-patterning aware dsa template guided cut redistribution for advanced 1-d gridded designs	2016	-7.614003864241202	11.363727290481437	3156631
3159131	Arch	a single modulus complex alu for signal processing	1985	-8.960422998277231	13.126078366652514	3159158
3159544	Security	an on-chip compare/steer bubble sorter	1981	-7.3459776116131374	12.710331763049018	3159571
3163194	EDA	grip: scalable 3d global routing using integer programming	2009	-7.709606499008964	11.364308558724098	3163221
3163376	Arch	pipeline processor for fast architecture oriented regular dct-idct algorithm	1996	-9.051914659148498	13.013321573576993	3163403
3163433	EDA	fault tolerant linear state machines	2014	-7.871676444312537	12.704155781541695	3163460
3164148	EDA	a new algorithm for standard cell global routing	1988	-7.451562619265527	11.338110154362376	3164175
3164375	EDA	optical proximity correction (opc)-friendly maze routing	2004	-7.317438102824964	11.826803798097705	3164402
3166202	Arch	automated synthesis of target-dependent programs for polynomial evaluation in fixed-point arithmetic	2014	-8.770782876646585	13.030262069462214	3166229
3166609	Theory	the maximum and minimum selector selram and its application for developing fast sorting machines	1989	-8.017463599204051	12.406318909387727	3166636
3167714	SE	(s, c)-dense coding: an optimized compression code for natural language text databases	2003	-8.93091966990516	11.427881929043783	3167741
3168483	EDA	table size reduction methods for faithfully rounded lookup-table-based multiplierless function evaluation	2015	-9.04980856773585	13.202149637005661	3168510
3168543	NLP	on optimizing partitioning strategies for faster inverted index compression	2016	-8.852419949856285	11.332901196202805	3168570
3170957	EDA	interconnect delay minimization through interlayer via placement in 3-d ics	2005	-7.666744062515134	11.64257001265383	3170984
3171410	Theory	performance of various computers using standard linear equations software in a fortran environment	1987	-8.905812713945027	12.189348122132767	3171437
3171876	EDA	substrate topological routing for high-density packages	2009	-7.241780444059013	11.91604641048493	3171903
3174080	EDA	on the three-dimensional channel routing	2005	-7.9441701095961115	11.413862487066885	3174107
3174269	Embedded	a new realization for multiprocessor implementation of 2-d denominator-separable digital filters for real-time processing	1992	-9.082806840803359	12.780060836099567	3174296
3174765	Robotics	data-driven approach to using uniform experimental design to optimize system compensation parameters for an auto-alignment machine	2018	-7.676766520928508	12.475841431408865	3174792
3175383	EDA	set reordering for paletted data	2011	-9.081540613952392	11.442792611777936	3175410
3176467	Embedded	speeding up the computation of cross-correlation using the fht and fft by page-locking	2006	-9.153169040535316	12.801956464861908	3176494
3177046	EDA	quadratic timing objectives for incremental timing-driven placement optimization	2016	-7.291104183619747	11.559572728811322	3177073
3177056	DB	compression of unicode files	1998	-8.760073540643978	11.680301577422824	3177083
3177059	EDA	greedy optimization algorithm for the power/ground network design to satisfy the voltage drop constraint	2011	-7.248062340659759	12.073959196727273	3177086
3177968	Vision	multilevel reverse-carry adder	2000	-8.419877431068063	13.014859768577976	3177995
3178029	DB	a search scheme resulting in mixing compressed text files	2005	-8.79293604390744	11.499700486689171	3178056
3178637	HPC	a new conflict resolving switchbox router	1992	-7.811311233041701	11.301282006418466	3178664
3181378	EDA	obstacle avoiding rectilinear clock tree construction with skew minimization	2014	-7.6102180268777975	11.548847282183097	3181405
3181870	Graphics	an adaptive character wordlength algorithm for data compression	2008	-9.059829658569985	11.643086528075266	3181897
3182580	EDA	synthesizing multiple scan trees to optimize test application time	2011	-7.260481927035552	11.30730694804878	3182607
3183858	EDA	a new two-dimensional routing algorithm	1982	-7.836577388770999	11.358448349743586	3183885
3184037	Arch	efficient on-line testing method for a floating-point iterative array divider	2002	-8.817958302385284	13.099856918584926	3184064
3185352	EDA	reversible logic based multiplication computing unit using binary tree data structure	2015	-7.926174212824371	13.007286689301626	3185379
3187408	EDA	constrained via minimization for systolic arrays	1990	-8.616495587595677	11.786529383617994	3187435
3187860	Logic	algebraic attacks using binary decision diagrams	2014	-9.158395746842405	12.741109740655364	3187887
3190412	EDA	placement and routing for performance-oriented fpga layout	1998	-7.232653073460245	11.418476363408727	3190439
3190553	Security	randomness testing of compressed data	2010	-8.642047838313657	11.652560241647892	3190580
3192153	OS	ddelta: a deduplication-inspired fast delta compression approach	2014	-8.630190444848452	11.488275959881625	3192180
3192524	Logic	on the design and performance of reliable geometric predicates using error-free transformations and exact sign of sum algorithms	2007	-9.111278574240133	12.055476784273285	3192551
3192734	Visualization	a generalized pipeline array	1974	-8.924584638970124	13.140749291857869	3192761
3193311	EDA	automated fixed-point precision optimization	2012	-8.38216678338521	13.071726246961715	3193338
3194611	EDA	a multiple-valued logic artay vlsi based on two-transistor delta literal circuit and its application to real-time reasoning systems	1991	-7.503694228457122	12.878808618483939	3194638
3194691	EDA	a layout improvement method based on constraint propagation for analog lsi's	1991	-7.526009841040463	11.403272805871485	3194718
3194747	EDA	an effective floorplan-guided placement algorithm for large-scale mixed-size designs	2014	-7.388613401964672	11.481692344296551	3194774
3195820	EDA	computation of power supply nets in vlsi layout	1981	-7.433977467292481	11.423553930308357	3195847
3196373	EDA	sorting binary numbers in hardware - a novel algorithm and its implementation	2009	-8.585708105036252	12.900559325850727	3196400
3196412	EDA	design of efficient qca multiplexers	2016	-7.709877177045426	12.946961672569245	3196439
3197268	Logic	length-constrained escape routing of differential pairs	2015	-7.6345804791100775	11.568472907255929	3197295
3201379	Visualization	use of a digital convolution device to perform recursive filtering and the cooley-tukey algorithm	1968	-9.101101682482314	13.129274092220873	3201406
3201454	Arch	two-level dynamic programming hardware implementation for real time processing	2006	-8.805849518008465	12.866488604080686	3201481
3201749	EDA	an efficient sequential quadratic programming formulation of optimal wire spacing for cross-talk noise avoidance routing	1999	-7.575367070504838	11.405012148843428	3201776
3202370	EDA	triple patterning lithography aware optimization for standard cell based design	2014	-7.46310795094162	11.476121972433305	3202397
3202738	Mobile	dynamic single-row routing technique for channel assignments	2009	-7.499485281492253	11.520154225091586	3202765
3203051	ML	feasible offset and optimal offset for single-layer channel routing	1993	-8.400369658103699	11.307634790847858	3203078
3203176	EDA	novel memristive logic architectures	2016	-7.240315793697515	13.139625218105106	3203203
3203511	EDA	effective vectorization techniques for circuit analyses on a vector computer	1988	-9.04994718816778	12.908253333246448	3203538
3204592	EDA	utaco: a unified timing and congestion optimization algorithm for standard cell global routing	2004	-7.3978124467092625	11.515969376287654	3204619
3206346	Theory	parallel lempel ziv coding (extended abstract)	2001	-8.986720039753507	11.642472753644867	3206373
3206359	EDA	interferometric switch based all optical scheme for conversion of binary number to its quaternary-signed digit form	2011	-7.536207880153222	12.921062771017786	3206386
3206949	HPC	a bit-counting algorithm using the frequency division principle	2000	-9.147291862096079	13.06891052040694	3206976
3207413	Networks	unifying carry-sum and signed-digital number representations for low power	1995	-8.337274321195196	13.192923293233536	3207440
3208222	DB	a tiled-table convention for compressing fits binary tables	2012	-8.950477128557688	11.524039839882626	3208249
3208287	EDA	efficient design of totally self-checking checkers for all low-cost arithmetic codes	1988	-8.022641884612938	12.77972851091242	3208314
3209410	EDA	a cmos quaternary threshold logic full adder circuit with transparent latch	1990	-7.415432896529554	12.650717468830251	3209437
3209746	EDA	implementation of basic arithmetic operations using cellular automaton	2008	-7.7140151438143825	12.864129861108427	3209773
3211165	Arch	a design of 4-operand redundant binary parallel adder using neuron mos	2004	-7.940766557637173	13.011660396710498	3211192
3211756	ECom	compressing table data with column dependency	2007	-8.986935271433174	11.322619781917982	3211783
3211996	EDA	on the impact of encoding on the complexity of residue arithmetic circuits	2011	-8.911441200020281	12.793239558373735	3212023
3212840	Graphics	applications of binary numbers in computer routines	1965	-9.133124104778416	12.108940880690405	3212867
3213076	Crypto	signed digit addition and related operations with threshold logic	2000	-8.820216656175623	11.639606422915001	3213103
3214744	AI	better huffman coding via genetic algorithm	2008	-9.090563441240038	11.382763719655145	3214771
3214859	Theory	the dmbc: architecture and fundamental operations	1995	-9.034626428329023	12.069115262624805	3214886
3215412	EDA	novel full-chip gridless routing considering double-via insertion	2006	-7.266326152339832	11.77015864165477	3215439
3217607	EDA	nthu-route 2.0: a fast and stable global router	2008	-7.5598216681154335	11.494007705801385	3217634
3219363	EDA	computing signal delay in general rc networks by tree/link partitioning	1990	-7.443378959096052	11.545071498228012	3219390
3221509	EDA	three-layer channel routing	1984	-7.689231625918881	11.341391785955267	3221536
3221672	EDA	on refining row-based detailed placement for triple patterning lithography	2015	-7.592035502050376	11.327412234414293	3221699
3222181	EDA	cell shifting aware of wirelength and overlap	2009	-7.5828135511447785	11.374330994619026	3222208
3222343	Embedded	a hybrid arithmetic transform for precision analysis of floating-point polynomial specifications	2014	-8.264285143118602	12.704211249307209	3222370
3222851	EDA	detailed-routability-driven analytical placement for mixed-size designs with technology and region constraints	2015	-7.4355789928625775	11.323026436566195	3222878
3222965	EDA	large scale circuit partitioning with loose/stable net removal and signal flow based clustering	1997	-7.418179470200969	11.4871902598737	3222992
3223090	Theory	fast prefix adders for non-uniform input arrival times	2015	-8.426126133851989	11.77115239774924	3223117
3223342	EDA	an analytical placer for vlsi standard cell placement	2012	-7.286370849507098	11.309156463386586	3223369
3223450	EDA	detailed placement for two-dimensional directed self-assembly technology	2017	-7.292060024333184	11.466745782829268	3223477
3223959	Arch	a novel parallel binary counter design with parity prediction and error detection scheme	1971	-8.358327904330377	12.908525140959206	3223986
3224595	HPC	implementation of overlapped block filtering using scheduling by edge reversal	2000	-9.158139123659279	12.941010487073633	3224622
3224995	EDA	diffusion-based placement migration with application on legalization	2007	-7.514822311039206	11.46596470755147	3225022
3225848	Crypto	efficient digital-serial systolic multiplier for finite fields gf(2m)	2001	-9.151281250460707	12.730562842611238	3225875
3227622	EDA	power-performance optimal 64-bit carry-lookahead adders	1999	-7.810036203596831	13.157749119972953	3227649
3227626	DB	real-time full-programmable fuzzy processor on an intel pentium iii	2001	-8.639611954378747	12.698906298224413	3227653
3227789	EDA	automatic sqnr determination in non-linear and non-recursive fixed-point systems	2004	-8.809206074810962	13.151734543878307	3227816
3228755	Arch	efficient approaches to design a reversible floating point divider	2013	-8.206671399260822	13.049440079932456	3228782
3228929	EDA	an efficient algorithm for buffered routing tree construction under fixed buffer locations with accurate delay models	2005	-7.625576399228097	11.34445331493384	3228956
3230654	Arch	unified dual-radix architecture for scalable montgomery multiplications in gf(p) and gf(2n)	2009	-9.035988357482447	12.749319437734556	3230681
3230861	Arch	hardware architecture for a bidirectional hetero-associative protein processing associative memory	2011	-8.589210519367493	12.844114115586553	3230888
3232610	Web+IR	positional inverted self-index	2016	-8.939434309249203	11.32508201147857	3232637
3232697	EDA	floorplan evaluation with timing-driven global wireplanning, pin assignment and buffer/wire sizing	2002	-7.633082150251348	11.47080659842104	3232724
3233265	Arch	hybrid parallel counters - domino and threshold logic	2004	-7.7029458483414075	12.912309336542654	3233292
3235035	EDA	crisp: congestion reduction by iterated spreading during placement	2009	-7.39314340688218	11.634466500338215	3235062
3235539	ML	flipping modules to improve circuit performance and routability	1994	-7.315853844999832	11.312151549097731	3235566
3237738	EDA	the synthesis of linear finite state machine-based stochastic computational elements	2012	-7.926219078971409	12.779707028637464	3237765
3238597	EDA	hybrid structured clock network construction	2001	-7.401042283902358	11.664833462778684	3238624
3238627	EDA	a global router based on a multicommodity flow model	1987	-7.792153704691713	11.320739028803727	3238654
3238723	Theory	understanding retiming through maximum average-weight cycles	1991	-7.812347210573912	11.33592429730129	3238750
3239017	EDA	enhanced bit-width optimization for linear circuits with feedbacks	2014	-8.550926938186251	12.994824295773075	3239044
3239547	HPC	accurate arithmetic for vector processors	1988	-8.838894781069618	13.192815730384742	3239574
3240068	Arch	multiplication by two integers using the minimum number of adders	2005	-9.156342281708405	12.612815135069347	3240095
3241299	EDA	direction-constrained rectangle escape routing	2018	-7.74069904949779	11.354408133120375	3241326
3242229	EDA	performance and thermal-aware steiner routing for 3-d stacked ics	2009	-7.5505278509944525	11.471175495195661	3242256
3242348	EDA	gravity: fast placement for 3-d vlsi	2003	-7.387758129640018	11.287769151029432	3242375
3243486	Theory	a simple technique for representing strings in fortran iv	1974	-8.84243857613605	11.399882007228785	3243513
3244090	Theory	the fast fibonacci decompression algorithm	2007	-8.839481659817391	11.550688622122495	3244117
3247151	PL	duality between multiplication and modular reduction	2005	-9.156982028752822	12.17179542796148	3247178
3247811	EDA	a heuristic single-row router minimizing interstreet crossings	1993	-7.957612316736249	11.288272232945829	3247838
3248064	EDA	monte carlo logarithmic number system for model predictive control	2007	-8.565771933363928	12.722921517170748	3248091
3249219	Crypto	sakura: a flexible coding for tree hashing	2013	-8.723460412308222	11.573069467774733	3249246
3250846	Theory	global wire routing in two-dimensional arrays	1983	-8.077908522118372	11.315060543941588	3250873
3251436	DB	subword permutation instructions for two-dimensional multimedia processing in microsimd architectures	2000	-8.913210308409173	12.260698573101404	3251463
3253016	Logic	development of quadruple precision arithmetic toolbox qupat on scilab	2010	-8.949716735760914	12.489927870340864	3253043
3254950	ML	word-based statistical compressors as natural language compression boosters	2008	-8.906166032998568	11.423431348827087	3254977
3255760	EDA	channel routing by sorting	1991	-7.779477261346911	11.52172501329018	3255787
3257148	Web+IR	improving chinese storing text retrieval systems' security via a novel maximal prefix coding	2002	-8.974518750917081	11.480892871321581	3257175
3260488	EDA	theories and algorithms on single-detour routing for untangling twisted bus	2009	-7.865558012324057	11.31470609488493	3260515
3261068	Theory	fast and constant time random access decoding with log2n block seek time	2005	-8.993850874448801	11.68021097749754	3261095
3263590	DB	pipelined hardware structure for sequency-ordered complex hadamard transform	2008	-8.924252726172615	13.05572797674876	3263617
3264231	EDA	pin assignment on a printed circuit board	1978	-7.440119803903303	11.379234191387436	3264258
3265383	EDA	"""comments on """"high-speed area-efficient multiplier design using multiple-valued current-mode circuits"""""""	1996	-8.540549730864193	12.775388581626332	3265410
3265462	EDA	energy-efficiency and accuracy of stochastic computing circuits in emerging technologies	2014	-7.409738179644909	13.068717345567286	3265489
3266873	HPC	extended precision accumulation of floating-point data for digital signal generation and processing	2007	-9.074524718146792	13.002392278652156	3266900
3267595	EDA	feasible region assignment of routing nets in single-layer routing	2014	-7.729234032995754	11.440962669079097	3267622
3267761	EDA	a graph-based approach to designing multiple-valued arithmetic algorithms	2011	-8.299687852654227	12.817710110130573	3267788
3268595	EDA	tiger: an efficient timing-driven global router for gate array and standard cell layout design	1997	-7.433385619209872	11.460923798333509	3268622
3270605	EDA	planar-dme: a single-layer zero-skew clock tree router	1996	-7.759300248890301	11.363705871005525	3270632
3271106	EDA	simultaneous template assignment and layout decomposition using multiple bcp materials in dsa-mp lithography	2017	-7.502327305320134	11.49848966176742	3271133
3271178	EDA	block flipping and white space distribution for wirelength minimization	2009	-7.235360099281562	11.583342094915984	3271205
3272593	Crypto	a unified code	1999	-8.654226577646888	12.464154456439399	3272620
3273110	EDA	new performance driven routing techniques with explicit area/delay tradeoff and simultaneous wire sizing	1996	-7.6238443954611395	11.431513710635993	3273137
3274825	EDA	an effective timing-driven placement algorithm for macro cells	1992	-7.4203942958151305	11.46390444828469	3274852
3276075	EDA	architecture driven k-way partitioning for multichip modules	1995	-7.384485427971313	11.358830243497565	3276102
3276522	EDA	planning for local net congestion in global routing	2013	-7.384695324199431	11.677430069323938	3276549
3276590	EDA	dsa-friendly detailed routing considering double patterning and dsa template assignments	2018	-7.478856043903023	11.622079350468054	3276617
3277431	EDA	stitch-aware routing for multiple e-beam lithography	2013	-7.430369898262159	11.70843799406224	3277458
3277595	EDA	a gridless approach to the satisfiability of self-aligned triple patterning	2017	-7.448960188204699	11.511139532778019	3277622
3278426	EDA	an improved power macro-model for arithmetic datapath components	2002	-7.885896484717964	12.914087269370384	3278453
3280183	EDA	signal skew aware floorplanning and bumper signal assignment technique for flip-chip	2009	-7.265392702227478	12.002049803113387	3280210
3280984	Crypto	formatting bits to better implement signal processing algorithms	2014	-9.101662082710495	12.977748119186687	3281011
3281380	EDA	monostable-bistable transition logic elements: threshold logic vs. boolean logic comparison	2006	-7.366805267807692	13.074586149614165	3281407
3282361	Vision	lossless image compression using generalized lz1-type methods	1996	-9.139431982288528	11.467016568245235	3282388
3283549	EDA	a combined hierarchical placement algorithm	1993	-7.354501189732161	11.367333502294096	3283576
3284918	EDA	piperoute: a pipelining-aware router for reconfigurable architectures	2006	-7.265664820085948	11.753911709835412	3284945
3284993	EDA	simultaneous timing-driven placement and duplication	2005	-7.2362538041483795	11.289348955072484	3285020
3286165	Arch	a systolic fpga architecture of two-level dynamic programming for connected speech recognition	2007	-8.81398145245399	12.744159050176856	3286192
3287872	HPC	partitioned computation to accelerate scalar multiplication for elliptic curve cryptosystems	2009	-8.964533603158971	13.170749505879956	3287899
3288892	Theory	constant time inner product and matrix computations on permutation network processors	1994	-9.105248964011652	12.536003114944801	3288919
3289227	Crypto	a model for reducing text files to 20	2017	-9.116941715323607	11.75956349873611	3289254
3289452	Theory	a routing procedure for an ic module with many pins - a solution to a circular permutation layout problem	1985	-8.036162988138576	11.353118888621793	3289479
3289736	EDA	simultaneous circuit transformation and routing	2002	-7.506230506200764	11.547527435325836	3289763
3289903	EDA	post-layout timing-driven cell placement using an accurate net length model with movable steiner points	2001	-7.384486212186009	11.495492533516511	3289930
3290398	Theory	layouts for improved hierarchical parallel computations	2014	-9.026891781775882	12.174537530336494	3290425
3290444	EDA	regularroute: an efficient detailed router applying regular routing patterns	2013	-7.603565531370553	11.525156917907779	3290471
3293572	EDA	middle terminal cell models for efficient over-the-cell routing in high-performance circuits	1993	-7.86395961676933	11.404776324263198	3293599
3294531	EDA	routing multiterminal nets on a hexagonal grid	1999	-7.9030348810104964	11.381816817395391	3294558
3295495	AI	explaining model exceptions by the help of case-based reasoning.	2007	-7.322310646456231	13.16737673669095	3295522
3295520	EDA	routing algorithms for fpgas with sparse intra-cluster routing crossbars	2012	-7.3318001451487955	11.60138607795253	3295547
3298410	OS	gzip file format specification version 4.3	1996	-8.733569244465661	11.597771989275554	3298437
3300134	EDA	complexity analysis and speedup techniques for optimal buffer insertion with minimum cost	2004	-7.4910419827592944	11.372307921632695	3300161
3300260	DB	an implementation of steganography using construction of huffman tree	2012	-9.015445915884104	11.8057003261712	3300287
3300315	EDA	an efficient hierarchical timing-driven steiner tree algorithm for global routing	2002	-7.524265001406065	11.420468538187707	3300342
3300316	Theory	fault tolerant ics by area-optimized error correcting codes.	2001	-7.734599206631192	12.666448491109911	3300343
3301163	Arch	concurrent error detection in arithmetic and logical operations using berger codes	1989	-8.477627524242024	13.05590169223813	3301190
3301263	EDA	a separation and minimum wire length constrained maze routing algorithm under nanometer wiring rules	2013	-7.513318654288327	11.541288752960607	3301290
3301745	Embedded	low-complexity bit-serial constant-coefficient multipliers	2004	-8.730624743240906	13.005493449256832	3301772
3302515	Theory	a parallel computation approach to topological sorting	1983	-9.01155058250485	12.130947359639105	3302542
3302827	EDA	robust layer assignment for via optimization in multi-layer global routing	2009	-7.704402239798761	11.38453539149847	3302854
3302962	EDA	combined sd-rns constant multiplication	2009	-9.139782238025925	13.200265574893324	3302989
3303011	Visualization	fast compression with a static model in high-order entropy	2004	-8.954368839382358	11.531572547678795	3303038
3304885	EDA	directed self-assembly based cut mask optimization for unidirectional design	2015	-7.534467163580454	11.474747169319981	3304912
3305435	ML	blended dictionaries for reduced-memory lempel-ziv corpus compression	2014	-8.823742441886486	11.351692939959953	3305462
3306327	Web+IR	network conscious text compression system (nctcsys)	2001	-8.715091405961445	11.526569258500116	3306354
3307651	EDA	a new design technique of reversible bcd adder based on nmos with pass transistor gates	2011	-7.546972863702584	13.128626125033211	3307678
3307680	EDA	via minimization in vlsi routing with movable terminals	1989	-8.052994686153276	11.305081875422944	3307707
3308830	Arch	a hardware efficient very large bit word binary to double base number system converter for encryption applications	2007	-8.94589723689881	13.164165268978438	3308857
3309671	EDA	glitter: a gridless variable-width channel router	1986	-7.659701192483446	11.402327206554663	3309698
3310276	Theory	random access decompression using binary arithmetic coding	1999	-8.936999491884631	11.888809200118937	3310303
3310366	EDA	an approach to discrete parameter design space exploration of multi-core systems using a novel simulation based interpolation technique	2015	-7.656837478752665	12.261259280028822	3310393
3310545	EDA	ordered escape routing for grid pin array based on min-cost multi-commodity flow	2016	-7.6433786276287305	11.356910646581905	3310572
3310663	EDA	simultaneous layout migration and decomposition for double patterning technology	2009	-7.479842628448218	11.448491677040948	3310690
3310869	Arch	fast multipliers for two's-complement numbers in serial form	1985	-8.732236995475294	13.146609438591234	3310896
3311246	Theory	data compression using hash code generated tables (abstract)	1986	-8.875247592390641	11.493689350167156	3311273
3312013	EDA	a robust channel router	1991	-7.7563184167783525	11.446854575560328	3312040
3312664	EDA	minimum-cost bounded-skew clock routing	1995	-7.728162763425304	11.351740906515154	3312691
3312958	Theory	in-place binary counters	2013	-8.942488598012464	12.536927395596116	3312985
3314772	EDA	design of a novel rtd-based three-variable universal logic gate	2015	-7.288341197462955	12.332419068246477	3314799
3315302	EDA	a single-electron-transistor logic gate family and its application - part i: basic components for binary, multiple-valued and mixed-mode logic	2004	-7.395363184113053	12.922041010948748	3315329
3317405	EDA	layout decomposition approaches for double patterning lithography	2010	-7.666738664558173	11.417424018662286	3317432
3318353	EDA	mask assignment and synthesis of dsa-mp hybrid lithography for sub-7nm contacts/vias	2015	-7.5069275689287425	11.351804350574826	3318380
3318962	HPC	gipfeli - high speed compression algorithm	2012	-8.997032478033098	11.485589783162212	3318989
3320127	Theory	a hardware algorithm for computing reciprocal square root	2001	-9.10129224794404	13.06038302419466	3320154
3321611	Graphics	an adder design optimized for dcs logic	1991	-7.510069619747245	11.627065973018427	3321638
3321980	DB	a computer-based coding scheme for research data 1, 2	1980	-8.863468252165891	11.727949391405618	3322007
3322929	EDA	ocapi: architecture of a vlsi coprocessor for the gcd and the extended gcd of large numbers	1991	-9.058037241251563	13.136721918598294	3322956
3323271	HPC	recursive construction of parallel distribution networks	2007	-8.632927935231468	12.822507849814633	3323298
3324365	EDA	mdp-trees: multi-domain macro placement for ultra large-scale mixed-size designs	2019	-7.388228752904025	11.596085297036426	3324392
3325484	HPC	a two's complement parallel array multiplication algorithm	1973	-9.11760914223701	13.087959466070485	3325511
3326114	HPC	analysis of local enumeration and storage schemes in hpf	1998	-9.118086769796736	11.386209721085955	3326141
3326529	EDA	power optimization of weighted bit-product summation tree for elementary function generator	2008	-8.27920445090062	13.099515230044393	3326556
3328436	Theory	an analytical congestion model with bounded-bend detours	2010	-7.362381525270034	11.636398405901868	3328463
3329323	EDA	the construction of minimal area power and ground nets for vlsi circuits	1985	-7.283240136231526	11.676722567096224	3329350
3329340	EDA	length-matching routing for high-speed printed circuit boards	2003	-7.6267858345993575	11.37842896436806	3329367
3330317	EDA	memristor based adder circuit design	2016	-7.488367205909411	12.985188961974591	3330344
3330322	Arch	efficient techniques and hardware analysis for mesh-connected processors	2005	-7.275967645425268	11.383758934001117	3330349
3330485	Theory	on-line algorithms for division and multiplication	1975	-9.082815694065893	12.803995443577412	3330512
3330696	EDA	mip-based detailed placer for mixed-size circuits	2014	-7.339840018739693	11.547937339734144	3330723
3330841	Logic	a run-time efficient implementation of compressed pattern matching automata	2008	-9.115055789735653	11.454640896446747	3330868
3332693	EDA	a new 3-layer rectilinear area router with obstacle avoidance	1989	-7.800098792198706	11.377799769108591	3332720
3334006	EDA	character design and stamp algorithms for character projection electron-beam lithography	2012	-7.585216373886698	11.365992721864039	3334033
3334941	EDA	an h-v alternating router	1992	-7.946147783852293	11.351545716455107	3334968
3335180	EDA	direct implementation of discrete and residue-based functions via optimal encoding: a programmable array logic approach	1983	-8.86823960917397	12.919638126275375	3335207
3335637	NLP	a linguistic steganography based on word indexing compression and candidate selection	2018	-8.842812223975725	11.422657495390297	3335664
3338368	Web+IR	a flexible compressed text retrieval system using a modified lzw algorithm	2005	-8.942650591320673	11.401071191748395	3338395
3338525	Arch	a parameterizable activation function generator for fpga-based neural network applications	2017	-8.789822851865013	12.921848573059828	3338552
3339660	EDA	routability-driven tsv-aware floorplanning methodology for fixed-outline 3-d ics	2017	-7.233818513858414	11.678469577679465	3339687
3341470	EDA	lns subtraction using novel cotransformation and/or interpolation	2007	-9.024557305479908	13.068041798664611	3341497
3343751	EDA	on the design and analysis of quaternary serial and parallel adders	2010	-8.296395727487878	13.074418345269265	3343778
3346604	EDA	randomness meets feedback: stochastic implementation of logistic map dynamical system	2015	-7.827210828754677	13.045322245480163	3346631
3348232	Theory	current-mode wave field programmable analogue arrays	2010	-7.391768701889232	12.615575012979619	3348259
3348304	Theory	a parallel architecture for the self-sorting fft algorithm	1995	-9.136771006962967	12.269182090465407	3348331
3349045	SE	compact encodings of list structure	1979	-8.848626983514173	11.287817087487225	3349072
3351518	Visualization	cellular array for extraction of squares and square roots of binary numbers	1972	-9.131658153525084	12.869289043498599	3351545
3351562	Web+IR	lzgrep: a boyer-moore string matching tool for ziv-lempel compressed text	2005	-8.914250391438191	11.386527594012355	3351589
3352199	HPC	parallel crc realization	2003	-8.75534432746459	13.083797792278176	3352226
3352747	EDA	performance driven bus buffer insertion	1996	-7.268833864783736	12.01291124921157	3352774
3353484	Arch	multidimensional filters for high-speed processing	1987	-9.08907202493365	13.0952184447422	3353511
3353707	Vision	on bit steering in the minimization of the control memory of microprogrammed processors	1985	-8.424811831757918	11.831474269066506	3353734
3354811	EDA	an efficient graph-theoretic algorithm for three-layer channel routing	1992	-8.169863069779224	11.380015311298358	3354838
3355638	EDA	rethinking fpgas: elude the flexibility excess of luts with and-inverter cones	2012	-7.953987264267093	12.959452305024266	3355665
3356421	EDA	numerical function generators using edge-valued binary decision diagrams	2007	-8.958699414211791	12.820052290986798	3356448
3357550	Arch	rate-optimal static scheduling for dsp data-flow programs	1993	-9.030477593952872	12.773220314184812	3357577
3362107	Graphics	a compiler for simple boolean functions of binary patterns	1973	-8.901528875522908	12.198608563038626	3362134
3364332	Vision	a reduced-area scheme for carry-select adders	1993	-8.323376404673299	13.11788608522158	3364359
3365832	EDA	a buffer planning algorithm with congestion optimization	2004	-7.531578948680407	11.515585488342953	3365859
3366040	EDA	vertical m1 routing-aware detailed placement for congestion and wirelength reduction in sub-10nm nodes	2017	-7.294988007180343	11.76525990370054	3366067
3366643	EDA	propagation delay minimization on rlc-based bus with repeater insertion	2006	-7.3251766826849725	12.24685538331892	3366670
3369028	EDA	quick and effective buffered legitimate skew clock routing	2004	-7.384238675495287	11.896575406690841	3369055
3369079	Crypto	investigating data preprocessing methods for circuit complexity models	2009	-8.578684791959507	13.056107618131778	3369106
3369203	EDA	enhanced double via insertion using wire bending	2010	-7.610375743213589	11.516866466817909	3369230
3369437	Visualization	high speed decimal addition	1971	-8.60331943963761	12.978771609084948	3369464
3371760	Theory	parallel optimization of a reversible (quantum) ripple-carry adder	2008	-7.923148198511442	12.833991267765526	3371787
3372775	Visualization	division-free binary-to-decimal conversion	2014	-8.996159842345914	13.019452330042649	3372802
3372837	EDA	fast power/ground network optimization based on equivalent circuit modeling	2001	-7.4026410653188535	11.417445445444045	3372864
3372872	EDA	double patterning lithography-aware analog placement	2013	-7.35427342952137	11.507800629231205	3372899
3373073	ML	closing the smoothness and uniformity gap in area fill synthesis	2002	-7.617226265032421	11.477831220093933	3373100
3373256	Robotics	geometric tiling for reducing power consumption in structured matrix operations	2006	-8.856401165048522	12.738122622853911	3373283
3373389	EDA	technology mapping algorithm targeting routing congestion under delay constraints	2006	-7.357170141047387	11.640797335100627	3373416
3374246	Arch	fast implementation of 3-d digital filters via systolic array processors	1997	-8.986539260060509	13.158034897352616	3374273
3374322	EDA	efficient congestion mitigation using congestion-aware steiner trees and network coding topologies	2011	-7.513709472599473	11.672088242116256	3374349
3375025	Theory	a new self-routing permutation network	1996	-8.663347903266112	12.62239550995416	3375052
3376270	HPC	linear-time matrix transpose algorithms using vector register file with diagonal registers	2001	-9.041138148435444	12.9814762469034	3376297
3379021	EDA	analytical optimization of bit-widths in fixed-point lti systems	2012	-8.576435130654126	12.779630226199664	3379048
3380080	EDA	dynamic probability estimator for machine learning	2004	-8.46493877273623	12.97085747087394	3380107
3380620	Visualization	an on-line square root algorithm	1982	-9.02776360277023	12.888259312380589	3380647
3381783	EDA	a compact realization of an n-bit quantum carry skip adder circuit with optimal delay	2014	-7.906695915277512	13.179100959170544	3381810
3383323	EDA	post-route alleviation of dense meander segments in high-performance printed circuit boards	2013	-7.437965367579813	11.735710369373775	3383350
3384260	EDA	a game theory based post-processing method to enhance vlsi global routers	2017	-7.5505823859050665	11.46228326101818	3384287
3384743	Arch	rotator-based multiplexer network synthesis for field-data extractors	2016	-7.753552892217122	12.71111425602429	3384770
3385233	HPC	an implementation of cellular automata on systolic array	2010	-8.811036633714552	13.040468017255535	3385260
3386400	EDA	sidewinder: a scalable ilp-based router	2008	-7.357163628842815	11.621348019618747	3386427
3388304	EDA	efficient coefficient partitioning for decomposed da-based inner-product computation	2011	-8.91156563922202	13.0213125252771	3388331
3388767	Theory	a family of adders	1999	-8.157530284661176	12.114904921923038	3388794
3390161	EDA	minimizing critical area on gridless wire ordering, sizing and spacing *	2014	-7.453951899404597	11.763723384329431	3390188
3390305	EDA	a ternary systolic product-sum circuit for gf(3m) using neuron mosfets	1996	-7.900409027857608	12.965959969675946	3390332
3391747	Arch	a preprocessor architecture to equalize focal-plane detector-array elements	1983	-8.62663800788437	12.054380907343472	3391774
3392758	NLP	recovery from dropout errors in lz77 compressed text	1998	-8.925541323021962	11.540492125994325	3392785
3392857	EDA	a new alu architecture design using reversible logic	2016	-7.925670402069838	13.121524424168296	3392884
3393462	Arch	a quaternary half-adder using current-mode operation with bipolar transistors	2006	-7.369473097811048	12.527183329225421	3393489
3393488	EDA	optimal memoryless encoding for low power off-chip data buses	2006	-7.880831482579015	12.458123842159221	3393515
3396614	EDA	automatic functional cell generation in the sea-of-gates layout style	1994	-7.2367253236247775	11.517559557852248	3396641
3397591	Robotics	finite-precision error modeling using affine arithmetic	2013	-8.844136407190906	12.710135965546858	3397618
3398798	EDA	modified non-restoring division algorithm with improved delay profile and error correction	2012	-8.842272374462926	13.048577303862624	3398825
3398922	NLP	syllable-based burrows-wheeler transform	2007	-8.978242159287886	11.357598508840976	3398949
3399072	EDA	a 4-bits csa adder using the arithmetic a2 redundant binary representation for mixed neural networks with on-chip learning	2008	-7.8815482129877	13.066652755313712	3399099
3399715	HPC	fast, efficient mutual and self simulations for shared memory and reconfigurable mesh	1995	-9.152189522021803	12.270082716387718	3399742
3400864	EDA	single phase three-layer channel routing algorithms	1994	-8.165287760292374	11.330418422643495	3400891
3401435	EDA	a generalized channel router	1980	-7.46963297095641	11.454136839568159	3401462
3401956	Arch	asynchronous bit-serial datapath for object-oriented reconfigurable architecture pca	2003	-8.13250363074941	13.201743627246232	3401983
3402127	EDA	efficient fuzzy compiler for simd architectures	2004	-8.673188543025969	12.818713331907684	3402154
3402427	Networks	square interconnection network for data permutation	2002	-9.02259238500649	12.360595223748431	3402454
3404095	EDA	wirelength and congestion estimation for routability-driven placement	2011	-7.520601025637701	11.498040742126118	3404122
3406910	EDA	scalable construction of approximate multipliers with formally guaranteed worst case error	2018	-7.842462150892862	13.041089841542096	3406937
3408770	Crypto	new montgomery-based semi-systolic multiplier for even-type gnb of gf(2m)	2010	-9.01108166425774	12.62563236623508	3408797
3409610	EDA	channel based routing in channel-less circuits	2006	-7.517591932480986	11.454458681562569	3409637
3411677	HPC	semilossless text compression	2004	-8.809475159121199	11.513494338015347	3411704
3412985	EDA	routing algorithms: architecture driven rerouting enhancement for fpgas	2006	-7.336891576829866	11.65849402693724	3413012
3413498	HPC	vlsi-suited orthogonal solution of systems of linear equations	1991	-8.960355393055455	13.025162590138953	3413525
3414157	DB	algorithmic partial analog-to-digital conversion in mixed-signal array processors	2003	-8.028996158795573	13.187546780486105	3414184
3414797	EDA	an automated design flow for synthesis of optimal multi-layer multi-shape pcb coils for inductive sensing applications	2018	-7.458565673992668	11.556101171353411	3414824
3414948	EDA	a unifying approach for weighted and diminished-1 modulo $2^n+1$ addition	2008	-9.058412707384848	12.73085486167358	3414975
3415075	EDA	congestion reduction during placement with provably good approximation bound	2003	-7.5074962273131565	11.442594423074715	3415102
3415340	DB	analysis and comparison of adaptive huffman coding and arithmetic coding algorithms	2017	-8.650364034388987	11.372839978586528	3415367
3418323	Vision	hardware starting approximation method and its application to the square root operation	1996	-9.141737653048432	13.124721706439905	3418350
3420208	EDA	an orthogonal systolic design for the assignment problem	1990	-8.468374736062641	12.270963165230613	3420235
3420623	DB	analysis of basic data reordering techniques	2008	-8.806106531843078	11.340521595131268	3420650
3421481	Mobile	a new approach to three- or four-layer channel routing	1988	-7.960941717299317	11.359137038931394	3421508
3423349	Theory	diagnostics based on fault signature	1989	-8.551628793711089	11.382526450504574	3423376
3423435	HPC	multistream compression	2008	-9.064726329161227	11.463496871131284	3423462
3424386	EDA	an efficient pre-assignment routing algorithm for flip-chip designs	2009	-7.549600828881295	11.56295938353006	3424413
3424685	EDA	a new global router based on a flow model and linear assignment	1990	-7.436165781128187	11.375278825755037	3424712
3425817	Arch	lagged fibonacci series random number generators for the nec sx-3	1994	-9.018855074908465	12.1018435899443	3425844
3426941	EDA	analysis of post-placement length estimation	2012	-7.462901991645446	11.443273839993415	3426968
3428840	Arch	bit-parallel multiple constant multiplication using look-up tables on fpga	2011	-8.238645680461783	13.150517596830683	3428867
3430295	EDA	obstacle-avoiding and slew-constrained clock tree synthesis with efficient buffer insertion	2015	-7.307782960524715	11.896172798182931	3430322
3437140	Arch	the design of a vector-radix 2dfft chip	1985	-8.137979167110457	13.197699971245644	3437167
3438740	EDA	a fast and low-power distance computation unit dedicated to neural networks, based on redundant arithmetic	2001	-8.77936373133787	13.038512347691665	3438767
3438985	AI	optimizing matrix operations in z2 by word packing	2009	-9.110780245032998	12.292632511082662	3439012
3439605	Theory	efficient multi-layer obstacle-avoiding region-to-region rectilinear steiner tree construction	2018	-7.670163182607012	11.393830970966995	3439632
3440593	EDA	common subexpression elimination involving multiple variables linear dsp synthesis	2004	-8.919712998039818	13.146839267684552	3440620
3444483	EDA	combining technology mapping and placement for delay-optimization in fpga designs	1993	-7.395701702374526	11.367609549716942	3444510
3445383	Robotics	array networks for a parallel adder and its control	1967	-8.430901856292794	13.034147018790906	3445410
3446053	ML	proposal for a high precision tensor processing unit.	2017	-8.860863850678387	12.595427538310856	3446080
3446118	EDA	maple-opt: a performance-oriented simultaneous technology mapping, placement, and global routing algorithm for fpgas	1998	-7.265980095614993	11.554346132814484	3446145
3446566	Theory	a vlsi processor array for flexible string matching	1997	-8.979634601708312	12.180974409836063	3446593
3446597	NLP	parallel huffman decoding	2000	-9.13046047073067	11.647426507173543	3446624
3447405	EDA	floorplan-aware steiner tree reconstruction for optimal buffer insertion	2005	-7.5262624515697345	11.487666184013744	3447432
3448103	EDA	channel routing algorithms for overlap models	1985	-7.8759175495975615	11.473441423531828	3448130
3448195	EDA	a performance-aimed cell compactor with automatic jogs	1992	-7.456702268822181	11.302099434231966	3448222
3448389	Arch	routing resources consumption on m-arch and x-arch	2004	-7.413403232826522	11.722263259950962	3448416
3449164	Arch	pwl cores for nonlinear array processing	2010	-8.243832900294732	12.642316324524755	3449191
3449400	EDA	a 3-step approach for performance-driven whole-chip routing	2001	-7.231035910353733	11.758262294283707	3449427
3450504	DB	a generalized partial pass block sort	1968	-8.999401112008488	11.586413632040275	3450531
3450594	Theory	efficient embeddings of binary trees in vlsi arrays	1987	-9.117828435075996	12.213980933342652	3450621
3450803	EDA	"""a """"greedy"""" channel router"""	1982	-7.837183278635509	11.385022140452731	3450830
3452414	EDA	multi-way partitioning of vlsi circuits	1996	-7.319839065537293	11.29305959373571	3452441
3452839	EDA	an algorithm for integrated pin assignment and buffer planning	2002	-7.361224993395962	11.529688021204336	3452866
3452883	Arch	a new organization for a perceptron-based branch predictor and its fpga implementation	2005	-8.56915350250507	13.090750759406678	3452910
3454306	Theory	three-dimensional vlsi: a case study	1983	-8.450644578419418	11.612909903983605	3454333
3455650	HPC	parallelization of reversible ripple-carry adders	2009	-7.905531935245276	12.846534017410267	3455677
3456666	Arch	processor array architectures for flexible approximate string matching	2008	-8.9986865805747	12.194838943762887	3456693
3456913	EDA	multilevel reverse most-significant carry computation	2001	-8.53929889343727	13.073805774431431	3456940
3457709	EDA	improving logic density through synthesis-inspired architecture	2009	-7.661451771023206	13.1839081881944	3457736
3459003	EDA	simultaneous area minimization and decaps insertion for power delivery network using adjoint sensitivity analysis with ieks method	2006	-7.260957513587843	11.981359908847654	3459030
3459699	EDA	3d floorplanning considering vertically aligned rectilinear modules using t∗-tree	2011	-7.282578271379994	11.518415556390819	3459726
3460318	EDA	guiding global placement with wire density	2008	-7.365105765953213	11.541634375141287	3460345
3461680	EDA	vcr: simultaneous via-template and cut-template-aware routing for directed self-assembly technology	2016	-7.427998817445063	11.592012448923477	3461707
3463564	Arch	initializing ram-based logarithmic processors	1992	-9.105892921394172	13.178967819030602	3463591
3464398	Theory	vlsi design of on-line add/multiply algorithms	1993	-8.78172410906811	12.971448379380126	3464425
3465352	EDA	low latency parallel implementation of traditionally-called stochastic circuits using deterministic shuffling networks	2018	-8.108100852257765	13.06425318974598	3465379
3466305	HPC	low redundancy polynomial checks for numerical computation	1996	-8.91217190210942	12.70905455015996	3466332
3467088	Logic	realizing expression graphs using table-lookup fpgas	1993	-8.768929437570842	11.705661649747373	3467115
3468540	Theory	compressed bit vectors based on variable-to-fixed encodings	2014	-9.143423726158147	11.34913450055664	3468567
3468559	EDA	a fast congestion estimator for routing with bounded detours	2004	-7.4222351616240765	11.56586631299369	3468586
3469547	EDA	on the design of self-testing checkers for modified berger codes	2001	-7.462687552243576	13.097736347380119	3469574
3471285	EDA	high-performance obstacle-avoiding rectilinear steiner tree construction	2009	-7.642074716635443	11.305449940809295	3471312
3472388	Visualization	a parallel implementation of the fast fourier transform algorithm	1972	-8.955466958273176	12.981119301274592	3472415
3472651	Theory	2-1 additions and related arithmetic operations with threshold logic	1996	-9.109048195399405	11.834889271246247	3472678
3473822	EDA	acer: an agglomerative clustering based electrode addressing and routing algorithm for pin-constrained ewod chips	2014	-7.4651504965113915	11.53617126833064	3473849
3474110	EDA	switch box routing: a retrospective	1992	-7.639373941447357	11.303650547122134	3474137
3476131	Theory	routing vertex disjoint steiner-trees in a cubic grid and connections to vlsi	2007	-8.376939784767982	11.298466569569118	3476158
3477937	EDA	dfm based detailed routing algorithm for ecp and cmp	2008	-7.47279995859529	11.75918934966227	3477964
3478129	EDA	a novel reversible zs gate and its application for optimization of quantum adder circuits	2011	-7.53865618503596	12.467873106396256	3478156
3478215	ML	tdsc: a two-phase duplicate string compression algorithm	2012	-8.740161325546763	11.514966933466672	3478242
3478950	EDA	some properties of edge intersection graphs of single bend paths on a grid	2009	-8.094367315490711	11.301761697044348	3478977
3479168	Arch	ecrt: an extension of crt based on weight pre-assignment	2014	-9.145126145993402	12.470474069814315	3479195
3480339	EDA	a technology based complexity model for reversible cuccaro ripple-carry adder	2014	-7.566981533190317	12.983923851147598	3480366
3482385	EDA	fast decap allocation algorithm for robust on-chip power delivery	2005	-7.274670230238838	11.943436088662047	3482412
3482888	Web+IR	housekeeping for prefix coding	2000	-9.146841635506869	11.640772628417109	3482915
3484084	Embedded	restrict encoding for mixed-mode bist	2009	-7.583085692026893	12.787362939840095	3484111
3484775	Arch	multi-functional systolic array with reconfigurable micro-power processing elements	2009	-8.195953235749153	13.13576945706841	3484802
3485545	EDA	optimizing the antenna area and separators in layer assignment of multi-layer global routing	2012	-7.510576082767838	11.64906164482081	3485572
3485692	EDA	a crosstalk aware two-pin net router	2003	-7.320860154493837	11.486632425504315	3485719
3487172	OS	multiple precision square root using the dwandwa square-root algorithm	1997	-8.968909066526383	13.032267606371427	3487199
3487290	EDA	efficient design of fir filters using hybrid multiple constant multiplications on fpga	2014	-8.48759655610855	13.075215517452461	3487317
3488388	Graphics	a fast spline curve rendering accelerator architecture	2009	-9.056847909506905	13.19869929175966	3488415
3488851	Arch	reversible realization of quaternary decoder, multiplexer, and demultiplexer circuits	2007	-7.739291762364353	11.868294904606199	3488878
3489372	EDA	an efficient design of a reversible barrel shifter	2010	-7.776768463114925	13.095003083310619	3489399
3490111	Theory	optimal routing through dense chanels	1993	-8.169884809833874	11.315085998663776	3490138
3490330	EDA	extending booth algorithm to multiplications of three numbers on fpgas	2008	-8.924111349206127	13.142046462203266	3490357
3490396	HCI	binary arithmetic	2007	-8.783109226530668	12.239086337015793	3490423
3491600	EDA	two-level minimization of multivalued functions with large offsets	1993	-9.146818252134217	12.657380408396726	3491627
3492332	Theory	the periodic balanced sorting network	1989	-9.091885444316608	12.234815787067792	3492359
3493049	EDA	design of 2-3 mixed-valued/six-valued adiabatic asynchronous up-down counter	2011	-7.514260549846938	13.15865397755216	3493076
3495044	EDA	maze routing with buffer insertion and wiresizing	2002	-7.499715218071186	11.381927120102773	3495071
3495209	EDA	congestion reduction in traditional and new routing architectures	2003	-7.559838965667628	11.474724001903324	3495236
3497524	EDA	architecture and control algorithms for combating partial shading in photovoltaic systems	2014	-7.513342766852018	12.4146750992062	3497551
3498916	EDA	design of a fast and area efficient filter	1996	-8.612233768876292	13.024967818402764	3498943
3499779	DB	adaptive string dictionary compression in in-memory column-store database systems	2014	-8.733599016623769	11.380212620215392	3499806
3501461	EDA	mp-trees: a packing-based macro placement algorithm for mixed-size designs	2007	-7.3082221923517405	11.65404847000543	3501488
3502408	Theory	the implementation of fast radix 2 transforms on array processors	1980	-8.9772549955027	13.100517920137143	3502435
3503616	ML	model based concordance compression	1992	-8.872196049750423	11.428517187686234	3503643
3503813	EDA	an effective congestion-driven placement framework	2003	-7.390131296973284	11.580154817847841	3503840
3504294	PL	ppmexe: ppm for compressing software	2002	-8.576902054882646	11.755752137057856	3504321
3504582	Arch	algorithm and a new processor architecture for computing the dft	1983	-8.581651764310013	13.193356002663181	3504609
3505745	NLP	accelerated partial decoding in wavelet trees	2016	-9.139832031931476	11.576596976529482	3505772
3506363	EDA	accurate exploration of timing and area trade-offs in arithmetic optimization using carry-save-adders	2001	-8.143845237435539	13.042707716788179	3506390
3507099	NLP	preprocessing text to improve compression ratios	1998	-8.787315373320105	11.454558176983905	3507126
3508398	EDA	circuit partitioning: a network-flow-based balanced min-cut approach	2008	-7.564673844478944	11.370800578902312	3508425
3508502	EDA	reconfiguration of vlsi arrays by covering	1989	-7.249921040506762	11.37232710419904	3508529
3509102	HPC	systolic arrays for matrix transpose and other reorderings	1987	-9.11306235498723	12.696363258168512	3509129
3509491	EDA	self-checking fault detection using discrepancy mirrors	2005	-7.888146718912814	12.915919999446693	3509518
3510244	Theory	se-compression: a generalization of dictionary-based compression	2011	-8.981038242453208	11.355288280583515	3510271
3511003	Theory	a fast congestion estimator for routing with bounded detours	2008	-7.373560143866925	11.60273179922832	3511030
3511855	EDA	clock-tree aware placement based on dynamic clock-tree building	2007	-7.2311457304988025	11.689629185673432	3511882
3512190	EDA	non-uniform clock mesh optimization with linear programming buffer insertion	2010	-7.233794038189663	11.9037317800141	3512217
3513189	EDA	ternary logic in parallel multipliers	1972	-8.306749325596332	12.78722902038204	3513216
3513363	EDA	polylogarithmic gap between meshes with reconfigurable row/column buses and meshes with statically partitioned buses	2012	-9.053747658468543	12.383569259988086	3513390
3516119	Arch	enhanced vector math support on the intel®avx-512 architecture	2018	-9.048860485527342	12.736848459549494	3516146
3516447	Visualization	address generators for mapping arrays in bit-reversed order	2004	-8.822881887249343	13.182797351202645	3516474
3519342	EDA	a hardware architecture proposal for the enhanced karnik-mendel algorithm based on sequential arithmetic operators	2010	-8.740964806915695	13.200370735210118	3519369
3519776	EDA	a compact design of n-bit ripple carry adder circuit using qca architecture	2015	-7.427635146322631	13.059439355567456	3519803
3520404	HPC	parallel algorithms for single-layer channel routing	1997	-8.371758454387413	11.359991807681773	3520431
3520939	Embedded	high-speed redundant reciprocal approximation	1999	-9.057738247033113	13.165990484383235	3520966
3523635	Theory	interconnection network reconstruction for fault-tolerance of torus-connected vlsi array	2014	-7.279568811852387	11.643497201333368	3523662
3523715	Theory	parallel random number generators for sequences uniformly distributed over any range of integers	2006	-8.821380198511779	12.805105509573336	3523742
3523895	Web+IR	a space efficient direct access data structure	2016	-9.043791344254355	11.428639220971274	3523922
3524846	EDA	simultaneous placement with clustering and duplication	2006	-7.2447351572746435	11.365189993912349	3524873
3525014	EDA	general floorplans with l/t-shaped blocks using corner block list	2006	-7.453258533244235	11.322961334719595	3525041
3525720	EDA	a novel division algorithm and architectures for parallel and sequential processing	2005	-8.966348797396359	12.940231503503918	3525747
3527566	EDA	a design algorithm for sequential circuits using lut rings	2005	-7.262862862787375	12.492316306334924	3527593
3527625	EDA	thermal via planning for 3-d ics	2005	-7.452245993900249	11.363931874176266	3527652
3528414	Theory	new algorithms for random access text compression	2006	-8.94600323798036	11.540643154779339	3528441
3528857	EDA	network flow modeling for escape routing on staggered pin arrays	2013	-7.590586747993504	11.502625461450595	3528884
3529009	Embedded	generalized algorithm of building summation codes for the tasks of technical diagnostics of discrete systems	2017	-8.579869000878196	12.023841073822398	3529036
3529339	ML	sequential neural text compression	1996	-8.911969494340328	11.499948048864171	3529366
3529570	Arch	rom-rounding: a new rounding scheme	1975	-9.100895711757213	12.586078849090436	3529597
3529860	Theory	multiple restricted multiplication	2004	-8.746392044905585	12.774284001068608	3529887
3530197	Theory	analysis of linear time sorting algorithms	2008	-9.123946836392404	11.300765606339324	3530224
3530860	EDA	almost optimum placement legalization by minimum cost flow and dynamic programming	2004	-7.465966198244561	11.334622156294069	3530887
3532295	EDA	fast and exact simultaneous gate and wire sizing by lagrangian relaxation	1998	-7.385026588405855	11.355051088995125	3532322
3532590	EDA	towards the least complex time-multiplexed constant multiplication	2013	-8.969054696316132	12.923994968125413	3532617
3534235	EDA	unique folding and hysteresis characteristics of rtd for multi-valued logic and counting applications	1992	-7.500667309805793	13.200091684299235	3534262
3535334	Logic	formal verification of arithmetic datapaths using algebraic geometry and symbolic computation	2015	-8.148755813086533	13.00514029820143	3535361
3537284	ECom	string matching over compressed text on handheld devices	2003	-8.799847538136705	11.43114281267781	3537311
3537286	EDA	benchmarking of mask fracturing heuristics	2014	-7.411605814198617	11.402565012550587	3537313
3538450	EDA	modified booth algorithm for high radix multiplication	1992	-9.087266831360603	13.078034973834765	3538477
3538939	EDA	exploiting correlation in stochastic circuit design	2013	-7.691630137696724	12.520871700697533	3538966
3540139	Theory	systolic array architecture for two-dimensional discrete fourier transform	1990	-8.82029800549235	12.747314512650526	3540166
3541593	Arch	table-based method for reconfigurable function evaluation	2009	-8.82112012980059	13.188888532959766	3541620
3542183	Vision	mapping 3-d iir digital filter onto systolic arrays	1996	-8.94881159007826	13.01547128695783	3542210
3542381	EDA	simultaneous wire sizing and decoupling capacitance budgeting for robust on-chip power delivery *	2004	-7.230461716228651	11.937769794932079	3542408
3542428	EDA	optimizing dominant time constant in rc circuits	1998	-7.272664884147147	11.675907917623437	3542455
3543396	EDA	a fully polynomial time approximation scheme for timing driven minimum cost buffer insertion	2009	-7.340142304273452	11.60727137001698	3543423
3543647	EDA	ripple 2.0: improved movement of cells in routability-driven placement	2016	-7.406107359891298	11.65668666171535	3543674
3543885	Visualization	parallelism in all-pole lattice filters	1988	-9.1061056519116	12.917994350536425	3543912
3544131	EDA	accuracy vs speed tradeoffs in the estimation of fixed-point errors on linear time-invariant systems	2013	-8.578932139634071	12.931108722118273	3544158
3544692	Logic	a comparison between two error detection techniques using arithmetic coding	2001	-8.775437068374686	11.690978341179877	3544719
3544956	EDA	modeling and simulation of nano quantum fpgas (abstract only)	2010	-7.3411609764442245	12.849764659828606	3544983
3544996	DB	an empirical study of delta algorithms	1996	-8.828737816925285	11.493909377806617	3545023
3549608	Theory	a computer organization and programming system for automated maintenance	1963	-8.244328629401119	12.323109941706564	3549635
3549887	EDA	using multi-threshold threshold gates in rtd-based logic design: a case study	2008	-7.297746228422454	13.150728153589034	3549914
3550067	EDA	heterojunction bipolar technology for emitter-coupled multiple-valued logic in gigahertz adders and multipliers	1992	-7.387246410768558	13.098518205243705	3550094
3550176	EDA	fuzzroute: a thermally efficient congestion-free global routing method for three-dimensional integrated circuits	2015	-7.431366348606166	11.678163068099575	3550203
3550463	EDA	ancilla-quantum cost trade-off during reversible logic synthesis using exclusive sum-of-products	2014	-7.546660622846991	12.58420943880481	3550490
3551741	Robotics	dynamic programming approach on pipelined optical bus systems for finding the longest upsequence	2011	-9.110261304252992	11.983294512061407	3551768
3552674	OS	"""lisp-based """"big-float"""" system is not slow"""	1981	-9.064459587522027	12.705921876120994	3552701
3552719	NLP	a design approach to self‐checking processors	1986	-7.721943604375667	12.855146857552187	3552746
3553607	EDA	efficient algorithms for common subexpression elimination in digital filter design	2004	-8.648328879888997	12.718799575453865	3553634
3554449	EDA	formulae and applications of interconnect estimation considering shield insertion and net ordering	2001	-7.237597193761985	11.759894075714893	3554476
3554585	EDA	a pin permutation algorithm for improving over-the-cell channel routing	1992	-7.6364709744917265	11.442414550575686	3554612
3556450	EDA	an effective hop-based detailed router for fpgas for optimizing track usage and circuit performance	2004	-7.5959361216093875	11.547444516228412	3556477
3557099	EDA	timing-driven routing for fpgas based on lagrangian relaxation	2003	-7.262205493557968	11.587259638381095	3557126
3562594	Embedded	precision averaging for real-time analysis	1983	-9.005409174117391	12.645285371333427	3562621
3562760	Theory	focus microcomputer number system	1979	-9.005849964513285	12.885915257111373	3562787
3562866	Theory	a design of time-optimum and register-number-minimum systolic convolver	1987	-9.052006746623581	12.83766977170006	3562893
3563164	Arch	realization of a multi-valued inner product step processor using ccd's (abstract only)	1987	-8.662736124165496	13.193573100097284	3563191
3563589	DB	a study of erlang ets table implementations and performance	2003	-8.85124409949229	11.420253023042871	3563616
3563960	EDA	timing-constrained yield-driven wire sizing for critical area minimization	2006	-7.528780656510395	11.571790609286834	3563987
3564773	Theory	optimizing two-phase, level-clocked circuitry	1997	-7.809133223841082	11.49704913300986	3564800
3564810	Theory	the effect of communication costs in solid-state quantum computing architectures	2003	-8.61353166903882	11.379455552799849	3564837
3565787	EDA	obstacle-avoiding open-net connector with precise shortest distance estimation	2018	-7.574922904741907	11.357457970858825	3565814
3565809	HPC	implementing the ppm data compression scheme	1990	-8.966364105118297	11.484803028548008	3565836
3566104	Crypto	secure lempel-ziv compression with embedded encryption	2005	-8.500501253670302	12.385977676333091	3566131
3567278	Arch	a new systolic architecture for pipeline prime factor dft-algorithm	1994	-8.95984466509721	12.75636212663162	3567305
3568075	EDA	a novel hybrid cmos-memristor logic circuit using memristor ratioed logic	2016	-7.248678768677124	13.059831006751775	3568102
3568424	Embedded	random-pulse machines	1967	-8.9987703519398	12.198057631604108	3568451
3568554	EDA	automated synthesis of compact multiplier circuits for in-memory computing using robdds	2017	-7.287813605982279	12.323497878028377	3568581
3568594	Security	efficient implementation of error correction codes in hash tables	2014	-8.924941584644516	11.63194559389061	3568621
3570605	Theory	area-time optimal fast implementation of several functions in a vlsi model	1984	-8.819599395552798	12.494361010001303	3570632
3570715	EDA	layer ordering to minimize tsvs in heterogeneous 3-d ics	2016	-7.407260743194832	11.718180424958994	3570742
3571927	Robotics	optimizing alphabet using genetic algorithms	2011	-9.033327130037609	11.51977494739836	3571954
3572379	Logic	stochastic arithmetic in multiprecision	2011	-9.13781046730208	12.814500960176954	3572406
3573556	ML	lossless data compression using optimal tree machines	2005	-9.078725172490675	11.40808313222182	3573583
3575307	EDA	codar: a congestion-directed general area router	1988	-7.738694521013162	11.37176272323217	3575334
3575713	ML	an alternate way to develop lossless graphical data compression package using non-linear single cycle multiple attractor cellular automata	2009	-8.870597671398523	11.506781104521101	3575740
3576289	Visualization	remark on algorithm 539: a modern fortran reference implementation for carefully computing the euclidean norm	2017	-9.038804230820256	12.606507044860498	3576316
3576603	DB	using hilbert curve in image storing and retrieving	2002	-8.869467324274115	11.285915779869367	3576630
3577280	HPC	stochastic implementation and analysis of dynamical systems similar to the logistic map	2017	-7.8192729883142755	13.035014158697185	3577307
3577710	Theory	a bit-level systolic array for median filter	1992	-9.104736615080487	12.943434868945394	3577737
3577732	Crypto	a preliminary study of a diagonal channel-routing model	1989	-7.980025712932129	11.326781919503697	3577759
3578211	EDA	multiplication by complements	2012	-8.871002997477765	13.068491431915731	3578238
3582152	Embedded	loop based design for wafer scale systems	1994	-8.293421180859175	11.751367660047016	3582179
3583445	EDA	hierarchical multi-dimensional table lookup for model compiler based circuit simulation	2004	-8.262869479961749	12.71739456653105	3583472
3585183	EDA	performance-driven routing with multiple sources	1997	-7.498108599867468	11.772964860653484	3585210
3585785	Theory	improving over-the-cell channel routing in standard cell design	1994	-8.033337119556283	11.32432747468134	3585812
3586312	EDA	fine-grained critical path analysis and optimization for area-time efficient realization of multiple constant multiplications	2015	-7.835864036515269	13.001820175708867	3586339
3587806	EDA	double patterning layout decomposition for simultaneous conflict and stitch minimization	2010	-7.709747072344818	11.402467483494895	3587833
3587922	EDA	local unidirectional bias for cutsize-delay tradeoff in performance-driven bipartitioning	2004	-7.426292035433866	11.534458629137289	3587949
3589702	EDA	a tsv alignment design for multilayer 3d ic	2015	-7.302085983248483	11.667171780918226	3589729
3589722	EDA	a minicomputerized automatic layout system for two-layer printed wiring boards	1977	-7.26437152679286	11.474457483196984	3589749
3589728	Graphics	in memory of david huffman	2000	-9.064377113483774	11.457731333888418	3589755
3589877	ML	a new structure for the running discrete hartley transform	1996	-9.003750966539489	13.119676105735852	3589904
3590587	Logic	efficient on-line testing method for a floating-point adder	2001	-8.177935448941357	12.617584706916855	3590614
3591142	Robotics	implementation of the velocities of the end-effector with the distributed arithmetic architecture	1996	-9.137391020469348	12.847352931961035	3591169
3592650	EDA	optimal shape function for a bidirectional wire under elmore delay model	1999	-8.094970333005909	11.364935418198652	3592677
3593081	EDA	integrated interlayer via planning and pin assignment for 3d ics	2009	-7.430669883733156	11.688430672976219	3593108
3593084	EDA	a global interconnect optimization algorithm under accurate delay model using solution space smoothing	2005	-7.422875926235743	11.54256625271076	3593111
3593725	EDA	routability-driven placement algorithm for analog integrated circuits	2012	-7.3434390453727785	11.65841328366317	3593752
3595723	Crypto	addition related arithmetic operations via controlled transport of charge	2005	-7.7313483740355835	12.591023849148856	3595750
3596339	EDA	post-placement interconnect entropy: how many configuration bits does a programmable logic device need?	2006	-8.103240090437088	12.134167089389553	3596366
3597544	EDA	fastroute: an efficient and high-quality global router	2012	-7.415372028305359	11.594002811971734	3597571
3597730	EDA	on optimal ordering of signals in parallel wire bundles	2008	-7.287683503570981	11.737426598672284	3597757
3598748	EDA	design of reversible sequential circuits optimizing quantum cost, delay, and garbage outputs	2010	-7.486092650409229	12.83878045029532	3598775
3600218	Theory	comparison sets: a useful partitioning of the space of floating point operand pairs	1975	-8.862305480777275	12.279739822867324	3600245
3600670	EDA	a gridless router for industrial design rules	1990	-7.559642304802476	11.450709597052644	3600697
3601891	EDA	wirelength-driven force-directed 3d fpga placement	2010	-7.260410775062589	11.71529428637041	3601918
3602819	EDA	a high-speed threshold gate multiplier	1977	-8.391927026123781	13.03688516462276	3602846
3604238	EDA	a multilevel analytical placement for 3d ics	2009	-7.369625226768386	11.454059493784726	3604265
3604671	Theory	minimal string difference encodings	1982	-9.074769524768893	11.299258966631337	3604698
3605752	EDA	optimal synthesis of processor arrays with pipelined arithmetic units	1994	-8.831707581444578	12.882982124282227	3605779
3606762	EDA	segmented channel routing	1993	-7.752417535751738	11.306958749525915	3606789
3607121	EDA	design of hardware rgb to hmmd converter based on reversible logic	2017	-7.537595184879621	12.898403166625267	3607148
3609627	EDA	repeater insertion in tree structured inductive interconnect	1999	-7.2931348772737445	12.132586254734509	3609654
3611697	EDA	power-delay optimization in vlsi microprocessors by wire spacing	2009	-7.417023484707843	11.776947057393201	3611724
3612126	EDA	a switchbox router with obstacle avoidance	1984	-7.76181921746408	11.396211660216446	3612153
3612536	Arch	designing rns and qrns full adder based converters	2000	-8.295610442667133	13.166423682110274	3612563
3613006	Crypto	quasi-delay-insensitive computing device: methodological aspects and practical implementation	2009	-7.723177515732192	13.195597993690633	3613033
3613414	HPC	an o(log n) parallel algorithm for binary multiplication and its vlsi implementation	1987	-9.134690879232632	12.20479173134798	3613441
3613609	HPC	redundant representation of finite fields	2001	-9.154101369620047	13.180633206535914	3613636
3614489	EDA	performance driven spacing algorithms using attractive and repulsive constraints for submicron lsi's	1995	-7.398418023527696	11.650863922943367	3614516
3614504	EDA	design of optimal carry skip adder and carry skip bcd adder using reversible logic gates	2014	-7.593567013968197	13.069212880265093	3614531
3615123	EDA	a new one-and-half layer channel routing algorithm based on assigning resources for cmos gate array	1993	-7.920840238521214	11.408638722569973	3615150
3617789	Web+IR	compression of inverted indexes for fast query evaluation	2002	-9.139047724025867	11.297053455987804	3617816
3618056	EDA	mars-a multilevel full-chip gridless routing system	2005	-7.505605214203925	11.433072109076958	3618083
3618634	DB	sorting with associative secondary storage devices	1977	-8.898122278438631	11.539599410703733	3618661
3619020	EDA	efficient algorithms for buffer insertion in general circuits based on network flow	2005	-7.23729958130957	11.538505393731407	3619047
3619349	EDA	ripple: an effective routability-driven placer by iterative cell movement	2011	-7.462679184018233	11.526101442617698	3619376
3619874	Theory	a minimum separation algorithm for river routing with bounded number of jogs	1989	-8.278352220827754	11.322818491532106	3619901
3620508	Theory	synthesis of all maximum length cellular automata of cell size up to 12	2015	-8.616160280541358	13.06449096532056	3620535
3620755	Arch	constructing sub-arrays with shortinterconnects from degradable vlsi arrays	2014	-7.282078871667062	11.812343372764476	3620782
3621060	EDA	an approach to designing modular extensible linear arrays for regular algorithms	1998	-9.001206645543506	12.449619514426223	3621087
3621482	Arch	approximate adder with output correction for error tolerant applications and gaussian distributed inputs	2016	-7.861113137965447	12.927454841966965	3621509
3622276	EDA	an efficient reconfigurable architecture by characterizing most frequent logic functions	2015	-8.187236446518941	13.091042824050104	3622303
3622445	EDA	multi-voltage floorplan design with optimal voltage assignment	2009	-7.292435494295717	11.77010082384815	3622472
3622504	EDA	on designing all-optical multipliers using mach-zender interferometers	2018	-7.288446807671336	13.07525924323502	3622531
3625199	Theory	the parallel complexity of some constructions in combinatorial group theory	1990	-8.018438813839108	12.007944011758553	3625226
3626152	Vision	a vlsi modulo m multiplier	1991	-9.096408391391344	13.004386402665455	3626179
3626319	Theory	a fast homomorphic coding algorithm based on arithmetic coding	1994	-8.555673880811469	12.456049005744596	3626346
3627213	Arch	improved svd systolic array and implementation on fpga	2003	-9.08006798810166	13.154397386296882	3627240
3627565	Networks	automatic data compression	1967	-8.735121524070864	11.43390877417999	3627592
3629206	EDA	a stochastic evolution algorithm based 2d vlsi global router	2016	-7.476795856941979	11.368977477850542	3629233
3630170	ML	new and exact filling algorithms for layout density control	1999	-7.243839170844519	11.373175322025109	3630197
3630376	Arch	a pipelined processing unit for on-line division	1978	-8.880297420831797	12.965397174928393	3630403
3631104	EDA	accelerating svd on reconfigurable hardware for image denoising	2004	-9.080393398316339	13.1275194388153	3631131
3631123	EDA	fast scan-chain ordering for 3-d-ic designs under through-silicon-via (tsv) constraints	2013	-7.365355462379568	11.437157588178932	3631150
3631316	EDA	mixed-cell-height detailed placement considering complex minimum-implant-area constraints	2017	-7.299115261126347	11.700727948671375	3631343
3631398	Theory	an efficient unsorted vlsi dictionary machine	1985	-9.087562504179084	11.762580818221071	3631425
3631694	Arch	on generating set index functions for randomized caches	2004	-8.914906949081276	11.449765503426216	3631721
3632798	EDA	high-performance global routing with fast overflow reduction	2009	-7.523334605471994	11.554036775798144	3632825
3633071	HPC	a fast implementation of deflate	2014	-8.856792071026263	12.45807757422362	3633098
3633625	EDA	a fast floating-point square-rooting routine for the 8080/8085 microprocessors	1983	-9.118289666403196	12.385703727828767	3633652
3633772	Theory	a new architecture for a cyclic algorithmic d/a converter	1995	-8.872563551414759	13.182828527150589	3633799
3635218	EDA	simple yet effective algorithms for block and i/o buffer placement in flip-chip design	2005	-7.288936652511275	11.645736035173078	3635245
3636052	Theory	area-time tradeoffs for matrix multiplication and related problems in vlsi models	1981	-9.137917702293802	12.260591908412517	3636079
3636579	EDA	qca channel routing with wire crossing minimization	2005	-7.323982685556475	11.724626311899328	3636606
3636697	EDA	a fast algorithm for finding maximal empty rectangles for dynamic fpga placement	2004	-8.634833059178632	11.381739244291232	3636724
3636852	EDA	routing tree construction under fixed buffer locations	2000	-7.566845235274656	11.477807898431788	3636879
3637240	EDA	skew sensitivity minimization of buffered clock tree	1994	-7.268919711645632	11.93509222306832	3637267
3639421	EDA	arithmetic built-in self-test for dsp cores	1997	-7.953155441785183	13.187949820133694	3639448
3639841	EDA	abacus: fast legalization of standard cell circuits with minimal movement	2008	-7.457273398413871	11.559867608918646	3639868
3639973	EDA	a programmable and configurable asic to generate piecewise-affine functions defined over general partitions	2013	-8.653875184168971	13.048095182481019	3640000
3642165	Arch	a systolic array for 2-d dft and 2-d dct	1994	-9.060839338811746	13.126238246972756	3642192
3645069	Networks	a generalized pipelined median filter network	1997	-9.135201765554608	12.352718044996095	3645096
3646803	Graphics	eccad 2007 poster abstracts	2007	-8.415240707604777	12.624904290545919	3646830
3647172	HPC	parallel encryted array multipliers	1988	-8.968424899521342	13.157389735964971	3647199
3647424	EDA	geometrical compaction in one dimension for channel routing	1987	-7.556295122684543	11.437096828453967	3647451
3648432	HCI	applications of crc-105 decimal digital differential analyzer	1952	-8.70599866776951	12.33567036357522	3648459
3648909	PL	algorithm 978: safe scaling in the level 1 blas	2017	-9.074817458486748	12.680767398523455	3648936
3651221	EDA	a buffer distribution algorithm for high-performance clock net optimization	1995	-7.501596307292035	11.707887892149685	3651248
3652054	Theory	the area-time complexity of the vlsi counter	1987	-8.669627191434719	11.842422774424861	3652081
3655702	Arch	systematic generation of linear allocation functions in systolic array design	1992	-8.725860247835213	12.315940205324006	3655729
3655741	EDA	efficient threshold architectures with bounded fan-ins for exclusive-ors	2012	-7.414317710181768	13.084210172463285	3655768
3655810	EDA	partitioning and placement for buildable qca circuits	2005	-7.251416601031829	11.682008011690526	3655837
3655980	Theory	a quaternary complex number ccd adder (abstract only)	1987	-8.986144678542994	13.130817985784073	3656007
3656566	EDA	routability-driven placement and white space allocation	2004	-7.394331857070313	11.588065185839069	3656593
3657340	Vision	representation of patterns of symbols by equations with applications to puzzle solving	1987	-9.031880937044962	11.34394701824793	3657367
3657757	EDA	routing for symmetric fpgas and fpics	1997	-7.902460249776301	11.351264617951825	3657784
3659979	Theory	a connectivity constraint using bridges	2006	-8.276259809645161	11.388581504814685	3660006
3661640	EDA	nemo: a new implicit-connection-graph-based gridless router with multilayer planes and pseudo tile propagation	2006	-7.752680331299723	11.352130465115204	3661667
3661893	NLP	an automatic word length determination method	2001	-8.169513648965209	12.734180103106024	3661920
3663234	EDA	an ilp-based obstacle-avoiding routing algorithm for pin-constrained ewod chips	2012	-7.327069485347464	11.842360558618081	3663261
3663938	EDA	a timing-driven global routing algorithm with pin assignment, block reshaping, and positioning for building block layout	1998	-7.328011011888348	11.663348034575474	3663965
3665219	Arch	automated design of floating-point logarithm functions on integer processors	2016	-8.92595625643157	13.060565583882045	3665246
3667274	EDA	cell spreading optimization for force-directed global placers	2017	-7.533331867704838	11.432779080468464	3667301
3669483	EDA	new algorithm for over-the-cell channel routing using vacant terminals	1991	-7.773883361524801	11.441364584694961	3669510
3670100	EDA	spacer-is-dielectric-compliant detailed routing for self-aligned double patterning lithography	2013	-7.522344606005605	11.55006649225768	3670127
3670218	Arch	hardware check of arithmetic devices with abridged execution of operations	1996	-8.926484908745877	12.92118705860196	3670245
3670471	EDA	recursive channel router	1988	-7.864275342613998	11.561282848397482	3670498
3670518	EDA	separable codes for detecting unidirectional errors	1989	-7.5188850760113235	11.522493789092726	3670545
3672563	Arch	efficient network-flow based techniques for dynamic fault reconfiguration in fpgas	1999	-7.310407956040073	11.839695339740446	3672590
3672891	Theory	systolic array technique applied to symmetric fir filters	1984	-8.898399368885102	12.8650659652686	3672918
3673950	EDA	a buffer distribution algorithm for high-speed clock routing	1993	-7.464555229975653	11.769634883082016	3673977
3674178	Crypto	a matrix prng with s-box output filtering	2014	-9.123706198577938	13.15477017738934	3674205
3675661	EDA	an efficient and optimal algorithm for simultaneous buffer and wire sizing	1999	-7.46525817368809	11.359959566959002	3675688
3676000	EDA	leveraging power spectral density for scalable system-level accuracy evaluation	2016	-7.909353125230978	13.195128014658124	3676027
3679106	Security	an ambiguous coding scheme for selective encryption of high entropy volumes	2018	-9.032731958732699	11.758410978610241	3679133
3679318	Web+IR	a dictionary-based multi-corpora text compression system	2003	-8.770833497168294	11.456695590073267	3679345
3679535	NLP	improving binary coding for prediction-based text compression	2001	-9.037104489063916	11.527104514970938	3679562
3680360	EDA	maple-opt: a simultaneous technology mapping, placement, and global routing algorithm fpgas with performance optimization	1995	-7.2977715547164985	11.553468770144192	3680387
3681080	PL	some improvements on multipartite table methods	2001	-8.341589343119457	12.943866511577573	3681107
3682366	Logic	a scalable rns montgomery multiplier over f2m	2013	-8.307746587722576	12.838992607633276	3682393
3682799	EDA	an effective iterative density aware detailed placement algorithm	2014	-7.301511508454096	11.488413118253465	3682826
3682959	EDA	new encripting machine design based on gf(24) field arithmatic	2012	-8.876748357180249	13.05260417661014	3682986
3683058	Arch	convolution computer	1980	-8.874780220612163	12.677922218605516	3683085
3685353	Arch	techniques to reduce the inherent limitations of fully digit on-line arithmetic	1983	-8.603626422590423	13.084271790321429	3685380
3685716	ML	toward a combinatorial approach to the sample size problem in multiple-treatment microarray studies	2008	-7.6128574845465335	11.366893422418473	3685743
3686384	Robotics	zero skew clock routing in x-architecture based on an improved greedy matching algorithm	2008	-7.335760373577457	12.088721279703607	3686411
3686565	Embedded	an upper bound on expected clock skew in synchronous systems	1990	-8.800524633785674	12.077434671764905	3686592
3686924	EDA	an implementation of an address generator using hash memories	2007	-8.485478633642803	12.605440222423836	3686951
3687620	EDA	design method for multiplier-less two-variable numeric function approximation	2015	-8.751538256416996	13.175532797985225	3687647
3689187	EDA	majority logic formulations for parallel adder designs at reduced delay and circuit complexity	2017	-7.737084937220215	13.070036390630085	3689214
3689530	EDA	switchbox routing by stepwise reshaping	1989	-7.894197865277349	11.311117534203836	3689557
3693754	Theory	move-to-front and inversion coding	2000	-9.063348607353161	11.478295608075225	3693781
3693807	EDA	minimization of a reversible quantum 2n-to-n bcd priority encoder	2014	-7.8472563570446905	12.45342096006509	3693834
3693987	ML	text compression and superfast searching	2005	-8.82959035216479	11.373166613135664	3694014
3695074	EDA	handling complexities in modern large-scale mixed-size placement	2009	-7.378252980698181	11.492836792333	3695101
3695765	EDA	layer assignment considering manufacturability in x-architecture clock tree	2008	-7.4098168332990175	11.692128809174413	3695792
3696489	Graphics	on highly modular systolic structures for separable-in-denominator 2-d digital filters	1994	-9.140658604957832	12.96554401907749	3696516
3696862	EDA	strauss: spectral transform use in stochastic circuit synthesis	2015	-8.94153366833917	13.125122954124825	3696889
3697043	EDA	a gridless multilayer router for standard cell circuits using ctm cells	1999	-7.8044841987700435	11.468832626864636	3697070
3697353	Web+IR	text pre-processing for lossless compression	2008	-8.896733393864293	11.423951737702401	3697380
3697479	NLP	lipt: a reversible lossless text transform to improve compression performance	2001	-8.88243537912074	11.480388022695385	3697506
3697649	EDA	reversible logic synthesis with fredkin and peres gates	2008	-7.572881757567433	12.264792630170502	3697676
3697960	EDA	two-dimensional router for double layer layout	1985	-7.897013961246341	11.401092739851322	3697987
3700330	EDA	compacted channel routing with via placement restrictions	1986	-7.8490625052156116	11.362198571411794	3700357
3700739	Arch	efficient bit-parallel systolic architecture for multiplication and squaring over gf(2m)	2018	-9.012185621637256	12.892385182475385	3700766
3700934	Theory	a programmed algorithm for assigning internal codes to sequential machines	1962	-8.674871502031422	12.091184733790193	3700961
3701402	EDA	design-hierarchy aware mixed-size placement for routability optimization	2010	-7.4101728311942985	11.550106256556427	3701429
3702246	EDA	quantum device model-based super pass gate for multiple-valued digital systems	1995	-7.345051492744676	12.741857554075255	3702273
3703031	ML	a fast and efficient post bwt-stage for the burrows-wheeler compression algorithm	2005	-8.954378512297081	11.442774359206586	3703058
3704159	Theory	area-time optimal division for t=omega((log n)^1+ epsilon)	1987	-9.09606838002968	12.042249716423939	3704186
3705096	EDA	cmp-aware maze routing algorithm for yield enhancement	2007	-7.466192558326527	11.680663142427251	3705123
3706579	EDA	a new approach to simultaneous buffer insertion and wire sizing	1997	-7.488051733513372	11.396282879013036	3706606
3707027	EDA	maximum rate single-phase clocking of a closed pipeline including wave pipelining, stoppability, and startability	1995	-7.384648396787784	11.382661980459135	3707054
3709186	EDA	new mvl-pla structures based on current-mode cmos technology	1996	-7.596257315260463	12.506342525243895	3709213
3709737	EDA	minimizing interconnect length on reconfigurable meshes	2009	-7.483892289957747	11.782512967750465	3709764
3710056	EDA	completion-completeness for null convention digital circuits utilizing the bit-wise completion strategy	2003	-7.8846217450035585	12.74800608557	3710083
3710086	EDA	abax: 2d/3d legaliser supporting look-ahead legalisation and blockage strategies	2018	-7.487326387203884	11.492276356374335	3710113
3710680	HPC	fault tolerant qr-decomposition algorithm and its parallel implementation	1998	-8.958841446858838	13.001746233354636	3710707
3711012	NLP	compression of concatenated web pages using xbw	2008	-8.855685301176205	11.459620844823457	3711039
3711899	EDA	wire segmenting for improved buffer insertion	1997	-7.5832269749444565	11.504325534546574	3711926
3712237	EDA	routability driven floorplanner with buffer block planning	2002	-7.327615391857361	11.802719390025167	3712264
3712421	SE	swati: synthesizing wordlengths automatically using testing and induction	2013	-8.641426415595438	13.07656913326724	3712448
3712453	EDA	a sorting-based io connection assignment for flip-chip designs	2013	-7.440910483763696	11.652552416464419	3712480
3712878	EDA	efficient layer assignment of bus-oriented nets in high-speed pcb designs	2016	-7.623141595345743	11.499817124937673	3712905
3714152	Vision	fast carry-propagation iterative networks	1968	-8.169541679735238	11.672459619026053	3714179
3714162	EDA	design and implementation of an nmos image processor based on quaternary logic	1987	-7.593128439789182	13.03335279444183	3714189
3714959	Arch	high-throughput data compressor designs using content addressable memory	1994	-8.230705167057682	13.1416399918127	3714986
3716017	EDA	a cells and i/o pins partitioning refinement algorithm for 3d vlsi circuits	2009	-7.3339939930088045	11.57375109268682	3716044
3716145	HCI	fast high-accuracy binary parallel addition	1960	-8.758139861931058	12.888135813904213	3716172
3716844	EDA	the effect of pin constraints on layout area	1995	-7.308520456802473	11.368200915011508	3716871
3716910	Logic	combining the ant system algorithm and simulated annealing for 3d/2d fixed-outline floorplanning	2016	-7.526383328277046	11.514273561600788	3716937
3717868	EDA	yield-driven redundant via insertion based on probabilistic via-connection analysis	2006	-7.444770295619786	11.436946843276957	3717895
3717897	EDA	accurate function approximations by symmetric table lookup and addition	1997	-9.132227241586085	13.116835019615946	3717924
3718047	NLP	text compression using prediction	1986	-9.076450226518855	11.357984895433486	3718074
3719608	Visualization	a study of two approaches for reconfiguring fault-tolerant systolic arrays	1989	-8.623538510406876	12.192371691111186	3719635
3719955	Arch	interconnections for parallel memories to unscramble p-ordered vectors	1974	-8.622279648077383	12.059345489696682	3719982
3720095	EDA	a performance-oriented circuit partitioning algorithm with logic-block replication for multi-fpga systems	1997	-7.242101072480228	11.613599421031154	3720122
3720173	Arch	vectorized vbyte decoding	2015	-8.959022489451643	11.622173600429964	3720200
3720352	EDA	a depth-first-search controlled gridless incremental routing algorithm for vlsi circuits	2004	-7.239148790187169	11.790108066684587	3720379
3721117	EDA	a novel layout decomposition algorithm for triple patterning lithography	2012	-7.565929138652416	11.413463176825845	3721144
3721186	EDA	a grid-based detailed routing algorithm for advanced 1d process	2017	-7.541499690204543	11.62474651234634	3721213
3721923	EDA	near-optimum global routing with coupling, delay bounds, and power consumption	2004	-7.712348397475335	11.404207470920547	3721950
3722705	EDA	a force directed partitioning algorithm for 3d floorplanning	2017	-7.391911971734662	11.356005882922616	3722732
3722951	EDA	over-the-cell routing algorithms for industrial cell models	1994	-7.785341739756298	11.498881397408486	3722978
3723591	EDA	closed form solution for optimal buffer sizing using the weierstrass elliptic function	2006	-8.315687546960678	11.326739243176887	3723618
3724036	EDA	cut redistribution and dsa template assignment for unidirectional design	2017	-7.621728869704225	11.406136836887956	3724063
3724702	Visualization	an attempt to design an improved multiplication system	1968	-9.126853657292392	12.817734609026662	3724729
3724992	EDA	a size scaling approach for mixed-size placement	2012	-7.4183677742304655	11.317357491986082	3725019
3725683	Visualization	low-overhead fault-secure parallel prefix adder by carry-bit duplication	2013	-7.625483482250406	13.085842362274024	3725710
3725852	EDA	an optimal network-flow-based simultaneous diode and jumper insertion algorithm for antenna fixing	2008	-7.4632822045783564	11.732417936712586	3725879
3725924	Embedded	speeding up string matching over compressed text on handheld devices using tagged sub-optimal code (tsc)	2004	-8.9166900256661	11.422834626427187	3725951
3728593	Embedded	floating-point error analysis based on affine arithmetic	2003	-8.789498365232546	12.979177557636287	3728620
3731187	EDA	a via assignment and global routing method for 2-layer ball grid array packages	2005	-7.610824353726213	11.39979653374264	3731214
3732637	Arch	implementation of level-index arithmetic using partial table look-up	1987	-9.002369998623246	12.926348890552386	3732664
3732672	EDA	obstacle-avoiding and slew-constrained buffered clock tree synthesis for skew optimization	2011	-7.305316875666491	11.686962988972919	3732699
3733078	EDA	a provably good algorithm for high performance bus routing	2004	-7.688525568873621	11.411698728475738	3733105
3737097	EDA	packing techniques for virtex-5 fpgas	2009	-7.413244589229068	13.094318678137537	3737124
3738172	EDA	mrdp: multiple-row detailed placement of heterogeneous-sized cells for advanced nodes	2016	-7.268347166508662	11.748036859065886	3738199
3739822	EDA	optimal algorithms for planar over-the-cell routing problems	1996	-8.334488205931626	11.29353304047199	3739849
3741242	EDA	polar: a high performance mixed-size wirelengh-driven placer with density constraints	2015	-7.60399023934278	11.2901172505248	3741269
3744034	EDA	an efficient technique for synthesis and optimization of polynomials in gf(2m)	2006	-8.577151898533533	13.20030692892071	3744061
3744361	EDA	accurate high level datapath power estimation	1997	-8.277176451900155	12.851630933855288	3744388
3745405	EDA	memory-efficient quantum circuit simulation by using lossy data compression	2018	-7.968577515594769	12.080665254407464	3745432
3749092	Theory	optimal three-dimensional vlsi layouts	1983	-8.49701167400228	11.667305497252226	3749119
3749249	EDA	an efficient approach to multilayer layer assignment with anapplication to via minimization	1999	-7.720363559036671	11.383852780512555	3749276
3749439	Visualization	complex number arithmetic with odd- valued logic	1980	-9.116739484270472	13.117528726072495	3749466
3749982	EDA	ancilla-input and garbage-output optimized design of a reversible quantum integer multiplier	2016	-8.009313373378786	12.997767698164575	3750009
3750147	AI	a force-directed macro-cell placer	2000	-7.5127709901700035	11.484219639158153	3750174
3750257	EDA	asynchronous multiple-valued vlsi system based on dual-rail current-mode differential logic	1998	-7.503607693296441	13.112121741184481	3750284
3750262	EDA	nanowire-aware routing considering high cut mask complexity	2015	-7.3812462964078875	11.487721387284566	3750289
3750313	EDA	sat based multi-net rip-up-and-reroute for manufacturing hotspot removal	2010	-7.452571289978134	11.507639660377604	3750340
3752203	EDA	effective congestion reduction for ic package substrate routing	2010	-7.470414897980789	11.693138846929491	3752230
3755040	EDA	simultaneous escape-routing algorithms for via minimization of high-speed boards	2008	-7.339355762908673	11.539144938949391	3755067
3756609	NLP	a modified burrows-wheeler transform for highly scalable example-based translation	2004	-8.830663476520005	11.298325319028615	3756636
3758273	EDA	a low-power asynchronous data-path for a fir filter bank	1996	-7.940430245551568	13.169717492494907	3758300
3758802	EDA	multibit decoding/encoding of binary codes using memory based architectures	1991	-8.539192472461897	12.343315679086867	3758829
3759126	EDA	an evaluation of asynchronous addition	1996	-7.5192768589957355	12.784925177649006	3759153
3759804	Theory	improved survivability analysis for sonet shrs	1999	-7.673424218191362	11.325699921358119	3759831
3762231	EDA	high-radix srt division with speculation of quotient digits	1995	-8.980870814701019	13.010807225422546	3762258
3766397	EDA	an interconnect-centric approach to cyclic shifter design using fanout splitting and cell order optimization	2007	-7.539195069714083	12.444866517681815	3766424
3767130	Theory	a network model for routing-fault-free wavelength selection in wronocs design	2018	-7.43929884093992	11.495852476598689	3767157
3767324	EDA	routing algorithm for gate array macro cells	1988	-7.6470667676042945	11.355016071689118	3767351
3768860	DB	relative lempel-ziv factorization for efficient storage and retrieval of web collections	2011	-8.815678678199523	11.30129079608144	3768887
3768985	EDA	double patterning lithography (dpl)-compliant layout construction (dclc) with area-stitch usage tradeoff	2016	-7.688984097803961	11.402052379628437	3769012
3769675	EDA	state assignment techniques in multiple-valued logic	1999	-8.1136330936066	12.536140866598975	3769702
3770374	Arch	self checking in current floating-point units	2011	-7.657885278946546	13.066735094148008	3770401
3773502	EDA	parallel processing for biomedical signal processing	1991	-9.00769947480439	13.050313356410044	3773529
3774980	Theory	a heuristic for suffix solutions	1986	-8.959497291409404	11.679319678528431	3775007
3777290	EDA	an alternative algorithm for high speed multiplication and addition using growing technique	1992	-8.841238868204591	12.800973132112686	3777317
3778028	DB	kp-trie algorithm for update and search operations	2016	-9.086319270297405	11.346536134036	3778055
3778278	Arch	an efficient design technique of a quantum divider circuit	2016	-7.628587563042211	12.7891506359606	3778305
3778534	EDA	a multiple layer contour-based gridless channel router	1990	-7.573266149948469	11.47633430259011	3778561
3779223	EDA	optimal wire ordering and spacing in low power semiconductor design	2010	-7.3793465104147575	11.813446042127955	3779250
3779321	Vision	design of a highly parallel ieee standard floating point unit: the cyrix 83d87 coprocessor	1990	-9.023334852870148	13.084764963273942	3779348
3780063	EDA	ultra-area-efficient reversible multiplier	2012	-7.566885233268992	12.954537354371965	3780090
3781867	ML	new self-checking booth multipliers	2008	-8.003152708246944	12.98035762479341	3781894
3781890	EDA	eco timing optimization with negotiation-based re-routing and logic re-structuring using spare cells	2012	-7.252479270418831	11.833345641796573	3781917
3782047	EDA	automatic placement to improve capacitance matching using a generalized common-centroid layout and spatial correlation optimization	2015	-7.349306454592432	11.555742649808867	3782074
3782935	EDA	fpga-based implementation of a correlator for kasami sequences	2006	-8.59787111198421	13.156316741002634	3782962
3782980	EDA	high-performance clock routing based on recursive geometric aatching	1991	-7.698820762350413	11.525649674437888	3783007
3784022	HPC	unary positional computing	2017	-8.922025212765199	12.737121717680097	3784049
3787505	EDA	a novel multiplier recoding technique and its application to the development of a high-speed parallel online multiply-accumulate architecture	2001	-8.77770805986448	13.18585632314457	3787532
3788794	EDA	sds: an optimal slack-driven block shaping algorithm for fixed-outline floorplanning	2013	-7.5008998303900585	11.316990785799401	3788821
3791348	EDA	analysis of limit cycles by means of affine arithmetic computer-aided tests	2004	-8.652752570335917	12.789842454029626	3791375
3791574	Arch	some new systolic designs for two-dimensional convolution	1988	-8.97158040924023	13.094328271638439	3791601
3792639	Crypto	pipelined systolic multiplier for finite fields gf (2m)	1999	-9.082889466805579	12.790048417445348	3792666
3793634	Theory	systolic sorting on a mesh-connected network	1985	-9.135586634582626	12.132187381928148	3793661
3793951	EDA	an incremental placement and global routing algorithm for field-programmable gate arrays	1998	-7.253285808164711	11.458574185783748	3793978
3795135	DB	a comparative performance analysis for the computer arithmetic based fast division algorithms	2016	-9.003715481653202	13.020348971858946	3795162
3795429	Arch	combinational digit-set converters for hybrid radix-4 arithmetic	1994	-8.413233474391703	13.062130587709436	3795456
3796414	Theory	fast area-efficient vlsi adders	1987	-8.627667303266064	12.536808969889815	3796441
3796597	Metrics	the relative effectiveness of hypertext and text	1993	-8.642135685382508	11.33870681681976	3796624
3797614	Robotics	rna secondary structure prediction by minimum free energy	2016	-7.721483946633018	13.012607320735093	3797641
3798492	Theory	an efficient parallel vlsi sorting architecture	2000	-8.970735704911906	12.213807295961395	3798519
3799584	PL	error analysis in floating point arithmetic	1959	-8.999028582156162	12.187551592450891	3799611
3799636	EDA	a novel high speed residue to binary converter design based on the three-moduli set {2n, 2n+1+1, 2n+1−1}	2010	-8.412503636550024	13.139230988404258	3799663
3800512	EDA	seeing the forest and the trees: steiner wirelength optimization in placement	2006	-7.399031391478323	11.589981785598415	3800539
3801644	EDA	timing-driven placement for fpgas	2000	-7.301883775749418	11.572531732380938	3801671
3802645	EDA	optimizing carry lookahead adders for semicustom cmos	1993	-8.303290240318049	12.567905479960206	3802672
3802822	Arch	access and alignment of data in an array processor	1975	-8.818330285812346	12.264887705590873	3802849
3804106	Embedded	on determination of optimal distributions of carry skips in adders	1967	-8.188942845106657	12.797062491608006	3804133
3805710	EDA	simultaneous driver sizing and buffer insertion using a delay penalty estimation technique	2002	-7.27917859528146	11.57116366869953	3805737
3805808	EDA	prim-dijkstra revisited: achieving superior timing-driven routing trees	2018	-7.477637154150138	11.577817451494875	3805835
3807102	EDA	a provably good multilayer topological planar routing algorithm in ic layout designs	1993	-8.060462459717673	11.304993274464056	3807129
3809125	EDA	defining redundancy in histogram of any signal for reversible data embedding	2014	-9.082223224337504	11.614700500087118	3809152
3809241	Visualization	a combinatorial problem concerning processor interconnection networks	1982	-9.064594817231367	12.316341680577716	3809268
3809737	EDA	fast and efficient circuit topologies forfinding the maximum of n k-bit numbers	2014	-8.531814005891484	13.162587635265927	3809764
3810172	EDA	an integer-linear-programming-based routing algorithm for flip-chip designs	2009	-7.435677883073793	11.542412023035615	3810199
3811167	EDA	implementation of aes s-boxes using combinational logic	2008	-8.181713146426615	12.963296757252305	3811194
3811342	EDA	congestion estimation with buffer planning in floorplan design	2002	-7.384746279767934	11.551451844253947	3811369
3811412	EDA	a novel fpga logic block for improved arithmetic performance	2008	-8.02858090737618	12.928901646454639	3811439
3814567	ML	fast algorithm of truncated burrows-wheeler transform coding for data compression of sensors	2018	-8.805684922965932	11.514344124065941	3814594
3816933	HPC	a design of time-optimum and register-number-minimum systolic convolvers	1989	-9.055152404363493	12.83487519323115	3816960
3818501	Theory	area-period tradeoffs for multiplication of rectangular matrices	1985	-9.077083342726999	11.5658922123505	3818528
3818718	EDA	a multi-probe approach for mcm substrate testing	1994	-7.589218598842906	11.416480163256606	3818745
3819241	Theory	self-refreshing multiple valued memory	2006	-7.541372389482328	12.49344880445792	3819268
3820215	Vision	rsfq 4-bit bit-slice integer multiplier	2016	-7.956812143521093	12.835985660264376	3820242
3821250	Theory	on the problem of fast random and sequential data access in shift register memories	1975	-9.049637220893386	11.80498006208437	3821277
3821368	Robotics	upgraded petri net model and analysis of adaptive and static arithmetic coding	2013	-8.894402439435304	12.275573591973439	3821395
3821560	EDA	a novel signed higher-radix full-adder algorithm and implementation with current-mode multi-valued logic circuits	2004	-7.7214692508579645	12.762144051010068	3821587
3821877	EDA	cdctree: novel obstacle-avoiding routing tree construction based on current driven circuit model	2006	-7.632419688038336	11.379783323385455	3821904
3822171	Arch	systolic implementations of a move-to-front text compressor	1991	-9.012785027091867	11.654063787697735	3822198
3822254	Arch	implementation of permutation functions in illiac iv-type computers	1976	-8.845341083725044	12.337864323986276	3822281
3822451	Visualization	on-the-fly conversion of redundant into conventional representations	1987	-8.995182638758696	12.959208062638874	3822478
3822741	Theory	power of fast vlsi models is insensitive to wires' thinness	1989	-7.8829278660618725	11.71896770458301	3822768
3822789	Vision	on serial-input multipliers for two's complement numbers	1989	-8.908845512772787	12.928098402586944	3822816
3822954	Crypto	exploring the potential of threshold logic for cryptography-related operations	2011	-7.647517756873431	12.9374592153158	3822981
3823035	Arch	applying reduced precision arithmetic to detect errors in floating point multiplication	2013	-8.844106273386087	12.908898178251247	3823062
3823475	EDA	the equivalency processing parallel photonic integrated circuit (ep3ic), a parallel digital equivalence search module	2000	-7.244248140514682	13.113624089982507	3823502
3825164	EDA	diffusion-driven congestion reduction for substrate topological routing	2009	-7.31769969655019	11.650229185302909	3825191
3825931	EDA	wire sizing for non-tree topology	2007	-7.424752971832545	11.780536395390179	3825958
3828296	ML	a lossless text compression technique using syllable based morphology	2011	-8.948018582252804	11.422915661686895	3828323
3830183	EDA	combining technology mapping and placement for delay-minimization in fpga designs	1995	-7.356500497185048	11.369106297832445	3830210
3830596	Web+IR	natural language compression optimized for large set of files	2013	-8.84923049675857	11.368206986787715	3830623
3830874	Theory	fourier transform algorithm implementations on a general-purpose microprocessor	1981	-9.009097285657212	12.87991598587868	3830901
3831047	Arch	computing all-pairs shortest paths on a linear systolic array and hardware realization on a reprogrammable fpga platform	2006	-8.96566547000562	12.550176382804556	3831074
3832004	EDA	high-throughput rapid single-flux-quantum circuit implementations for exponential and logarithm computation using the radix-2 signed-digit representation	2016	-9.019879879444847	12.756604832230849	3832031
3832423	Theory	predictive encoding in text compression	1989	-9.114259215215624	11.45662500625818	3832450
3832502	Theory	modern computer arithmetic (version 0.5.1)	2010	-8.970809801361717	12.379135289510415	3832529
3833363	EDA	designing efficient input interconnect blocks for lut clusters using counting and entropy	2008	-7.248134848700057	12.788048572534418	3833390
3833929	Theory	generalized single-ended counters	1966	-8.933441000028981	12.942118659548957	3833956
3834121	EDA	simultaneous driver sizing and buffer insertion using a delay penalty estimation technique	2004	-7.252381021752398	11.581059270825744	3834148
3834720	Theory	finding steiner forests in planar graphs	1990	-8.375569805427384	11.351327153745288	3834747
3837535	EDA	design of low cost latches based on reversible quantum dot cellular automata	2016	-7.40855862980365	12.681231173056862	3837562
3838945	Arch	two dimensional folding strategies for improved layouts of cyclic shifters	2004	-8.716007758650496	11.963805066330814	3838972
3840147	EDA	a new incremental placement algorithm and its application to congestion-aware divisor extraction	2004	-7.423844627436397	11.366208951133444	3840174
3841800	EDA	half-perimeter wirelength model for vlsi analytical placement	2014	-7.487210617249121	11.3711999859726	3841827
3842978	EDA	a fast routability- and performance-driven droplet routing algorithm for digital microfluidic biochips	2009	-7.251221012696741	11.428009031743764	3843005
3844186	Crypto	an error-resilient blocksorting compression algorithm	2003	-8.951029510957946	11.524735290763354	3844213
3845965	Theory	block sorting and compression	1997	-9.064574126532968	11.408489737741654	3845992
3846835	EDA	2-sat based linear time optimum two-domain clock skew scheduling	2014	-7.2734241437560785	11.45181618354464	3846862
3847155	EDA	system for automatic generation of parallel multipliers over galois fields	2015	-8.383794128999382	13.030854436755948	3847182
3847165	ML	domain specific hierarchical huffman encoding	2013	-8.983010105536765	11.383641819057114	3847192
3848096	Visualization	median filter architecture by accumulative parallel counters	2015	-8.933937208696259	12.875513059384756	3848123
3848178	Embedded	an smt based method for optimizing arithmetic computations in embedded software code	2013	-8.10925128166858	12.700080050865257	3848205
3850934	Visualization	a radix-2 digit-by-digit architecture for cube root	2008	-8.881267451208329	13.145165857054147	3850961
3851891	Theory	a minimum area vlsi network for o(log n) time sorting	1984	-9.098602498781876	12.190993750238645	3851918
3852263	EDA	partitioning vlsi floorplans by staircase channels for global routing	1998	-8.061298323675585	11.300365410095697	3852290
3852416	Theory	towards quantum reversible ternary coded decimal adder	2017	-7.598151048784641	12.806769685255382	3852443
3852771	Embedded	"""comments on """"low-energy csmt carry generators and binary adders"""""""	2013	-8.203403057403017	12.621172931879746	3852798
3854025	EDA	fully parallel comparator for the moduli set {2n, 2n-1, 2n+1}	2011	-8.988755800000089	12.827516293234256	3854052
3854762	EDA	an optimal simultaneous diode/jumper insertion algorithm for antenna fixing	2006	-7.430754389402453	11.735113780872021	3854789
3855749	Logic	correction to: design of reverse converters for a new flexible rns five-moduli set \(\{2^{k}, 2^{n} - 1, 2^{n} + 1, 2^{n+1} - 1, 2^{n-1} - 1\}\) (n even)	2018	-9.110027803456989	12.37067542601778	3855776
3857382	Arch	parabolic synthesis methodology implemented on the sine function	2009	-8.921547400700689	13.184331481831286	3857409
3857421	EDA	feasible assignment of micro-bumps in 3d ics	2018	-7.633026766744107	11.507575459221675	3857448
3858685	EDA	a high-quality mixed-size analytical placer considering preplaced blocks and density constraints	2006	-7.511242459288192	11.368919257488825	3858712
3859471	Visualization	complexity of single-layer routing	1984	-8.276357926949	11.313183659902165	3859498
3860249	EDA	a gridless multi-layer area router	1994	-7.60011691492662	11.379622849209143	3860276
3860322	EDA	filling algorithms and analyses for layout density control	1999	-7.285425709671383	11.404466609252848	3860349
3861024	AI	area-time efficient end-around inverted carry adders	2012	-8.894810351278577	13.141583302581415	3861051
3862091	EDA	maximal delay reduction for rlc-based multi-source multi-sink bus with repeater insertion	2009	-7.307781239854747	12.329526379754677	3862118
3862714	EDA	an ir drop-driven placer for standard cells in a soc design	2005	-7.349874709970359	11.846154629744532	3862741
3863033	Arch	alignment network used for connecting a prime number of memory blocks with a power of 2 of processing elements	1981	-8.433064435881102	12.617774481737706	3863060
3863677	Arch	constant-time addition and simultaneous format conversion based on redundant binary representations	2001	-8.882387435712323	13.01188849217018	3863704
3863793	EDA	simulating a mesh with separable buses by a mesh with partitioned buses	1999	-9.124299806969931	12.428693289661375	3863820
3864875	EDA	resolving multiple responses in an associative memory	1964	-8.809183393412948	12.184056873765867	3864902
3864993	EDA	dual algorithms for vectorless power grid verification under linear current constraints	2011	-7.297250475214588	11.596822861725421	3865020
3865600	EDA	efficient hardware calculation of running statistics	2013	-8.977591825552636	13.15879344777626	3865627
3865774	EDA	a study on unroutable placement recognition	2014	-7.4930968267005005	11.353083566753723	3865801
3866290	EDA	area optimization algorithms in high-speed digital fir filter synthesis	2008	-8.619058257582099	12.813961155092134	3866317
3867352	EDA	a residue to mixed radix converter and error checker for a five-moduli residue number system	1984	-7.754373213852041	13.009559905179815	3867379
3867942	EDA	vyuha: a detailed router for multiple routing models	1991	-7.7254790765185986	11.401611656327612	3867969
3869310	EDA	nemo: a new implicit-connection-graph-based gridless router with multilayer planes and pseudo tile propagation	2007	-7.767951213340206	11.33699344737965	3869337
3870375	Theory	provably good performance-driven global routing	1992	-7.912012476302215	11.361904474107693	3870402
3871450	Web+IR	semi-lossless text compression.	2004	-8.759094588987788	11.473738630723341	3871477
3871671	Graphics	a high-speed sorting procedure	1960	-8.904464989985506	11.915757993618767	3871698
3872148	Arch	prime factor dft parallel processor using wafer scale integration	1985	-8.563985238942616	13.151008373188029	3872175
3873634	Theory	a theoretical framework for quantum image representation and data loading scheme	2013	-9.104741493326728	12.452045644940947	3873661
3873717	Theory	a signed bit-sequential multiplier	1986	-8.852007467437634	12.892877513411586	3873744
3874138	EDA	cycle time and slack optimization for vlsi-chips	1999	-7.512850472711053	11.35829151477543	3874165
3875646	EDA	design of reversible logic circuits by means of control gates	2000	-7.344536005519241	12.668601680396536	3875673
3876180	EDA	m×n booth encoded multiplier generator using optimized wallace trees	1993	-8.620386488936166	13.108190235304185	3876207
3876763	EDA	area efficient vlsi design with cells of controllable complexity	1993	-7.30225964937766	11.42188063153594	3876790
3877779	EDA	techniques for multilayer channel routing	1988	-7.668296881318879	11.357441535749116	3877806
3880339	EDA	multi-valued logic function implementation with novel current-mode logic gates	2002	-7.492669958420131	12.864122964954591	3880366
3881169	EDA	multi-pad power/ground network design for uniform distribution of ground bounce	1998	-7.328544882540619	11.817646921683712	3881196
3881192	EDA	an efficient algorithm for finding empty space for online fpga placement	2004	-8.621663473853621	11.419938608976596	3881219
3883346	Comp.	multioperand parallel decimal adder: a mixed binary and bcd approach	2007	-8.76316342383929	13.194954858444284	3883373
3883900	EDA	a multiple terminal net routing algorithm using failure prediction	1993	-7.7386633488366465	11.405296110891351	3883927
3886447	EDA	boosting very-high radix division with prescaling and selection by rounding	1999	-9.013507371542893	13.145285123705252	3886474
3887763	EDA	a binary multiplier using rtd based threshold logic gates	2003	-7.438966948989089	13.047466145260513	3887790
3890176	EDA	low depth carry lookahead addition using charge recycling threshold logic	2002	-7.60648320563492	13.085821061025438	3890203
3890206	EDA	design of low-power multiple constant multiplications using low-complexity minimum depth operations	2011	-8.441268904825353	13.091948610260289	3890233
3891520	HPC	a linear systolic array for lu decomposition	1994	-8.9242527488242	12.768134745128805	3891547
3892285	Web+IR	word-based self-indexes for natural language text	2012	-8.89746192801648	11.334772957281347	3892312
3892791	Theory	routing using a pyramid data structure	1989	-7.623181385248983	11.309177451350115	3892818
3892889	ML	block processing for rank order filtering using the rank order state machine architecture	1993	-8.982764032409493	12.838912558769461	3892916
3893570	Crypto	new systolic modular multiplication architecture for efficient montgomery multiplication	2015	-8.312683604501004	12.962046388668098	3893597
3894749	EDA	x-clock routing based on pattern matching	2008	-7.463843207444638	11.494898734019351	3894776
3895937	EDA	a pattern-based routing algorithm for a novel electronic system prototyping platform	2018	-7.270503313941505	11.461458850905435	3895964
3896326	EDA	a modulo p checked self-checking carry select adder	2003	-7.818426841819665	12.95896145795722	3896353
3896973	HPC	performance of parallel two-pass mdl context tree algorithm	2014	-9.095452439493815	11.78942574241868	3897000
3899616	EDA	can recursive bisection alone produce routable placements?	2000	-7.359337356895834	11.419687776971655	3899643
3900453	Arch	optimal three-layer channel routing	1984	-7.855792644719608	11.408638268396885	3900480
3902018	ML	collection-based compression using discovered long matching strings	2011	-8.803014739237849	11.301026390616537	3902045
3903785	EDA	complex square root with operand prescaling	2004	-9.073872275878623	13.076989031830845	3903812
3904559	EDA	a fast algorithm for identifying good buffer insertion candidate locations	2004	-7.684822235671178	11.390354499019448	3904586
3905579	EDA	legalizing a placement with minimum total movement	2004	-7.465392562225658	11.294179677739999	3905606
3909867	EDA	multi-way fsm decomposition based on interconnect complexity	1993	-8.557050486183023	12.314609401666806	3909894
3910172	EDA	analog low-voltage current-mode implementation of digital logic gates	2002	-7.595568920289232	12.987645895861414	3910199
3910181	Arch	topology optimization of interconnection networks	2006	-7.279693946724278	11.98828895758678	3910208
3910197	HPC	on the improved implementations and performance evaluation of digit-by-digit integer restoring and non-restoring cube root algorithms	2016	-9.003556865009179	13.196478034688536	3910224
3910259	EDA	estimation of wirelength reduction for lambda-geometry vs. manhattan placement and routing	2003	-7.555871365129452	11.605737839941705	3910286
3910536	Arch	fpga-based vector processing for solving sparse sets of equations	2005	-8.863762004578524	12.727931210829114	3910563
3911006	Arch	a parallel method for the computation of matrix exponential based on truncated neumann series	2017	-9.090990522725487	12.759824950619345	3911033
3911575	HPC	efficient implementation of regular parallel adders for binary signed digit number representations	1992	-8.5368937195238	12.889638121587634	3911602
3911693	EDA	measuring routing congestion for multi-layer global routing	2000	-7.413595975502705	11.541175617104711	3911720
3912261	EDA	multi-pads, single layer power net routing in vlsi circuits	1988	-7.380568570473452	11.401936968690965	3912288
3912333	EDA	integer multipliers with overflow detection	2006	-8.722568246904451	12.944581167957466	3912360
3912513	EDA	via design rule consideration in multi-layer maze routing algorithms	1999	-7.692072942009358	11.371470105968154	3912540
3913291	Theory	dz: a text compression algorithm for natural languages	1992	-8.941720640204066	11.451801825477135	3913318
3913384	Theory	long edges in the layouts of shuffle-exchange and cube-connected cycles graphs	1986	-8.585920981887321	11.618929638638434	3913411
3913927	EDA	congestion minimization in modern placement circuits	2007	-7.456273702253458	11.562574427802401	3913954
3915584	EDA	single-probe traversal optimization for testing of mcm substrate interconnections	1999	-7.571398886197572	11.451082545560215	3915611
3915771	EDA	a gridless routing system with nonslicing floorplanning-based crosstalk reduction on gridless track assignment	2011	-7.528680080332358	11.542506500370006	3915798
3916081	PL	efficient and formally proven reduction of large integers by small moduli	2010	-8.971947936020713	12.734415110850627	3916108
3916612	Theory	deriving algorithms on reconfigurable networks based on function decomposition	1993	-8.82705169814383	13.156322152790407	3916639
3916947	Vision	fast pattern-matching via k-bit filtering based text decomposition	2012	-8.994379414727359	11.335546849032529	3916974
3917404	EDA	routability driven via assignment method for 2-layer ball grid array packages	2009	-7.537772039339797	11.468457771340097	3917431
3918106	EDA	the fully-serial pipelined multiplier	2011	-8.938610233939965	12.938851088915431	3918133
3922093	EDA	partitioning exploration for automated mapping of discrete cosine transforms onto distributed hardware architectures	2007	-8.717711935119535	12.63730934261558	3922120
3922191	EDA	high performance global placement and legalization accounting for fence regions	2015	-7.432711968167157	11.498509273201575	3922218
3922583	EDA	construction of rectilinear steiner minimum trees with slew constraints over obstacles	2012	-7.547053817829764	11.558826992004175	3922610
3924639	Arch	pipelined computation of very large word-length lns addition/subtraction computation with exponential convergence rate	2009	-9.030679701451858	13.002621204472055	3924666
3926457	EDA	channel routing of multiterminal nets	1987	-8.223964512581476	11.365629202359091	3926484
3927607	EDA	a fast compact prefix encoding for pattern matching in limited resources devices	2010	-8.873869005025323	11.460075736405333	3927634
3928722	Theory	a study of record packing methods	1987	-9.020770370437976	11.618841153708408	3928749
3930984	EDA	a fast multilayer general area router for mcm designs	1992	-7.7527384380431865	11.417693481735663	3931011
3931609	Theory	routing in a rectangle with k-ary overlap	1992	-8.451664414236754	11.28754240166641	3931636
3933803	HCI	on partitioning vs. placement rent properties	2001	-7.366248184819613	11.444090747340548	3933830
3934116	Theory	analysis of suitability for pseudorandom bist of the rc6 cipher	2002	-8.685909379784487	12.411452510119464	3934143
3935593	EDA	layer assignment of escape buses with consecutive constraints in pcb designs	2017	-7.750157896138859	11.345540042703377	3935620
3936352	Robotics	the application of bit-serial cordic computational units to the design of inverse kinematics processors	1988	-8.871740977790921	13.007466377903693	3936379
3937158	EDA	cost effective realization of xor logic in qca	2017	-7.2638910119772575	13.070959918910553	3937185
3937967	Robotics	a compact look-up table structure for low-level binary image processing	1998	-8.602306456469739	12.670668311164153	3937994
3938506	Vision	compression of three-state data serial streams by means of a parallel lfsr signature analyzer	1986	-8.39273241543102	12.822842224095302	3938533
3940172	EDA	a novel approach to design bcd adder and carry skip bcd adder	2008	-7.630511475539106	13.025989525745224	3940199
3941530	Theory	lzp: a new data compression algorithm	1996	-8.963486473119211	11.520484553700205	3941557
3942341	EDA	congestion-driven placement using a new multi-partitioning heuristic	1990	-7.4434637237002015	11.443214547265454	3942368
3943894	HPC	a many processing element framework for the discrete fourier transform	2010	-9.003832256490751	13.177841935154134	3943921
3945351	ML	burrows-wheeler compression with variable length integer codes	2002	-9.015271412915801	11.554351176059921	3945378
3946909	EDA	high-speed clock network sizing optimization based on distributed rc and lossy rlc interconnect models	1996	-7.419420275024537	11.78941293928476	3946936
3948022	Theory	asynchronous parallel prefix computation	1998	-9.100123559240057	11.520254484281335	3948049
3948230	Web+IR	data compression of large document data bases	1975	-8.828749362904725	11.32581782437402	3948257
3948297	EDA	crosstalk- and performance-driven multilevel full-chip routing	2005	-7.376083904314579	11.60272670483149	3948324
3948689	ML	using inter-file similarity to improve intra-file compression	2014	-8.723247175482308	11.293371704950163	3948716
3948827	Theory	speeding up the systolic design in bidirectional linear arrays	2000	-8.940470889843573	12.357497031950428	3948854
3950917	Web+IR	unique-order interpolative coding for fast querying and space-efficient indexing in information retrieval systems	2006	-8.86260690519833	11.309273392246025	3950944
3951418	DB	a search memory for many-to-many comparisons	1973	-8.887167138571241	11.522808005769045	3951445
3951525	Web+IR	decoding prefix codes	2006	-9.149352039973405	11.56803510170534	3951552
3952040	PL	on two conversion methods of decimal-to-binary	2013	-8.833440186657358	12.83165396472783	3952067
3952666	ECom	a dormant subcircuit model for maximizing iteration latency	1988	-8.131106291671845	12.793426489583938	3952693
3952719	HPC	exhaustive test pattern generation using cyclic codes	1988	-8.540962823157535	12.88002681008358	3952746
3953590	ML	text compression via alphabet re-representation	1999	-8.977892367848646	11.450293409976425	3953617
3953695	EDA	analysis of precision for scaling the intermediate variables in fixed-point arithmetic circuits	2010	-9.029745508966037	13.026188411074235	3953722
3954318	EDA	efficient generation of short and fast repeater tree topologies	2006	-7.312957882147195	11.81111153011902	3954345
3954398	EDA	an efficient aopproach to constrained via minimization for two-layer vlsi routing	1999	-7.6016822464244305	11.370629975931356	3954425
3954572	Web+IR	word-based compression methods and indexing for text retrieval systems	1999	-8.78546607506342	11.360547141661662	3954599
3956778	EDA	dummy fill aware buffer insertion after layer assignment based on an effective estimation model	2008	-7.275331167540743	11.937652317329668	3956805
3957289	EDA	efficient provably good opc modeling and its applications to interconnect optimization	2010	-7.428806080292053	11.502099075265114	3957316
3957444	EDA	on the problem of gate assignment under different rise and fall delays	2003	-7.37012704713624	11.402810770057275	3957471
3959362	HPC	an even faster systolic array for matrix multiplication	1989	-8.909509673653732	12.460870635554034	3959389
3960255	Theory	power/ground networks in vlsi: are general graphs better than trees?	1992	-7.459039268778723	11.484320571761064	3960282
3961121	EDA	performance and rlc crosstalk driven global routing	2004	-7.512796040328575	11.382640399535596	3961148
3962195	EDA	power optimization in current mode circuits	2005	-7.374096635563023	13.159558240583609	3962222
3962253	Arch	on the systematic creation of faithfully rounded truncated multipliers and arrays	2014	-8.532876350226955	12.704682831383915	3962280
3962850	Theory	multiplication of complex numbers encoded as polynomials	1991	-9.151293483327192	12.753490777786114	3962877
3963922	Visualization	a two's complement array multiplier using true values of the operands	1983	-8.95448123761679	12.830963404732248	3963949
3964663	EDA	pin assignment in automated printed circuit board design	1972	-7.491200373601871	11.37169503771312	3964690
3965225	EDA	meeting delay constraints in dsm by minimal repeater insertion	2000	-7.34438018087609	11.316918380091744	3965252
3965711	HCI	two's complement multiplication in binary parallel digital computers	1955	-8.736586914096405	12.270836827581006	3965738
3966372	Arch	multi-port interconnection networks for radix-r algorithms	2001	-8.947188306943701	12.931425631135975	3966399
3967974	EDA	analysis and synthesis of weighted-sum functions	2006	-8.906814573860473	12.765955159631641	3968001
3971210	EDA	optimization of arithmetic datapaths with finite word-length operands	2007	-8.51839271432583	13.10607416934601	3971237
3972418	EDA	systolic product-sum circuit for gf ((2 2 ) m ) using neuron mosfets	2005	-7.963142620641806	13.109005299012122	3972445
3973535	EDA	lower bound estimation on the numbers of lut blocks and micro-registers for time-mulitplexed fpga synthesis	2003	-8.27498607077049	12.805205472854775	3973562
3973850	Visualization	systematic ieee rounding method for high-speed floating-point multipliers	2004	-9.163182008257412	13.031166164546224	3973877
3974813	PL	short note on costs of floating point operations on current x86-64 architectures: denormals, overflow, underflow, and division by zero	2015	-8.84743032909723	12.831107560601197	3974840
3975692	EDA	circular-contour-based obstacle-aware macro placement	2016	-7.442010375073456	11.507379190120256	3975719
3976195	PL	widening integer arithmetic	2004	-8.769690514924426	12.232112472926865	3976222
3976943	NLP	universal text preprocessing and postprocessing for ppm using alphabet adjustment	2014	-8.957499377364744	11.465170827784078	3976970
3978344	EDA	an efficient data structure for maxplus merge in dynamic programming	2006	-7.8837761001308575	11.286525171214265	3978371
3979019	EDA	implementing true random number generators in fpgas by chip filling	2009	-7.686301481799463	12.365926278469756	3979046
3979724	HPC	array size anomaly of problem-size independent systolic arrays for matrix-vector multiplication	1991	-8.90258556519209	12.62596335767376	3979751
3979743	Crypto	an efficient divider architecture over gf(2m) for elliptic curve cryptography	2004	-8.346275336389951	13.024238012030349	3979770
3981206	Theory	a vlsi chip for the winograd/prime factor algorithm to compute the discrete fourier transform	1986	-8.950941999381731	13.165041196635269	3981233
3981773	EDA	efficient approaches for designing reversible binary coded decimal adders	2008	-7.6656872760944905	12.950129217358535	3981800
3981794	Crypto	mixed radix-2 and high-radix rns bases for low-power multiplication	2008	-9.125497178991868	13.126255360975707	3981821
3982625	EDA	a practical detailed placement algorithm under multi-cell spacing constraints	2018	-7.538665433880122	11.431375136465931	3982652
3982873	EDA	fast algorithm for performance-oriented steiner routing	1995	-7.790756280697807	11.511963043127015	3982900
3983875	AI	partitioning-based decoupling capacitor budgeting via sequence of linear programming	2007	-7.300135827746493	11.581128862228406	3983902
3984358	NLP	enhanced word-based block-sorting text compression	2002	-9.000423687013154	11.478667826425989	3984385
3985092	DB	cache-efficient string sorting using copying	2006	-9.055208567442516	11.365527859607232	3985119
3987833	Arch	a channelless, multilayer router	1988	-7.510987823754008	11.428410268973279	3987860
3988406	Robotics	reinforced intelligent dictionary-based encoding scheme	2014	-8.950619475757719	11.496012888533215	3988433
3989414	EDA	curvilinear detailed routing with simultaneous wire-spreading and wire-fattening	1999	-7.7276616862177345	11.42789746356189	3989441
3989530	Robotics	quaternary universal-literal cam for cellular logic image processing	1996	-7.549522257591421	13.061724279931939	3989557
3990195	EDA	ir to routing challenge and solution for interposer-based design	2015	-7.470749974252347	11.551579729681384	3990222
3990346	Theory	area and time efficient modular multiplication of large integers	2003	-9.073725869915368	13.12607550043292	3990373
3990420	EDA	internal connection problem in large optimized plas	1983	-7.609795480213339	11.493351873676716	3990447
3990460	Embedded	a new self-checking multiplier by use of a code-disjoint sum-bit duplicated adder	2004	-7.842301502131402	13.140344123710909	3990487
3991559	EDA	a new approach to wiring layouts	1991	-7.437524902738287	11.314059119326828	3991586
3993038	ML	techniques for fast cmos-based conditional sum adders	1994	-8.187694487207057	12.843649508485136	3993065
3995119	Arch	constant number serial pipeline multipliers	2000	-9.110776565137359	13.13997213595199	3995146
3997264	Graphics	real-time implementation of the split-radix fft - an algorithm to efficiently construct local butterfly modules	1998	-8.964765408196453	12.879444584894472	3997291
3997997	EDA	an efficient incremental algorithm for min-area retiming	2008	-7.2461141181606274	11.369853319619036	3998024
3998020	Theory	a direct combination of the prim and dijkstra constructions for improved performance-driven global routing	1993	-7.724574667437517	11.377906238748539	3998047
3998594	EDA	buffer allocation algorithm with consideration of routing congestion	2004	-7.365901952928603	11.612806037142944	3998621
4001429	EDA	arithmetic optimization using carry-save-adders	1998	-8.204591833273863	13.06016536485564	4001456
4001495	Arch	application of bit-level pipelining to delay insensitive null convention adders	2007	-8.675315379149769	12.895420449407856	4001522
4001914	DB	joins on encoded and partitioned data	2014	-8.649133970938022	11.435457633954332	4001941
4004593	Arch	a numerically stable pipeline net vlsi architecture for the isomorphic hopfield model	1993	-9.149218761825061	12.806137382411597	4004620
4006983	EDA	hough transform algorithm for fpga implementation	2001	-8.88798513239979	12.931766781683281	4007010
4008078	EDA	automated module placement and wire routeing according to a structured biplanar scheme in printed boards	1973	-7.5935962342273085	11.303278937395786	4008105
4010106	AI	a systolic algorithm for connected word recognition	1982	-8.810871576832797	12.445389492886074	4010133
4010397	EDA	path-delay constrained floorplanning: a mathematical programming approach for initial placement	1989	-7.304829459554244	11.294720349141604	4010424
4011904	Arch	modulo-free architecture for binary to residue transformation with respect to {2m-1, 2m, 2m+1} moduli set	1994	-8.577086244680402	13.179664758111734	4011931
4013590	Arch	some results concerning data routing in array processors	1980	-9.053120315677695	12.134900161772785	4013617
4014805	EDA	a threshold logic-based reconfigurable logic element with a new programming technology	2000	-7.410815067815401	13.190073393524635	4014832
4015588	EDA	a progressive-ilp based routing algorithm for cross-referencing biochips	2008	-7.481688045236313	11.317413056841866	4015615
4020112	HCI	considerations in the design of a high speed decimal unit	1972	-8.703615663128453	13.059377866501556	4020139
4023667	EDA	understanding variance propagation in stochastic computing systems	2012	-8.665539485066036	12.952860504239938	4023694
4023819	Theory	parallel processing of encoded bit strings	1988	-9.014813283214194	11.417956643126278	4023846
4024141	EDA	a new class of obstacle aware steiner routing in 3d integrated circuits	2012	-7.575383329342586	11.360712852049408	4024168
4025497	Arch	a multi-dimensional interconnection network for simd architectures	1994	-8.950698978709454	12.43593173659755	4025524
4027302	EDA	a fast routability-driven router for fpgas	1998	-7.290129206042977	11.695961378209276	4027329
4027579	EDA	asymptotically zero energy computing using split-level charge recovery logic	1994	-7.276122772510003	13.040597673561313	4027606
4028131	ECom	some notes on logical binary counters	1955	-8.770554532163809	12.013317509860329	4028158
4029004	EDA	logic programming approaches for routing fault-free and maximally-parallel wavelength routed optical networks on chip (application paper)	2017	-7.302972269056008	11.488455289776844	4029031
4030023	EDA	synthesis of quasi-cascade orthogonal digital filters via state-state technique	1994	-9.05108457697595	13.003703819418122	4030050
4031032	EDA	non-ram-based architectural designs of wavelet-based digital systems based on novel nonlinear i/o data space transformations	2005	-9.05908138930272	13.03949199685936	4031059
4031653	Graphics	another method of converting from hexadecimal to decimal	1970	-8.918758195394924	12.232583189342424	4031680
4032010	EDA	design of the cyclic encode and decode generator based on single chip microcomputer	2008	-8.629785511946746	13.01557191438946	4032037
4033300	EDA	a flexible data structure for efficient buffer insertion	2004	-8.047863143551071	11.42593263466375	4033327
4033311	HPC	a realizable parallel rls parameter estimator	1996	-9.094803482803478	12.993336213891597	4033338
4035251	Embedded	the logic of modulo 2k + 1 adders	1975	-8.564323782714819	12.336991964144962	4035278
4036084	HPC	observations on compressing text files of varying length	2008	-9.013540297336974	11.550979627171884	4036111
4036489	EDA	post-placement pin optimization	2005	-7.271668818485613	11.6060874832623	4036516
4036787	Arch	efficient and scalable quicksort on a linear array with a reconfigurable pipelined bus system	1998	-9.141390934292907	12.1366571442296	4036814
4037132	Arch	a novel approach to perform reversible addition/subtraction operations using deoxyribonucleic acid	2014	-7.664442585362787	12.51065032013688	4037159
4039858	Arch	a case study of algorithm implementation in reconfigurable hardware and software	1997	-9.006340730734276	13.065346707321675	4039885
4040495	Arch	serial integer arithmetic with magnetic bubbles	1977	-7.738739533572872	12.569534078925916	4040522
4041239	EDA	on the behavior of congestion minimization during placement	1999	-7.529923046232339	11.406484565975289	4041266
4041657	EDA	a fast general slew constrained minimum cost buffering algorithm	2009	-7.354330954705628	11.52538974466058	4041684
4042432	EDA	triple patterning aware detailed placement with constrained pattern assignment	2014	-7.525659806343683	11.511895772247026	4042459
4044506	Web+IR	lightweight natural language text compression	2006	-8.924528557249149	11.410701045285306	4044533
4046184	EDA	reclaiming over-the-ip-block routing resources with buffering-aware rectilinear steiner minimum tree construction	2012	-7.493181617107187	11.622133386098444	4046211
4046785	EDA	a scalable routability-driven analytical placer with global router integration for fpgas (abstract only)	2014	-7.360473221966587	11.425115675863605	4046812
4048345	Arch	interconnections between processors and memory modules using the shuffle-exchange network	1976	-8.959855941940805	12.699303493505804	4048372
4049688	EDA	logic-in-control-architecture-based reconfigurable vlsi using multiple-valued differential-pair circuits	2010	-7.5218956819215	13.144873109398867	4049715
4052327	Web+IR	development of a novel compressed index-query web search engine model	2011	-8.656298004408555	11.468880000374694	4052354
4053157	ML	an improved lossless group compression algorithm for seismic data in seg-y and miniseed file formats	2017	-8.688057718441208	11.465839767212923	4053184
4054238	Arch	lossless trace compression	2001	-8.621198452615621	11.452309174981284	4054265
4055517	EDA	design methodologies for reversible logic based barrel shifters	2016	-7.780772708258285	12.955260987421566	4055544
4058653	EDA	preferred direction steiner trees	2002	-7.865560704723314	11.297638831188172	4058680
4059073	NLP	a succinct n-gram language model	2009	-8.88100021338174	11.325366653093116	4059100
4059656	HPC	near optimal embedding of binary tree architecture in vlsi	1988	-8.940157406797278	12.377946600675859	4059683
4059935	EDA	pcb escape routing and layer minimization for digital microfluidic biochips	2017	-7.537167438954547	11.481397617838883	4059962
4060472	EDA	towards integration of quadratic placement and pin assignment	2005	-7.314901072049991	11.341343979593006	4060499
4061153	ML	improvements to burrows-wheeler compression algorithm	2000	-9.034517950538053	11.460062349591073	4061180
4061417	Embedded	automated parallel-pipeline structure of fft hardware design for real-time multidimensional signal processing	1998	-8.883097060510835	12.77566202022108	4061444
4062252	Arch	a systolic helix for matrix triangularisation with partial pivoting	1990	-8.95983827620065	12.649013859357119	4062279
4063304	HPC	optimally scaling permutation routing on reconfigurable linear arrays with optical buses	2000	-8.834250896279915	12.361134032992494	4063331
4064626	EDA	track routing optimizing timing and yield	2011	-7.382451235430938	11.38129115957319	4064653
4065541	Robotics	an on-line error-detectable array divider with a redundant binary representation and a residue code	1988	-8.622286578150451	13.025795846955976	4065568
4066333	EDA	chameleon: a new multi-layer channel router	1986	-7.676339216327244	11.428853223548925	4066360
4066471	EDA	a graph theoretic approach to feed-through pin assignment	1995	-7.956774209184253	11.387747973786153	4066498
4068432	HPC	minimizing area of vlsi power distribution networks using river formation dynamics	2018	-7.334256985286924	11.401219146657288	4068459
4068707	EDA	wiring space and length estimation in two-dimensional arrays	2000	-7.790758360758733	11.302003962939484	4068734
4070553	Arch	permutations on illiac iv-type networks	1986	-9.080787611884775	12.526319118938426	4070580
4071420	EDA	a delay metric for rc circuits based on the weibull distribution	2002	-7.827398191581737	11.970467955819206	4071447
4071913	EDA	history-based vlsi legalization using network flow	2010	-7.25842177985235	11.616739095773706	4071940
4072132	EDA	algorithms for an fpga switch module routing problem with application to global routing	1997	-7.435287189331428	11.409406461842163	4072159
4072572	Theory	the idle column method: design construction, properties and comparisons	2002	-8.863513885980504	11.784733992047295	4072599
4073004	Crypto	searching for nonlinear feedback shift registers with parallel computing	2013	-9.148998342880569	12.673740006475313	4073031
4073501	EDA	dsa-compliant routing for two-dimensional patterns using block copolymer lithography	2016	-7.646578542993255	11.488719276931429	4073528
4074764	EDA	multilevel approach to full-chip gridless routing	2001	-7.549220996748979	11.452782020787025	4074791
4074967	Graphics	"""""""overturned-stairs"""" adder trees and multiplier design"""	1992	-8.058831235542867	12.18137384879303	4074994
4075440	HPC	a versatile systolic array for matrix computations	1985	-9.046436438866928	12.89191991787657	4075467
4076685	EDA	multi-valued logic pass gate network using neuron-mos transistors	2000	-7.483919695469988	13.189426504066295	4076712
4076935	EDA	escape routing for dense pin clusters in integrated circuits	2007	-7.570167967160008	11.452619783346169	4076962
4077357	Theory	application of arithmetic coding to compression of vlsi test data	2005	-8.388755306580657	12.099983189386268	4077384
4080531	EDA	a provably tight delay-driven concurrently congestion mitigating global routing algorithm	2015	-7.539609954426023	11.41706264723456	4080558
4082208	EDA	modulo 3 residue checker: new results on performance and cost	1988	-7.571759083855843	12.89904915483397	4082235
4082445	Vision	partial rerouting algorithm for reconfigurable vlsi arrays	2003	-7.350539937028687	11.61020713148998	4082472
4083822	EDA	an effective triple patterning aware grid-based detailed routing approach	2015	-7.592477835261843	11.388687196115873	4083849
4084044	SE	a software library for reliable online-arithmetic with rational numbers	2008	-8.922900887329805	12.687941702497124	4084071
4084469	EDA	dummy-feature placement for chemical-mechanical polishinguniformity in a shallow-trench isolation process	2002	-7.641126003110043	11.925564467892444	4084496
4085502	Networks	systematic ip prefix assignment for compact router forwarding tables	2017	-7.444549492688633	11.541777977442555	4085529
4085558	Web+IR	compact auxiliary dictionaries for incremental compression of large repositories	2014	-8.789504529640354	11.374844401202806	4085585
4085606	EDA	a robust mixed-size legalization and detailed placement algorithm	2008	-7.4060758021558515	11.516800908007136	4085633
4086208	EDA	on-chip optical channel routing for signal loss minimization	2018	-7.640809040028641	11.669270905061165	4086235
4087863	Visualization	a vlsi residue arithmetic multiplier	1982	-8.566822066058979	13.19454425769817	4087890
4089179	Arch	on the np-completeness of regular 2-d fpga routing architectures and a novel solution	1994	-7.606247678812528	11.616632138537462	4089206
4089443	PL	maximally fast and arbitrarily fast implementation of linear computations	1992	-8.889448453775689	12.184324726882615	4089470
4089554	Theory	optimal fast hashing	2009	-8.984830236905475	11.683105862765204	4089581
4089691	EDA	fast word-level power models for synthesis of fpga-based arithmetic	2006	-7.367309233496113	12.965826108229143	4089718
4089886	Arch	a universal arithmetic building element (abe) and design methods for arithmetic processors	1970	-8.97650643895518	12.644143276806341	4089913
4090129	EDA	configuration tools for a new multilevel hierarchical fpga	2006	-7.535828124587603	11.514548609258306	4090156
4090268	Theory	quasi-universal switch matrices for fpd design	1999	-7.631473893255336	11.406233255144185	4090295
4090575	Crypto	completely redundant modular exponentiation by operand changing	2005	-8.254569334853405	12.795659437693304	4090602
4090623	DB	two diet plans for fat pdf	2003	-8.821289073427305	11.559498099949213	4090650
4096399	EDA	quotient prediction for low power division	2013	-8.297027682561069	13.157253449490705	4096426
4096571	EDA	toward formal design of practical cryptographic hardware based on galois field arithmetic	2014	-8.16757181926986	13.155698168179347	4096598
4096949	Arch	a new binary floating-point division algorithm and its software implementation on the st231 processor	2009	-8.983455731456205	13.04099610225077	4096976
4097255	Theory	simulation of meshes with separable buses by meshes with multiple partitioned buses	2004	-9.115579570198703	12.435551537082693	4097282
4097269	EDA	victor: a three-layer over-the-cell router	1993	-7.548138266558097	11.40369208187801	4097296
4098056	HPC	a ultra fast euclidean division algorithm for prime memory systems	1991	-8.633603660533625	12.602145047856533	4098083
4098137	Theory	minimum separation for single-layer channel routing	1992	-7.988980464283397	11.323890958228759	4098164
4100201	EDA	an optimum layer assignment for routing in ics and pcbs	1981	-7.5564615103918245	11.399380063134394	4100228
