// Seed: 1570306950
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_6;
  module_2(
      id_2, id_1, id_1, id_2, id_1, id_3
  );
  wire id_7;
  assign id_6 = 1'b0;
  assign id_2 = id_6 ? id_4 : id_5;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input tri1 id_2
);
  wire id_4;
  module_0(
      id_4, id_4, id_4, id_4, id_4
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
