// Seed: 3000312794
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17;
  logic id_18;
  type_21(
      1, 1, (id_11)
  );
  assign id_1 = (1);
  type_22(
      1, 1, 1'b0
  );
endmodule
