// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module GenerateProof_EvalCircuit_Pipeline_VITIS_LOOP_100_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        witness_TVALID,
        d_strm_TREADY,
        d_strm_cp_din,
        d_strm_cp_full_n,
        d_strm_cp_write,
        d_strm_cp_num_data_valid,
        d_strm_cp_fifo_cap,
        witness_TDATA,
        witness_TREADY,
        extended_witness_address0,
        extended_witness_ce0,
        extended_witness_we0,
        extended_witness_d0,
        u_0_address0,
        u_0_ce0,
        u_0_q0,
        u_1_address0,
        u_1_ce0,
        u_1_q0,
        d_strm_TDATA,
        d_strm_TVALID
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   witness_TVALID;
input   d_strm_TREADY;
output  [0:0] d_strm_cp_din;
input   d_strm_cp_full_n;
output   d_strm_cp_write;
input  [2:0] d_strm_cp_num_data_valid;
input  [2:0] d_strm_cp_fifo_cap;
input  [7:0] witness_TDATA;
output   witness_TREADY;
output  [18:0] extended_witness_address0;
output   extended_witness_ce0;
output   extended_witness_we0;
output  [0:0] extended_witness_d0;
output  [17:0] u_0_address0;
output   u_0_ce0;
input  [0:0] u_0_q0;
output  [17:0] u_1_address0;
output   u_1_ce0;
input  [0:0] u_1_q0;
output  [7:0] d_strm_TDATA;
output   d_strm_TVALID;

reg ap_idle;
reg d_strm_cp_write;
reg witness_TREADY;
reg d_strm_TVALID;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln100_fu_135_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    witness_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    d_strm_TDATA_blk_n;
reg    d_strm_cp_blk_n;
reg   [10:0] i_21_reg_207;
reg    ap_block_pp0_stage0_11001;
wire   [63:0] zext_ln100_1_fu_157_p1;
wire   [63:0] zext_ln100_fu_168_p1;
reg   [10:0] i_fu_64;
wire   [10:0] add_ln100_fu_141_p2;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_i_21;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] d_fu_188_p2;
reg    u_0_ce0_local;
reg    u_1_ce0_local;
reg    extended_witness_we0_local;
wire   [0:0] trunc_ln102_fu_175_p1;
reg    extended_witness_ce0_local;
wire   [9:0] lshr_ln_fu_147_p4;
wire   [0:0] trunc_ln100_fu_172_p1;
wire   [0:0] select_ln103_fu_180_p3;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 i_fu_64 = 11'd0;
#0 ap_done_reg = 1'b0;
end

GenerateProof_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln100_fu_135_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            i_fu_64 <= add_ln100_fu_141_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            i_fu_64 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        i_21_reg_207 <= ap_sig_allocacmp_i_21;
    end
end

always @ (*) begin
    if (((icmp_ln100_fu_135_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (ap_start_int == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_loop_init == 1'b1))) begin
        ap_sig_allocacmp_i_21 = 11'd0;
    end else begin
        ap_sig_allocacmp_i_21 = i_fu_64;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_strm_TDATA_blk_n = d_strm_TREADY;
    end else begin
        d_strm_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_strm_TVALID = 1'b1;
    end else begin
        d_strm_TVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_strm_cp_blk_n = d_strm_cp_full_n;
    end else begin
        d_strm_cp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        d_strm_cp_write = 1'b1;
    end else begin
        d_strm_cp_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        extended_witness_ce0_local = 1'b1;
    end else begin
        extended_witness_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        extended_witness_we0_local = 1'b1;
    end else begin
        extended_witness_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u_0_ce0_local = 1'b1;
    end else begin
        u_0_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u_1_ce0_local = 1'b1;
    end else begin
        u_1_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        witness_TDATA_blk_n = witness_TVALID;
    end else begin
        witness_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        witness_TREADY = 1'b1;
    end else begin
        witness_TREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln100_fu_141_p2 = (ap_sig_allocacmp_i_21 + 11'd1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_block_state2_pp0_stage0_iter1));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((d_strm_cp_full_n == 1'b0) | (d_strm_TREADY == 1'b0) | (witness_TVALID == 1'b0));
end

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign ap_ready = ap_ready_sig;

assign d_fu_188_p2 = (trunc_ln102_fu_175_p1 ^ select_ln103_fu_180_p3);

assign d_strm_TDATA = d_fu_188_p2;

assign d_strm_cp_din = d_fu_188_p2;

assign extended_witness_address0 = zext_ln100_fu_168_p1;

assign extended_witness_ce0 = extended_witness_ce0_local;

assign extended_witness_d0 = trunc_ln102_fu_175_p1;

assign extended_witness_we0 = extended_witness_we0_local;

assign icmp_ln100_fu_135_p2 = ((ap_sig_allocacmp_i_21 == 11'd1601) ? 1'b1 : 1'b0);

assign lshr_ln_fu_147_p4 = {{ap_sig_allocacmp_i_21[10:1]}};

assign select_ln103_fu_180_p3 = ((trunc_ln100_fu_172_p1[0:0] == 1'b1) ? u_1_q0 : u_0_q0);

assign trunc_ln100_fu_172_p1 = i_21_reg_207[0:0];

assign trunc_ln102_fu_175_p1 = witness_TDATA[0:0];

assign u_0_address0 = zext_ln100_1_fu_157_p1;

assign u_0_ce0 = u_0_ce0_local;

assign u_1_address0 = zext_ln100_1_fu_157_p1;

assign u_1_ce0 = u_1_ce0_local;

assign zext_ln100_1_fu_157_p1 = lshr_ln_fu_147_p4;

assign zext_ln100_fu_168_p1 = i_21_reg_207;

endmodule //GenerateProof_EvalCircuit_Pipeline_VITIS_LOOP_100_1
