|ex03
P_UPCO <= CPU:cpu.P_UPCO
P_RO <= CPU:cpu.P_RO
P_RAMO <= CPU:cpu.P_RAMO
PCO[0] <= CPU:cpu.PCO
PCO[1] <= CPU:cpu.PCO
PCO[2] <= CPU:cpu.PCO
PCO[3] <= CPU:cpu.PCO
PCO[4] <= CPU:cpu.PCO
PCO[5] <= CPU:cpu.PCO
PCO[6] <= CPU:cpu.PCO
PCO[7] <= CPU:cpu.PCO
PCO[8] <= CPU:cpu.PCO
PCO[9] <= CPU:cpu.PCO
PCO[10] <= CPU:cpu.PCO
PCO[11] <= CPU:cpu.PCO
PCO[12] <= CPU:cpu.PCO
PCO[13] <= CPU:cpu.PCO
PCO[14] <= CPU:cpu.PCO
PCO[15] <= CPU:cpu.PCO
R2O[0] <= CPU:cpu.R2O
R2O[1] <= CPU:cpu.R2O
R2O[2] <= CPU:cpu.R2O
R2O[3] <= CPU:cpu.R2O
R2O[4] <= CPU:cpu.R2O
R2O[5] <= CPU:cpu.R2O
R2O[6] <= CPU:cpu.R2O
R2O[7] <= CPU:cpu.R2O
R2O[8] <= CPU:cpu.R2O
R2O[9] <= CPU:cpu.R2O
R2O[10] <= CPU:cpu.R2O
R2O[11] <= CPU:cpu.R2O
R2O[12] <= CPU:cpu.R2O
R2O[13] <= CPU:cpu.R2O
R2O[14] <= CPU:cpu.R2O
R2O[15] <= CPU:cpu.R2O
R6O[0] <= CPU:cpu.R6O
R6O[1] <= CPU:cpu.R6O
R6O[2] <= CPU:cpu.R6O
R6O[3] <= CPU:cpu.R6O
R6O[4] <= CPU:cpu.R6O
R6O[5] <= CPU:cpu.R6O
R6O[6] <= CPU:cpu.R6O
R6O[7] <= CPU:cpu.R6O
R6O[8] <= CPU:cpu.R6O
R6O[9] <= CPU:cpu.R6O
R6O[10] <= CPU:cpu.R6O
R6O[11] <= CPU:cpu.R6O
R6O[12] <= CPU:cpu.R6O
R6O[13] <= CPU:cpu.R6O
R6O[14] <= CPU:cpu.R6O
R6O[15] <= CPU:cpu.R6O
R7O[0] <= CPU:cpu.R7O
R7O[1] <= CPU:cpu.R7O
R7O[2] <= CPU:cpu.R7O
R7O[3] <= CPU:cpu.R7O
R7O[4] <= CPU:cpu.R7O
R7O[5] <= CPU:cpu.R7O
R7O[6] <= CPU:cpu.R7O
R7O[7] <= CPU:cpu.R7O
R7O[8] <= CPU:cpu.R7O
R7O[9] <= CPU:cpu.R7O
R7O[10] <= CPU:cpu.R7O
R7O[11] <= CPU:cpu.R7O
R7O[12] <= CPU:cpu.R7O
R7O[13] <= CPU:cpu.R7O
R7O[14] <= CPU:cpu.R7O
R7O[15] <= CPU:cpu.R7O
G => CLK.IN0
G => CLK.IN0
OPEN => CLR.IN1
CLK_CONTINUOUS => CLK.IN1
CLK_SINGLESTEP => CLK.IN1


|ex03|CPU:cpu
CLR => CLR.IN10
CLK => CLK.IN1
HaltTag <= rom:ROM1.q
q_RAMO[0] <= q_RAM[0].DB_MAX_OUTPUT_PORT_TYPE
q_RAMO[1] <= q_RAM[1].DB_MAX_OUTPUT_PORT_TYPE
q_RAMO[2] <= q_RAM[2].DB_MAX_OUTPUT_PORT_TYPE
q_RAMO[3] <= q_RAM[3].DB_MAX_OUTPUT_PORT_TYPE
q_RAMO[4] <= q_RAM[4].DB_MAX_OUTPUT_PORT_TYPE
q_RAMO[5] <= q_RAM[5].DB_MAX_OUTPUT_PORT_TYPE
q_RAMO[6] <= q_RAM[6].DB_MAX_OUTPUT_PORT_TYPE
q_RAMO[7] <= q_RAM[7].DB_MAX_OUTPUT_PORT_TYPE
q_RAMO[8] <= q_RAM[8].DB_MAX_OUTPUT_PORT_TYPE
q_RAMO[9] <= q_RAM[9].DB_MAX_OUTPUT_PORT_TYPE
q_RAMO[10] <= q_RAM[10].DB_MAX_OUTPUT_PORT_TYPE
q_RAMO[11] <= q_RAM[11].DB_MAX_OUTPUT_PORT_TYPE
q_RAMO[12] <= q_RAM[12].DB_MAX_OUTPUT_PORT_TYPE
q_RAMO[13] <= q_RAM[13].DB_MAX_OUTPUT_PORT_TYPE
q_RAMO[14] <= q_RAM[14].DB_MAX_OUTPUT_PORT_TYPE
q_RAMO[15] <= q_RAM[15].DB_MAX_OUTPUT_PORT_TYPE
selectAO[0] <= ALU_A[0].DB_MAX_OUTPUT_PORT_TYPE
selectAO[1] <= ALU_A[1].DB_MAX_OUTPUT_PORT_TYPE
selectAO[2] <= ALU_A[2].DB_MAX_OUTPUT_PORT_TYPE
selectAO[3] <= ALU_A[3].DB_MAX_OUTPUT_PORT_TYPE
selectAO[4] <= ALU_A[4].DB_MAX_OUTPUT_PORT_TYPE
selectAO[5] <= ALU_A[5].DB_MAX_OUTPUT_PORT_TYPE
selectAO[6] <= ALU_A[6].DB_MAX_OUTPUT_PORT_TYPE
selectAO[7] <= ALU_A[7].DB_MAX_OUTPUT_PORT_TYPE
selectAO[8] <= ALU_A[8].DB_MAX_OUTPUT_PORT_TYPE
selectAO[9] <= ALU_A[9].DB_MAX_OUTPUT_PORT_TYPE
selectAO[10] <= ALU_A[10].DB_MAX_OUTPUT_PORT_TYPE
selectAO[11] <= ALU_A[11].DB_MAX_OUTPUT_PORT_TYPE
selectAO[12] <= ALU_A[12].DB_MAX_OUTPUT_PORT_TYPE
selectAO[13] <= ALU_A[13].DB_MAX_OUTPUT_PORT_TYPE
selectAO[14] <= ALU_A[14].DB_MAX_OUTPUT_PORT_TYPE
selectAO[15] <= ALU_A[15].DB_MAX_OUTPUT_PORT_TYPE
selectBO[0] <= ALU_B[0].DB_MAX_OUTPUT_PORT_TYPE
selectBO[1] <= ALU_B[1].DB_MAX_OUTPUT_PORT_TYPE
selectBO[2] <= ALU_B[2].DB_MAX_OUTPUT_PORT_TYPE
selectBO[3] <= ALU_B[3].DB_MAX_OUTPUT_PORT_TYPE
selectBO[4] <= ALU_B[4].DB_MAX_OUTPUT_PORT_TYPE
selectBO[5] <= ALU_B[5].DB_MAX_OUTPUT_PORT_TYPE
selectBO[6] <= ALU_B[6].DB_MAX_OUTPUT_PORT_TYPE
selectBO[7] <= ALU_B[7].DB_MAX_OUTPUT_PORT_TYPE
selectBO[8] <= ALU_B[8].DB_MAX_OUTPUT_PORT_TYPE
selectBO[9] <= ALU_B[9].DB_MAX_OUTPUT_PORT_TYPE
selectBO[10] <= ALU_B[10].DB_MAX_OUTPUT_PORT_TYPE
selectBO[11] <= ALU_B[11].DB_MAX_OUTPUT_PORT_TYPE
selectBO[12] <= ALU_B[12].DB_MAX_OUTPUT_PORT_TYPE
selectBO[13] <= ALU_B[13].DB_MAX_OUTPUT_PORT_TYPE
selectBO[14] <= ALU_B[14].DB_MAX_OUTPUT_PORT_TYPE
selectBO[15] <= ALU_B[15].DB_MAX_OUTPUT_PORT_TYPE
RAO[0] <= RA[0].DB_MAX_OUTPUT_PORT_TYPE
RAO[1] <= RA[1].DB_MAX_OUTPUT_PORT_TYPE
RAO[2] <= RA[2].DB_MAX_OUTPUT_PORT_TYPE
RAO[3] <= RA[3].DB_MAX_OUTPUT_PORT_TYPE
RAO[4] <= RA[4].DB_MAX_OUTPUT_PORT_TYPE
RAO[5] <= RA[5].DB_MAX_OUTPUT_PORT_TYPE
RAO[6] <= RA[6].DB_MAX_OUTPUT_PORT_TYPE
RAO[7] <= RA[7].DB_MAX_OUTPUT_PORT_TYPE
RAO[8] <= RA[8].DB_MAX_OUTPUT_PORT_TYPE
RAO[9] <= RA[9].DB_MAX_OUTPUT_PORT_TYPE
RAO[10] <= RA[10].DB_MAX_OUTPUT_PORT_TYPE
RAO[11] <= RA[11].DB_MAX_OUTPUT_PORT_TYPE
RAO[12] <= RA[12].DB_MAX_OUTPUT_PORT_TYPE
RAO[13] <= RA[13].DB_MAX_OUTPUT_PORT_TYPE
RAO[14] <= RA[14].DB_MAX_OUTPUT_PORT_TYPE
RAO[15] <= RA[15].DB_MAX_OUTPUT_PORT_TYPE
RBO[0] <= RB[0].DB_MAX_OUTPUT_PORT_TYPE
RBO[1] <= RB[1].DB_MAX_OUTPUT_PORT_TYPE
RBO[2] <= RB[2].DB_MAX_OUTPUT_PORT_TYPE
RBO[3] <= RB[3].DB_MAX_OUTPUT_PORT_TYPE
RBO[4] <= RB[4].DB_MAX_OUTPUT_PORT_TYPE
RBO[5] <= RB[5].DB_MAX_OUTPUT_PORT_TYPE
RBO[6] <= RB[6].DB_MAX_OUTPUT_PORT_TYPE
RBO[7] <= RB[7].DB_MAX_OUTPUT_PORT_TYPE
RBO[8] <= RB[8].DB_MAX_OUTPUT_PORT_TYPE
RBO[9] <= RB[9].DB_MAX_OUTPUT_PORT_TYPE
RBO[10] <= RB[10].DB_MAX_OUTPUT_PORT_TYPE
RBO[11] <= RB[11].DB_MAX_OUTPUT_PORT_TYPE
RBO[12] <= RB[12].DB_MAX_OUTPUT_PORT_TYPE
RBO[13] <= RB[13].DB_MAX_OUTPUT_PORT_TYPE
RBO[14] <= RB[14].DB_MAX_OUTPUT_PORT_TYPE
RBO[15] <= RB[15].DB_MAX_OUTPUT_PORT_TYPE
ALU_FO[0] <= ALU_F[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_FO[1] <= ALU_F[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_FO[2] <= ALU_F[2].DB_MAX_OUTPUT_PORT_TYPE
ALU_FO[3] <= ALU_F[3].DB_MAX_OUTPUT_PORT_TYPE
ALU_FO[4] <= ALU_F[4].DB_MAX_OUTPUT_PORT_TYPE
ALU_FO[5] <= ALU_F[5].DB_MAX_OUTPUT_PORT_TYPE
ALU_FO[6] <= ALU_F[6].DB_MAX_OUTPUT_PORT_TYPE
ALU_FO[7] <= ALU_F[7].DB_MAX_OUTPUT_PORT_TYPE
ALU_FO[8] <= ALU_F[8].DB_MAX_OUTPUT_PORT_TYPE
ALU_FO[9] <= ALU_F[9].DB_MAX_OUTPUT_PORT_TYPE
ALU_FO[10] <= ALU_F[10].DB_MAX_OUTPUT_PORT_TYPE
ALU_FO[11] <= ALU_F[11].DB_MAX_OUTPUT_PORT_TYPE
ALU_FO[12] <= ALU_F[12].DB_MAX_OUTPUT_PORT_TYPE
ALU_FO[13] <= ALU_F[13].DB_MAX_OUTPUT_PORT_TYPE
ALU_FO[14] <= ALU_F[14].DB_MAX_OUTPUT_PORT_TYPE
ALU_FO[15] <= ALU_F[15].DB_MAX_OUTPUT_PORT_TYPE
microInstructionO[0] <= rom:ROM1.q
microInstructionO[1] <= rom:ROM1.q
microInstructionO[2] <= rom:ROM1.q
microInstructionO[3] <= rom:ROM1.q
microInstructionO[4] <= rom:ROM1.q
microInstructionO[5] <= rom:ROM1.q
microInstructionO[6] <= control_select_control_RA2[0].DB_MAX_OUTPUT_PORT_TYPE
microInstructionO[7] <= control_select_control_RA2[1].DB_MAX_OUTPUT_PORT_TYPE
microInstructionO[8] <= control_select_control_RB2[0].DB_MAX_OUTPUT_PORT_TYPE
next_micro_addressO[0] <= next_micro_address[0].DB_MAX_OUTPUT_PORT_TYPE
next_micro_addressO[1] <= next_micro_address[1].DB_MAX_OUTPUT_PORT_TYPE
next_micro_addressO[2] <= next_micro_address[2].DB_MAX_OUTPUT_PORT_TYPE
next_micro_addressO[3] <= next_micro_address[3].DB_MAX_OUTPUT_PORT_TYPE
next_micro_addressO[4] <= next_micro_address[4].DB_MAX_OUTPUT_PORT_TYPE
next_micro_addressO[5] <= next_micro_address[5].DB_MAX_OUTPUT_PORT_TYPE
next_micro_addressO[6] <= next_micro_address[6].DB_MAX_OUTPUT_PORT_TYPE
next_micro_addressO[7] <= next_micro_address[7].DB_MAX_OUTPUT_PORT_TYPE
next_micro_addressO[8] <= next_micro_address[8].DB_MAX_OUTPUT_PORT_TYPE
select_control_A0[0] <= select_control_A[0].DB_MAX_OUTPUT_PORT_TYPE
select_control_A0[1] <= select_control_A[1].DB_MAX_OUTPUT_PORT_TYPE
select_control_A0[2] <= select_control_A[2].DB_MAX_OUTPUT_PORT_TYPE
P_UPCO <= P_UPC.DB_MAX_OUTPUT_PORT_TYPE
P_RO <= P_R.DB_MAX_OUTPUT_PORT_TYPE
P_RAMO <= clk_RAM.DB_MAX_OUTPUT_PORT_TYPE
PCO[0] <= pc_out[0].DB_MAX_OUTPUT_PORT_TYPE
PCO[1] <= pc_out[1].DB_MAX_OUTPUT_PORT_TYPE
PCO[2] <= pc_out[2].DB_MAX_OUTPUT_PORT_TYPE
PCO[3] <= pc_out[3].DB_MAX_OUTPUT_PORT_TYPE
PCO[4] <= pc_out[4].DB_MAX_OUTPUT_PORT_TYPE
PCO[5] <= pc_out[5].DB_MAX_OUTPUT_PORT_TYPE
PCO[6] <= pc_out[6].DB_MAX_OUTPUT_PORT_TYPE
PCO[7] <= pc_out[7].DB_MAX_OUTPUT_PORT_TYPE
PCO[8] <= pc_out[8].DB_MAX_OUTPUT_PORT_TYPE
PCO[9] <= pc_out[9].DB_MAX_OUTPUT_PORT_TYPE
PCO[10] <= pc_out[10].DB_MAX_OUTPUT_PORT_TYPE
PCO[11] <= pc_out[11].DB_MAX_OUTPUT_PORT_TYPE
PCO[12] <= pc_out[12].DB_MAX_OUTPUT_PORT_TYPE
PCO[13] <= pc_out[13].DB_MAX_OUTPUT_PORT_TYPE
PCO[14] <= pc_out[14].DB_MAX_OUTPUT_PORT_TYPE
PCO[15] <= pc_out[15].DB_MAX_OUTPUT_PORT_TYPE
IRO[0] <= immediate11[0].DB_MAX_OUTPUT_PORT_TYPE
IRO[1] <= immediate11[1].DB_MAX_OUTPUT_PORT_TYPE
IRO[2] <= immediate11[2].DB_MAX_OUTPUT_PORT_TYPE
IRO[3] <= immediate11[3].DB_MAX_OUTPUT_PORT_TYPE
IRO[4] <= immediate11[4].DB_MAX_OUTPUT_PORT_TYPE
IRO[5] <= immediate11[5].DB_MAX_OUTPUT_PORT_TYPE
IRO[6] <= immediate11[6].DB_MAX_OUTPUT_PORT_TYPE
IRO[7] <= immediate11[7].DB_MAX_OUTPUT_PORT_TYPE
IRO[8] <= immediate11[8].DB_MAX_OUTPUT_PORT_TYPE
IRO[9] <= immediate11[9].DB_MAX_OUTPUT_PORT_TYPE
IRO[10] <= immediate11[10].DB_MAX_OUTPUT_PORT_TYPE
IRO[11] <= micro_address_from_OP[0].DB_MAX_OUTPUT_PORT_TYPE
IRO[12] <= micro_address_from_OP[1].DB_MAX_OUTPUT_PORT_TYPE
IRO[13] <= micro_address_from_OP[2].DB_MAX_OUTPUT_PORT_TYPE
IRO[14] <= micro_address_from_OP[3].DB_MAX_OUTPUT_PORT_TYPE
IRO[15] <= micro_address_from_OP[4].DB_MAX_OUTPUT_PORT_TYPE
R2O[0] <= R_out[2][0].DB_MAX_OUTPUT_PORT_TYPE
R2O[1] <= R_out[2][1].DB_MAX_OUTPUT_PORT_TYPE
R2O[2] <= R_out[2][2].DB_MAX_OUTPUT_PORT_TYPE
R2O[3] <= R_out[2][3].DB_MAX_OUTPUT_PORT_TYPE
R2O[4] <= R_out[2][4].DB_MAX_OUTPUT_PORT_TYPE
R2O[5] <= R_out[2][5].DB_MAX_OUTPUT_PORT_TYPE
R2O[6] <= R_out[2][6].DB_MAX_OUTPUT_PORT_TYPE
R2O[7] <= R_out[2][7].DB_MAX_OUTPUT_PORT_TYPE
R2O[8] <= R_out[2][8].DB_MAX_OUTPUT_PORT_TYPE
R2O[9] <= R_out[2][9].DB_MAX_OUTPUT_PORT_TYPE
R2O[10] <= R_out[2][10].DB_MAX_OUTPUT_PORT_TYPE
R2O[11] <= R_out[2][11].DB_MAX_OUTPUT_PORT_TYPE
R2O[12] <= R_out[2][12].DB_MAX_OUTPUT_PORT_TYPE
R2O[13] <= R_out[2][13].DB_MAX_OUTPUT_PORT_TYPE
R2O[14] <= R_out[2][14].DB_MAX_OUTPUT_PORT_TYPE
R2O[15] <= R_out[2][15].DB_MAX_OUTPUT_PORT_TYPE
R1O[0] <= R_out[1][0].DB_MAX_OUTPUT_PORT_TYPE
R1O[1] <= R_out[1][1].DB_MAX_OUTPUT_PORT_TYPE
R1O[2] <= R_out[1][2].DB_MAX_OUTPUT_PORT_TYPE
R1O[3] <= R_out[1][3].DB_MAX_OUTPUT_PORT_TYPE
R1O[4] <= R_out[1][4].DB_MAX_OUTPUT_PORT_TYPE
R1O[5] <= R_out[1][5].DB_MAX_OUTPUT_PORT_TYPE
R1O[6] <= R_out[1][6].DB_MAX_OUTPUT_PORT_TYPE
R1O[7] <= R_out[1][7].DB_MAX_OUTPUT_PORT_TYPE
R1O[8] <= R_out[1][8].DB_MAX_OUTPUT_PORT_TYPE
R1O[9] <= R_out[1][9].DB_MAX_OUTPUT_PORT_TYPE
R1O[10] <= R_out[1][10].DB_MAX_OUTPUT_PORT_TYPE
R1O[11] <= R_out[1][11].DB_MAX_OUTPUT_PORT_TYPE
R1O[12] <= R_out[1][12].DB_MAX_OUTPUT_PORT_TYPE
R1O[13] <= R_out[1][13].DB_MAX_OUTPUT_PORT_TYPE
R1O[14] <= R_out[1][14].DB_MAX_OUTPUT_PORT_TYPE
R1O[15] <= R_out[1][15].DB_MAX_OUTPUT_PORT_TYPE
ALU_SO[0] <= ALU_S[0].DB_MAX_OUTPUT_PORT_TYPE
ALU_SO[1] <= ALU_S[1].DB_MAX_OUTPUT_PORT_TYPE
ALU_SO[2] <= ALU_S[2].DB_MAX_OUTPUT_PORT_TYPE
ALU_SO[3] <= ALU_S[3].DB_MAX_OUTPUT_PORT_TYPE
ALU_SO[4] <= ALU_S[4].DB_MAX_OUTPUT_PORT_TYPE
CPIR0 <= CPIR.DB_MAX_OUTPUT_PORT_TYPE
YYAO[0] <= selector8:select_A.YY
YYAO[1] <= selector8:select_A.YY
YYAO[2] <= selector8:select_A.YY
YYAO[3] <= selector8:select_A.YY
YYAO[4] <= selector8:select_A.YY
YYAO[5] <= selector8:select_A.YY
YYAO[6] <= selector8:select_A.YY
YYAO[7] <= selector8:select_A.YY
immediate8O[0] <= immediate11[0].DB_MAX_OUTPUT_PORT_TYPE
immediate8O[1] <= immediate11[1].DB_MAX_OUTPUT_PORT_TYPE
immediate8O[2] <= immediate11[2].DB_MAX_OUTPUT_PORT_TYPE
immediate8O[3] <= immediate11[3].DB_MAX_OUTPUT_PORT_TYPE
immediate8O[4] <= immediate11[4].DB_MAX_OUTPUT_PORT_TYPE
immediate8O[5] <= immediate11[5].DB_MAX_OUTPUT_PORT_TYPE
immediate8O[6] <= immediate11[6].DB_MAX_OUTPUT_PORT_TYPE
immediate8O[7] <= immediate11[7].DB_MAX_OUTPUT_PORT_TYPE
immediate8O[8] <= immediate8[8].DB_MAX_OUTPUT_PORT_TYPE
immediate8O[9] <= immediate8[9].DB_MAX_OUTPUT_PORT_TYPE
immediate8O[10] <= immediate8[10].DB_MAX_OUTPUT_PORT_TYPE
immediate8O[11] <= immediate8[11].DB_MAX_OUTPUT_PORT_TYPE
immediate8O[12] <= immediate8[12].DB_MAX_OUTPUT_PORT_TYPE
immediate8O[13] <= immediate8[13].DB_MAX_OUTPUT_PORT_TYPE
immediate8O[14] <= immediate8[14].DB_MAX_OUTPUT_PORT_TYPE
immediate8O[15] <= immediate8[15].DB_MAX_OUTPUT_PORT_TYPE
CPR_PO <= comb.DB_MAX_OUTPUT_PORT_TYPE
CPR1O <= CPR[1].DB_MAX_OUTPUT_PORT_TYPE
R1_INO[0] <= ALU_F[0].DB_MAX_OUTPUT_PORT_TYPE
R1_INO[1] <= ALU_F[1].DB_MAX_OUTPUT_PORT_TYPE
R1_INO[2] <= ALU_F[2].DB_MAX_OUTPUT_PORT_TYPE
R1_INO[3] <= ALU_F[3].DB_MAX_OUTPUT_PORT_TYPE
R1_INO[4] <= ALU_F[4].DB_MAX_OUTPUT_PORT_TYPE
R1_INO[5] <= ALU_F[5].DB_MAX_OUTPUT_PORT_TYPE
R1_INO[6] <= ALU_F[6].DB_MAX_OUTPUT_PORT_TYPE
R1_INO[7] <= ALU_F[7].DB_MAX_OUTPUT_PORT_TYPE
R1_INO[8] <= ALU_F[8].DB_MAX_OUTPUT_PORT_TYPE
R1_INO[9] <= ALU_F[9].DB_MAX_OUTPUT_PORT_TYPE
R1_INO[10] <= ALU_F[10].DB_MAX_OUTPUT_PORT_TYPE
R1_INO[11] <= ALU_F[11].DB_MAX_OUTPUT_PORT_TYPE
R1_INO[12] <= ALU_F[12].DB_MAX_OUTPUT_PORT_TYPE
R1_INO[13] <= ALU_F[13].DB_MAX_OUTPUT_PORT_TYPE
R1_INO[14] <= ALU_F[14].DB_MAX_OUTPUT_PORT_TYPE
R1_INO[15] <= ALU_F[15].DB_MAX_OUTPUT_PORT_TYPE
CPR2O <= CPR[2].DB_MAX_OUTPUT_PORT_TYPE
R0O[0] <= R_out[0][0].DB_MAX_OUTPUT_PORT_TYPE
R0O[1] <= R_out[0][1].DB_MAX_OUTPUT_PORT_TYPE
R0O[2] <= R_out[0][2].DB_MAX_OUTPUT_PORT_TYPE
R0O[3] <= R_out[0][3].DB_MAX_OUTPUT_PORT_TYPE
R0O[4] <= R_out[0][4].DB_MAX_OUTPUT_PORT_TYPE
R0O[5] <= R_out[0][5].DB_MAX_OUTPUT_PORT_TYPE
R0O[6] <= R_out[0][6].DB_MAX_OUTPUT_PORT_TYPE
R0O[7] <= R_out[0][7].DB_MAX_OUTPUT_PORT_TYPE
R0O[8] <= R_out[0][8].DB_MAX_OUTPUT_PORT_TYPE
R0O[9] <= R_out[0][9].DB_MAX_OUTPUT_PORT_TYPE
R0O[10] <= R_out[0][10].DB_MAX_OUTPUT_PORT_TYPE
R0O[11] <= R_out[0][11].DB_MAX_OUTPUT_PORT_TYPE
R0O[12] <= R_out[0][12].DB_MAX_OUTPUT_PORT_TYPE
R0O[13] <= R_out[0][13].DB_MAX_OUTPUT_PORT_TYPE
R0O[14] <= R_out[0][14].DB_MAX_OUTPUT_PORT_TYPE
R0O[15] <= R_out[0][15].DB_MAX_OUTPUT_PORT_TYPE
CPR0O <= CPR[0].DB_MAX_OUTPUT_PORT_TYPE
CPR_select_control2O[0] <= CPR_select_control2[0].DB_MAX_OUTPUT_PORT_TYPE
CPR_select_control2O[1] <= CPR_select_control2[1].DB_MAX_OUTPUT_PORT_TYPE
CPR_select_control4O[0] <= twoToFour:cpr_tow_four1.B
CPR_select_control4O[1] <= twoToFour:cpr_tow_four1.B
CPR_select_control4O[2] <= twoToFour:cpr_tow_four1.B
CPR_select_control4O[3] <= twoToFour:cpr_tow_four1.B
R3O[0] <= R_out[3][0].DB_MAX_OUTPUT_PORT_TYPE
R3O[1] <= R_out[3][1].DB_MAX_OUTPUT_PORT_TYPE
R3O[2] <= R_out[3][2].DB_MAX_OUTPUT_PORT_TYPE
R3O[3] <= R_out[3][3].DB_MAX_OUTPUT_PORT_TYPE
R3O[4] <= R_out[3][4].DB_MAX_OUTPUT_PORT_TYPE
R3O[5] <= R_out[3][5].DB_MAX_OUTPUT_PORT_TYPE
R3O[6] <= R_out[3][6].DB_MAX_OUTPUT_PORT_TYPE
R3O[7] <= R_out[3][7].DB_MAX_OUTPUT_PORT_TYPE
R3O[8] <= R_out[3][8].DB_MAX_OUTPUT_PORT_TYPE
R3O[9] <= R_out[3][9].DB_MAX_OUTPUT_PORT_TYPE
R3O[10] <= R_out[3][10].DB_MAX_OUTPUT_PORT_TYPE
R3O[11] <= R_out[3][11].DB_MAX_OUTPUT_PORT_TYPE
R3O[12] <= R_out[3][12].DB_MAX_OUTPUT_PORT_TYPE
R3O[13] <= R_out[3][13].DB_MAX_OUTPUT_PORT_TYPE
R3O[14] <= R_out[3][14].DB_MAX_OUTPUT_PORT_TYPE
R3O[15] <= R_out[3][15].DB_MAX_OUTPUT_PORT_TYPE
R4O[0] <= R_out[4][0].DB_MAX_OUTPUT_PORT_TYPE
R4O[1] <= R_out[4][1].DB_MAX_OUTPUT_PORT_TYPE
R4O[2] <= R_out[4][2].DB_MAX_OUTPUT_PORT_TYPE
R4O[3] <= R_out[4][3].DB_MAX_OUTPUT_PORT_TYPE
R4O[4] <= R_out[4][4].DB_MAX_OUTPUT_PORT_TYPE
R4O[5] <= R_out[4][5].DB_MAX_OUTPUT_PORT_TYPE
R4O[6] <= R_out[4][6].DB_MAX_OUTPUT_PORT_TYPE
R4O[7] <= R_out[4][7].DB_MAX_OUTPUT_PORT_TYPE
R4O[8] <= R_out[4][8].DB_MAX_OUTPUT_PORT_TYPE
R4O[9] <= R_out[4][9].DB_MAX_OUTPUT_PORT_TYPE
R4O[10] <= R_out[4][10].DB_MAX_OUTPUT_PORT_TYPE
R4O[11] <= R_out[4][11].DB_MAX_OUTPUT_PORT_TYPE
R4O[12] <= R_out[4][12].DB_MAX_OUTPUT_PORT_TYPE
R4O[13] <= R_out[4][13].DB_MAX_OUTPUT_PORT_TYPE
R4O[14] <= R_out[4][14].DB_MAX_OUTPUT_PORT_TYPE
R4O[15] <= R_out[4][15].DB_MAX_OUTPUT_PORT_TYPE
R5O[0] <= R_out[5][0].DB_MAX_OUTPUT_PORT_TYPE
R5O[1] <= R_out[5][1].DB_MAX_OUTPUT_PORT_TYPE
R5O[2] <= R_out[5][2].DB_MAX_OUTPUT_PORT_TYPE
R5O[3] <= R_out[5][3].DB_MAX_OUTPUT_PORT_TYPE
R5O[4] <= R_out[5][4].DB_MAX_OUTPUT_PORT_TYPE
R5O[5] <= R_out[5][5].DB_MAX_OUTPUT_PORT_TYPE
R5O[6] <= R_out[5][6].DB_MAX_OUTPUT_PORT_TYPE
R5O[7] <= R_out[5][7].DB_MAX_OUTPUT_PORT_TYPE
R5O[8] <= R_out[5][8].DB_MAX_OUTPUT_PORT_TYPE
R5O[9] <= R_out[5][9].DB_MAX_OUTPUT_PORT_TYPE
R5O[10] <= R_out[5][10].DB_MAX_OUTPUT_PORT_TYPE
R5O[11] <= R_out[5][11].DB_MAX_OUTPUT_PORT_TYPE
R5O[12] <= R_out[5][12].DB_MAX_OUTPUT_PORT_TYPE
R5O[13] <= R_out[5][13].DB_MAX_OUTPUT_PORT_TYPE
R5O[14] <= R_out[5][14].DB_MAX_OUTPUT_PORT_TYPE
R5O[15] <= R_out[5][15].DB_MAX_OUTPUT_PORT_TYPE
MARO[0] <= MAR_out[0].DB_MAX_OUTPUT_PORT_TYPE
MARO[1] <= MAR_out[1].DB_MAX_OUTPUT_PORT_TYPE
MARO[2] <= MAR_out[2].DB_MAX_OUTPUT_PORT_TYPE
MARO[3] <= MAR_out[3].DB_MAX_OUTPUT_PORT_TYPE
MARO[4] <= MAR_out[4].DB_MAX_OUTPUT_PORT_TYPE
MARO[5] <= MAR_out[5].DB_MAX_OUTPUT_PORT_TYPE
MARO[6] <= MAR_out[6].DB_MAX_OUTPUT_PORT_TYPE
MARO[7] <= MAR_out[7].DB_MAX_OUTPUT_PORT_TYPE
MARO[8] <= MAR_out[8].DB_MAX_OUTPUT_PORT_TYPE
MARO[9] <= MAR_out[9].DB_MAX_OUTPUT_PORT_TYPE
MARO[10] <= MAR_out[10].DB_MAX_OUTPUT_PORT_TYPE
MARO[11] <= MAR_out[11].DB_MAX_OUTPUT_PORT_TYPE
MARO[12] <= MAR_out[12].DB_MAX_OUTPUT_PORT_TYPE
MARO[13] <= MAR_out[13].DB_MAX_OUTPUT_PORT_TYPE
MARO[14] <= MAR_out[14].DB_MAX_OUTPUT_PORT_TYPE
MARO[15] <= MAR_out[15].DB_MAX_OUTPUT_PORT_TYPE
R6O[0] <= R_out[6][0].DB_MAX_OUTPUT_PORT_TYPE
R6O[1] <= R_out[6][1].DB_MAX_OUTPUT_PORT_TYPE
R6O[2] <= R_out[6][2].DB_MAX_OUTPUT_PORT_TYPE
R6O[3] <= R_out[6][3].DB_MAX_OUTPUT_PORT_TYPE
R6O[4] <= R_out[6][4].DB_MAX_OUTPUT_PORT_TYPE
R6O[5] <= R_out[6][5].DB_MAX_OUTPUT_PORT_TYPE
R6O[6] <= R_out[6][6].DB_MAX_OUTPUT_PORT_TYPE
R6O[7] <= R_out[6][7].DB_MAX_OUTPUT_PORT_TYPE
R6O[8] <= R_out[6][8].DB_MAX_OUTPUT_PORT_TYPE
R6O[9] <= R_out[6][9].DB_MAX_OUTPUT_PORT_TYPE
R6O[10] <= R_out[6][10].DB_MAX_OUTPUT_PORT_TYPE
R6O[11] <= R_out[6][11].DB_MAX_OUTPUT_PORT_TYPE
R6O[12] <= R_out[6][12].DB_MAX_OUTPUT_PORT_TYPE
R6O[13] <= R_out[6][13].DB_MAX_OUTPUT_PORT_TYPE
R6O[14] <= R_out[6][14].DB_MAX_OUTPUT_PORT_TYPE
R6O[15] <= R_out[6][15].DB_MAX_OUTPUT_PORT_TYPE
R7O[0] <= R_out[7][0].DB_MAX_OUTPUT_PORT_TYPE
R7O[1] <= R_out[7][1].DB_MAX_OUTPUT_PORT_TYPE
R7O[2] <= R_out[7][2].DB_MAX_OUTPUT_PORT_TYPE
R7O[3] <= R_out[7][3].DB_MAX_OUTPUT_PORT_TYPE
R7O[4] <= R_out[7][4].DB_MAX_OUTPUT_PORT_TYPE
R7O[5] <= R_out[7][5].DB_MAX_OUTPUT_PORT_TYPE
R7O[6] <= R_out[7][6].DB_MAX_OUTPUT_PORT_TYPE
R7O[7] <= R_out[7][7].DB_MAX_OUTPUT_PORT_TYPE
R7O[8] <= R_out[7][8].DB_MAX_OUTPUT_PORT_TYPE
R7O[9] <= R_out[7][9].DB_MAX_OUTPUT_PORT_TYPE
R7O[10] <= R_out[7][10].DB_MAX_OUTPUT_PORT_TYPE
R7O[11] <= R_out[7][11].DB_MAX_OUTPUT_PORT_TYPE
R7O[12] <= R_out[7][12].DB_MAX_OUTPUT_PORT_TYPE
R7O[13] <= R_out[7][13].DB_MAX_OUTPUT_PORT_TYPE
R7O[14] <= R_out[7][14].DB_MAX_OUTPUT_PORT_TYPE
R7O[15] <= R_out[7][15].DB_MAX_OUTPUT_PORT_TYPE
address_RAMO[0] <= MAR_out[0].DB_MAX_OUTPUT_PORT_TYPE
address_RAMO[1] <= MAR_out[1].DB_MAX_OUTPUT_PORT_TYPE
address_RAMO[2] <= MAR_out[2].DB_MAX_OUTPUT_PORT_TYPE
address_RAMO[3] <= MAR_out[3].DB_MAX_OUTPUT_PORT_TYPE
address_RAMO[4] <= MAR_out[4].DB_MAX_OUTPUT_PORT_TYPE
address_RAMO[5] <= MAR_out[5].DB_MAX_OUTPUT_PORT_TYPE
address_RAMO[6] <= MAR_out[6].DB_MAX_OUTPUT_PORT_TYPE
address_RAMO[7] <= MAR_out[7].DB_MAX_OUTPUT_PORT_TYPE
address_RAMO[8] <= MAR_out[8].DB_MAX_OUTPUT_PORT_TYPE
address_RAMO[9] <= MAR_out[9].DB_MAX_OUTPUT_PORT_TYPE
address_RAMO[10] <= MAR_out[10].DB_MAX_OUTPUT_PORT_TYPE
address_RAMO[11] <= MAR_out[11].DB_MAX_OUTPUT_PORT_TYPE
address_RAMO[12] <= MAR_out[12].DB_MAX_OUTPUT_PORT_TYPE
address_RAMO[13] <= MAR_out[13].DB_MAX_OUTPUT_PORT_TYPE
address_RAMO[14] <= MAR_out[14].DB_MAX_OUTPUT_PORT_TYPE
address_RAMO[15] <= MAR_out[15].DB_MAX_OUTPUT_PORT_TYPE
data_RAMO[0] <= ALU_F[0].DB_MAX_OUTPUT_PORT_TYPE
data_RAMO[1] <= ALU_F[1].DB_MAX_OUTPUT_PORT_TYPE
data_RAMO[2] <= ALU_F[2].DB_MAX_OUTPUT_PORT_TYPE
data_RAMO[3] <= ALU_F[3].DB_MAX_OUTPUT_PORT_TYPE
data_RAMO[4] <= ALU_F[4].DB_MAX_OUTPUT_PORT_TYPE
data_RAMO[5] <= ALU_F[5].DB_MAX_OUTPUT_PORT_TYPE
data_RAMO[6] <= ALU_F[6].DB_MAX_OUTPUT_PORT_TYPE
data_RAMO[7] <= ALU_F[7].DB_MAX_OUTPUT_PORT_TYPE
data_RAMO[8] <= ALU_F[8].DB_MAX_OUTPUT_PORT_TYPE
data_RAMO[9] <= ALU_F[9].DB_MAX_OUTPUT_PORT_TYPE
data_RAMO[10] <= ALU_F[10].DB_MAX_OUTPUT_PORT_TYPE
data_RAMO[11] <= ALU_F[11].DB_MAX_OUTPUT_PORT_TYPE
data_RAMO[12] <= ALU_F[12].DB_MAX_OUTPUT_PORT_TYPE
data_RAMO[13] <= ALU_F[13].DB_MAX_OUTPUT_PORT_TYPE
data_RAMO[14] <= ALU_F[14].DB_MAX_OUTPUT_PORT_TYPE
data_RAMO[15] <= ALU_F[15].DB_MAX_OUTPUT_PORT_TYPE
wren_RAMO <= wren_RAM.DB_MAX_OUTPUT_PORT_TYPE
rden_RAMO <= rden_RAM.DB_MAX_OUTPUT_PORT_TYPE
jumpTagO <= ALU:comb_947.jumpTag


|ex03|CPU:cpu|clock3:make_clock3
CLK => i[0].CLK
CLK => i[1].CLK
CLK => i[2].CLK
CLR => i[0].PRESET
CLR => i[1].PRESET
CLR => i[2].PRESET
q[0] <= i[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= i[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= i[2].DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|threeToEight:cpr_three_eight1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
B[0] <= 74138:three_eight_translator1.Y0N
B[1] <= 74138:three_eight_translator1.Y1N
B[2] <= 74138:three_eight_translator1.Y2N
B[3] <= 74138:three_eight_translator1.Y3N
B[4] <= 74138:three_eight_translator1.Y4N
B[5] <= 74138:three_eight_translator1.Y5N
B[6] <= 74138:three_eight_translator1.Y6N
B[7] <= 74138:three_eight_translator1.Y7N


|ex03|CPU:cpu|threeToEight:cpr_three_eight1|74138:three_eight_translator1
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|threeToEight:cpr_three_eight2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
B[0] <= 74138:three_eight_translator1.Y0N
B[1] <= 74138:three_eight_translator1.Y1N
B[2] <= 74138:three_eight_translator1.Y2N
B[3] <= 74138:three_eight_translator1.Y3N
B[4] <= 74138:three_eight_translator1.Y4N
B[5] <= 74138:three_eight_translator1.Y5N
B[6] <= 74138:three_eight_translator1.Y6N
B[7] <= 74138:three_eight_translator1.Y7N


|ex03|CPU:cpu|threeToEight:cpr_three_eight2|74138:three_eight_translator1
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|threeToEight:cpr_three_eight3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
B[0] <= 74138:three_eight_translator1.Y0N
B[1] <= 74138:three_eight_translator1.Y1N
B[2] <= 74138:three_eight_translator1.Y2N
B[3] <= 74138:three_eight_translator1.Y3N
B[4] <= 74138:three_eight_translator1.Y4N
B[5] <= 74138:three_eight_translator1.Y5N
B[6] <= 74138:three_eight_translator1.Y6N
B[7] <= 74138:three_eight_translator1.Y7N


|ex03|CPU:cpu|threeToEight:cpr_three_eight3|74138:three_eight_translator1
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|threeToEight:cpr_three_eight4
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
B[0] <= 74138:three_eight_translator1.Y0N
B[1] <= 74138:three_eight_translator1.Y1N
B[2] <= 74138:three_eight_translator1.Y2N
B[3] <= 74138:three_eight_translator1.Y3N
B[4] <= 74138:three_eight_translator1.Y4N
B[5] <= 74138:three_eight_translator1.Y5N
B[6] <= 74138:three_eight_translator1.Y6N
B[7] <= 74138:three_eight_translator1.Y7N


|ex03|CPU:cpu|threeToEight:cpr_three_eight4|74138:three_eight_translator1
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|twoToFour:cpr_tow_four1
A[0] => B.IN0
A[0] => B.IN0
A[0] => B.IN0
A[0] => B.IN0
A[1] => B.IN1
A[1] => B.IN1
A[1] => B.IN1
A[1] => B.IN1
B[0] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|threeToEight:select_control_three_eight1
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
B[0] <= 74138:three_eight_translator1.Y0N
B[1] <= 74138:three_eight_translator1.Y1N
B[2] <= 74138:three_eight_translator1.Y2N
B[3] <= 74138:three_eight_translator1.Y3N
B[4] <= 74138:three_eight_translator1.Y4N
B[5] <= 74138:three_eight_translator1.Y5N
B[6] <= 74138:three_eight_translator1.Y6N
B[7] <= 74138:three_eight_translator1.Y7N


|ex03|CPU:cpu|threeToEight:select_control_three_eight1|74138:three_eight_translator1
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|threeToEight:select_control_three_eight2
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
B[0] <= 74138:three_eight_translator1.Y0N
B[1] <= 74138:three_eight_translator1.Y1N
B[2] <= 74138:three_eight_translator1.Y2N
B[3] <= 74138:three_eight_translator1.Y3N
B[4] <= 74138:three_eight_translator1.Y4N
B[5] <= 74138:three_eight_translator1.Y5N
B[6] <= 74138:three_eight_translator1.Y6N
B[7] <= 74138:three_eight_translator1.Y7N


|ex03|CPU:cpu|threeToEight:select_control_three_eight2|74138:three_eight_translator1
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|threeToEight:select_control_three_eight3
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
B[0] <= 74138:three_eight_translator1.Y0N
B[1] <= 74138:three_eight_translator1.Y1N
B[2] <= 74138:three_eight_translator1.Y2N
B[3] <= 74138:three_eight_translator1.Y3N
B[4] <= 74138:three_eight_translator1.Y4N
B[5] <= 74138:three_eight_translator1.Y5N
B[6] <= 74138:three_eight_translator1.Y6N
B[7] <= 74138:three_eight_translator1.Y7N


|ex03|CPU:cpu|threeToEight:select_control_three_eight3|74138:three_eight_translator1
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|threeToEight:select_control_three_eight4
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
B[0] <= 74138:three_eight_translator1.Y0N
B[1] <= 74138:three_eight_translator1.Y1N
B[2] <= 74138:three_eight_translator1.Y2N
B[3] <= 74138:three_eight_translator1.Y3N
B[4] <= 74138:three_eight_translator1.Y4N
B[5] <= 74138:three_eight_translator1.Y5N
B[6] <= 74138:three_eight_translator1.Y6N
B[7] <= 74138:three_eight_translator1.Y7N


|ex03|CPU:cpu|threeToEight:select_control_three_eight4|74138:three_eight_translator1
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|threeToEight:select_control_three_eight5
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
B[0] <= 74138:three_eight_translator1.Y0N
B[1] <= 74138:three_eight_translator1.Y1N
B[2] <= 74138:three_eight_translator1.Y2N
B[3] <= 74138:three_eight_translator1.Y3N
B[4] <= 74138:three_eight_translator1.Y4N
B[5] <= 74138:three_eight_translator1.Y5N
B[6] <= 74138:three_eight_translator1.Y6N
B[7] <= 74138:three_eight_translator1.Y7N


|ex03|CPU:cpu|threeToEight:select_control_three_eight5|74138:three_eight_translator1
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|threeToEight:select_control_three_eight6
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
B[0] <= 74138:three_eight_translator1.Y0N
B[1] <= 74138:three_eight_translator1.Y1N
B[2] <= 74138:three_eight_translator1.Y2N
B[3] <= 74138:three_eight_translator1.Y3N
B[4] <= 74138:three_eight_translator1.Y4N
B[5] <= 74138:three_eight_translator1.Y5N
B[6] <= 74138:three_eight_translator1.Y6N
B[7] <= 74138:three_eight_translator1.Y7N


|ex03|CPU:cpu|threeToEight:select_control_three_eight6|74138:three_eight_translator1
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|threeToEight:select_control_three_eight7
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
B[0] <= 74138:three_eight_translator1.Y0N
B[1] <= 74138:three_eight_translator1.Y1N
B[2] <= 74138:three_eight_translator1.Y2N
B[3] <= 74138:three_eight_translator1.Y3N
B[4] <= 74138:three_eight_translator1.Y4N
B[5] <= 74138:three_eight_translator1.Y5N
B[6] <= 74138:three_eight_translator1.Y6N
B[7] <= 74138:three_eight_translator1.Y7N


|ex03|CPU:cpu|threeToEight:select_control_three_eight7|74138:three_eight_translator1
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|threeToEight:select_control_three_eight8
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
B[0] <= 74138:three_eight_translator1.Y0N
B[1] <= 74138:three_eight_translator1.Y1N
B[2] <= 74138:three_eight_translator1.Y2N
B[3] <= 74138:three_eight_translator1.Y3N
B[4] <= 74138:three_eight_translator1.Y4N
B[5] <= 74138:three_eight_translator1.Y5N
B[6] <= 74138:three_eight_translator1.Y6N
B[7] <= 74138:three_eight_translator1.Y7N


|ex03|CPU:cpu|threeToEight:select_control_three_eight8|74138:three_eight_translator1
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|twoToFour:select_control_two_Four1
A[0] => B.IN0
A[0] => B.IN0
A[0] => B.IN0
A[0] => B.IN0
A[1] => B.IN1
A[1] => B.IN1
A[1] => B.IN1
A[1] => B.IN1
B[0] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|twoToFour:select_control_two_Four2
A[0] => B.IN0
A[0] => B.IN0
A[0] => B.IN0
A[0] => B.IN0
A[1] => B.IN1
A[1] => B.IN1
A[1] => B.IN1
A[1] => B.IN1
B[0] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:R_add_register_0
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
CLR => CLRN.IN4
CPR => CPR.IN4
Q[0] <= 74173:register8_1.Q1
Q[1] <= 74173:register8_1.Q2
Q[2] <= 74173:register8_1.Q3
Q[3] <= 74173:register8_1.Q4
Q[4] <= 74173:register8_2.Q1
Q[5] <= 74173:register8_2.Q2
Q[6] <= 74173:register8_2.Q3
Q[7] <= 74173:register8_2.Q4
Q[8] <= 74173:register8_3.Q1
Q[9] <= 74173:register8_3.Q2
Q[10] <= 74173:register8_3.Q3
Q[11] <= 74173:register8_3.Q4
Q[12] <= 74173:register8_4.Q1
Q[13] <= 74173:register8_4.Q2
Q[14] <= 74173:register8_4.Q3
Q[15] <= 74173:register8_4.Q4


|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_1
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_2
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_3
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:R_add_register_0|74173:register8_4
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[1].R
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
CLR => CLRN.IN4
CPR => CPR.IN4
Q[0] <= 74173:register8_1.Q1
Q[1] <= 74173:register8_1.Q2
Q[2] <= 74173:register8_1.Q3
Q[3] <= 74173:register8_1.Q4
Q[4] <= 74173:register8_2.Q1
Q[5] <= 74173:register8_2.Q2
Q[6] <= 74173:register8_2.Q3
Q[7] <= 74173:register8_2.Q4
Q[8] <= 74173:register8_3.Q1
Q[9] <= 74173:register8_3.Q2
Q[10] <= 74173:register8_3.Q3
Q[11] <= 74173:register8_3.Q4
Q[12] <= 74173:register8_4.Q1
Q[13] <= 74173:register8_4.Q2
Q[14] <= 74173:register8_4.Q3
Q[15] <= 74173:register8_4.Q4


|ex03|CPU:cpu|register16:add_register[1].R|74173:register8_1
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[1].R|74173:register8_2
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[1].R|74173:register8_3
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[1].R|74173:register8_4
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[2].R
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
CLR => CLRN.IN4
CPR => CPR.IN4
Q[0] <= 74173:register8_1.Q1
Q[1] <= 74173:register8_1.Q2
Q[2] <= 74173:register8_1.Q3
Q[3] <= 74173:register8_1.Q4
Q[4] <= 74173:register8_2.Q1
Q[5] <= 74173:register8_2.Q2
Q[6] <= 74173:register8_2.Q3
Q[7] <= 74173:register8_2.Q4
Q[8] <= 74173:register8_3.Q1
Q[9] <= 74173:register8_3.Q2
Q[10] <= 74173:register8_3.Q3
Q[11] <= 74173:register8_3.Q4
Q[12] <= 74173:register8_4.Q1
Q[13] <= 74173:register8_4.Q2
Q[14] <= 74173:register8_4.Q3
Q[15] <= 74173:register8_4.Q4


|ex03|CPU:cpu|register16:add_register[2].R|74173:register8_1
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[2].R|74173:register8_2
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[2].R|74173:register8_3
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[2].R|74173:register8_4
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[3].R
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
CLR => CLRN.IN4
CPR => CPR.IN4
Q[0] <= 74173:register8_1.Q1
Q[1] <= 74173:register8_1.Q2
Q[2] <= 74173:register8_1.Q3
Q[3] <= 74173:register8_1.Q4
Q[4] <= 74173:register8_2.Q1
Q[5] <= 74173:register8_2.Q2
Q[6] <= 74173:register8_2.Q3
Q[7] <= 74173:register8_2.Q4
Q[8] <= 74173:register8_3.Q1
Q[9] <= 74173:register8_3.Q2
Q[10] <= 74173:register8_3.Q3
Q[11] <= 74173:register8_3.Q4
Q[12] <= 74173:register8_4.Q1
Q[13] <= 74173:register8_4.Q2
Q[14] <= 74173:register8_4.Q3
Q[15] <= 74173:register8_4.Q4


|ex03|CPU:cpu|register16:add_register[3].R|74173:register8_1
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[3].R|74173:register8_2
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[3].R|74173:register8_3
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[3].R|74173:register8_4
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[4].R
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
CLR => CLRN.IN4
CPR => CPR.IN4
Q[0] <= 74173:register8_1.Q1
Q[1] <= 74173:register8_1.Q2
Q[2] <= 74173:register8_1.Q3
Q[3] <= 74173:register8_1.Q4
Q[4] <= 74173:register8_2.Q1
Q[5] <= 74173:register8_2.Q2
Q[6] <= 74173:register8_2.Q3
Q[7] <= 74173:register8_2.Q4
Q[8] <= 74173:register8_3.Q1
Q[9] <= 74173:register8_3.Q2
Q[10] <= 74173:register8_3.Q3
Q[11] <= 74173:register8_3.Q4
Q[12] <= 74173:register8_4.Q1
Q[13] <= 74173:register8_4.Q2
Q[14] <= 74173:register8_4.Q3
Q[15] <= 74173:register8_4.Q4


|ex03|CPU:cpu|register16:add_register[4].R|74173:register8_1
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[4].R|74173:register8_2
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[4].R|74173:register8_3
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[4].R|74173:register8_4
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[5].R
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
CLR => CLRN.IN4
CPR => CPR.IN4
Q[0] <= 74173:register8_1.Q1
Q[1] <= 74173:register8_1.Q2
Q[2] <= 74173:register8_1.Q3
Q[3] <= 74173:register8_1.Q4
Q[4] <= 74173:register8_2.Q1
Q[5] <= 74173:register8_2.Q2
Q[6] <= 74173:register8_2.Q3
Q[7] <= 74173:register8_2.Q4
Q[8] <= 74173:register8_3.Q1
Q[9] <= 74173:register8_3.Q2
Q[10] <= 74173:register8_3.Q3
Q[11] <= 74173:register8_3.Q4
Q[12] <= 74173:register8_4.Q1
Q[13] <= 74173:register8_4.Q2
Q[14] <= 74173:register8_4.Q3
Q[15] <= 74173:register8_4.Q4


|ex03|CPU:cpu|register16:add_register[5].R|74173:register8_1
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[5].R|74173:register8_2
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[5].R|74173:register8_3
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[5].R|74173:register8_4
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[6].R
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
CLR => CLRN.IN4
CPR => CPR.IN4
Q[0] <= 74173:register8_1.Q1
Q[1] <= 74173:register8_1.Q2
Q[2] <= 74173:register8_1.Q3
Q[3] <= 74173:register8_1.Q4
Q[4] <= 74173:register8_2.Q1
Q[5] <= 74173:register8_2.Q2
Q[6] <= 74173:register8_2.Q3
Q[7] <= 74173:register8_2.Q4
Q[8] <= 74173:register8_3.Q1
Q[9] <= 74173:register8_3.Q2
Q[10] <= 74173:register8_3.Q3
Q[11] <= 74173:register8_3.Q4
Q[12] <= 74173:register8_4.Q1
Q[13] <= 74173:register8_4.Q2
Q[14] <= 74173:register8_4.Q3
Q[15] <= 74173:register8_4.Q4


|ex03|CPU:cpu|register16:add_register[6].R|74173:register8_1
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[6].R|74173:register8_2
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[6].R|74173:register8_3
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[6].R|74173:register8_4
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[7].R
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
CLR => CLRN.IN4
CPR => CPR.IN4
Q[0] <= 74173:register8_1.Q1
Q[1] <= 74173:register8_1.Q2
Q[2] <= 74173:register8_1.Q3
Q[3] <= 74173:register8_1.Q4
Q[4] <= 74173:register8_2.Q1
Q[5] <= 74173:register8_2.Q2
Q[6] <= 74173:register8_2.Q3
Q[7] <= 74173:register8_2.Q4
Q[8] <= 74173:register8_3.Q1
Q[9] <= 74173:register8_3.Q2
Q[10] <= 74173:register8_3.Q3
Q[11] <= 74173:register8_3.Q4
Q[12] <= 74173:register8_4.Q1
Q[13] <= 74173:register8_4.Q2
Q[14] <= 74173:register8_4.Q3
Q[15] <= 74173:register8_4.Q4


|ex03|CPU:cpu|register16:add_register[7].R|74173:register8_1
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[7].R|74173:register8_2
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[7].R|74173:register8_3
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:add_register[7].R|74173:register8_4
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|selector8_2:select_RA
D0[0] => Q.IN0
D0[1] => Q.IN0
D0[2] => Q.IN0
D0[3] => Q.IN0
D0[4] => Q.IN0
D0[5] => Q.IN0
D0[6] => Q.IN0
D0[7] => Q.IN0
D0[8] => Q.IN0
D0[9] => Q.IN0
D0[10] => Q.IN0
D0[11] => Q.IN0
D0[12] => Q.IN0
D0[13] => Q.IN0
D0[14] => Q.IN0
D0[15] => Q.IN0
D1[0] => Q.IN0
D1[1] => Q.IN0
D1[2] => Q.IN0
D1[3] => Q.IN0
D1[4] => Q.IN0
D1[5] => Q.IN0
D1[6] => Q.IN0
D1[7] => Q.IN0
D1[8] => Q.IN0
D1[9] => Q.IN0
D1[10] => Q.IN0
D1[11] => Q.IN0
D1[12] => Q.IN0
D1[13] => Q.IN0
D1[14] => Q.IN0
D1[15] => Q.IN0
D2[0] => Q.IN0
D2[1] => Q.IN0
D2[2] => Q.IN0
D2[3] => Q.IN0
D2[4] => Q.IN0
D2[5] => Q.IN0
D2[6] => Q.IN0
D2[7] => Q.IN0
D2[8] => Q.IN0
D2[9] => Q.IN0
D2[10] => Q.IN0
D2[11] => Q.IN0
D2[12] => Q.IN0
D2[13] => Q.IN0
D2[14] => Q.IN0
D2[15] => Q.IN0
D3[0] => Q.IN0
D3[1] => Q.IN0
D3[2] => Q.IN0
D3[3] => Q.IN0
D3[4] => Q.IN0
D3[5] => Q.IN0
D3[6] => Q.IN0
D3[7] => Q.IN0
D3[8] => Q.IN0
D3[9] => Q.IN0
D3[10] => Q.IN0
D3[11] => Q.IN0
D3[12] => Q.IN0
D3[13] => Q.IN0
D3[14] => Q.IN0
D3[15] => Q.IN0
D4[0] => Q.IN0
D4[1] => Q.IN0
D4[2] => Q.IN0
D4[3] => Q.IN0
D4[4] => Q.IN0
D4[5] => Q.IN0
D4[6] => Q.IN0
D4[7] => Q.IN0
D4[8] => Q.IN0
D4[9] => Q.IN0
D4[10] => Q.IN0
D4[11] => Q.IN0
D4[12] => Q.IN0
D4[13] => Q.IN0
D4[14] => Q.IN0
D4[15] => Q.IN0
D5[0] => Q.IN0
D5[1] => Q.IN0
D5[2] => Q.IN0
D5[3] => Q.IN0
D5[4] => Q.IN0
D5[5] => Q.IN0
D5[6] => Q.IN0
D5[7] => Q.IN0
D5[8] => Q.IN0
D5[9] => Q.IN0
D5[10] => Q.IN0
D5[11] => Q.IN0
D5[12] => Q.IN0
D5[13] => Q.IN0
D5[14] => Q.IN0
D5[15] => Q.IN0
D6[0] => Q.IN0
D6[1] => Q.IN0
D6[2] => Q.IN0
D6[3] => Q.IN0
D6[4] => Q.IN0
D6[5] => Q.IN0
D6[6] => Q.IN0
D6[7] => Q.IN0
D6[8] => Q.IN0
D6[9] => Q.IN0
D6[10] => Q.IN0
D6[11] => Q.IN0
D6[12] => Q.IN0
D6[13] => Q.IN0
D6[14] => Q.IN0
D6[15] => Q.IN0
D7[0] => Q.IN0
D7[1] => Q.IN0
D7[2] => Q.IN0
D7[3] => Q.IN0
D7[4] => Q.IN0
D7[5] => Q.IN0
D7[6] => Q.IN0
D7[7] => Q.IN0
D7[8] => Q.IN0
D7[9] => Q.IN0
D7[10] => Q.IN0
D7[11] => Q.IN0
D7[12] => Q.IN0
D7[13] => Q.IN0
D7[14] => Q.IN0
D7[15] => Q.IN0
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Q[0] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|selector8_2:select_RB
D0[0] => Q.IN0
D0[1] => Q.IN0
D0[2] => Q.IN0
D0[3] => Q.IN0
D0[4] => Q.IN0
D0[5] => Q.IN0
D0[6] => Q.IN0
D0[7] => Q.IN0
D0[8] => Q.IN0
D0[9] => Q.IN0
D0[10] => Q.IN0
D0[11] => Q.IN0
D0[12] => Q.IN0
D0[13] => Q.IN0
D0[14] => Q.IN0
D0[15] => Q.IN0
D1[0] => Q.IN0
D1[1] => Q.IN0
D1[2] => Q.IN0
D1[3] => Q.IN0
D1[4] => Q.IN0
D1[5] => Q.IN0
D1[6] => Q.IN0
D1[7] => Q.IN0
D1[8] => Q.IN0
D1[9] => Q.IN0
D1[10] => Q.IN0
D1[11] => Q.IN0
D1[12] => Q.IN0
D1[13] => Q.IN0
D1[14] => Q.IN0
D1[15] => Q.IN0
D2[0] => Q.IN0
D2[1] => Q.IN0
D2[2] => Q.IN0
D2[3] => Q.IN0
D2[4] => Q.IN0
D2[5] => Q.IN0
D2[6] => Q.IN0
D2[7] => Q.IN0
D2[8] => Q.IN0
D2[9] => Q.IN0
D2[10] => Q.IN0
D2[11] => Q.IN0
D2[12] => Q.IN0
D2[13] => Q.IN0
D2[14] => Q.IN0
D2[15] => Q.IN0
D3[0] => Q.IN0
D3[1] => Q.IN0
D3[2] => Q.IN0
D3[3] => Q.IN0
D3[4] => Q.IN0
D3[5] => Q.IN0
D3[6] => Q.IN0
D3[7] => Q.IN0
D3[8] => Q.IN0
D3[9] => Q.IN0
D3[10] => Q.IN0
D3[11] => Q.IN0
D3[12] => Q.IN0
D3[13] => Q.IN0
D3[14] => Q.IN0
D3[15] => Q.IN0
D4[0] => Q.IN0
D4[1] => Q.IN0
D4[2] => Q.IN0
D4[3] => Q.IN0
D4[4] => Q.IN0
D4[5] => Q.IN0
D4[6] => Q.IN0
D4[7] => Q.IN0
D4[8] => Q.IN0
D4[9] => Q.IN0
D4[10] => Q.IN0
D4[11] => Q.IN0
D4[12] => Q.IN0
D4[13] => Q.IN0
D4[14] => Q.IN0
D4[15] => Q.IN0
D5[0] => Q.IN0
D5[1] => Q.IN0
D5[2] => Q.IN0
D5[3] => Q.IN0
D5[4] => Q.IN0
D5[5] => Q.IN0
D5[6] => Q.IN0
D5[7] => Q.IN0
D5[8] => Q.IN0
D5[9] => Q.IN0
D5[10] => Q.IN0
D5[11] => Q.IN0
D5[12] => Q.IN0
D5[13] => Q.IN0
D5[14] => Q.IN0
D5[15] => Q.IN0
D6[0] => Q.IN0
D6[1] => Q.IN0
D6[2] => Q.IN0
D6[3] => Q.IN0
D6[4] => Q.IN0
D6[5] => Q.IN0
D6[6] => Q.IN0
D6[7] => Q.IN0
D6[8] => Q.IN0
D6[9] => Q.IN0
D6[10] => Q.IN0
D6[11] => Q.IN0
D6[12] => Q.IN0
D6[13] => Q.IN0
D6[14] => Q.IN0
D6[15] => Q.IN0
D7[0] => Q.IN0
D7[1] => Q.IN0
D7[2] => Q.IN0
D7[3] => Q.IN0
D7[4] => Q.IN0
D7[5] => Q.IN0
D7[6] => Q.IN0
D7[7] => Q.IN0
D7[8] => Q.IN0
D7[9] => Q.IN0
D7[10] => Q.IN0
D7[11] => Q.IN0
D7[12] => Q.IN0
D7[13] => Q.IN0
D7[14] => Q.IN0
D7[15] => Q.IN0
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[0] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[1] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[2] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[3] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[4] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[5] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[6] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Y[7] => Q.IN1
Q[0] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:IR
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
CLR => CLRN.IN4
CPR => CPR.IN4
Q[0] <= 74173:register8_1.Q1
Q[1] <= 74173:register8_1.Q2
Q[2] <= 74173:register8_1.Q3
Q[3] <= 74173:register8_1.Q4
Q[4] <= 74173:register8_2.Q1
Q[5] <= 74173:register8_2.Q2
Q[6] <= 74173:register8_2.Q3
Q[7] <= 74173:register8_2.Q4
Q[8] <= 74173:register8_3.Q1
Q[9] <= 74173:register8_3.Q2
Q[10] <= 74173:register8_3.Q3
Q[11] <= 74173:register8_3.Q4
Q[12] <= 74173:register8_4.Q1
Q[13] <= 74173:register8_4.Q2
Q[14] <= 74173:register8_4.Q3
Q[15] <= 74173:register8_4.Q4


|ex03|CPU:cpu|register16:IR|74173:register8_1
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:IR|74173:register8_2
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:IR|74173:register8_3
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:IR|74173:register8_4
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ram:RAM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
address[9] => address[9].IN1
clock => clock.IN1
data[0] => data[0].IN1
data[1] => data[1].IN1
data[2] => data[2].IN1
data[3] => data[3].IN1
data[4] => data[4].IN1
data[5] => data[5].IN1
data[6] => data[6].IN1
data[7] => data[7].IN1
data[8] => data[8].IN1
data[9] => data[9].IN1
data[10] => data[10].IN1
data[11] => data[11].IN1
data[12] => data[12].IN1
data[13] => data[13].IN1
data[14] => data[14].IN1
data[15] => data[15].IN1
rden => rden.IN1
wren => wren.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a


|ex03|CPU:cpu|ram:RAM|altsyncram:altsyncram_component
wren_a => altsyncram_akk1:auto_generated.wren_a
rden_a => altsyncram_akk1:auto_generated.rden_a
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_akk1:auto_generated.data_a[0]
data_a[1] => altsyncram_akk1:auto_generated.data_a[1]
data_a[2] => altsyncram_akk1:auto_generated.data_a[2]
data_a[3] => altsyncram_akk1:auto_generated.data_a[3]
data_a[4] => altsyncram_akk1:auto_generated.data_a[4]
data_a[5] => altsyncram_akk1:auto_generated.data_a[5]
data_a[6] => altsyncram_akk1:auto_generated.data_a[6]
data_a[7] => altsyncram_akk1:auto_generated.data_a[7]
data_a[8] => altsyncram_akk1:auto_generated.data_a[8]
data_a[9] => altsyncram_akk1:auto_generated.data_a[9]
data_a[10] => altsyncram_akk1:auto_generated.data_a[10]
data_a[11] => altsyncram_akk1:auto_generated.data_a[11]
data_a[12] => altsyncram_akk1:auto_generated.data_a[12]
data_a[13] => altsyncram_akk1:auto_generated.data_a[13]
data_a[14] => altsyncram_akk1:auto_generated.data_a[14]
data_a[15] => altsyncram_akk1:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_akk1:auto_generated.address_a[0]
address_a[1] => altsyncram_akk1:auto_generated.address_a[1]
address_a[2] => altsyncram_akk1:auto_generated.address_a[2]
address_a[3] => altsyncram_akk1:auto_generated.address_a[3]
address_a[4] => altsyncram_akk1:auto_generated.address_a[4]
address_a[5] => altsyncram_akk1:auto_generated.address_a[5]
address_a[6] => altsyncram_akk1:auto_generated.address_a[6]
address_a[7] => altsyncram_akk1:auto_generated.address_a[7]
address_a[8] => altsyncram_akk1:auto_generated.address_a[8]
address_a[9] => altsyncram_akk1:auto_generated.address_a[9]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_akk1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_akk1:auto_generated.q_a[0]
q_a[1] <= altsyncram_akk1:auto_generated.q_a[1]
q_a[2] <= altsyncram_akk1:auto_generated.q_a[2]
q_a[3] <= altsyncram_akk1:auto_generated.q_a[3]
q_a[4] <= altsyncram_akk1:auto_generated.q_a[4]
q_a[5] <= altsyncram_akk1:auto_generated.q_a[5]
q_a[6] <= altsyncram_akk1:auto_generated.q_a[6]
q_a[7] <= altsyncram_akk1:auto_generated.q_a[7]
q_a[8] <= altsyncram_akk1:auto_generated.q_a[8]
q_a[9] <= altsyncram_akk1:auto_generated.q_a[9]
q_a[10] <= altsyncram_akk1:auto_generated.q_a[10]
q_a[11] <= altsyncram_akk1:auto_generated.q_a[11]
q_a[12] <= altsyncram_akk1:auto_generated.q_a[12]
q_a[13] <= altsyncram_akk1:auto_generated.q_a[13]
q_a[14] <= altsyncram_akk1:auto_generated.q_a[14]
q_a[15] <= altsyncram_akk1:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ex03|CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated
address_a[0] => altsyncram_qva2:altsyncram1.address_a[0]
address_a[1] => altsyncram_qva2:altsyncram1.address_a[1]
address_a[2] => altsyncram_qva2:altsyncram1.address_a[2]
address_a[3] => altsyncram_qva2:altsyncram1.address_a[3]
address_a[4] => altsyncram_qva2:altsyncram1.address_a[4]
address_a[5] => altsyncram_qva2:altsyncram1.address_a[5]
address_a[6] => altsyncram_qva2:altsyncram1.address_a[6]
address_a[7] => altsyncram_qva2:altsyncram1.address_a[7]
address_a[8] => altsyncram_qva2:altsyncram1.address_a[8]
address_a[9] => altsyncram_qva2:altsyncram1.address_a[9]
clock0 => altsyncram_qva2:altsyncram1.clock0
data_a[0] => altsyncram_qva2:altsyncram1.data_a[0]
data_a[1] => altsyncram_qva2:altsyncram1.data_a[1]
data_a[2] => altsyncram_qva2:altsyncram1.data_a[2]
data_a[3] => altsyncram_qva2:altsyncram1.data_a[3]
data_a[4] => altsyncram_qva2:altsyncram1.data_a[4]
data_a[5] => altsyncram_qva2:altsyncram1.data_a[5]
data_a[6] => altsyncram_qva2:altsyncram1.data_a[6]
data_a[7] => altsyncram_qva2:altsyncram1.data_a[7]
data_a[8] => altsyncram_qva2:altsyncram1.data_a[8]
data_a[9] => altsyncram_qva2:altsyncram1.data_a[9]
data_a[10] => altsyncram_qva2:altsyncram1.data_a[10]
data_a[11] => altsyncram_qva2:altsyncram1.data_a[11]
data_a[12] => altsyncram_qva2:altsyncram1.data_a[12]
data_a[13] => altsyncram_qva2:altsyncram1.data_a[13]
data_a[14] => altsyncram_qva2:altsyncram1.data_a[14]
data_a[15] => altsyncram_qva2:altsyncram1.data_a[15]
q_a[0] <= altsyncram_qva2:altsyncram1.q_a[0]
q_a[1] <= altsyncram_qva2:altsyncram1.q_a[1]
q_a[2] <= altsyncram_qva2:altsyncram1.q_a[2]
q_a[3] <= altsyncram_qva2:altsyncram1.q_a[3]
q_a[4] <= altsyncram_qva2:altsyncram1.q_a[4]
q_a[5] <= altsyncram_qva2:altsyncram1.q_a[5]
q_a[6] <= altsyncram_qva2:altsyncram1.q_a[6]
q_a[7] <= altsyncram_qva2:altsyncram1.q_a[7]
q_a[8] <= altsyncram_qva2:altsyncram1.q_a[8]
q_a[9] <= altsyncram_qva2:altsyncram1.q_a[9]
q_a[10] <= altsyncram_qva2:altsyncram1.q_a[10]
q_a[11] <= altsyncram_qva2:altsyncram1.q_a[11]
q_a[12] <= altsyncram_qva2:altsyncram1.q_a[12]
q_a[13] <= altsyncram_qva2:altsyncram1.q_a[13]
q_a[14] <= altsyncram_qva2:altsyncram1.q_a[14]
q_a[15] <= altsyncram_qva2:altsyncram1.q_a[15]
rden_a => altsyncram_qva2:altsyncram1.rden_a
wren_a => altsyncram_qva2:altsyncram1.wren_a


|ex03|CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|altsyncram_qva2:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
rden_a => ram_block3a0.PORTARE
rden_a => ram_block3a1.PORTARE
rden_a => ram_block3a2.PORTARE
rden_a => ram_block3a3.PORTARE
rden_a => ram_block3a4.PORTARE
rden_a => ram_block3a5.PORTARE
rden_a => ram_block3a6.PORTARE
rden_a => ram_block3a7.PORTARE
rden_a => ram_block3a8.PORTARE
rden_a => ram_block3a9.PORTARE
rden_a => ram_block3a10.PORTARE
rden_a => ram_block3a11.PORTARE
rden_a => ram_block3a12.PORTARE
rden_a => ram_block3a13.PORTARE
rden_a => ram_block3a14.PORTARE
rden_a => ram_block3a15.PORTARE
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|ex03|CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|ex03|CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|ex03|CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|ex03|CPU:cpu|ram:RAM|altsyncram:altsyncram_component|altsyncram_akk1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:MAR
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
CLR => CLRN.IN4
CPR => CPR.IN4
Q[0] <= 74173:register8_1.Q1
Q[1] <= 74173:register8_1.Q2
Q[2] <= 74173:register8_1.Q3
Q[3] <= 74173:register8_1.Q4
Q[4] <= 74173:register8_2.Q1
Q[5] <= 74173:register8_2.Q2
Q[6] <= 74173:register8_2.Q3
Q[7] <= 74173:register8_2.Q4
Q[8] <= 74173:register8_3.Q1
Q[9] <= 74173:register8_3.Q2
Q[10] <= 74173:register8_3.Q3
Q[11] <= 74173:register8_3.Q4
Q[12] <= 74173:register8_4.Q1
Q[13] <= 74173:register8_4.Q2
Q[14] <= 74173:register8_4.Q3
Q[15] <= 74173:register8_4.Q4


|ex03|CPU:cpu|register16:MAR|74173:register8_1
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:MAR|74173:register8_2
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:MAR|74173:register8_3
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:MAR|74173:register8_4
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:PC
D[0] => D[0].IN1
D[1] => D[1].IN1
D[2] => D[2].IN1
D[3] => D[3].IN1
D[4] => D[4].IN1
D[5] => D[5].IN1
D[6] => D[6].IN1
D[7] => D[7].IN1
D[8] => D[8].IN1
D[9] => D[9].IN1
D[10] => D[10].IN1
D[11] => D[11].IN1
D[12] => D[12].IN1
D[13] => D[13].IN1
D[14] => D[14].IN1
D[15] => D[15].IN1
CLR => CLRN.IN4
CPR => CPR.IN4
Q[0] <= 74173:register8_1.Q1
Q[1] <= 74173:register8_1.Q2
Q[2] <= 74173:register8_1.Q3
Q[3] <= 74173:register8_1.Q4
Q[4] <= 74173:register8_2.Q1
Q[5] <= 74173:register8_2.Q2
Q[6] <= 74173:register8_2.Q3
Q[7] <= 74173:register8_2.Q4
Q[8] <= 74173:register8_3.Q1
Q[9] <= 74173:register8_3.Q2
Q[10] <= 74173:register8_3.Q3
Q[11] <= 74173:register8_3.Q4
Q[12] <= 74173:register8_4.Q1
Q[13] <= 74173:register8_4.Q2
Q[14] <= 74173:register8_4.Q3
Q[15] <= 74173:register8_4.Q4


|ex03|CPU:cpu|register16:PC|74173:register8_1
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:PC|74173:register8_2
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:PC|74173:register8_3
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|register16:PC|74173:register8_4
CLR => SYNTHESIZED_WIRE_30.ACLR
CLR => SYNTHESIZED_WIRE_32.ACLR
CLR => SYNTHESIZED_WIRE_33.ACLR
CLR => SYNTHESIZED_WIRE_34.ACLR
CLK => SYNTHESIZED_WIRE_34.CLK
CLK => SYNTHESIZED_WIRE_33.CLK
CLK => SYNTHESIZED_WIRE_32.CLK
CLK => SYNTHESIZED_WIRE_30.CLK
G2N => SYNTHESIZED_WIRE_29.IN0
G1N => SYNTHESIZED_WIRE_29.IN1
NN => SYNTHESIZED_WIRE_35.IN0
MN => SYNTHESIZED_WIRE_35.IN1
D1 => SYNTHESIZED_WIRE_7.IN1
D2 => SYNTHESIZED_WIRE_5.IN1
D3 => SYNTHESIZED_WIRE_3.IN1
D4 => SYNTHESIZED_WIRE_1.IN1
Q4 <= Q4.DB_MAX_OUTPUT_PORT_TYPE
Q3 <= Q3.DB_MAX_OUTPUT_PORT_TYPE
Q2 <= Q2.DB_MAX_OUTPUT_PORT_TYPE
Q1 <= Q1.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|selector8:select_A
D0[0] => Q.IN1
D0[1] => Q.IN1
D0[2] => Q.IN1
D0[3] => Q.IN1
D0[4] => Q.IN1
D0[5] => Q.IN1
D0[6] => Q.IN1
D0[7] => Q.IN1
D0[8] => Q.IN1
D0[9] => Q.IN1
D0[10] => Q.IN1
D0[11] => Q.IN1
D0[12] => Q.IN1
D0[13] => Q.IN1
D0[14] => Q.IN1
D0[15] => Q.IN1
D1[0] => Q.IN1
D1[1] => Q.IN1
D1[2] => Q.IN1
D1[3] => Q.IN1
D1[4] => Q.IN1
D1[5] => Q.IN1
D1[6] => Q.IN1
D1[7] => Q.IN1
D1[8] => Q.IN1
D1[9] => Q.IN1
D1[10] => Q.IN1
D1[11] => Q.IN1
D1[12] => Q.IN1
D1[13] => Q.IN1
D1[14] => Q.IN1
D1[15] => Q.IN1
D2[0] => Q.IN1
D2[1] => Q.IN1
D2[2] => Q.IN1
D2[3] => Q.IN1
D2[4] => Q.IN1
D2[5] => Q.IN1
D2[6] => Q.IN1
D2[7] => Q.IN1
D2[8] => Q.IN1
D2[9] => Q.IN1
D2[10] => Q.IN1
D2[11] => Q.IN1
D2[12] => Q.IN1
D2[13] => Q.IN1
D2[14] => Q.IN1
D2[15] => Q.IN1
D3[0] => Q.IN1
D3[1] => Q.IN1
D3[2] => Q.IN1
D3[3] => Q.IN1
D3[4] => Q.IN1
D3[5] => Q.IN1
D3[6] => Q.IN1
D3[7] => Q.IN1
D3[8] => Q.IN1
D3[9] => Q.IN1
D3[10] => Q.IN1
D3[11] => Q.IN1
D3[12] => Q.IN1
D3[13] => Q.IN1
D3[14] => Q.IN1
D3[15] => Q.IN1
D4[0] => Q.IN1
D4[1] => Q.IN1
D4[2] => Q.IN1
D4[3] => Q.IN1
D4[4] => Q.IN1
D4[5] => Q.IN1
D4[6] => Q.IN1
D4[7] => Q.IN1
D4[8] => Q.IN1
D4[9] => Q.IN1
D4[10] => Q.IN1
D4[11] => Q.IN1
D4[12] => Q.IN1
D4[13] => Q.IN1
D4[14] => Q.IN1
D4[15] => Q.IN1
D5[0] => Q.IN1
D5[1] => Q.IN1
D5[2] => Q.IN1
D5[3] => Q.IN1
D5[4] => Q.IN1
D5[5] => Q.IN1
D5[6] => Q.IN1
D5[7] => Q.IN1
D5[8] => Q.IN1
D5[9] => Q.IN1
D5[10] => Q.IN1
D5[11] => Q.IN1
D5[12] => Q.IN1
D5[13] => Q.IN1
D5[14] => Q.IN1
D5[15] => Q.IN1
D6[0] => Q.IN1
D6[1] => Q.IN1
D6[2] => Q.IN1
D6[3] => Q.IN1
D6[4] => Q.IN1
D6[5] => Q.IN1
D6[6] => Q.IN1
D6[7] => Q.IN1
D6[8] => Q.IN1
D6[9] => Q.IN1
D6[10] => Q.IN1
D6[11] => Q.IN1
D6[12] => Q.IN1
D6[13] => Q.IN1
D6[14] => Q.IN1
D6[15] => Q.IN1
D7[0] => Q.IN1
D7[1] => Q.IN1
D7[2] => Q.IN1
D7[3] => Q.IN1
D7[4] => Q.IN1
D7[5] => Q.IN1
D7[6] => Q.IN1
D7[7] => Q.IN1
D7[8] => Q.IN1
D7[9] => Q.IN1
D7[10] => Q.IN1
D7[11] => Q.IN1
D7[12] => Q.IN1
D7[13] => Q.IN1
D7[14] => Q.IN1
D7[15] => Q.IN1
CPQ[0] => CPQ[0].IN1
CPQ[1] => CPQ[1].IN1
CPQ[2] => CPQ[2].IN1
Q[0] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q.DB_MAX_OUTPUT_PORT_TYPE
YY[0] <= 74138:three_two_translator.Y0N
YY[1] <= 74138:three_two_translator.Y1N
YY[2] <= 74138:three_two_translator.Y2N
YY[3] <= 74138:three_two_translator.Y3N
YY[4] <= 74138:three_two_translator.Y4N
YY[5] <= 74138:three_two_translator.Y5N
YY[6] <= 74138:three_two_translator.Y6N
YY[7] <= 74138:three_two_translator.Y7N


|ex03|CPU:cpu|selector8:select_A|74138:three_two_translator
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|selector8:select_B
D0[0] => Q.IN1
D0[1] => Q.IN1
D0[2] => Q.IN1
D0[3] => Q.IN1
D0[4] => Q.IN1
D0[5] => Q.IN1
D0[6] => Q.IN1
D0[7] => Q.IN1
D0[8] => Q.IN1
D0[9] => Q.IN1
D0[10] => Q.IN1
D0[11] => Q.IN1
D0[12] => Q.IN1
D0[13] => Q.IN1
D0[14] => Q.IN1
D0[15] => Q.IN1
D1[0] => Q.IN1
D1[1] => Q.IN1
D1[2] => Q.IN1
D1[3] => Q.IN1
D1[4] => Q.IN1
D1[5] => Q.IN1
D1[6] => Q.IN1
D1[7] => Q.IN1
D1[8] => Q.IN1
D1[9] => Q.IN1
D1[10] => Q.IN1
D1[11] => Q.IN1
D1[12] => Q.IN1
D1[13] => Q.IN1
D1[14] => Q.IN1
D1[15] => Q.IN1
D2[0] => Q.IN1
D2[1] => Q.IN1
D2[2] => Q.IN1
D2[3] => Q.IN1
D2[4] => Q.IN1
D2[5] => Q.IN1
D2[6] => Q.IN1
D2[7] => Q.IN1
D2[8] => Q.IN1
D2[9] => Q.IN1
D2[10] => Q.IN1
D2[11] => Q.IN1
D2[12] => Q.IN1
D2[13] => Q.IN1
D2[14] => Q.IN1
D2[15] => Q.IN1
D3[0] => Q.IN1
D3[1] => Q.IN1
D3[2] => Q.IN1
D3[3] => Q.IN1
D3[4] => Q.IN1
D3[5] => Q.IN1
D3[6] => Q.IN1
D3[7] => Q.IN1
D3[8] => Q.IN1
D3[9] => Q.IN1
D3[10] => Q.IN1
D3[11] => Q.IN1
D3[12] => Q.IN1
D3[13] => Q.IN1
D3[14] => Q.IN1
D3[15] => Q.IN1
D4[0] => Q.IN1
D4[1] => Q.IN1
D4[2] => Q.IN1
D4[3] => Q.IN1
D4[4] => Q.IN1
D4[5] => Q.IN1
D4[6] => Q.IN1
D4[7] => Q.IN1
D4[8] => Q.IN1
D4[9] => Q.IN1
D4[10] => Q.IN1
D4[11] => Q.IN1
D4[12] => Q.IN1
D4[13] => Q.IN1
D4[14] => Q.IN1
D4[15] => Q.IN1
D5[0] => Q.IN1
D5[1] => Q.IN1
D5[2] => Q.IN1
D5[3] => Q.IN1
D5[4] => Q.IN1
D5[5] => Q.IN1
D5[6] => Q.IN1
D5[7] => Q.IN1
D5[8] => Q.IN1
D5[9] => Q.IN1
D5[10] => Q.IN1
D5[11] => Q.IN1
D5[12] => Q.IN1
D5[13] => Q.IN1
D5[14] => Q.IN1
D5[15] => Q.IN1
D6[0] => Q.IN1
D6[1] => Q.IN1
D6[2] => Q.IN1
D6[3] => Q.IN1
D6[4] => Q.IN1
D6[5] => Q.IN1
D6[6] => Q.IN1
D6[7] => Q.IN1
D6[8] => Q.IN1
D6[9] => Q.IN1
D6[10] => Q.IN1
D6[11] => Q.IN1
D6[12] => Q.IN1
D6[13] => Q.IN1
D6[14] => Q.IN1
D6[15] => Q.IN1
D7[0] => Q.IN1
D7[1] => Q.IN1
D7[2] => Q.IN1
D7[3] => Q.IN1
D7[4] => Q.IN1
D7[5] => Q.IN1
D7[6] => Q.IN1
D7[7] => Q.IN1
D7[8] => Q.IN1
D7[9] => Q.IN1
D7[10] => Q.IN1
D7[11] => Q.IN1
D7[12] => Q.IN1
D7[13] => Q.IN1
D7[14] => Q.IN1
D7[15] => Q.IN1
CPQ[0] => CPQ[0].IN1
CPQ[1] => CPQ[1].IN1
CPQ[2] => CPQ[2].IN1
Q[0] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[1] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[2] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[3] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[4] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[5] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[6] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[7] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[8] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[9] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[10] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[11] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[12] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[13] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[14] <= Q.DB_MAX_OUTPUT_PORT_TYPE
Q[15] <= Q.DB_MAX_OUTPUT_PORT_TYPE
YY[0] <= 74138:three_two_translator.Y0N
YY[1] <= 74138:three_two_translator.Y1N
YY[2] <= 74138:three_two_translator.Y2N
YY[3] <= 74138:three_two_translator.Y3N
YY[4] <= 74138:three_two_translator.Y4N
YY[5] <= 74138:three_two_translator.Y5N
YY[6] <= 74138:three_two_translator.Y6N
YY[7] <= 74138:three_two_translator.Y7N


|ex03|CPU:cpu|selector8:select_B|74138:three_two_translator
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947
S[0] => Decoder0.IN4
S[0] => Mux18.IN36
S[0] => Mux17.IN36
S[0] => Mux16.IN27
S[0] => Mux15.IN27
S[0] => Mux14.IN27
S[0] => Mux13.IN27
S[0] => Mux12.IN27
S[0] => Mux11.IN27
S[0] => Mux10.IN27
S[0] => Mux9.IN27
S[0] => Mux8.IN27
S[0] => Mux7.IN27
S[0] => Mux6.IN27
S[0] => Mux5.IN27
S[0] => Mux4.IN27
S[0] => Mux3.IN27
S[0] => Mux2.IN27
S[0] => Mux1.IN27
S[0] => Mux0.IN36
S[1] => Decoder0.IN3
S[1] => Mux18.IN35
S[1] => Mux17.IN35
S[1] => Mux16.IN26
S[1] => Mux15.IN26
S[1] => Mux14.IN26
S[1] => Mux13.IN26
S[1] => Mux12.IN26
S[1] => Mux11.IN26
S[1] => Mux10.IN26
S[1] => Mux9.IN26
S[1] => Mux8.IN26
S[1] => Mux7.IN26
S[1] => Mux6.IN26
S[1] => Mux5.IN26
S[1] => Mux4.IN26
S[1] => Mux3.IN26
S[1] => Mux2.IN26
S[1] => Mux1.IN26
S[1] => Mux0.IN35
S[2] => Decoder0.IN2
S[2] => Mux18.IN34
S[2] => Mux17.IN34
S[2] => Mux16.IN25
S[2] => Mux15.IN25
S[2] => Mux14.IN25
S[2] => Mux13.IN25
S[2] => Mux12.IN25
S[2] => Mux11.IN25
S[2] => Mux10.IN25
S[2] => Mux9.IN25
S[2] => Mux8.IN25
S[2] => Mux7.IN25
S[2] => Mux6.IN25
S[2] => Mux5.IN25
S[2] => Mux4.IN25
S[2] => Mux3.IN25
S[2] => Mux2.IN25
S[2] => Mux1.IN25
S[2] => Mux0.IN34
S[3] => Decoder0.IN1
S[3] => Mux18.IN33
S[3] => Mux17.IN33
S[3] => Mux16.IN24
S[3] => Mux15.IN24
S[3] => Mux14.IN24
S[3] => Mux13.IN24
S[3] => Mux12.IN24
S[3] => Mux11.IN24
S[3] => Mux10.IN24
S[3] => Mux9.IN24
S[3] => Mux8.IN24
S[3] => Mux7.IN24
S[3] => Mux6.IN24
S[3] => Mux5.IN24
S[3] => Mux4.IN24
S[3] => Mux3.IN24
S[3] => Mux2.IN24
S[3] => Mux1.IN24
S[3] => Mux0.IN33
S[4] => Decoder0.IN0
S[4] => Mux18.IN32
S[4] => Mux17.IN32
S[4] => Mux16.IN23
S[4] => Mux15.IN23
S[4] => Mux14.IN23
S[4] => Mux13.IN23
S[4] => Mux12.IN23
S[4] => Mux11.IN23
S[4] => Mux10.IN23
S[4] => Mux9.IN23
S[4] => Mux8.IN23
S[4] => Mux7.IN23
S[4] => Mux6.IN23
S[4] => Mux5.IN23
S[4] => Mux4.IN23
S[4] => Mux3.IN23
S[4] => Mux2.IN23
S[4] => Mux1.IN23
S[4] => Mux0.IN32
A[0] => A[0].IN3
A[1] => A[1].IN3
A[2] => A[2].IN3
A[3] => A[3].IN3
A[4] => A[4].IN3
A[5] => A[5].IN3
A[6] => A[6].IN3
A[7] => A[7].IN3
A[8] => A[8].IN3
A[9] => A[9].IN3
A[10] => A[10].IN3
A[11] => A[11].IN3
A[12] => A[12].IN3
A[13] => A[13].IN3
A[14] => A[14].IN3
A[15] => A[15].IN3
B[0] => B[0].IN3
B[1] => B[1].IN3
B[2] => B[2].IN3
B[3] => B[3].IN3
B[4] => B[4].IN3
B[5] => B[5].IN3
B[6] => B[6].IN3
B[7] => B[7].IN3
B[8] => B[8].IN3
B[9] => B[9].IN3
B[10] => B[10].IN3
B[11] => B[11].IN3
B[12] => B[12].IN3
B[13] => B[13].IN3
B[14] => B[14].IN3
B[15] => B[15].IN3
CN => ~NO_FANOUT~
jumpTagCLK => jumpTag~reg0.CLK
ANS[0] <= F[0].DB_MAX_OUTPUT_PORT_TYPE
ANS[1] <= F[1].DB_MAX_OUTPUT_PORT_TYPE
ANS[2] <= F[2].DB_MAX_OUTPUT_PORT_TYPE
ANS[3] <= F[3].DB_MAX_OUTPUT_PORT_TYPE
ANS[4] <= F[4].DB_MAX_OUTPUT_PORT_TYPE
ANS[5] <= F[5].DB_MAX_OUTPUT_PORT_TYPE
ANS[6] <= F[6].DB_MAX_OUTPUT_PORT_TYPE
ANS[7] <= F[7].DB_MAX_OUTPUT_PORT_TYPE
ANS[8] <= F[8].DB_MAX_OUTPUT_PORT_TYPE
ANS[9] <= F[9].DB_MAX_OUTPUT_PORT_TYPE
ANS[10] <= F[10].DB_MAX_OUTPUT_PORT_TYPE
ANS[11] <= F[11].DB_MAX_OUTPUT_PORT_TYPE
ANS[12] <= F[12].DB_MAX_OUTPUT_PORT_TYPE
ANS[13] <= F[13].DB_MAX_OUTPUT_PORT_TYPE
ANS[14] <= F[14].DB_MAX_OUTPUT_PORT_TYPE
ANS[15] <= F[15].DB_MAX_OUTPUT_PORT_TYPE
CNOUT <= CN4.DB_MAX_OUTPUT_PORT_TYPE
jumpTag <= jumpTag~reg0.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|shift16:comb_20
A[0] => B.DATAA
A[1] => B.DATAA
A[1] => B.DATAB
A[2] => B.DATAA
A[2] => B.DATAB
A[3] => B.DATAA
A[3] => B.DATAB
A[4] => B.DATAA
A[4] => B.DATAB
A[5] => B.DATAA
A[5] => B.DATAB
A[6] => B.DATAA
A[6] => B.DATAB
A[7] => B.DATAA
A[7] => B.DATAB
A[8] => B.DATAA
A[8] => B.DATAB
A[9] => B.DATAA
A[9] => B.DATAB
A[10] => B.DATAA
A[10] => B.DATAB
A[11] => B.DATAA
A[11] => B.DATAB
A[12] => B.DATAA
A[12] => B.DATAB
A[13] => B.DATAA
A[13] => B.DATAB
A[14] => B.DATAA
A[14] => B.DATAB
A[15] => B.DATAB
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
B[0] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[10] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[11] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[12] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[13] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[14] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[15] <= B.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|shift16:comb_21
A[0] => B.DATAA
A[1] => B.DATAA
A[1] => B.DATAB
A[2] => B.DATAA
A[2] => B.DATAB
A[3] => B.DATAA
A[3] => B.DATAB
A[4] => B.DATAA
A[4] => B.DATAB
A[5] => B.DATAA
A[5] => B.DATAB
A[6] => B.DATAA
A[6] => B.DATAB
A[7] => B.DATAA
A[7] => B.DATAB
A[8] => B.DATAA
A[8] => B.DATAB
A[9] => B.DATAA
A[9] => B.DATAB
A[10] => B.DATAA
A[10] => B.DATAB
A[11] => B.DATAA
A[11] => B.DATAB
A[12] => B.DATAA
A[12] => B.DATAB
A[13] => B.DATAA
A[13] => B.DATAB
A[14] => B.DATAA
A[14] => B.DATAB
A[15] => B.DATAB
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
P => B.OUTPUTSELECT
B[0] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[10] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[11] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[12] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[13] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[14] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[15] <= B.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|complement16:complementA
A[0] => B.IN0
A[0] => C[2].IN0
A[0] => B[0].DATAIN
A[1] => B.IN1
A[1] => C[2].IN1
A[2] => B.IN1
A[2] => C[3].IN1
A[3] => B.IN1
A[3] => C[4].IN1
A[4] => B.IN1
A[4] => C[5].IN1
A[5] => B.IN1
A[5] => C[6].IN1
A[6] => B.IN1
A[6] => C[7].IN1
A[7] => B.IN1
A[7] => C[8].IN1
A[8] => B.IN1
A[8] => C[9].IN1
A[9] => B.IN1
A[9] => C[10].IN1
A[10] => B.IN1
A[10] => C[11].IN1
A[11] => B.IN1
A[11] => C[12].IN1
A[12] => B.IN1
A[12] => C[13].IN1
A[13] => B.IN1
A[13] => C[14].IN1
A[14] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B[15].DATAIN
B[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[10] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[11] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[12] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[13] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[14] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|complement16:complementB
A[0] => B.IN0
A[0] => C[2].IN0
A[0] => B[0].DATAIN
A[1] => B.IN1
A[1] => C[2].IN1
A[2] => B.IN1
A[2] => C[3].IN1
A[3] => B.IN1
A[3] => C[4].IN1
A[4] => B.IN1
A[4] => C[5].IN1
A[5] => B.IN1
A[5] => C[6].IN1
A[6] => B.IN1
A[6] => C[7].IN1
A[7] => B.IN1
A[7] => C[8].IN1
A[8] => B.IN1
A[8] => C[9].IN1
A[9] => B.IN1
A[9] => C[10].IN1
A[10] => B.IN1
A[10] => C[11].IN1
A[11] => B.IN1
A[11] => C[12].IN1
A[12] => B.IN1
A[12] => C[13].IN1
A[13] => B.IN1
A[13] => C[14].IN1
A[14] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B[15].DATAIN
B[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[10] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[11] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[12] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[13] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[14] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|complement16:complement_multi_out
A[0] => B.IN0
A[0] => C[2].IN0
A[0] => B[0].DATAIN
A[1] => B.IN1
A[1] => C[2].IN1
A[2] => B.IN1
A[2] => C[3].IN1
A[3] => B.IN1
A[3] => C[4].IN1
A[4] => B.IN1
A[4] => C[5].IN1
A[5] => B.IN1
A[5] => C[6].IN1
A[6] => B.IN1
A[6] => C[7].IN1
A[7] => B.IN1
A[7] => C[8].IN1
A[8] => B.IN1
A[8] => C[9].IN1
A[9] => B.IN1
A[9] => C[10].IN1
A[10] => B.IN1
A[10] => C[11].IN1
A[11] => B.IN1
A[11] => C[12].IN1
A[12] => B.IN1
A[12] => C[13].IN1
A[13] => B.IN1
A[13] => C[14].IN1
A[14] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B.IN1
A[15] => B[15].DATAIN
B[0] <= A[0].DB_MAX_OUTPUT_PORT_TYPE
B[1] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[2] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[3] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[4] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[5] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[6] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[7] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[8] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[9] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[10] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[11] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[12] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[13] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[14] <= B.DB_MAX_OUTPUT_PORT_TYPE
B[15] <= A[15].DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22
A[0] => A[0].IN16
A[1] => A[1].IN16
A[2] => A[2].IN16
A[3] => A[3].IN16
A[4] => A[4].IN16
A[5] => A[5].IN16
A[6] => A[6].IN16
A[7] => A[7].IN16
A[8] => A[8].IN16
A[9] => A[9].IN16
A[10] => A[10].IN16
A[11] => A[11].IN16
A[12] => A[12].IN16
A[13] => A[13].IN16
A[14] => A[14].IN16
A[15] => A[15].IN16
B[0] => B[0].IN1
B[1] => B[1].IN1
B[2] => B[2].IN1
B[3] => B[3].IN1
B[4] => B[4].IN1
B[5] => B[5].IN1
B[6] => B[6].IN1
B[7] => B[7].IN1
B[8] => B[8].IN1
B[9] => B[9].IN1
B[10] => B[10].IN1
B[11] => B[11].IN1
B[12] => B[12].IN1
B[13] => B[13].IN1
B[14] => B[14].IN1
B[15] => B[15].IN1
C[0] <= multi16row:union[0].row.P
C[1] <= multi16row:union[1].row.P
C[2] <= multi16row:union[2].row.P
C[3] <= multi16row:union[3].row.P
C[4] <= multi16row:union[4].row.P
C[5] <= multi16row:union[5].row.P
C[6] <= multi16row:union[6].row.P
C[7] <= multi16row:union[7].row.P
C[8] <= multi16row:union[8].row.P
C[9] <= multi16row:union[9].row.P
C[10] <= multi16row:union[10].row.P
C[11] <= multi16row:union[11].row.P
C[12] <= multi16row:union[12].row.P
C[13] <= multi16row:union[13].row.P
C[14] <= multi16row:union[14].row.P
C[15] <= multi16row:union[15].row.P


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B => B.IN16
M[0] => M[0].IN1
M[1] => M[1].IN1
M[2] => M[2].IN1
M[3] => M[3].IN1
M[4] => M[4].IN1
M[5] => M[5].IN1
M[6] => M[6].IN1
M[7] => M[7].IN1
M[8] => M[8].IN1
M[9] => M[9].IN1
M[10] => M[10].IN1
M[11] => M[11].IN1
M[12] => M[12].IN1
M[13] => M[13].IN1
M[14] => M[14].IN1
M[15] => M[15].IN1
M4[0] <= multiunit:union[1].unit.M4
M4[1] <= multiunit:union[2].unit.M4
M4[2] <= multiunit:union[3].unit.M4
M4[3] <= multiunit:union[4].unit.M4
M4[4] <= multiunit:union[5].unit.M4
M4[5] <= multiunit:union[6].unit.M4
M4[6] <= multiunit:union[7].unit.M4
M4[7] <= multiunit:union[8].unit.M4
M4[8] <= multiunit:union[9].unit.M4
M4[9] <= multiunit:union[10].unit.M4
M4[10] <= multiunit:union[11].unit.M4
M4[11] <= multiunit:union[12].unit.M4
M4[12] <= multiunit:union[13].unit.M4
M4[13] <= multiunit:union[14].unit.M4
M4[14] <= multiunit:union[15].unit.M4
M4[15] <= multiunit:union[15].unit.C4
P <= multiunit:union[0].unit.M4


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[0].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[0].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[1].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[1].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[2].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[2].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[3].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[3].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[4].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[4].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[5].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[5].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[6].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[6].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[7].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[7].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[8].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[8].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[9].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[9].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[10].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[10].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[11].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[11].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[12].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[12].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[13].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[13].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[14].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[14].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[15].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[0].row|multiunit:union[15].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B => B.IN16
M[0] => M[0].IN1
M[1] => M[1].IN1
M[2] => M[2].IN1
M[3] => M[3].IN1
M[4] => M[4].IN1
M[5] => M[5].IN1
M[6] => M[6].IN1
M[7] => M[7].IN1
M[8] => M[8].IN1
M[9] => M[9].IN1
M[10] => M[10].IN1
M[11] => M[11].IN1
M[12] => M[12].IN1
M[13] => M[13].IN1
M[14] => M[14].IN1
M[15] => M[15].IN1
M4[0] <= multiunit:union[1].unit.M4
M4[1] <= multiunit:union[2].unit.M4
M4[2] <= multiunit:union[3].unit.M4
M4[3] <= multiunit:union[4].unit.M4
M4[4] <= multiunit:union[5].unit.M4
M4[5] <= multiunit:union[6].unit.M4
M4[6] <= multiunit:union[7].unit.M4
M4[7] <= multiunit:union[8].unit.M4
M4[8] <= multiunit:union[9].unit.M4
M4[9] <= multiunit:union[10].unit.M4
M4[10] <= multiunit:union[11].unit.M4
M4[11] <= multiunit:union[12].unit.M4
M4[12] <= multiunit:union[13].unit.M4
M4[13] <= multiunit:union[14].unit.M4
M4[14] <= multiunit:union[15].unit.M4
M4[15] <= multiunit:union[15].unit.C4
P <= multiunit:union[0].unit.M4


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[0].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[0].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[1].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[1].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[2].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[2].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[3].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[3].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[4].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[4].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[5].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[5].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[6].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[6].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[7].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[7].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[8].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[8].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[9].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[9].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[10].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[10].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[11].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[11].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[12].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[12].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[13].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[13].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[14].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[14].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[15].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[1].row|multiunit:union[15].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B => B.IN16
M[0] => M[0].IN1
M[1] => M[1].IN1
M[2] => M[2].IN1
M[3] => M[3].IN1
M[4] => M[4].IN1
M[5] => M[5].IN1
M[6] => M[6].IN1
M[7] => M[7].IN1
M[8] => M[8].IN1
M[9] => M[9].IN1
M[10] => M[10].IN1
M[11] => M[11].IN1
M[12] => M[12].IN1
M[13] => M[13].IN1
M[14] => M[14].IN1
M[15] => M[15].IN1
M4[0] <= multiunit:union[1].unit.M4
M4[1] <= multiunit:union[2].unit.M4
M4[2] <= multiunit:union[3].unit.M4
M4[3] <= multiunit:union[4].unit.M4
M4[4] <= multiunit:union[5].unit.M4
M4[5] <= multiunit:union[6].unit.M4
M4[6] <= multiunit:union[7].unit.M4
M4[7] <= multiunit:union[8].unit.M4
M4[8] <= multiunit:union[9].unit.M4
M4[9] <= multiunit:union[10].unit.M4
M4[10] <= multiunit:union[11].unit.M4
M4[11] <= multiunit:union[12].unit.M4
M4[12] <= multiunit:union[13].unit.M4
M4[13] <= multiunit:union[14].unit.M4
M4[14] <= multiunit:union[15].unit.M4
M4[15] <= multiunit:union[15].unit.C4
P <= multiunit:union[0].unit.M4


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[0].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[0].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[1].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[1].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[2].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[2].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[3].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[3].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[4].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[4].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[5].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[5].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[6].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[6].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[7].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[7].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[8].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[8].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[9].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[9].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[10].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[10].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[11].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[11].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[12].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[12].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[13].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[13].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[14].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[14].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[15].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[2].row|multiunit:union[15].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B => B.IN16
M[0] => M[0].IN1
M[1] => M[1].IN1
M[2] => M[2].IN1
M[3] => M[3].IN1
M[4] => M[4].IN1
M[5] => M[5].IN1
M[6] => M[6].IN1
M[7] => M[7].IN1
M[8] => M[8].IN1
M[9] => M[9].IN1
M[10] => M[10].IN1
M[11] => M[11].IN1
M[12] => M[12].IN1
M[13] => M[13].IN1
M[14] => M[14].IN1
M[15] => M[15].IN1
M4[0] <= multiunit:union[1].unit.M4
M4[1] <= multiunit:union[2].unit.M4
M4[2] <= multiunit:union[3].unit.M4
M4[3] <= multiunit:union[4].unit.M4
M4[4] <= multiunit:union[5].unit.M4
M4[5] <= multiunit:union[6].unit.M4
M4[6] <= multiunit:union[7].unit.M4
M4[7] <= multiunit:union[8].unit.M4
M4[8] <= multiunit:union[9].unit.M4
M4[9] <= multiunit:union[10].unit.M4
M4[10] <= multiunit:union[11].unit.M4
M4[11] <= multiunit:union[12].unit.M4
M4[12] <= multiunit:union[13].unit.M4
M4[13] <= multiunit:union[14].unit.M4
M4[14] <= multiunit:union[15].unit.M4
M4[15] <= multiunit:union[15].unit.C4
P <= multiunit:union[0].unit.M4


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[0].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[0].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[1].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[1].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[2].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[2].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[3].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[3].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[4].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[4].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[5].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[5].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[6].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[6].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[7].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[7].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[8].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[8].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[9].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[9].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[10].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[10].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[11].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[11].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[12].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[12].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[13].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[13].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[14].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[14].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[15].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[3].row|multiunit:union[15].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B => B.IN16
M[0] => M[0].IN1
M[1] => M[1].IN1
M[2] => M[2].IN1
M[3] => M[3].IN1
M[4] => M[4].IN1
M[5] => M[5].IN1
M[6] => M[6].IN1
M[7] => M[7].IN1
M[8] => M[8].IN1
M[9] => M[9].IN1
M[10] => M[10].IN1
M[11] => M[11].IN1
M[12] => M[12].IN1
M[13] => M[13].IN1
M[14] => M[14].IN1
M[15] => M[15].IN1
M4[0] <= multiunit:union[1].unit.M4
M4[1] <= multiunit:union[2].unit.M4
M4[2] <= multiunit:union[3].unit.M4
M4[3] <= multiunit:union[4].unit.M4
M4[4] <= multiunit:union[5].unit.M4
M4[5] <= multiunit:union[6].unit.M4
M4[6] <= multiunit:union[7].unit.M4
M4[7] <= multiunit:union[8].unit.M4
M4[8] <= multiunit:union[9].unit.M4
M4[9] <= multiunit:union[10].unit.M4
M4[10] <= multiunit:union[11].unit.M4
M4[11] <= multiunit:union[12].unit.M4
M4[12] <= multiunit:union[13].unit.M4
M4[13] <= multiunit:union[14].unit.M4
M4[14] <= multiunit:union[15].unit.M4
M4[15] <= multiunit:union[15].unit.C4
P <= multiunit:union[0].unit.M4


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[0].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[0].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[1].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[1].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[2].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[2].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[3].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[3].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[4].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[4].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[5].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[5].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[6].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[6].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[7].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[7].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[8].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[8].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[9].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[9].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[10].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[10].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[11].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[11].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[12].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[12].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[13].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[13].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[14].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[14].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[15].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[4].row|multiunit:union[15].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B => B.IN16
M[0] => M[0].IN1
M[1] => M[1].IN1
M[2] => M[2].IN1
M[3] => M[3].IN1
M[4] => M[4].IN1
M[5] => M[5].IN1
M[6] => M[6].IN1
M[7] => M[7].IN1
M[8] => M[8].IN1
M[9] => M[9].IN1
M[10] => M[10].IN1
M[11] => M[11].IN1
M[12] => M[12].IN1
M[13] => M[13].IN1
M[14] => M[14].IN1
M[15] => M[15].IN1
M4[0] <= multiunit:union[1].unit.M4
M4[1] <= multiunit:union[2].unit.M4
M4[2] <= multiunit:union[3].unit.M4
M4[3] <= multiunit:union[4].unit.M4
M4[4] <= multiunit:union[5].unit.M4
M4[5] <= multiunit:union[6].unit.M4
M4[6] <= multiunit:union[7].unit.M4
M4[7] <= multiunit:union[8].unit.M4
M4[8] <= multiunit:union[9].unit.M4
M4[9] <= multiunit:union[10].unit.M4
M4[10] <= multiunit:union[11].unit.M4
M4[11] <= multiunit:union[12].unit.M4
M4[12] <= multiunit:union[13].unit.M4
M4[13] <= multiunit:union[14].unit.M4
M4[14] <= multiunit:union[15].unit.M4
M4[15] <= multiunit:union[15].unit.C4
P <= multiunit:union[0].unit.M4


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[0].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[0].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[1].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[1].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[2].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[2].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[3].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[3].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[4].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[4].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[5].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[5].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[6].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[6].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[7].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[7].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[8].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[8].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[9].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[9].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[10].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[10].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[11].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[11].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[12].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[12].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[13].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[13].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[14].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[14].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[15].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[5].row|multiunit:union[15].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B => B.IN16
M[0] => M[0].IN1
M[1] => M[1].IN1
M[2] => M[2].IN1
M[3] => M[3].IN1
M[4] => M[4].IN1
M[5] => M[5].IN1
M[6] => M[6].IN1
M[7] => M[7].IN1
M[8] => M[8].IN1
M[9] => M[9].IN1
M[10] => M[10].IN1
M[11] => M[11].IN1
M[12] => M[12].IN1
M[13] => M[13].IN1
M[14] => M[14].IN1
M[15] => M[15].IN1
M4[0] <= multiunit:union[1].unit.M4
M4[1] <= multiunit:union[2].unit.M4
M4[2] <= multiunit:union[3].unit.M4
M4[3] <= multiunit:union[4].unit.M4
M4[4] <= multiunit:union[5].unit.M4
M4[5] <= multiunit:union[6].unit.M4
M4[6] <= multiunit:union[7].unit.M4
M4[7] <= multiunit:union[8].unit.M4
M4[8] <= multiunit:union[9].unit.M4
M4[9] <= multiunit:union[10].unit.M4
M4[10] <= multiunit:union[11].unit.M4
M4[11] <= multiunit:union[12].unit.M4
M4[12] <= multiunit:union[13].unit.M4
M4[13] <= multiunit:union[14].unit.M4
M4[14] <= multiunit:union[15].unit.M4
M4[15] <= multiunit:union[15].unit.C4
P <= multiunit:union[0].unit.M4


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[0].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[0].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[1].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[1].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[2].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[2].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[3].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[3].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[4].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[4].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[5].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[5].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[6].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[6].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[7].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[7].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[8].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[8].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[9].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[9].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[10].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[10].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[11].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[11].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[12].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[12].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[13].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[13].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[14].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[14].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[15].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[6].row|multiunit:union[15].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B => B.IN16
M[0] => M[0].IN1
M[1] => M[1].IN1
M[2] => M[2].IN1
M[3] => M[3].IN1
M[4] => M[4].IN1
M[5] => M[5].IN1
M[6] => M[6].IN1
M[7] => M[7].IN1
M[8] => M[8].IN1
M[9] => M[9].IN1
M[10] => M[10].IN1
M[11] => M[11].IN1
M[12] => M[12].IN1
M[13] => M[13].IN1
M[14] => M[14].IN1
M[15] => M[15].IN1
M4[0] <= multiunit:union[1].unit.M4
M4[1] <= multiunit:union[2].unit.M4
M4[2] <= multiunit:union[3].unit.M4
M4[3] <= multiunit:union[4].unit.M4
M4[4] <= multiunit:union[5].unit.M4
M4[5] <= multiunit:union[6].unit.M4
M4[6] <= multiunit:union[7].unit.M4
M4[7] <= multiunit:union[8].unit.M4
M4[8] <= multiunit:union[9].unit.M4
M4[9] <= multiunit:union[10].unit.M4
M4[10] <= multiunit:union[11].unit.M4
M4[11] <= multiunit:union[12].unit.M4
M4[12] <= multiunit:union[13].unit.M4
M4[13] <= multiunit:union[14].unit.M4
M4[14] <= multiunit:union[15].unit.M4
M4[15] <= multiunit:union[15].unit.C4
P <= multiunit:union[0].unit.M4


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[0].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[0].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[1].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[1].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[2].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[2].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[3].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[3].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[4].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[4].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[5].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[5].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[6].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[6].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[7].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[7].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[8].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[8].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[9].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[9].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[10].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[10].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[11].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[11].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[12].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[12].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[13].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[13].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[14].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[14].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[15].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[7].row|multiunit:union[15].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B => B.IN16
M[0] => M[0].IN1
M[1] => M[1].IN1
M[2] => M[2].IN1
M[3] => M[3].IN1
M[4] => M[4].IN1
M[5] => M[5].IN1
M[6] => M[6].IN1
M[7] => M[7].IN1
M[8] => M[8].IN1
M[9] => M[9].IN1
M[10] => M[10].IN1
M[11] => M[11].IN1
M[12] => M[12].IN1
M[13] => M[13].IN1
M[14] => M[14].IN1
M[15] => M[15].IN1
M4[0] <= multiunit:union[1].unit.M4
M4[1] <= multiunit:union[2].unit.M4
M4[2] <= multiunit:union[3].unit.M4
M4[3] <= multiunit:union[4].unit.M4
M4[4] <= multiunit:union[5].unit.M4
M4[5] <= multiunit:union[6].unit.M4
M4[6] <= multiunit:union[7].unit.M4
M4[7] <= multiunit:union[8].unit.M4
M4[8] <= multiunit:union[9].unit.M4
M4[9] <= multiunit:union[10].unit.M4
M4[10] <= multiunit:union[11].unit.M4
M4[11] <= multiunit:union[12].unit.M4
M4[12] <= multiunit:union[13].unit.M4
M4[13] <= multiunit:union[14].unit.M4
M4[14] <= multiunit:union[15].unit.M4
M4[15] <= multiunit:union[15].unit.C4
P <= multiunit:union[0].unit.M4


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[0].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[0].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[1].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[1].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[2].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[2].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[3].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[3].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[4].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[4].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[5].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[5].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[6].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[6].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[7].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[7].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[8].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[8].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[9].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[9].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[10].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[10].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[11].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[11].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[12].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[12].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[13].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[13].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[14].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[14].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[15].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[8].row|multiunit:union[15].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B => B.IN16
M[0] => M[0].IN1
M[1] => M[1].IN1
M[2] => M[2].IN1
M[3] => M[3].IN1
M[4] => M[4].IN1
M[5] => M[5].IN1
M[6] => M[6].IN1
M[7] => M[7].IN1
M[8] => M[8].IN1
M[9] => M[9].IN1
M[10] => M[10].IN1
M[11] => M[11].IN1
M[12] => M[12].IN1
M[13] => M[13].IN1
M[14] => M[14].IN1
M[15] => M[15].IN1
M4[0] <= multiunit:union[1].unit.M4
M4[1] <= multiunit:union[2].unit.M4
M4[2] <= multiunit:union[3].unit.M4
M4[3] <= multiunit:union[4].unit.M4
M4[4] <= multiunit:union[5].unit.M4
M4[5] <= multiunit:union[6].unit.M4
M4[6] <= multiunit:union[7].unit.M4
M4[7] <= multiunit:union[8].unit.M4
M4[8] <= multiunit:union[9].unit.M4
M4[9] <= multiunit:union[10].unit.M4
M4[10] <= multiunit:union[11].unit.M4
M4[11] <= multiunit:union[12].unit.M4
M4[12] <= multiunit:union[13].unit.M4
M4[13] <= multiunit:union[14].unit.M4
M4[14] <= multiunit:union[15].unit.M4
M4[15] <= multiunit:union[15].unit.C4
P <= multiunit:union[0].unit.M4


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[0].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[0].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[1].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[1].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[2].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[2].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[3].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[3].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[4].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[4].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[5].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[5].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[6].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[6].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[7].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[7].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[8].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[8].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[9].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[9].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[10].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[10].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[11].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[11].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[12].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[12].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[13].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[13].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[14].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[14].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[15].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[9].row|multiunit:union[15].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B => B.IN16
M[0] => M[0].IN1
M[1] => M[1].IN1
M[2] => M[2].IN1
M[3] => M[3].IN1
M[4] => M[4].IN1
M[5] => M[5].IN1
M[6] => M[6].IN1
M[7] => M[7].IN1
M[8] => M[8].IN1
M[9] => M[9].IN1
M[10] => M[10].IN1
M[11] => M[11].IN1
M[12] => M[12].IN1
M[13] => M[13].IN1
M[14] => M[14].IN1
M[15] => M[15].IN1
M4[0] <= multiunit:union[1].unit.M4
M4[1] <= multiunit:union[2].unit.M4
M4[2] <= multiunit:union[3].unit.M4
M4[3] <= multiunit:union[4].unit.M4
M4[4] <= multiunit:union[5].unit.M4
M4[5] <= multiunit:union[6].unit.M4
M4[6] <= multiunit:union[7].unit.M4
M4[7] <= multiunit:union[8].unit.M4
M4[8] <= multiunit:union[9].unit.M4
M4[9] <= multiunit:union[10].unit.M4
M4[10] <= multiunit:union[11].unit.M4
M4[11] <= multiunit:union[12].unit.M4
M4[12] <= multiunit:union[13].unit.M4
M4[13] <= multiunit:union[14].unit.M4
M4[14] <= multiunit:union[15].unit.M4
M4[15] <= multiunit:union[15].unit.C4
P <= multiunit:union[0].unit.M4


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[0].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[0].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[1].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[1].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[2].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[2].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[3].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[3].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[4].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[4].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[5].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[5].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[6].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[6].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[7].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[7].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[8].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[8].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[9].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[9].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[10].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[10].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[11].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[11].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[12].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[12].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[13].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[13].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[14].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[14].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[15].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[10].row|multiunit:union[15].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B => B.IN16
M[0] => M[0].IN1
M[1] => M[1].IN1
M[2] => M[2].IN1
M[3] => M[3].IN1
M[4] => M[4].IN1
M[5] => M[5].IN1
M[6] => M[6].IN1
M[7] => M[7].IN1
M[8] => M[8].IN1
M[9] => M[9].IN1
M[10] => M[10].IN1
M[11] => M[11].IN1
M[12] => M[12].IN1
M[13] => M[13].IN1
M[14] => M[14].IN1
M[15] => M[15].IN1
M4[0] <= multiunit:union[1].unit.M4
M4[1] <= multiunit:union[2].unit.M4
M4[2] <= multiunit:union[3].unit.M4
M4[3] <= multiunit:union[4].unit.M4
M4[4] <= multiunit:union[5].unit.M4
M4[5] <= multiunit:union[6].unit.M4
M4[6] <= multiunit:union[7].unit.M4
M4[7] <= multiunit:union[8].unit.M4
M4[8] <= multiunit:union[9].unit.M4
M4[9] <= multiunit:union[10].unit.M4
M4[10] <= multiunit:union[11].unit.M4
M4[11] <= multiunit:union[12].unit.M4
M4[12] <= multiunit:union[13].unit.M4
M4[13] <= multiunit:union[14].unit.M4
M4[14] <= multiunit:union[15].unit.M4
M4[15] <= multiunit:union[15].unit.C4
P <= multiunit:union[0].unit.M4


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[0].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[0].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[1].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[1].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[2].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[2].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[3].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[3].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[4].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[4].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[5].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[5].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[6].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[6].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[7].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[7].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[8].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[8].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[9].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[9].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[10].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[10].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[11].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[11].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[12].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[12].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[13].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[13].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[14].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[14].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[15].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[11].row|multiunit:union[15].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B => B.IN16
M[0] => M[0].IN1
M[1] => M[1].IN1
M[2] => M[2].IN1
M[3] => M[3].IN1
M[4] => M[4].IN1
M[5] => M[5].IN1
M[6] => M[6].IN1
M[7] => M[7].IN1
M[8] => M[8].IN1
M[9] => M[9].IN1
M[10] => M[10].IN1
M[11] => M[11].IN1
M[12] => M[12].IN1
M[13] => M[13].IN1
M[14] => M[14].IN1
M[15] => M[15].IN1
M4[0] <= multiunit:union[1].unit.M4
M4[1] <= multiunit:union[2].unit.M4
M4[2] <= multiunit:union[3].unit.M4
M4[3] <= multiunit:union[4].unit.M4
M4[4] <= multiunit:union[5].unit.M4
M4[5] <= multiunit:union[6].unit.M4
M4[6] <= multiunit:union[7].unit.M4
M4[7] <= multiunit:union[8].unit.M4
M4[8] <= multiunit:union[9].unit.M4
M4[9] <= multiunit:union[10].unit.M4
M4[10] <= multiunit:union[11].unit.M4
M4[11] <= multiunit:union[12].unit.M4
M4[12] <= multiunit:union[13].unit.M4
M4[13] <= multiunit:union[14].unit.M4
M4[14] <= multiunit:union[15].unit.M4
M4[15] <= multiunit:union[15].unit.C4
P <= multiunit:union[0].unit.M4


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[0].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[0].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[1].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[1].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[2].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[2].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[3].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[3].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[4].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[4].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[5].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[5].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[6].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[6].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[7].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[7].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[8].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[8].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[9].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[9].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[10].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[10].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[11].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[11].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[12].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[12].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[13].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[13].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[14].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[14].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[15].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[12].row|multiunit:union[15].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B => B.IN16
M[0] => M[0].IN1
M[1] => M[1].IN1
M[2] => M[2].IN1
M[3] => M[3].IN1
M[4] => M[4].IN1
M[5] => M[5].IN1
M[6] => M[6].IN1
M[7] => M[7].IN1
M[8] => M[8].IN1
M[9] => M[9].IN1
M[10] => M[10].IN1
M[11] => M[11].IN1
M[12] => M[12].IN1
M[13] => M[13].IN1
M[14] => M[14].IN1
M[15] => M[15].IN1
M4[0] <= multiunit:union[1].unit.M4
M4[1] <= multiunit:union[2].unit.M4
M4[2] <= multiunit:union[3].unit.M4
M4[3] <= multiunit:union[4].unit.M4
M4[4] <= multiunit:union[5].unit.M4
M4[5] <= multiunit:union[6].unit.M4
M4[6] <= multiunit:union[7].unit.M4
M4[7] <= multiunit:union[8].unit.M4
M4[8] <= multiunit:union[9].unit.M4
M4[9] <= multiunit:union[10].unit.M4
M4[10] <= multiunit:union[11].unit.M4
M4[11] <= multiunit:union[12].unit.M4
M4[12] <= multiunit:union[13].unit.M4
M4[13] <= multiunit:union[14].unit.M4
M4[14] <= multiunit:union[15].unit.M4
M4[15] <= multiunit:union[15].unit.C4
P <= multiunit:union[0].unit.M4


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[0].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[0].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[1].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[1].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[2].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[2].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[3].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[3].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[4].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[4].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[5].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[5].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[6].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[6].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[7].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[7].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[8].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[8].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[9].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[9].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[10].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[10].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[11].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[11].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[12].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[12].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[13].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[13].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[14].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[14].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[15].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[13].row|multiunit:union[15].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B => B.IN16
M[0] => M[0].IN1
M[1] => M[1].IN1
M[2] => M[2].IN1
M[3] => M[3].IN1
M[4] => M[4].IN1
M[5] => M[5].IN1
M[6] => M[6].IN1
M[7] => M[7].IN1
M[8] => M[8].IN1
M[9] => M[9].IN1
M[10] => M[10].IN1
M[11] => M[11].IN1
M[12] => M[12].IN1
M[13] => M[13].IN1
M[14] => M[14].IN1
M[15] => M[15].IN1
M4[0] <= multiunit:union[1].unit.M4
M4[1] <= multiunit:union[2].unit.M4
M4[2] <= multiunit:union[3].unit.M4
M4[3] <= multiunit:union[4].unit.M4
M4[4] <= multiunit:union[5].unit.M4
M4[5] <= multiunit:union[6].unit.M4
M4[6] <= multiunit:union[7].unit.M4
M4[7] <= multiunit:union[8].unit.M4
M4[8] <= multiunit:union[9].unit.M4
M4[9] <= multiunit:union[10].unit.M4
M4[10] <= multiunit:union[11].unit.M4
M4[11] <= multiunit:union[12].unit.M4
M4[12] <= multiunit:union[13].unit.M4
M4[13] <= multiunit:union[14].unit.M4
M4[14] <= multiunit:union[15].unit.M4
M4[15] <= multiunit:union[15].unit.C4
P <= multiunit:union[0].unit.M4


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[0].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[0].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[1].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[1].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[2].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[2].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[3].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[3].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[4].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[4].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[5].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[5].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[6].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[6].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[7].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[7].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[8].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[8].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[9].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[9].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[10].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[10].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[11].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[11].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[12].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[12].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[13].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[13].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[14].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[14].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[15].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[14].row|multiunit:union[15].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row
A[0] => A[0].IN1
A[1] => A[1].IN1
A[2] => A[2].IN1
A[3] => A[3].IN1
A[4] => A[4].IN1
A[5] => A[5].IN1
A[6] => A[6].IN1
A[7] => A[7].IN1
A[8] => A[8].IN1
A[9] => A[9].IN1
A[10] => A[10].IN1
A[11] => A[11].IN1
A[12] => A[12].IN1
A[13] => A[13].IN1
A[14] => A[14].IN1
A[15] => A[15].IN1
B => B.IN16
M[0] => M[0].IN1
M[1] => M[1].IN1
M[2] => M[2].IN1
M[3] => M[3].IN1
M[4] => M[4].IN1
M[5] => M[5].IN1
M[6] => M[6].IN1
M[7] => M[7].IN1
M[8] => M[8].IN1
M[9] => M[9].IN1
M[10] => M[10].IN1
M[11] => M[11].IN1
M[12] => M[12].IN1
M[13] => M[13].IN1
M[14] => M[14].IN1
M[15] => M[15].IN1
M4[0] <= multiunit:union[1].unit.M4
M4[1] <= multiunit:union[2].unit.M4
M4[2] <= multiunit:union[3].unit.M4
M4[3] <= multiunit:union[4].unit.M4
M4[4] <= multiunit:union[5].unit.M4
M4[5] <= multiunit:union[6].unit.M4
M4[6] <= multiunit:union[7].unit.M4
M4[7] <= multiunit:union[8].unit.M4
M4[8] <= multiunit:union[9].unit.M4
M4[9] <= multiunit:union[10].unit.M4
M4[10] <= multiunit:union[11].unit.M4
M4[11] <= multiunit:union[12].unit.M4
M4[12] <= multiunit:union[13].unit.M4
M4[13] <= multiunit:union[14].unit.M4
M4[14] <= multiunit:union[15].unit.M4
M4[15] <= multiunit:union[15].unit.C4
P <= multiunit:union[0].unit.M4


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[0].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[0].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[1].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[1].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[2].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[2].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[3].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[3].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[4].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[4].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[5].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[5].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[6].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[6].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[7].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[7].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[8].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[8].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[9].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[9].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[10].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[10].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[11].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[11].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[12].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[12].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[13].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[13].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[14].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[14].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[15].unit
A => comb.IN0
B => comb.IN1
C => C.IN1
M => M.IN1
C4 <= add1:add.C4
M4 <= add1:add.S


|ex03|CPU:cpu|ALU:comb_947|multiplication16:comb_22|multi16row:union[15].row|multiunit:union[15].unit|add1:add
A => S.IN0
A => C4.IN0
A => C4.IN0
B => S.IN1
B => C4.IN1
B => C4.IN1
C => S.IN1
C => C4.IN1
S <= S.DB_MAX_OUTPUT_PORT_TYPE
C4 <= C4.DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|nextAddress:next_micro
LOAD => always0.IN0
LOAD => always0.IN0
CLK => next_address[0].CLK
CLK => next_address[1].CLK
CLK => next_address[2].CLK
CLK => next_address[3].CLK
CLK => next_address[4].CLK
CLK => next_address[5].CLK
CLK => next_address[6].CLK
CLK => next_address[7].CLK
CLK => next_address[8].CLK
CLR => always0.IN1
CLR => always0.IN1
CLR => next_address[0].ACLR
CLR => next_address[1].ACLR
CLR => next_address[2].ACLR
CLR => next_address[3].ACLR
CLR => next_address[4].ACLR
CLR => next_address[5].ACLR
CLR => next_address[6].ACLR
CLR => next_address[7].ACLR
CLR => next_address[8].ACLR
JP => always0.IN1
QJP => always0.IN1
UIR[0] => next_address.DATAB
UIR[1] => next_address.DATAB
UIR[2] => next_address.DATAB
UIR[3] => next_address.DATAB
UIR[4] => next_address.DATAB
UIR[5] => next_address.DATAB
UIR[6] => next_address.DATAB
UIR[7] => next_address.DATAB
UIR[8] => next_address.DATAB
OP[0] => next_address.DATAB
OP[1] => next_address.DATAB
OP[2] => next_address.DATAB
OP[3] => next_address.DATAB
OP[4] => next_address.DATAB
address[0] <= next_address[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= next_address[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= next_address[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= next_address[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= next_address[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= next_address[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= next_address[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= next_address[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= next_address[8].DB_MAX_OUTPUT_PORT_TYPE


|ex03|CPU:cpu|rom:ROM1
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
address[7] => address[7].IN1
address[8] => address[8].IN1
clock => clock.IN1
q[0] <= altsyncram:altsyncram_component.q_a
q[1] <= altsyncram:altsyncram_component.q_a
q[2] <= altsyncram:altsyncram_component.q_a
q[3] <= altsyncram:altsyncram_component.q_a
q[4] <= altsyncram:altsyncram_component.q_a
q[5] <= altsyncram:altsyncram_component.q_a
q[6] <= altsyncram:altsyncram_component.q_a
q[7] <= altsyncram:altsyncram_component.q_a
q[8] <= altsyncram:altsyncram_component.q_a
q[9] <= altsyncram:altsyncram_component.q_a
q[10] <= altsyncram:altsyncram_component.q_a
q[11] <= altsyncram:altsyncram_component.q_a
q[12] <= altsyncram:altsyncram_component.q_a
q[13] <= altsyncram:altsyncram_component.q_a
q[14] <= altsyncram:altsyncram_component.q_a
q[15] <= altsyncram:altsyncram_component.q_a
q[16] <= altsyncram:altsyncram_component.q_a
q[17] <= altsyncram:altsyncram_component.q_a
q[18] <= altsyncram:altsyncram_component.q_a
q[19] <= altsyncram:altsyncram_component.q_a
q[20] <= altsyncram:altsyncram_component.q_a
q[21] <= altsyncram:altsyncram_component.q_a
q[22] <= altsyncram:altsyncram_component.q_a
q[23] <= altsyncram:altsyncram_component.q_a
q[24] <= altsyncram:altsyncram_component.q_a
q[25] <= altsyncram:altsyncram_component.q_a
q[26] <= altsyncram:altsyncram_component.q_a
q[27] <= altsyncram:altsyncram_component.q_a
q[28] <= altsyncram:altsyncram_component.q_a
q[29] <= altsyncram:altsyncram_component.q_a
q[30] <= altsyncram:altsyncram_component.q_a
q[31] <= altsyncram:altsyncram_component.q_a
q[32] <= altsyncram:altsyncram_component.q_a
q[33] <= altsyncram:altsyncram_component.q_a
q[34] <= altsyncram:altsyncram_component.q_a
q[35] <= altsyncram:altsyncram_component.q_a
q[36] <= altsyncram:altsyncram_component.q_a
q[37] <= altsyncram:altsyncram_component.q_a
q[38] <= altsyncram:altsyncram_component.q_a
q[39] <= altsyncram:altsyncram_component.q_a
q[40] <= altsyncram:altsyncram_component.q_a
q[41] <= altsyncram:altsyncram_component.q_a
q[42] <= altsyncram:altsyncram_component.q_a
q[43] <= altsyncram:altsyncram_component.q_a
q[44] <= altsyncram:altsyncram_component.q_a
q[45] <= altsyncram:altsyncram_component.q_a
q[46] <= altsyncram:altsyncram_component.q_a
q[47] <= altsyncram:altsyncram_component.q_a
q[48] <= altsyncram:altsyncram_component.q_a
q[49] <= altsyncram:altsyncram_component.q_a
q[50] <= altsyncram:altsyncram_component.q_a
q[51] <= altsyncram:altsyncram_component.q_a
q[52] <= altsyncram:altsyncram_component.q_a
q[53] <= altsyncram:altsyncram_component.q_a
q[54] <= altsyncram:altsyncram_component.q_a
q[55] <= altsyncram:altsyncram_component.q_a
q[56] <= altsyncram:altsyncram_component.q_a
q[57] <= altsyncram:altsyncram_component.q_a
q[58] <= altsyncram:altsyncram_component.q_a
q[59] <= altsyncram:altsyncram_component.q_a
q[60] <= altsyncram:altsyncram_component.q_a
q[61] <= altsyncram:altsyncram_component.q_a
q[62] <= altsyncram:altsyncram_component.q_a
q[63] <= altsyncram:altsyncram_component.q_a


|ex03|CPU:cpu|rom:ROM1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_a[16] => ~NO_FANOUT~
data_a[17] => ~NO_FANOUT~
data_a[18] => ~NO_FANOUT~
data_a[19] => ~NO_FANOUT~
data_a[20] => ~NO_FANOUT~
data_a[21] => ~NO_FANOUT~
data_a[22] => ~NO_FANOUT~
data_a[23] => ~NO_FANOUT~
data_a[24] => ~NO_FANOUT~
data_a[25] => ~NO_FANOUT~
data_a[26] => ~NO_FANOUT~
data_a[27] => ~NO_FANOUT~
data_a[28] => ~NO_FANOUT~
data_a[29] => ~NO_FANOUT~
data_a[30] => ~NO_FANOUT~
data_a[31] => ~NO_FANOUT~
data_a[32] => ~NO_FANOUT~
data_a[33] => ~NO_FANOUT~
data_a[34] => ~NO_FANOUT~
data_a[35] => ~NO_FANOUT~
data_a[36] => ~NO_FANOUT~
data_a[37] => ~NO_FANOUT~
data_a[38] => ~NO_FANOUT~
data_a[39] => ~NO_FANOUT~
data_a[40] => ~NO_FANOUT~
data_a[41] => ~NO_FANOUT~
data_a[42] => ~NO_FANOUT~
data_a[43] => ~NO_FANOUT~
data_a[44] => ~NO_FANOUT~
data_a[45] => ~NO_FANOUT~
data_a[46] => ~NO_FANOUT~
data_a[47] => ~NO_FANOUT~
data_a[48] => ~NO_FANOUT~
data_a[49] => ~NO_FANOUT~
data_a[50] => ~NO_FANOUT~
data_a[51] => ~NO_FANOUT~
data_a[52] => ~NO_FANOUT~
data_a[53] => ~NO_FANOUT~
data_a[54] => ~NO_FANOUT~
data_a[55] => ~NO_FANOUT~
data_a[56] => ~NO_FANOUT~
data_a[57] => ~NO_FANOUT~
data_a[58] => ~NO_FANOUT~
data_a[59] => ~NO_FANOUT~
data_a[60] => ~NO_FANOUT~
data_a[61] => ~NO_FANOUT~
data_a[62] => ~NO_FANOUT~
data_a[63] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_hm91:auto_generated.address_a[0]
address_a[1] => altsyncram_hm91:auto_generated.address_a[1]
address_a[2] => altsyncram_hm91:auto_generated.address_a[2]
address_a[3] => altsyncram_hm91:auto_generated.address_a[3]
address_a[4] => altsyncram_hm91:auto_generated.address_a[4]
address_a[5] => altsyncram_hm91:auto_generated.address_a[5]
address_a[6] => altsyncram_hm91:auto_generated.address_a[6]
address_a[7] => altsyncram_hm91:auto_generated.address_a[7]
address_a[8] => altsyncram_hm91:auto_generated.address_a[8]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_hm91:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_hm91:auto_generated.q_a[0]
q_a[1] <= altsyncram_hm91:auto_generated.q_a[1]
q_a[2] <= altsyncram_hm91:auto_generated.q_a[2]
q_a[3] <= altsyncram_hm91:auto_generated.q_a[3]
q_a[4] <= altsyncram_hm91:auto_generated.q_a[4]
q_a[5] <= altsyncram_hm91:auto_generated.q_a[5]
q_a[6] <= altsyncram_hm91:auto_generated.q_a[6]
q_a[7] <= altsyncram_hm91:auto_generated.q_a[7]
q_a[8] <= altsyncram_hm91:auto_generated.q_a[8]
q_a[9] <= altsyncram_hm91:auto_generated.q_a[9]
q_a[10] <= altsyncram_hm91:auto_generated.q_a[10]
q_a[11] <= altsyncram_hm91:auto_generated.q_a[11]
q_a[12] <= altsyncram_hm91:auto_generated.q_a[12]
q_a[13] <= altsyncram_hm91:auto_generated.q_a[13]
q_a[14] <= altsyncram_hm91:auto_generated.q_a[14]
q_a[15] <= altsyncram_hm91:auto_generated.q_a[15]
q_a[16] <= altsyncram_hm91:auto_generated.q_a[16]
q_a[17] <= altsyncram_hm91:auto_generated.q_a[17]
q_a[18] <= altsyncram_hm91:auto_generated.q_a[18]
q_a[19] <= altsyncram_hm91:auto_generated.q_a[19]
q_a[20] <= altsyncram_hm91:auto_generated.q_a[20]
q_a[21] <= altsyncram_hm91:auto_generated.q_a[21]
q_a[22] <= altsyncram_hm91:auto_generated.q_a[22]
q_a[23] <= altsyncram_hm91:auto_generated.q_a[23]
q_a[24] <= altsyncram_hm91:auto_generated.q_a[24]
q_a[25] <= altsyncram_hm91:auto_generated.q_a[25]
q_a[26] <= altsyncram_hm91:auto_generated.q_a[26]
q_a[27] <= altsyncram_hm91:auto_generated.q_a[27]
q_a[28] <= altsyncram_hm91:auto_generated.q_a[28]
q_a[29] <= altsyncram_hm91:auto_generated.q_a[29]
q_a[30] <= altsyncram_hm91:auto_generated.q_a[30]
q_a[31] <= altsyncram_hm91:auto_generated.q_a[31]
q_a[32] <= altsyncram_hm91:auto_generated.q_a[32]
q_a[33] <= altsyncram_hm91:auto_generated.q_a[33]
q_a[34] <= altsyncram_hm91:auto_generated.q_a[34]
q_a[35] <= altsyncram_hm91:auto_generated.q_a[35]
q_a[36] <= altsyncram_hm91:auto_generated.q_a[36]
q_a[37] <= altsyncram_hm91:auto_generated.q_a[37]
q_a[38] <= altsyncram_hm91:auto_generated.q_a[38]
q_a[39] <= altsyncram_hm91:auto_generated.q_a[39]
q_a[40] <= altsyncram_hm91:auto_generated.q_a[40]
q_a[41] <= altsyncram_hm91:auto_generated.q_a[41]
q_a[42] <= altsyncram_hm91:auto_generated.q_a[42]
q_a[43] <= altsyncram_hm91:auto_generated.q_a[43]
q_a[44] <= altsyncram_hm91:auto_generated.q_a[44]
q_a[45] <= altsyncram_hm91:auto_generated.q_a[45]
q_a[46] <= altsyncram_hm91:auto_generated.q_a[46]
q_a[47] <= altsyncram_hm91:auto_generated.q_a[47]
q_a[48] <= altsyncram_hm91:auto_generated.q_a[48]
q_a[49] <= altsyncram_hm91:auto_generated.q_a[49]
q_a[50] <= altsyncram_hm91:auto_generated.q_a[50]
q_a[51] <= altsyncram_hm91:auto_generated.q_a[51]
q_a[52] <= altsyncram_hm91:auto_generated.q_a[52]
q_a[53] <= altsyncram_hm91:auto_generated.q_a[53]
q_a[54] <= altsyncram_hm91:auto_generated.q_a[54]
q_a[55] <= altsyncram_hm91:auto_generated.q_a[55]
q_a[56] <= altsyncram_hm91:auto_generated.q_a[56]
q_a[57] <= altsyncram_hm91:auto_generated.q_a[57]
q_a[58] <= altsyncram_hm91:auto_generated.q_a[58]
q_a[59] <= altsyncram_hm91:auto_generated.q_a[59]
q_a[60] <= altsyncram_hm91:auto_generated.q_a[60]
q_a[61] <= altsyncram_hm91:auto_generated.q_a[61]
q_a[62] <= altsyncram_hm91:auto_generated.q_a[62]
q_a[63] <= altsyncram_hm91:auto_generated.q_a[63]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|ex03|CPU:cpu|rom:ROM1|altsyncram:altsyncram_component|altsyncram_hm91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
q_a[16] <= ram_block1a16.PORTADATAOUT
q_a[17] <= ram_block1a17.PORTADATAOUT
q_a[18] <= ram_block1a18.PORTADATAOUT
q_a[19] <= ram_block1a19.PORTADATAOUT
q_a[20] <= ram_block1a20.PORTADATAOUT
q_a[21] <= ram_block1a21.PORTADATAOUT
q_a[22] <= ram_block1a22.PORTADATAOUT
q_a[23] <= ram_block1a23.PORTADATAOUT
q_a[24] <= ram_block1a24.PORTADATAOUT
q_a[25] <= ram_block1a25.PORTADATAOUT
q_a[26] <= ram_block1a26.PORTADATAOUT
q_a[27] <= ram_block1a27.PORTADATAOUT
q_a[28] <= ram_block1a28.PORTADATAOUT
q_a[29] <= ram_block1a29.PORTADATAOUT
q_a[30] <= ram_block1a30.PORTADATAOUT
q_a[31] <= ram_block1a31.PORTADATAOUT
q_a[32] <= ram_block1a32.PORTADATAOUT
q_a[33] <= ram_block1a33.PORTADATAOUT
q_a[34] <= ram_block1a34.PORTADATAOUT
q_a[35] <= ram_block1a35.PORTADATAOUT
q_a[36] <= ram_block1a36.PORTADATAOUT
q_a[37] <= ram_block1a37.PORTADATAOUT
q_a[38] <= ram_block1a38.PORTADATAOUT
q_a[39] <= ram_block1a39.PORTADATAOUT
q_a[40] <= ram_block1a40.PORTADATAOUT
q_a[41] <= ram_block1a41.PORTADATAOUT
q_a[42] <= ram_block1a42.PORTADATAOUT
q_a[43] <= ram_block1a43.PORTADATAOUT
q_a[44] <= ram_block1a44.PORTADATAOUT
q_a[45] <= ram_block1a45.PORTADATAOUT
q_a[46] <= ram_block1a46.PORTADATAOUT
q_a[47] <= ram_block1a47.PORTADATAOUT
q_a[48] <= ram_block1a48.PORTADATAOUT
q_a[49] <= ram_block1a49.PORTADATAOUT
q_a[50] <= ram_block1a50.PORTADATAOUT
q_a[51] <= ram_block1a51.PORTADATAOUT
q_a[52] <= ram_block1a52.PORTADATAOUT
q_a[53] <= ram_block1a53.PORTADATAOUT
q_a[54] <= ram_block1a54.PORTADATAOUT
q_a[55] <= ram_block1a55.PORTADATAOUT
q_a[56] <= ram_block1a56.PORTADATAOUT
q_a[57] <= ram_block1a57.PORTADATAOUT
q_a[58] <= ram_block1a58.PORTADATAOUT
q_a[59] <= ram_block1a59.PORTADATAOUT
q_a[60] <= ram_block1a60.PORTADATAOUT
q_a[61] <= ram_block1a61.PORTADATAOUT
q_a[62] <= ram_block1a62.PORTADATAOUT
q_a[63] <= ram_block1a63.PORTADATAOUT


