# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do rachel_ruddy_comp_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {P:/lab2/rachel_ruddy_MUX_behavioral.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:55 on Oct 09,2024
# vcom -reportprogress 300 -93 -work work P:/lab2/rachel_ruddy_MUX_behavioral.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rachel_ruddy_MUX_behavioral
# -- Compiling architecture Behavioral of rachel_ruddy_MUX_behavioral
# End time: 16:08:55 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {P:/lab2/rachel_ruddy_barrel_shifter_tb.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:08:56 on Oct 09,2024
# vcom -reportprogress 300 -93 -work work P:/lab2/rachel_ruddy_barrel_shifter_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity rachel_ruddy_barrel_shifter_tb
# -- Compiling architecture Testbench of rachel_ruddy_barrel_shifter_tb
# ** Warning: P:/lab2/rachel_ruddy_barrel_shifter_tb.vhd(53): (vcom-1090) Possible infinite loop: Process contains no WAIT statement.
# End time: 16:08:56 on Oct 09,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 16:08:56 on Oct 09,2024
# ** Error: (vsim-3170) Could not find 'tb'.
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/sgate
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/altera_lnsim
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/cyclonev
#             P:/lab2/simulation/modelsim/rtl_work
#             P:/lab2/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./rachel_ruddy_comp_run_msim_rtl_vhdl.do PAUSED at line 12
vsim work.rachel_ruddy_barrel_shifter_tb
# vsim work.rachel_ruddy_barrel_shifter_tb 
# Start time: 16:08:56 on Oct 09,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.rachel_ruddy_barrel_shifter_tb(testbench)
# ** Warning: (vsim-3473) Component instance "i2 : rachel_ruddy_barrel_shifter_behavioral" is not bound.
#    Time: 0 ps  Iteration: 0  Instance: /rachel_ruddy_barrel_shifter_tb File: P:/lab2/rachel_ruddy_barrel_shifter_tb.vhd
add wave -position insertpoint  \
sim:/rachel_ruddy_barrel_shifter_tb/X \
sim:/rachel_ruddy_barrel_shifter_tb/stage1 \
sim:/rachel_ruddy_barrel_shifter_tb/sel \
sim:/rachel_ruddy_barrel_shifter_tb/Y_behavioral
run
# Break key hit
# Break in ForLoop loop at P:/lab2/rachel_ruddy_barrel_shifter_tb.vhd line 48



quit -sim
quit -sim
# End time: 16:10:06 on Oct 09,2024, Elapsed time: 0:01:10
# Errors: 1, Warnings: 1



quit -sim
# Loading project ra
