

================================================================
== Vivado HLS Report for 'docompute'
================================================================
* Date:           Sat Mar 10 21:30:40 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        hls-nn-lib_test
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-3-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      0.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    0|    0|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      -|        -|        -|    -|
|Expression       |        -|      -|        -|        -|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        0|      -|       36|       40|    -|
|Memory           |        -|      -|        -|        -|    -|
|Multiplexer      |        -|      -|        -|       30|    -|
|Register         |        -|      -|        5|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        0|      0|       41|       70|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        0|      0|    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------+-------------------------+---------+-------+----+----+
    |          Instance         |          Module         | BRAM_18K| DSP48E| FF | LUT|
    +---------------------------+-------------------------+---------+-------+----+----+
    |docompute_control_s_axi_U  |docompute_control_s_axi  |        0|      0|  36|  40|
    +---------------------------+-------------------------+---------+-------+----+----+
    |Total                      |                         |        0|      0|  36|  40|
    +---------------------------+-------------------------+---------+-------+----+----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |input_V_keep_V_0_state   |  15|          3|    2|          6|
    |output_V_keep_V_0_state  |  15|          3|    2|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  30|          6|    4|         12|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |input_V_keep_V_0_state   |  2|   0|    2|          0|
    |output_V_keep_V_0_state  |  2|   0|    2|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  5|   0|    5|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+-----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+-----------------------+-----+-----+------------+-----------------+--------------+
|s_axi_control_AWVALID  |  in |    1|    s_axi   |     control     |  return void |
|s_axi_control_AWREADY  | out |    1|    s_axi   |     control     |  return void |
|s_axi_control_AWADDR   |  in |    4|    s_axi   |     control     |  return void |
|s_axi_control_WVALID   |  in |    1|    s_axi   |     control     |  return void |
|s_axi_control_WREADY   | out |    1|    s_axi   |     control     |  return void |
|s_axi_control_WDATA    |  in |   32|    s_axi   |     control     |  return void |
|s_axi_control_WSTRB    |  in |    4|    s_axi   |     control     |  return void |
|s_axi_control_ARVALID  |  in |    1|    s_axi   |     control     |  return void |
|s_axi_control_ARREADY  | out |    1|    s_axi   |     control     |  return void |
|s_axi_control_ARADDR   |  in |    4|    s_axi   |     control     |  return void |
|s_axi_control_RVALID   | out |    1|    s_axi   |     control     |  return void |
|s_axi_control_RREADY   |  in |    1|    s_axi   |     control     |  return void |
|s_axi_control_RDATA    | out |   32|    s_axi   |     control     |  return void |
|s_axi_control_RRESP    | out |    2|    s_axi   |     control     |  return void |
|s_axi_control_BVALID   | out |    1|    s_axi   |     control     |  return void |
|s_axi_control_BREADY   |  in |    1|    s_axi   |     control     |  return void |
|s_axi_control_BRESP    | out |    2|    s_axi   |     control     |  return void |
|ap_clk                 |  in |    1| ap_ctrl_hs |    docompute    | return value |
|ap_rst_n               |  in |    1| ap_ctrl_hs |    docompute    | return value |
|interrupt              | out |    1| ap_ctrl_hs |    docompute    | return value |
|input_r_TDATA          |  in |  512|    axis    |  input_V_data_V |    pointer   |
|input_r_TVALID         |  in |    1|    axis    |  input_V_keep_V |    pointer   |
|input_r_TREADY         | out |    1|    axis    |  input_V_keep_V |    pointer   |
|input_r_TKEEP          |  in |   64|    axis    |  input_V_keep_V |    pointer   |
|input_r_TLAST          |  in |    1|    axis    |  input_V_last_V |    pointer   |
|output_r_TDATA         |  in |  512|    axis    | output_V_data_V |    pointer   |
|output_r_TVALID        |  in |    1|    axis    | output_V_keep_V |    pointer   |
|output_r_TREADY        | out |    1|    axis    | output_V_keep_V |    pointer   |
|output_r_TKEEP         |  in |   64|    axis    | output_V_keep_V |    pointer   |
|output_r_TLAST         |  in |    1|    axis    | output_V_last_V |    pointer   |
+-----------------------+-----+-----+------------+-----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

 <State 1> : 0.00ns
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %input_V_data_V), !map !14"
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_V_last_V), !map !18"
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %input_V_keep_V), !map !22"
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i512* %output_V_data_V), !map !26"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_V_last_V), !map !30"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %output_V_keep_V), !map !34"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @docompute_str) nounwind"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %output_V_data_V, i1* %output_V_last_V, i64* %output_V_keep_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [hls-nn-lib_test/.settings/core.cpp:16]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %input_V_data_V, i1* %input_V_last_V, i64* %input_V_keep_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [hls-nn-lib_test/.settings/core.cpp:17]
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [8 x i8]* @p_str4, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [hls-nn-lib_test/.settings/core.cpp:18]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "ret void" [hls-nn-lib_test/.settings/core.cpp:20]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_V_data_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_V_last_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ input_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_V_data_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_V_last_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ output_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2  (specbitsmap  ) [ 00]
StgValue_3  (specbitsmap  ) [ 00]
StgValue_4  (specbitsmap  ) [ 00]
StgValue_5  (specbitsmap  ) [ 00]
StgValue_6  (specbitsmap  ) [ 00]
StgValue_7  (specbitsmap  ) [ 00]
StgValue_8  (spectopmodule) [ 00]
StgValue_9  (specinterface) [ 00]
StgValue_10 (specinterface) [ 00]
StgValue_11 (specinterface) [ 00]
StgValue_12 (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_V_last_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_V_keep_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_V_data_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_V_keep_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="docompute_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

</comp_list>

<net_list>
</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------|
| Operation| Functional Unit|
|----------|----------------|
|   Total  |                |
|----------|----------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
