
---------- Begin Simulation Statistics ----------
final_tick                               13973763713868                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 156849                       # Simulator instruction rate (inst/s)
host_mem_usage                               17318604                       # Number of bytes of host memory used
host_op_rate                                   220977                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3270.50                       # Real time elapsed on the host
host_tick_rate                                8746438                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   512973897                       # Number of instructions simulated
sim_ops                                     722706257                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.028605                       # Number of seconds simulated
sim_ticks                                 28605229137                       # Number of ticks simulated
system.cpu0.Branches                                1                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           21                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          116                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      1274928                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops          385                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests      2543704                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops          385                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                   6                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                  6                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu0.num_fp_insts                           10                       # number of float instructions
system.cpu0.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  6                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   19                       # Number of integer alu accesses
system.cpu0.num_int_insts                          19                       # number of integer instructions
system.cpu0.num_int_register_reads                 42                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                10                       # number of times the integer registers were written
system.cpu0.num_load_insts                          6                       # Number of load instructions
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_store_insts                         4                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                        9     42.86%     42.86% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     42.86% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  2      9.52%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     52.38% # Class of executed instruction
system.cpu0.op_class::MemRead                       2      9.52%     61.90% # Class of executed instruction
system.cpu0.op_class::MemWrite                      0      0.00%     61.90% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  4     19.05%     80.95% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 4     19.05%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        21                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.committedInsts                         21                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          536                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests       283594                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         1425                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests       567752                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         1426                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                   4                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                  8                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu1.num_int_insts                          24                       # number of integer instructions
system.cpu1.num_int_register_reads                 59                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                18                       # number of times the integer registers were written
system.cpu1.num_load_insts                          3                       # Number of load instructions
system.cpu1.num_mem_refs                            9                       # number of memory refs
system.cpu1.num_store_insts                         6                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       15     62.50%     62.50% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     62.50% # Class of executed instruction
system.cpu1.op_class::MemRead                       3     12.50%     75.00% # Class of executed instruction
system.cpu1.op_class::MemWrite                      6     25.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                1                       # Number of branches fetched
system.cpu2.committedInsts                         15                       # Number of instructions committed
system.cpu2.committedOps                           19                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      7912057                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops        15192                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     15825095                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops        15192                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                   5                       # number of times the CC registers were read
system.cpu2.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                    10                       # Number of float alu accesses
system.cpu2.num_fp_insts                           10                       # number of float instructions
system.cpu2.num_fp_register_reads                  10                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  3                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   18                       # Number of integer alu accesses
system.cpu2.num_int_insts                          18                       # number of integer instructions
system.cpu2.num_int_register_reads                 52                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 3                       # number of times the integer registers were written
system.cpu2.num_load_insts                          2                       # Number of load instructions
system.cpu2.num_mem_refs                           14                       # number of memory refs
system.cpu2.num_store_insts                        12                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                        4     21.05%     21.05% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     21.05% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 1      5.26%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::MemRead                       0      0.00%     26.32% # Class of executed instruction
system.cpu2.op_class::MemWrite                      5     26.32%     52.63% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  2     10.53%     63.16% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 7     36.84%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        19                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                1                       # Number of branches fetched
system.cpu3.committedInsts                         17                       # Number of instructions committed
system.cpu3.committedOps                           22                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests       260147                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops          338                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests       521223                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops          338                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                   1                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                  4                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          1                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   22                       # Number of integer alu accesses
system.cpu3.num_int_insts                          22                       # number of integer instructions
system.cpu3.num_int_register_reads                 62                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                13                       # number of times the integer registers were written
system.cpu3.num_load_insts                          2                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         8                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       12     54.55%     54.55% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     54.55% # Class of executed instruction
system.cpu3.op_class::MemRead                       2      9.09%     63.64% # Class of executed instruction
system.cpu3.op_class::MemWrite                      8     36.36%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        22                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests       402723                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests         822271                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       189471                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        460173                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads         45137630                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes        54345662                       # number of cc regfile writes
system.switch_cpus0.committedInsts          250000006                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            297151015                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      0.343606                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.343606                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_reads        404200064                       # number of floating regfile reads
system.switch_cpus0.fp_regfile_writes       198343032                       # number of floating regfile writes
system.switch_cpus0.idleCycles                  21850                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts       153361                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches         2765439                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            3.492993                       # Inst execution rate
system.switch_cpus0.iew.exec_refs            98352809                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          23618077                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles       12137017                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts     75347042                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts        66058                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     23699227                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    303150102                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts     74734732                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       245421                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    300053570                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        203614                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents       356689                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles        153433                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles       622847                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents         4122                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect        34492                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect       118869                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        455456863                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            299933272                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.525707                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        239436727                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              3.491593                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             300004666                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       312022595                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       73201740                       # number of integer regfile writes
system.switch_cpus0.ipc                      2.910308                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                2.910308                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass        53237      0.02%      0.02% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     86556443     28.82%     28.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        30135      0.01%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     28.85% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu       187374      0.06%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc          744      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     28.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd     55718226     18.55%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     47.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt      3366036      1.12%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     48.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult     55938973     18.63%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     67.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     10869528      3.62%     70.84% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4012357      1.34%     72.17% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead     63950861     21.30%     93.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite     19615078      6.53%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     300298992                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses      233484407                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads    453635066                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses    219943942                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes    224542052                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13911384                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.046325                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          77482      0.56%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu           617      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%      0.56% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd      2967989     21.33%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt           47      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     21.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult      6650575     47.81%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     69.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        285571      2.05%     71.76% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       168405      1.21%     72.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead      3705428     26.64%     99.60% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite        55270      0.40%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses      80672732                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads    246891068                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     79989330                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes     84611130                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         303150102                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        300298992                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5999026                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued       137059                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined      9332405                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     85879708                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     3.496740                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.823883                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     22125679     25.76%     25.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      5818763      6.78%     32.54% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      7738758      9.01%     41.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6913989      8.05%     49.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      9661275     11.25%     60.85% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      8694407     10.12%     70.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      8853931     10.31%     81.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      5563223      6.48%     87.76% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     10509683     12.24%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     85879708                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  3.495850                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads      5169694                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1871086                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads     75347042                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     23699227                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      104157170                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles                85901558                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                    102                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        107228154                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes        94707601                       # number of cc regfile writes
system.switch_cpus1.committedInsts          118227502                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            191446100                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      0.726578                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.726578                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_reads           118720                       # number of floating regfile reads
system.switch_cpus1.fp_regfile_writes          118824                       # number of floating regfile writes
system.switch_cpus1.idleCycles                 131381                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      1575202                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches        21098360                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            2.801361                       # Inst execution rate
system.switch_cpus1.iew.exec_refs            54733688                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          16851538                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles       11973296                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts     43770520                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts        46005                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     20292523                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    283227084                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts     37882150                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      3185487                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    240641284                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents         25000                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents        30293                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       1426365                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles        63277                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        52229                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect       776385                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect       798817                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        311714443                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            239576860                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.584162                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        182091674                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              2.788970                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             240330685                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       371137105                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203939098                       # number of integer regfile writes
system.switch_cpus1.ipc                      1.376314                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.376314                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       588075      0.24%      0.24% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    185269606     75.98%     76.23% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1623076      0.67%     76.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv       407371      0.17%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     77.06% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     38566150     15.82%     92.88% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     17134937      7.03%     99.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead       118820      0.05%     99.95% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite       118736      0.05%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     243826771                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses         237557                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads       475113                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses       237456                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes       392130                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt            5229641                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.021448                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu        3743271     71.58%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     71.58% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1079393     20.64%     92.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       406976      7.78%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            1      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     248230780                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads    578846542                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    239339404                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes    374666375                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         283227084                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        243826771                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     91780980                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued       668295                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    142099331                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     85770177                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     2.842792                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.556997                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     25643612     29.90%     29.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      7588631      8.85%     38.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      9444506     11.01%     49.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9572812     11.16%     60.92% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      9091133     10.60%     71.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      7646954      8.92%     80.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      7565568      8.82%     89.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      5097706      5.94%     95.20% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8      4119255      4.80%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     85770177                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  2.838444                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads      7340017                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3323237                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads     43770520                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     20292523                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      104290181                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles                85901558                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                   1805                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads          1952341                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes         1849432                       # number of cc regfile writes
system.switch_cpus2.committedInsts           51054289                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             63677407                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.682553                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.682553                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_reads         85425599                       # number of floating regfile reads
system.switch_cpus2.fp_regfile_writes        48131178                       # number of floating regfile writes
system.switch_cpus2.idleCycles                 322961                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts          160                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches          548068                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            0.741739                       # Inst execution rate
system.switch_cpus2.iew.exec_refs            28480702                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores           3894381                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles           3562                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts     24556126                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts          107                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts      3894773                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts     63688728                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts     24586321                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts          404                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts     63716498                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents           949                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     10960912                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles           677                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     10977063                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents          533                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect          156                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect            4                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers         70486076                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count             63685662                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.655772                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers         46222768                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              0.741380                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent              63685743                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads        61921199                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       11018050                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.594335                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.594335                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass           37      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     10742898     16.86%     16.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult            0      0.00%     16.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     16.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd       231054      0.36%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     17.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu       171148      0.27%     17.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     17.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     17.49% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc       102689      0.16%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     17.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd     13401942     21.03%     38.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     38.69% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp        17114      0.03%     38.71% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt        94245      0.15%     38.86% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv        25672      0.04%     38.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     38.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult     10449269     16.40%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     55.30% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      5673828      8.90%     64.21% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       676447      1.06%     65.27% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead     18912592     29.68%     94.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite      3217967      5.05%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      63716902                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses       52217145                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads    103787177                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses     51545837                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes     51556146                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt             946628                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.014857                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           6844      0.72%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%      0.72% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd           29      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%      0.73% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult        55758      5.89%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%      6.62% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        285118     30.12%     36.74% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite         8760      0.93%     37.66% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead       547573     57.84%     95.51% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite        42546      4.49%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses      12446348                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads    110171874                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     12139825                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes     12144436                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded          63688728                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued         63716902                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined        11321                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued           22                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined         8627                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     85578597                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.744542                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.382058                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     57887494     67.64%     67.64% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     11782641     13.77%     81.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      6288745      7.35%     88.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      3635770      4.25%     93.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      3182900      3.72%     96.73% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1667453      1.95%     98.68% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       701193      0.82%     99.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       285770      0.33%     99.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       146631      0.17%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     85578597                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  0.741743                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads        48548                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         8990                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads     24556126                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      3894773                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads       31981632                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles                85901558                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                  46646                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        116091700                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes        83805984                       # number of cc regfile writes
system.switch_cpus3.committedInsts           93692031                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            170431649                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      0.916850                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.916850                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_reads           630860                       # number of floating regfile reads
system.switch_cpus3.fp_regfile_writes          482685                       # number of floating regfile writes
system.switch_cpus3.idleCycles                  84919                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      2202664                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches        22408519                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            2.812294                       # Inst execution rate
system.switch_cpus3.iew.exec_refs            49792565                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          12237825                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles       15174161                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts     46554811                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            1                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts        58773                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     15087434                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    295100840                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts     37554740                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      4167273                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    241580423                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents          4392                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents        12086                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       1947361                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles        17230                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        14330                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      1206578                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect       996086                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        322722429                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            239790282                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.578153                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        186583007                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              2.791454                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             241123172                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       368117419                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      210985425                       # number of integer regfile writes
system.switch_cpus3.ipc                      1.090691                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.090691                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass      1086962      0.44%      0.44% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    189827248     77.24%     77.69% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       939690      0.38%     78.07% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv      2173752      0.88%     78.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd        16409      0.01%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     78.96% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu        13600      0.01%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     78.97% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc        44461      0.02%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd        43176      0.02%     79.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt        93043      0.04%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv         1081      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     79.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     38559244     15.69%     94.73% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     12385967      5.04%     99.77% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead       331535      0.13%     99.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite       231528      0.09%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     245747696                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses         792534                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads      1574791                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses       756180                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes       915383                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt            4326824                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.017607                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu        3639155     84.11%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     84.11% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        538280     12.44%     96.55% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       137289      3.17%     99.72% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead         4620      0.11%     99.83% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite         7480      0.17%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     248195024                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads    581305487                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    239034102                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes    418868332                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         295100591                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        245747696                       # Number of instructions issued
system.switch_cpus3.iq.iqNonSpecInstsAdded          249                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqSquashedInstsExamined    124669187                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      1241423                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          232                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.iqSquashedOperandsExamined    180743383                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples     85816639                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     2.863637                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.625534                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     26924709     31.37%     31.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      7997672      9.32%     40.69% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      8077385      9.41%     50.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8022501      9.35%     59.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8580381     10.00%     69.45% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      8271884      9.64%     79.09% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      7883075      9.19%     88.28% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7      5923899      6.90%     95.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8      4135133      4.82%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     85816639                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  2.860806                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads      2571192                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1432695                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads     46554811                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     15087434                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads       96737755                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles                85901558                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                    367                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            4                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data     89551098                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        89551102                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            4                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data     89551098                       # number of overall hits
system.cpu0.dcache.overall_hits::total       89551102                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data      5021899                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5021905                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data      5021900                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5021906                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data  38033265662                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  38033265662                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data  38033265662                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  38033265662                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data     94572997                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     94573007                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data     94572998                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     94573008                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.600000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.053101                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.053101                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.600000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.053101                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.053101                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data  7573.482792                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total  7573.473744                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data  7573.481284                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total  7573.472236                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          469                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets   234.500000                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1268126                       # number of writebacks
system.cpu0.dcache.writebacks::total          1268126                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      3746463                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3746463                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      3746463                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3746463                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      1275436                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1275436                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      1275437                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1275437                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data  13914266471                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  13914266471                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data  13914366371                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  13914366371                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.013486                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.013486                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.013486                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.013486                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 10909.419580                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 10909.419580                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 10909.489352                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 10909.489352                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1268126                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            1                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data     66039963                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       66039964                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            5                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data      4985302                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4985307                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data  37848787326                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  37848787326                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            6                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data     71025265                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     71025271                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.833333                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.070191                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.070191                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data  7592.075129                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total  7592.067515                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      3746455                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3746455                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      1238847                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1238847                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data  13741984593                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  13741984593                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.017442                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 11092.559931                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 11092.559931                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            3                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     23511135                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      23511138                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data        36597                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        36598                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data    184478336                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    184478336                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            4                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     23547732                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     23547736                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.250000                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.001554                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.001554                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data  5040.804875                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total  5040.667140                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data        36589                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        36589                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data    172281878                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    172281878                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.001554                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.001554                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data  4708.570281                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total  4708.570281                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            1                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            1                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total            1                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            1                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total        99900                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data            1                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total            1                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data        99900                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total        99900                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.737003                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           90827873                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1268638                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            71.594791                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     13945158485397                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     2.007263                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   509.729740                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.003920                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.995566                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999486                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          248                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          235                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        757852702                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       757852702                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          6                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          4                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           23                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst     20651770                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        20651793                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           23                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst     20651770                       # number of overall hits
system.cpu0.icache.overall_hits::total       20651793                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          150                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           152                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          150                       # number of overall misses
system.cpu0.icache.overall_misses::total          152                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     14026959                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     14026959                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     14026959                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     14026959                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           25                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst     20651920                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     20651945                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           25                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst     20651920                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     20651945                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.080000                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.080000                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 93513.060000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 92282.625000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 93513.060000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 92282.625000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           16                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst          134                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          134                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst          134                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          134                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst     13066254                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13066254                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst     13066254                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13066254                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000006                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000006                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 97509.358209                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 97509.358209                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 97509.358209                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 97509.358209                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           23                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst     20651770                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       20651793                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            2                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          150                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          152                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     14026959                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     14026959                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst     20651920                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     20651945                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.080000                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 93513.060000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 92282.625000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst          134                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          134                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst     13066254                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13066254                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000006                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 97509.358209                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 97509.358209                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          132.574260                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           20651929                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              136                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         151852.419118                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     2.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst   130.574261                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.003906                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.255028                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.258934                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          136                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          136                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.265625                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        165215696                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       165215696                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        1238986                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty       304804                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      1078511                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq         6802                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp         6802                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq         29788                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp        29788                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      1238988                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          272                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port      3819008                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total            3819280                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         8704                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port    162352896                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total           162361600                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                       115189                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic                7372096                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples       1390767                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000360                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.018976                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0             1390266     99.96%     99.96% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                 501      0.04%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total         1390767                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy      1691622684                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           5.9                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy         133866                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     1269628434                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          4.4                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.inst            1                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      1149718                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        1149719                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.inst            1                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      1149718                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       1149719                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst          133                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data       118916                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total       119057                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst          133                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data       118916                       # number of overall misses
system.cpu0.l2cache.overall_misses::total       119057                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst     12970350                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data   8710296318                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total   8723266668                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst     12970350                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data   8710296318                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total   8723266668                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst          134                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      1268634                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      1268776                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst          134                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      1268634                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      1268776                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst     0.992537                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.093735                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.093836                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst     0.992537                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.093735                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.093836                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 97521.428571                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 73247.471476                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 73269.666361                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 97521.428571                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 73247.471476                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 73269.666361                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks       115189                       # number of writebacks
system.cpu0.l2cache.writebacks::total          115189                       # number of writebacks
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst          133                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data       118916                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total       119049                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst          133                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data       118916                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total       119049                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst     12926061                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data   8670697290                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total   8683623351                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst     12926061                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data   8670697290                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total   8683623351                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.992537                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.093735                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.093830                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.992537                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.093735                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.093830                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 97188.428571                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 72914.471476                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 72941.590026                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 97188.428571                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 72914.471476                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 72941.590026                       # average overall mshr miss latency
system.cpu0.l2cache.replacements               115189                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks       289087                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total       289087                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks       289087                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total       289087                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks       978923                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total       978923                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks       978923                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total       978923                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data         6802                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total         6802                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data         6802                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total         6802                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data        29381                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total        29381                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data          406                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total          407                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data     10900755                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total     10900755                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data        29787                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total        29788                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.013630                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.013663                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 26849.150246                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 26783.181818                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data          406                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total          406                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data     10765557                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total     10765557                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.013630                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.013630                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 26516.150246                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 26516.150246                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.inst            1                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      1120337                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      1120338                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data       118510                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total       118650                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     12970350                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data   8699395563                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total   8712365913                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst          134                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      1238847                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      1238988                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.992537                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.095662                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.095764                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 97521.428571                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 73406.426150                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 73429.126953                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data       118510                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total       118643                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     12926061                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   8659931733                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total   8672857794                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.992537                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.095662                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.095758                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 97188.428571                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 73073.426150                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 73100.459311                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        4052.480171                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs           2543588                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs          119285                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs           21.323620                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks    45.328407                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.047605                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     0.755042                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst     3.155147                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  4003.193969                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.011067                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000012                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000184                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.000770                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.977342                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.989375                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0           27                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          242                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2942                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::3          447                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          438                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses        40816693                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses       40816693                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 13945158494731                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF  28605219137                       # Cumulative time (in ticks) in various power states
system.cpu0.thread32295.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread32295.numOps                      0                       # Number of Ops committed
system.cpu0.thread32295.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            4                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data     45447442                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        45447446                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            4                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data     45448098                       # number of overall hits
system.cpu1.dcache.overall_hits::total       45448102                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data       257085                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        257090                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data       257184                       # number of overall misses
system.cpu1.dcache.overall_misses::total       257189                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data  10063122804                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  10063122804                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data  10063122804                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  10063122804                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data            9                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data     45704527                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     45704536                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data            9                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data     45705282                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     45705291                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.555556                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.005625                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005625                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.555556                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.005627                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005627                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 39143.173674                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 39142.412400                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 39128.105963                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 39127.345275                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       176230                       # number of writebacks
system.cpu1.dcache.writebacks::total           176230                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data        79958                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        79958                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data        79958                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        79958                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data       177127                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       177127                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data       177222                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       177222                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data   4267931796                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4267931796                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data   4268450943                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4268450943                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.003875                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003875                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.003877                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003877                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 24095.320284                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 24095.320284                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 24085.333328                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 24085.333328                       # average overall mshr miss latency
system.cpu1.dcache.replacements                176230                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data     31535076                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       31535076                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data       197536                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       197539                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data   9693424206                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   9693424206                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            3                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data     31732612                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     31732615                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data            1                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.006225                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006225                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 49071.684179                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 49070.938934                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data        79757                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        79757                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data       117779                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       117779                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data   3919666077                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   3919666077                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.003712                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003712                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 33279.838316                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 33279.838316                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            4                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     13912366                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      13912370                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            2                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data        59549                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        59551                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data    369698598                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    369698598                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            6                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     13971915                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     13971921                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.333333                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.004262                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.004262                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data  6208.309090                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total  6208.100586                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          201                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          201                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data        59348                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        59348                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data    348265719                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    348265719                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.004248                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.004248                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data  5868.196384                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total  5868.196384                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data          656                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total          656                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data           99                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           99                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data          755                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          755                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.131126                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.131126                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data           95                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           95                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       519147                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       519147                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.125828                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.125828                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data  5464.705263                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total  5464.705263                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.087355                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           45625358                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           176742                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs           258.146666                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     3.062592                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   508.024762                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.005982                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.992236                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998217                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          196                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          198                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        365819070                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       365819070                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          3                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          6                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           25                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst     31018113                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        31018138                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           25                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst     31018113                       # number of overall hits
system.cpu1.icache.overall_hits::total       31018138                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst       110917                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        110919                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst       110917                       # number of overall misses
system.cpu1.icache.overall_misses::total       110919                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst    612136584                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    612136584                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst    612136584                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    612136584                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           27                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst     31129030                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     31129057                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           27                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst     31129030                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     31129057                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.074074                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.003563                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003563                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.074074                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.003563                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003563                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst  5518.870723                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total  5518.771211                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst  5518.870723                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total  5518.771211                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       106884                       # number of writebacks
system.cpu1.icache.writebacks::total           106884                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst         3511                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3511                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst         3511                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3511                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst       107406                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       107406                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst       107406                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       107406                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst    545453334                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    545453334                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst    545453334                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    545453334                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.003450                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003450                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.003450                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003450                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst  5078.425172                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total  5078.425172                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst  5078.425172                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total  5078.425172                       # average overall mshr miss latency
system.cpu1.icache.replacements                106884                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           25                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst     31018113                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       31018138                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            2                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst       110917                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       110919                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst    612136584                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    612136584                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           27                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst     31129030                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     31129057                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.074074                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.003563                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003563                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst  5518.870723                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total  5518.771211                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst         3511                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3511                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst       107406                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       107406                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst    545453334                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    545453334                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.003450                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003450                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst  5078.425172                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total  5078.425172                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          511.329067                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           31125546                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           107408                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           289.787967                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     1.070166                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst   510.258900                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.002090                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.996599                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.998690                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          147                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        249139864                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       249139864                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         27                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp         225276                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty       124430                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean       193450                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq          488                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp          488                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq         58874                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp        58874                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq       225276                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port       321683                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port       530690                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total             852373                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port     13713600                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     22590208                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total            36303808                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                        34783                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic                2226112                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples        319404                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.006158                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.078273                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0              317438     99.38%     99.38% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                1965      0.62%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                   1      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total          319404                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy       377613009                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           1.3                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy      107308554                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy      176725423                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          0.6                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.inst       106317                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus1.data       140113                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total         246430                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.inst       106317                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data       140113                       # number of overall hits
system.cpu1.l2cache.overall_hits::total        246430                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst         1072                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data        36624                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total        37703                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst         1072                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data        36624                       # number of overall misses
system.cpu1.l2cache.overall_misses::total        37703                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst     78717537                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data   3619247130                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total   3697964667                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst     78717537                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data   3619247130                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total   3697964667                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst       107389                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data       176737                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total       284133                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst       107389                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data       176737                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total       284133                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst     0.009982                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.207223                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.132695                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst     0.009982                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.207223                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.132695                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 73430.538246                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 98821.732471                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 98081.443572                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 73430.538246                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 98821.732471                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 98081.443572                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks        34766                       # number of writebacks
system.cpu1.l2cache.writebacks::total           34766                       # number of writebacks
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst         1072                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data        36624                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total        37696                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst         1072                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data        36624                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total        37696                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst     78360561                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data   3607051338                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total   3685411899                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst     78360561                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data   3607051338                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total   3685411899                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.009982                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.207223                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.132670                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.009982                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.207223                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.132670                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 73097.538246                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 98488.732471                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 97766.656913                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 73097.538246                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 98488.732471                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 97766.656913                       # average overall mshr miss latency
system.cpu1.l2cache.replacements                34766                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks       102122                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total       102122                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks       102122                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total       102122                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks       180872                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total       180872                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks       180872                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total       180872                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data          488                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total          488                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data          488                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total          488                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data        57065                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total        57065                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            2                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data         1807                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total         1809                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data     94262643                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total     94262643                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            2                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data        58872                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total        58874                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.030694                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.030727                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 52165.270061                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 52107.597015                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data         1807                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total         1807                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     93660912                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total     93660912                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.030694                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.030693                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 51832.270061                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 51832.270061                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.inst       106317                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data        83048                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total       189365                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst         1072                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data        34817                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total        35894                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     78717537                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data   3524984487                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total   3603702024                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst       107389                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data       117865                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total       225259                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.009982                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.295397                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.159345                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 73430.538246                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 101243.199787                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 100398.451663                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst         1072                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        34817                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total        35889                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     78360561                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   3513390426                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total   3591750987                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.009982                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.295397                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.159323                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 73097.538246                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 100910.199787                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 100079.439020                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        3974.247818                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs            567615                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs           38862                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs           14.605913                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks   168.157924                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     0.817740                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     1.461053                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst   347.371769                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  3456.439333                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.041054                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000200                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000357                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.084808                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.843857                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.970275                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1           85                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         1305                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::3         1767                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          925                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses         9120702                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses        9120702                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 13945158494731                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF  28605219137                       # Cumulative time (in ticks) in various power states
system.cpu1.thread32295.numInsts                    0                       # Number of Instructions committed
system.cpu1.thread32295.numOps                      0                       # Number of Ops committed
system.cpu1.thread32295.numMemRefs                  0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            9                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data     24237261                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        24237270                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            9                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data     24237261                       # number of overall hits
system.cpu2.dcache.overall_hits::total       24237270                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data      4076915                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4076920                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data      4076915                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4076920                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data  40010007599                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  40010007599                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data  40010007599                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  40010007599                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           14                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data     28314176                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     28314190                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           14                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data     28314176                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     28314190                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.357143                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.143988                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.143989                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.357143                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.143988                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.143989                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data  9813.794891                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total  9813.782855                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data  9813.794891                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total  9813.782855                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         8023                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets          264                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs             2916                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs     2.751372                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          264                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      3736303                       # number of writebacks
system.cpu2.dcache.writebacks::total          3736303                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data       340078                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       340078                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data       340078                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       340078                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      3736837                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      3736837                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      3736837                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      3736837                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data  37006840772                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  37006840772                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data  37006840772                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  37006840772                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.131978                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.131978                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.131978                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.131978                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data  9903.252610                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total  9903.252610                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data  9903.252610                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total  9903.252610                       # average overall mshr miss latency
system.cpu2.dcache.replacements               3736303                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data     20598441                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20598441                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            2                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data      3821825                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3821827                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data  35671778514                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  35671778514                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data     24420266                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     24420268                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data            1                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.156502                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.156502                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data  9333.702750                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total  9333.697866                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data       339963                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       339963                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      3481862                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      3481862                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data  32754122091                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  32754122091                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.142581                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.142581                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data  9407.070726                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total  9407.070726                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            9                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data      3638820                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3638829                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            3                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data       255090                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       255093                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data   4338229085                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total   4338229085                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data           12                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data      3893910                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3893922                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.250000                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.065510                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.065511                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 17006.660728                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 17006.460722                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          115                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data       254975                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total       254975                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data   4252718681                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total   4252718681                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.065480                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.065480                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 16678.963353                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 16678.963353                       # average WriteReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          510.953814                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           27974112                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          3736815                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             7.486084                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     13945158485397                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.041931                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   510.911884                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000082                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.997875                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.997957                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          235                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          254                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        230250335                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       230250335                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                         12                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           23                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst      1021040                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1021063                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           23                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst      1021040                       # number of overall hits
system.cpu2.icache.overall_hits::total        1021063                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst      4176401                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total       4176404                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst      4176401                       # number of overall misses
system.cpu2.icache.overall_misses::total      4176404                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst  21091190364                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total  21091190364                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst  21091190364                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total  21091190364                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           26                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst      5197441                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      5197467                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           26                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst      5197441                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      5197467                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.115385                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.803549                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.803546                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.115385                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.803549                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.803546                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst  5050.087471                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total  5050.083843                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst  5050.087471                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total  5050.083843                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks      4175713                       # number of writebacks
system.cpu2.icache.writebacks::total          4175713                       # number of writebacks
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst          181                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          181                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst          181                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          181                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst      4176220                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total      4176220                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst      4176220                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total      4176220                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst  19699397883                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total  19699397883                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst  19699397883                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total  19699397883                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.803515                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.803511                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.803515                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.803511                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst  4717.040262                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total  4717.040262                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst  4717.040262                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total  4717.040262                       # average overall mshr miss latency
system.cpu2.icache.replacements               4175713                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           23                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst      1021040                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1021063                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst      4176401                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total      4176404                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst  21091190364                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total  21091190364                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           26                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst      5197441                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      5197467                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.115385                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.803549                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.803546                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst  5050.087471                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total  5050.083843                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst          181                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          181                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst      4176220                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total      4176220                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst  19699397883                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total  19699397883                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.803515                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.803511                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst  4717.040262                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total  4717.040262                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          508.542521                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs            5197285                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs          4176222                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs             1.244494                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     1.003757                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst   507.538764                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.001960                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.991287                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.993247                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          411                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses         45755958                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses        45755958                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         26                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        7658086                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty       347219                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      7830565                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq           41                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp           41                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq        254951                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp       254951                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      7658087                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port     12528158                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     11210015                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           23738173                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port    534523840                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port    478279552                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1012803392                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                       265768                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic               17009152                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples       8178847                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.001858                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.043063                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0             8163652     99.81%     99.81% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1               15195      0.19%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total         8178847                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     10539156627                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization          36.8                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy     4203375613                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization         14.7                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     3736863343                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization         13.1                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.inst      4174682                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      3483574                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        7658256                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.inst      4174682                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      3483574                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       7658256                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst         1538                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data       253236                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total       254782                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst         1538                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data       253236                       # number of overall misses
system.cpu2.l2cache.overall_misses::total       254782                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst     74686239                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data  16930376676                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total  17005062915                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst     74686239                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data  16930376676                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total  17005062915                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst      4176220                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      3736810                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      7913038                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst      4176220                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      3736810                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      7913038                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst     0.000368                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.067768                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.032198                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst     0.000368                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.067768                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.032198                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 48560.623537                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 66856.121073                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 66743.580453                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 48560.623537                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 66856.121073                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 66743.580453                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks       265768                       # number of writebacks
system.cpu2.l2cache.writebacks::total          265768                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.data            1                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.data            1                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst         1538                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data       253235                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total       254773                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst         1538                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data       253235                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total       254773                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst     74174085                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data  16845985152                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total  16920159237                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst     74174085                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data  16845985152                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total  16920159237                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000368                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.067768                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.032197                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000368                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.067768                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.032197                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 48227.623537                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 66523.131289                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 66412.685948                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 48227.623537                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 66523.131289                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 66412.685948                       # average overall mshr miss latency
system.cpu2.l2cache.replacements               265768                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks       285872                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total       285872                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks       285872                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total       285872                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      7626141                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      7626141                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      7626141                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      7626141                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data           41                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total           41                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data           41                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total           41                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       193471                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       193471                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            3                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data        61477                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total        61480                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data   3193938198                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total   3193938198                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data       254948                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total       254951                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.241135                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.241144                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 51953.384160                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 51950.849024                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data        61477                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total        61477                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   3173466357                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total   3173466357                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.241135                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.241133                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 51620.384160                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 51620.384160                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.inst      4174682                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      3290103                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      7464785                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst         1538                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data       191759                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total       193302                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     74686239                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data  13736438478                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total  13811124717                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst      4176220                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      3481862                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      7658087                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.000368                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.055074                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.025242                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 48560.623537                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 71633.865832                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 71448.431558                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_hits::.switch_cpus2.data            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst         1538                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       191758                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total       193296                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     74174085                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  13672518795                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total  13746692880                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.000368                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.055073                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.025241                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 48227.623537                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 71300.904239                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 71117.316861                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        4074.997754                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          15825091                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs          269864                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs           58.640986                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks   372.332458                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.120451                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     1.201042                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst   128.639293                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  3572.704510                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.090901                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000029                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000293                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.031406                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.872242                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.994872                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           97                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1          660                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2708                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::3          445                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          186                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       253471336                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      253471336                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 13945158494731                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF  28605219137                       # Cumulative time (in ticks) in various power states
system.cpu2.thread32295.numInsts                    0                       # Number of Instructions committed
system.cpu2.thread32295.numOps                      0                       # Number of Ops committed
system.cpu2.thread32295.numMemRefs                  0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            5                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data     41458368                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        41458373                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            5                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data     41458946                       # number of overall hits
system.cpu3.dcache.overall_hits::total       41458951                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data       599163                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        599168                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data       599217                       # number of overall misses
system.cpu3.dcache.overall_misses::total       599222                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data   3345671646                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3345671646                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data   3345671646                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3345671646                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data     42057531                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     42057541                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data     42058163                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     42058173                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.014246                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.014246                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.014247                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.014247                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data  5583.908963                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total  5583.862366                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data  5583.405755                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total  5583.359166                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks       255202                       # number of writebacks
system.cpu3.dcache.writebacks::total           255202                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data       343449                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       343449                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data       343449                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       343449                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data       255714                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total       255714                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data       255753                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total       255753                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data   1638447579                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1638447579                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data   1639812879                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1639812879                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.006080                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.006080                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.006081                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.006081                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data  6407.344060                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total  6407.344060                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data  6411.705352                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total  6411.705352                       # average overall mshr miss latency
system.cpu3.dcache.replacements                255202                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data     32094326                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       32094326                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            2                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data       550595                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       550597                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data   3001606056                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3001606056                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            2                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data     32644921                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     32644923                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data            1                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.016866                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016866                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data  5451.567951                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total  5451.548149                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data       343392                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       343392                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data       207203                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total       207203                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data   1310794893                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1310794893                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.006347                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006347                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data  6326.138584                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total  6326.138584                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            5                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data      9364042                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       9364047                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            3                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data        48568                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total        48571                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data    344065590                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    344065590                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            8                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data      9412610                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      9412618                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.375000                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.005160                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.005160                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data  7084.203385                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total  7083.765827                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data           57                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           57                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data        48511                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total        48511                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data    327652686                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total    327652686                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.005154                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.005154                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data  6754.193606                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total  6754.193606                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data          578                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total          578                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data           54                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total           54                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data          632                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total          632                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.085443                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.085443                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data           39                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total           39                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data      1365300                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total      1365300                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.061709                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.061709                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 35007.692308                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 35007.692308                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          510.570000                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs           41714709                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs           255714                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           163.130329                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     2.090932                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   508.479067                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.004084                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.993123                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.997207                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0           36                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          285                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           85                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           93                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        336721098                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       336721098                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          2                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          8                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           22                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst     30506993                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        30507015                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           22                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst     30506993                       # number of overall hits
system.cpu3.icache.overall_hits::total       30507015                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst         5619                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          5622                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst         5619                       # number of overall misses
system.cpu3.icache.overall_misses::total         5622                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     87453459                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     87453459                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     87453459                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     87453459                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           25                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst     30512612                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     30512637                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           25                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst     30512612                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     30512637                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.120000                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000184                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000184                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.120000                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000184                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000184                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 15563.883075                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 15555.577908                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 15563.883075                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 15555.577908                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks         4901                       # number of writebacks
system.cpu3.icache.writebacks::total             4901                       # number of writebacks
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst          260                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          260                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst          260                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          260                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst         5359                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total         5359                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst         5359                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total         5359                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst     73494432                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     73494432                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst     73494432                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     73494432                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000176                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000176                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000176                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000176                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 13714.206382                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 13714.206382                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 13714.206382                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 13714.206382                       # average overall mshr miss latency
system.cpu3.icache.replacements                  4901                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           22                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst     30506993                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       30507015                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst         5619                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         5622                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     87453459                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     87453459                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           25                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst     30512612                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     30512637                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.120000                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000184                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000184                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 15563.883075                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 15555.577908                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst          260                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          260                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst         5359                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total         5359                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst     73494432                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     73494432                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000176                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 13714.206382                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 13714.206382                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          449.713709                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           30512377                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5362                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          5690.484334                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst   446.713709                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.872488                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.878347                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          366                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        244106458                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       244106458                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         25                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp         212600                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty       104712                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean       159707                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq           44                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp           44                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq         48476                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp        48476                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq       212600                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port        15625                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port       766718                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total             782343                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port       656832                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     32698624                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total            33355456                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                         4316                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic                 276224                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples        265436                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.001349                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.036700                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0              265078     99.87%     99.87% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                 358      0.13%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total          265436                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy       346793193                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           1.2                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy        5355965                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy      255467943                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          0.9                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.inst         4812                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus3.data       248240                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total         253052                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.inst         4812                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data       248240                       # number of overall hits
system.cpu3.l2cache.overall_hits::total        253052                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst          547                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data         7469                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total         8024                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst          547                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data         7469                       # number of overall misses
system.cpu3.l2cache.overall_misses::total         8024                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst     52147467                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data    535618845                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total    587766312                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst     52147467                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data    535618845                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total    587766312                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst         5359                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data       255709                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total       261076                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst         5359                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data       255709                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total       261076                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst     0.102071                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.029209                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.030734                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst     0.102071                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.029209                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.030734                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 95333.577697                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 71712.256661                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 73251.035892                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 95333.577697                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 71712.256661                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 73251.035892                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks         4316                       # number of writebacks
system.cpu3.l2cache.writebacks::total            4316                       # number of writebacks
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst          547                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data         7469                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total         8016                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst          547                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data         7469                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total         8016                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst     51965316                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data    533131668                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total    585096984                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst     51965316                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data    533131668                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total    585096984                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.102071                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.029209                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.030704                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.102071                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.029209                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.030704                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 95000.577697                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 71379.256661                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 72991.140719                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 95000.577697                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 71379.256661                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 72991.140719                       # average overall mshr miss latency
system.cpu3.l2cache.replacements                 4316                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks       104009                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total       104009                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks       104009                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total       104009                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks       156074                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total       156074                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks       156074                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total       156074                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data           44                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total           44                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data           44                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total           44                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data        47185                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total        47185                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            3                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data         1288                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total         1291                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data    108895662                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total    108895662                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            3                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data        48473                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total        48476                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.026571                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.026632                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 84546.321429                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 84349.854376                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data         1288                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total         1288                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    108466758                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total    108466758                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.026571                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.026570                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 84213.321429                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 84213.321429                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.inst         4812                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data       201055                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total       205867                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst          547                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data         6181                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total         6733                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     52147467                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data    426723183                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total    478870650                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst         5359                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data       207236                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total       212600                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.102071                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.029826                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.031670                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 95333.577697                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 69037.887559                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 71122.924402                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          547                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         6181                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total         6728                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     51965316                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    424664910                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total    476630226                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.102071                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.029826                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.031646                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 95000.577697                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 68704.887559                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 70842.780321                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        3115.121952                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs            521203                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs            8134                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs           64.077084                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    13945158485064                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks    19.067582                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     1.208227                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     3.650568                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst   342.538213                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2748.657362                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.004655                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000295                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000891                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.083627                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.671059                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.760528                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         3818                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::3         1241                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4         2437                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.932129                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses         8347382                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses        8347382                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 13945158494731                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF  28605219137                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp              354578                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty        142626                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean        302623                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict            146902                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq              64987                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp             64987                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq         354578                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port       352918                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port       108746                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port       760138                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port        20026                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                 1241828                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     14967104                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port      4546752                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     32342848                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port       768128                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total                 52624832                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                            189453                       # Total snoops (count)
system.l3bus.snoopTraffic                     2723264                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples             609019                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                   609019    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total               609019                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy            407906014                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization                1.4                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy            79339754                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               0.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy            25128112                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               0.1                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy           169703718                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               0.6                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy             5341644                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               0.0                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.data        24885                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst          364                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data         2499                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst          933                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data       117706                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst           21                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data         2437                       # number of demand (read+write) hits
system.l3cache.demand_hits::total              148845                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.data        24885                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst          364                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data         2499                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst          933                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data       117706                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst           21                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data         2437                       # number of overall hits
system.l3cache.overall_hits::total             148845                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            6                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            2                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst          133                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data        94031                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst          708                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data        34125                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst          605                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data       135529                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst          526                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data         5032                       # number of demand (read+write) misses
system.l3cache.demand_misses::total            270720                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            6                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            2                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst          133                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data        94031                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst          708                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data        34125                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst          605                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data       135529                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst          526                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data         5032                       # number of overall misses
system.l3cache.overall_misses::total           270720                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst     12394260                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data   7846491987                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst     68982948                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data   3425480757                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst     54648297                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data  14069059191                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst     49484466                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data    469166031                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total  25995707937                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst     12394260                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data   7846491987                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst     68982948                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data   3425480757                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst     54648297                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data  14069059191                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst     49484466                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data    469166031                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total  25995707937                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            6                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            2                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst          133                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data       118916                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst         1072                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data        36624                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst         1538                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data       253235                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst          547                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data         7469                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total          419565                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            6                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            2                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst          133                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data       118916                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst         1072                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data        36624                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst         1538                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data       253235                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst          547                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data         7469                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total         419565                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.790735                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.660448                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.931766                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.393368                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.535191                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.961609                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.673718                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.645240                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.790735                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.660448                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.931766                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.393368                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.535191                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.961609                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.673718                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.645240                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 93189.924812                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 83445.799651                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 97433.542373                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 100380.388484                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 90327.763636                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 103808.477824                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 94076.931559                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 93236.492647                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 96024.334874                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 93189.924812                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 83445.799651                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 97433.542373                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 100380.388484                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 90327.763636                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 103808.477824                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 94076.931559                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 93236.492647                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 96024.334874                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks          42551                       # number of writebacks
system.l3cache.writebacks::total                42551                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst          133                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data        94031                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst          708                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data        34125                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst          605                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data       135529                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst          526                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data         5032                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total       270689                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst          133                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data        94031                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst          708                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data        34125                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst          605                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data       135529                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst          526                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data         5032                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total       270689                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst     11508480                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data   7220245527                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst     64267668                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data   3198208257                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst     50618997                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data  13166436051                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst     45981306                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data    435652911                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total  24192919197                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst     11508480                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data   7220245527                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst     64267668                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data   3198208257                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst     50618997                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data  13166436051                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst     45981306                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data    435652911                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total  24192919197                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.790735                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.660448                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.931766                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.393368                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.535191                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.961609                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.673718                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.645166                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.790735                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.660448                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.931766                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.393368                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.535191                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.961609                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.673718                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.645166                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 86529.924812                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 76785.799651                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 90773.542373                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 93720.388484                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 83667.763636                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 97148.477824                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 87416.931559                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 86576.492647                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 89375.331827                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 86529.924812                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 76785.799651                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 90773.542373                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 93720.388484                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 83667.763636                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 97148.477824                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 87416.931559                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 86576.492647                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 89375.331827                       # average overall mshr miss latency
system.l3cache.replacements                    189453                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks       100075                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total       100075                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks       100075                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total       100075                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks       302623                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total       302623                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks       302623                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total       302623                       # number of WritebackClean accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data          361                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data          929                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data        32647                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data           18                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total            33955                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            2                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            3                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data           45                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data          878                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data        28830                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data         1270                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          31032                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data      4092570                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data     73439487                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data   2410068186                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data    103061835                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   2590662078                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            2                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            3                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data          406                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data         1807                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data        61477                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data         1288                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total        64987                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.110837                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.485888                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.468956                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.986025                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.477511                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data        90946                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 83644.062642                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 83595.844121                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 81151.051181                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 83483.567865                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data           45                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data          878                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data        28830                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data         1270                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        31023                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data      3792870                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data     67592007                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data   2218060386                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data     94603635                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   2384048898                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.110837                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.485888                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.468956                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.986025                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.477372                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data        84286                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 76984.062642                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 76935.844121                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 74491.051181                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 76847.787061                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data        24524                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst          364                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data         1570                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst          933                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data        85059                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst           21                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data         2419                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total       114890                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            5                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            2                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data        93986                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst          708                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data        33247                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst          605                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data       106699                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst          526                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data         3762                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total       239688                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst     12394260                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data   7842399417                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst     68982948                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data   3352041270                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst     54648297                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data  11658991005                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst     49484466                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data    366104196                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total  23405045859                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst          133                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data       118510                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst         1072                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data        34817                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst         1538                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data       191758                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst          547                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data         6181                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total       354578                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.793064                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.660448                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.954907                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.393368                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.556425                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.961609                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.608639                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.675981                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 93189.924812                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 83442.208595                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 97433.542373                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 100822.368033                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 90327.763636                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 109269.918228                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 94076.931559                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 97316.373206                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 97647.966769                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst          133                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data        93986                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst          708                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data        33247                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst          605                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data       106699                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst          526                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data         3762                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total       239666                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst     11508480                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data   7216452657                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst     64267668                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data   3130616250                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst     50618997                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data  10948375665                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst     45981306                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data    341049276                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total  21808870299                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.793064                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.660448                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.954907                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.393368                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.556425                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.961609                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.608639                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.675919                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 86529.924812                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 76782.208595                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 90773.542373                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 94162.368033                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 83667.763636                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 102609.918228                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 87416.931559                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 90656.373206                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 90996.930307                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            55125.389986                       # Cycle average of tags in use
system.l3cache.tags.total_refs                 551543                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs               402698                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.369619                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         13945205826675                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 55125.389986                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.841147                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.841147                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        64400                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0          133                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1          853                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2         8985                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3        54302                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::4          127                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.982666                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses             13558906                       # Number of tag accesses
system.l3cache.tags.data_accesses            13558906                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     42551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples       133.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples     94031.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples       708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples     34125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples       605.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples    135529.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples       526.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples      5032.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003506172002                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2563                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2563                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              542936                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              40285                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      270689                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      42551                       # Number of write requests accepted
system.mem_ctrls.readBursts                    270689                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    42551                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.68                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      46.57                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                270689                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                42551                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  144577                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   46589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   26380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   23189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   11694                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    6099                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    4192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    3507                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    2024                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    1688                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    446                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    173                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     36                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    583                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    638                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1918                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   2390                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   2610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   2640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   2627                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   2643                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   2651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   2644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   2666                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   2664                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   2662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   2662                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   2665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   2645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   2606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2563                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     105.611003                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     72.393280                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1320.734327                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047         2562     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::65536-67583            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2563                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2563                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.582130                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.549469                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.077675                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1913     74.64%     74.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               47      1.83%     76.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              431     16.82%     93.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              126      4.92%     98.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               31      1.21%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.39%     99.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.16%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.04%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2563                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                17324096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2723264                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    605.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     95.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   28604805561                       # Total gap between requests
system.mem_ctrls.avgGap                      91319.13                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         8512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data      6017984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst        45312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data      2184000                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst        38720                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data      8673856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst        33664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data       322048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      2720000                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 297567.971199712716                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 210380555.638196915388                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 1584046.042175914394                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 76349676.820978924632                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 1353598.665983655723                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 303226237.358841121197                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 1176847.765797360102                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 11258361.135916952044                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 95087509.593893170357                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst          133                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data        94031                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst          708                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data        34125                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst          605                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data       135529                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst          526                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data         5032                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        42551                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      6522859                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data   3695895981                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst     37735410                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data   1917018625                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst     27949191                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data   8084281435                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst     26266978                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data    246874897                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1309238451480                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     49044.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     39305.08                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     53298.60                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     56176.37                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     46197.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     59649.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     49937.22                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     49060.99                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  30768688.20                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses           204300                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets               6559                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      772                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  25405                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2           24                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4            6                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            1                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            0                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         8512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data      6017984                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst        45312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data      2184000                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst        38720                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data      8673856                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst        33664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data       322048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      17326080                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         8512                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst        45312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst        38720                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst        33664                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       126848                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2723264                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2723264                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst          133                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data        94031                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst          708                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data        34125                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst          605                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data       135529                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst          526                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data         5032                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         270720                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        42551                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         42551                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         4475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data        13424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         4475                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data        11187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         6712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data        11187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         6712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data        11187                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst       297568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    210380556                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst      1584046                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data     76349677                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst      1353599                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    303226237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst      1176848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data     11258361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        605696249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         4475                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         4475                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         6712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         6712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst       297568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst      1584046                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst      1353599                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst      1176848                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4434434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     95201615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        95201615                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     95201615                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         4475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data        13424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         4475                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data        11187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         6712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data        11187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         6712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data        11187                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst       297568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    210380556                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst      1584046                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data     76349677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst      1353599                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    303226237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst      1176848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data     11258361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       700897864                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               270689                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               42500                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         7518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         8345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         9718                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9185                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         8117                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         8345                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         8847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         9139                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         9419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         7899                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         8043                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         8063                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         8762                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         9111                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         7878                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         7518                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         7444                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         7950                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         8418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         8007                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         7576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         8366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         8558                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         8634                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         8990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         8658                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         8822                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         8727                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         8590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         9030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         8478                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         8534                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1456                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1484                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1462                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1242                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1074                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1546                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1518                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1178                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1099                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1169                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1709                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1520                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1143                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1182                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         1270                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         1505                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         1409                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         1317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         1194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         1335                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         1377                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         1294                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         1145                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         1265                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         1285                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         1442                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         1468                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         1398                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         1376                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         1225                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              9307653388                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             901935748                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        14042545376                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                34385.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           51877.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              105330                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3545                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            38.91                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            8.34                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       204312                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean    98.104076                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    80.128634                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   106.749390                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       159231     77.94%     77.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        34646     16.96%     94.89% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         2984      1.46%     96.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2295      1.12%     97.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2197      1.08%     98.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1669      0.82%     99.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          805      0.39%     99.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          216      0.11%     99.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          269      0.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       204312                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              17324096                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            2720000                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              605.626891                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               95.087510                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    3.65                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.50                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               34.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    637204696.128005                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    847147181.529590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   1138603688.275147                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  159736080.000000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10197764713.818748                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 23615495457.826580                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 528199771.545555                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  37124151589.123177                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1297.809971                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    599446699                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2576350000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  25429422438                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             239688                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        42551                       # Transaction distribution
system.membus.trans_dist::CleanEvict           146902                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31032                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31032                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         239688                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port       730893                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total       730893                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 730893                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port     20049344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total     20049344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                20049344                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            270720                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  270720    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              270720                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy           209905218                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          499384605                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups        3148904                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted      2927367                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect       149722                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups      2775656                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits        2775365                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.989516                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed         111780                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            4                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups          360                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits          130                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses          230                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted            5                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts      5999195                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts       149700                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples     85036482                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     3.494394                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     3.420417                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0     24609495     28.94%     28.94% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     15302012     17.99%     46.93% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2      5949294      7.00%     53.93% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3      5495326      6.46%     60.39% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      1418954      1.67%     62.06% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      1038799      1.22%     63.28% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2771092      3.26%     66.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      1644006      1.93%     68.48% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     26807504     31.52%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total     85036482                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    250000006                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     297151015                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs           97847752                       # Number of memory references committed
system.switch_cpus0.commit.loads             74300017                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           2648180                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating         219293270                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          161118285                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls        88561                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass        50193      0.02%      0.02% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu     84341237     28.38%     28.40% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult        30135      0.01%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     28.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu       165110      0.06%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc          738      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     28.47% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     55512958     18.68%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     47.15% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt      3365433      1.13%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     48.28% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult     55837459     18.79%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     67.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     10553041      3.55%     70.62% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite      3960331      1.33%     71.96% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     63746976     21.45%     93.41% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     19587404      6.59%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    297151015                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     26807504                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles         5446431                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles     41417386                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles         27951208                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     10911232                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles        153433                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved      2690018                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           23                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     305774016                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts           94                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses           74734716                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           23618077                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                 4883                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                   23                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles       117165                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             259238728                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches            3148904                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      2887275                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles             85609088                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles         306910                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.cacheLines         20651920                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes           62                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples     85879708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     3.598084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.576934                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0        37311325     43.45%     43.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1         2274847      2.65%     46.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2         2436331      2.84%     48.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3         1446829      1.68%     50.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4         7055811      8.22%     58.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5         1066404      1.24%     60.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6         3378000      3.93%     64.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7         3590112      4.18%     68.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        27320049     31.81%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total     85879708                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.036657                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               3.017858                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses           20651920                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                   13                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads            3709419                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads        1047005                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses          186                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation         4122                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores        151492                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads           18                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache             2                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF  28605229137                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles        153433                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        10469039                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles       14396274                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles         33757942                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     27103002                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     304775669                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents       475864                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       8544090                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      15239575                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents         68699                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    331547000                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups          878993325                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups       317202921                       # Number of integer rename lookups
system.switch_cpus0.rename.fpLookups        409403815                       # Number of floating rename lookups
system.switch_cpus0.rename.committedMaps    322157056                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps         9389846                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         57373065                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads               361379188                       # The number of ROB reads
system.switch_cpus0.rob.writes              607149532                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        250000006                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          297151015                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups       31128525                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     21487538                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      1505218                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     16532622                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       15994174                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    96.743118                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed        3845818                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect         1137                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups        12791                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits        11803                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses          988                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted          753                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts     91781148                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      1381529                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples     73388616                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     2.608662                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.836225                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0     21990547     29.96%     29.96% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     15052313     20.51%     50.47% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2      8233816     11.22%     61.69% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3      7599349     10.35%     72.05% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      4165271      5.68%     77.72% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      2020916      2.75%     80.48% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      1530861      2.09%     82.56% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      1187066      1.62%     84.18% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     11608477     15.82%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total     73388616                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    118227502                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     191446100                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs           43577832                       # Number of memory references committed
system.switch_cpus1.commit.loads             29605917                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17477820                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating            236724                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          190786334                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      2297164                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       425762      0.22%      0.22% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    145475226     75.99%     76.21% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult      1571918      0.82%     77.03% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv       395362      0.21%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     77.24% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     29487555     15.40%     92.64% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     13853553      7.24%     99.88% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead       118362      0.06%     99.94% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite       118362      0.06%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    191446100                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     11608477                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles         8497703                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles     33247512                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles         32316043                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     10282543                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       1426365                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     14613593                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred       127034                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     305806053                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts       596281                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses           37882189                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           16851538                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                25642                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                  712                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      2577474                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             207734119                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches           31128525                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     19851795                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles             81642648                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles        3100108                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.cacheLines         31129030                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes        37160                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples     85770177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     3.913115                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.352022                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0        27887579     32.51%     32.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1         4185371      4.88%     37.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2         4077227      4.75%     42.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3         3771868      4.40%     46.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4         4206376      4.90%     51.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5         8460652      9.86%     61.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6         4643948      5.41%     66.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7         3316553      3.87%     70.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        25220603     29.40%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total     85770177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.362374                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.418281                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses           31129031                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                   24                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads            6145744                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       14164603                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses        21056                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        52229                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores       6320608                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads         2371                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF  28605229137                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       1426365                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        12696699                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles       18492063                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles         38189399                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     14965640                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     297551778                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents       315567                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      11880934                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents        678522                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        164239                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.fullRegistersEvents           81                       # Number of times there has been no free registers
system.switch_cpus1.rename.renamedOperands    383544498                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups          759949074                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups       483269501                       # Number of integer rename lookups
system.switch_cpus1.rename.fpLookups           159510                       # Number of floating rename lookups
system.switch_cpus1.rename.committedMaps    247149344                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       136395149                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         38940599                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads               345007387                       # The number of ROB reads
system.switch_cpus1.rob.writes              578875289                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        118227502                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          191446100                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups         548366                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted       299861                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect          179                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups       154316                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits         154286                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.980559                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed          68504                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups        68573                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits        68439                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses          134                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted           26                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts        11876                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts          158                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples     85576733                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     0.744097                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     1.589396                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0     61500997     71.87%     71.87% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1      9413030     11.00%     82.87% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2      5116355      5.98%     88.84% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3      3703446      4.33%     93.17% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      2074661      2.42%     95.60% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      1216649      1.42%     97.02% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6       770873      0.90%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7       331574      0.39%     98.31% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8      1449148      1.69%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total     85576733                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted     51054289                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted      63677407                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs           28445187                       # Number of memory references committed
system.switch_cpus2.commit.loads             24551277                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            547996                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating          51539990                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer           34343409                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls        68458                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu     10741549     16.87%     16.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv            0      0.00%     16.87% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd       231050      0.36%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     17.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu       171146      0.27%     17.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     17.50% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc       102689      0.16%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     17.66% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     13400457     21.04%     38.71% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     38.71% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp        17114      0.03%     38.73% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt        94240      0.15%     38.88% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv        25672      0.04%     38.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     38.92% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     10448303     16.41%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     55.33% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead      5665533      8.90%     64.23% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite       676349      1.06%     65.29% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     18885744     29.66%     94.95% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite      3217561      5.05%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total     63677407                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples      1449148                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        55265865                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles     19967393                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles         10059142                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles       285519                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles           677                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved       154303                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           21                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts      63692854                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts           68                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses           24555873                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses            3894381                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              1263918                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               213926                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles     58828481                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts              51073644                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches             548366                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       291229                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles             26749418                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles           1396                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines          5197441                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          431                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples     85578597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     0.744392                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     2.151835                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0        75086055     87.74%     87.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1          378085      0.44%     88.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2          626141      0.73%     88.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3         1050190      1.23%     90.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4         1188053      1.39%     91.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5          787736      0.92%     92.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6          527602      0.62%     93.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7          411327      0.48%     93.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8         5523408      6.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total     85578597                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.006384                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.594560                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses            5197441                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                   21                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads             135593                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads           4849                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation          533                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores           863                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache          7867                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF  28605229137                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles           677                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        55473118                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles       11001670                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles         10125014                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles      8978090                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts      63690178                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          202                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         39273                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents       3147745                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents       5685071                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands     61002625                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups          181201301                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups        61863885                       # Number of integer rename lookups
system.switch_cpus2.rename.fpLookups         85431904                       # Number of floating rename lookups
system.switch_cpus2.rename.committedMaps     60990623                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps           12002                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2445693                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads               147816868                       # The number of ROB reads
system.switch_cpus2.rob.writes              127380430                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts         51054289                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps           63677407                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups       36750151                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     25728634                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      2060403                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     16746922                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       16461720                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    98.296989                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed        4867258                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect          185                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups        23554                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits        18452                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses         5102                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted          113                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    124659099                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls           17                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1934866                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples     68841632                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     2.475706                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.771654                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0     18431666     26.77%     26.77% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     20215446     29.37%     56.14% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2      5945416      8.64%     64.78% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3      7017213     10.19%     74.97% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      3182400      4.62%     79.59% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      1480685      2.15%     81.74% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      1219767      1.77%     83.51% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7       970207      1.41%     84.92% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     10378832     15.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total     68841632                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted     93692031                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     170431649                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs           35486323                       # Number of memory references committed
system.switch_cpus3.commit.loads             26076230                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16598741                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating            711125                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          169233036                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      2522278                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       992782      0.58%      0.58% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    130739653     76.71%     77.29% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       920105      0.54%     77.83% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv      2108742      1.24%     79.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd        10004      0.01%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu         9758      0.01%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     79.08% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc        40601      0.02%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     79.11% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd        39319      0.02%     79.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.13% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt        83896      0.05%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv          466      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     79.18% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     25775177     15.12%     94.30% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite      9187301      5.39%     99.69% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead       301053      0.18%     99.87% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite       222792      0.13%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    170431649                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     10378832                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles         8255576                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles     30261312                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles         35703698                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles      9648691                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       1947361                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     14939191                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred       131689                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     327870528                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts       750262                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses           37555258                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           12240368                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                43866                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                 1741                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      1831306                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             200436451                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches           36750151                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     21347430                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles             81912422                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles        4145796                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.miscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.pendingTrapStallCycles           12                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.cacheLines         30512612                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes         2476                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples     85816639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     4.218737                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.368084                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0        24449299     28.49%     28.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1         4594909      5.35%     33.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2         3585381      4.18%     38.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3         5590729      6.51%     44.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4         4136981      4.82%     49.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5         5995677      6.99%     56.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6         4434500      5.17%     61.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7         3866662      4.51%     66.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        29162501     33.98%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total     85816639                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.427817                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.333327                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses           30512615                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                   40                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 13973763713868                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads            4892683                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       20478581                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses        23840                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        14330                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores       5677341                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads        15851                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache             0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF  28605229137                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       1947361                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        12391936                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles       16437068                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles         40869350                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     14170923                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     315999567                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents       125381                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      10845427                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents        896006                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        863432                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    397335039                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups          811028686                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups       507056040                       # Number of integer rename lookups
system.switch_cpus3.rename.fpLookups           722446                       # Number of floating rename lookups
system.switch_cpus3.rename.committedMaps    216274375                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       181060659                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         34590578                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads               353550896                       # The number of ROB reads
system.switch_cpus3.rob.writes              607307723                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts         93692031                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          170431649                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
