m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/altera_lite/16.0
Econtroller
Z0 w1632903294
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/modelsim
Z5 8C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/Controller.vhd
Z6 FC:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/Controller.vhd
l0
L5
VQNRdUR5N=bM4Yh<KB[Wah1
!s100 EgmZX?@Hlj_:FT@1zk_WE3
Z7 OV;C;10.5b;63
32
Z8 !s110 1633371398
!i10b 1
Z9 !s108 1633371398.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/Controller.vhd|
Z11 !s107 C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/Controller.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Asynth
R1
R2
R3
DEx4 work 10 controller 0 22 QNRdUR5N=bM4Yh<KB[Wah1
l18
L17
VecYGEP=ze?5Men@=jVI<T1
!s100 ma6P5AB>OVS>VVO5E:eiU0
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Edecoder
R0
R2
R3
R4
Z14 8C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/decoder.vhd
Z15 FC:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/decoder.vhd
l0
L4
VHleZ8ETX2N1<:[J7c]Z5<1
!s100 Z4;PX@AjlkWTaZO7B^RL42
R7
32
R8
!i10b 1
R9
Z16 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/decoder.vhd|
Z17 !s107 C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/decoder.vhd|
!i113 1
R12
R13
Asynth
R2
R3
DEx4 work 7 decoder 0 22 HleZ8ETX2N1<:[J7c]Z5<1
l14
L13
VYDf]JomM8DDS:mGO2?RUX0
!s100 aTjITnW:Tf4NIgUW7ZBfD1
R7
32
R8
!i10b 1
R9
R16
R17
!i113 1
R12
R13
Efpga4u_with_controller
R0
R2
R3
R4
Z18 8C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/FPGA4U_with_controller.vhd
Z19 FC:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/FPGA4U_with_controller.vhd
l0
L24
V=:f=j`>OO=61_Q:WX;AeN1
!s100 `1RbW94><6J]8CK?H<fzS3
R7
32
R8
!i10b 1
R9
Z20 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/FPGA4U_with_controller.vhd|
Z21 !s107 C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/FPGA4U_with_controller.vhd|
!i113 1
R12
R13
Abdf_type
R2
R3
DEx4 work 22 fpga4u_with_controller 0 22 =:f=j`>OO=61_Q:WX;AeN1
l97
L33
V<iXS`zZaco0^BPS_`^KnA0
!s100 RcJMHfGX2QE:aLibWNebS2
R7
32
R8
!i10b 1
R9
R20
R21
!i113 1
R12
R13
Efpga4u_without_controller
R0
R2
R3
R4
Z22 8C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/FPGA4U_without_controller.vhd
Z23 FC:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/FPGA4U_without_controller.vhd
l0
L24
VFCoiMT1ozEjHKS<L095c@1
!s100 69dai>]IQUYlKDS^l9;He1
R7
32
R8
!i10b 1
R9
Z24 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/FPGA4U_without_controller.vhd|
Z25 !s107 C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/FPGA4U_without_controller.vhd|
!i113 1
R12
R13
Abdf_type
R2
R3
DEx4 work 25 fpga4u_without_controller 0 22 FCoiMT1ozEjHKS<L095c@1
l86
L38
V3eS^oHjd]:IN0nhaT]z9[0
!s100 29N9S8[5?VkolAz4YIf:;2
R7
32
R8
!i10b 1
R9
R24
R25
!i113 1
R12
R13
Eleds
R0
R1
R2
R3
R4
Z26 8C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/LEDs.vhd
Z27 FC:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/LEDs.vhd
l0
L5
V82^IRfHNag^>;Yc>Z[nm>3
!s100 LBhnQz<diU;5h1EbFfFEW1
R7
32
R8
!i10b 1
R9
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/LEDs.vhd|
Z29 !s107 C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/LEDs.vhd|
!i113 1
R12
R13
Asynth
R1
R2
R3
DEx4 work 4 leds 0 22 82^IRfHNag^>;Yc>Z[nm>3
l34
L22
Vj;cD^kSPz:JHjlD@L]j;81
!s100 ^Eb^?kG1CKeS`DJCfdSl82
R7
32
R8
!i10b 1
R9
R28
R29
!i113 1
R12
R13
Ppack
Z30 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z31 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
R2
R3
R0
R4
Z32 8C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/rgb_led96.vhd
Z33 FC:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/rgb_led96.vhd
l0
L12
VSgkf7C>zV<_V6E^@jUKD^3
!s100 FB]U9M?hE8E5iehJ9[AWh3
R7
32
b1
R8
!i10b 1
R9
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/rgb_led96.vhd|
Z35 !s107 C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/rgb_led96.vhd|
!i113 1
R12
R13
Bbody
Z36 DPx4 work 4 pack 0 22 Sgkf7C>zV<_V6E^@jUKD^3
R30
R31
R2
R3
l0
L17
VQ[i6CQaWYOi37nk]<RCBH3
!s100 8]CiCz8GM]b_8`cfK=T:`2
R7
32
R8
!i10b 1
R9
R34
R35
!i113 1
R12
R13
Eram
R0
R1
R2
R3
R4
Z37 8C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/RAM.vhd
Z38 FC:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/RAM.vhd
l0
L5
VJiWAmLGUWmdVPB8L2QZ[D3
!s100 9O>00CFElD4PLMkihiTWm3
R7
32
R8
!i10b 1
R9
Z39 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/RAM.vhd|
Z40 !s107 C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/RAM.vhd|
!i113 1
R12
R13
Asynth
R1
R2
R3
DEx4 work 3 ram 0 22 JiWAmLGUWmdVPB8L2QZ[D3
l17
L16
VQ6W=X0i@H`TQnQBQAaO=C0
!s100 BSP5cz7WcBV>jQW54f>ml2
R7
32
R8
!i10b 1
R9
R39
R40
!i113 1
R12
R13
Eregister_file
Z41 w1633369488
R1
R2
R3
R4
Z42 8C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/register_file.vhd
Z43 FC:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/register_file.vhd
l0
L5
VhQYRZ<6ijZW2:hk46k4IZ2
!s100 _;mToXbZzY:WVO^oMIJ;J3
R7
32
R8
!i10b 1
R9
Z44 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/register_file.vhd|
Z45 !s107 C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/register_file.vhd|
!i113 1
R12
R13
Asynth
R1
R2
R3
DEx4 work 13 register_file 0 22 hQYRZ<6ijZW2:hk46k4IZ2
l27
L18
VB^VV;JLV4=>BXZKi;c3j62
!s100 ]4aDP?l<=;DKfnFGh:z431
R7
32
R8
!i10b 1
R9
R44
R45
!i113 1
R12
R13
Ergb_led96
R0
R36
R31
R30
R2
R3
R4
R32
R33
l0
L46
VDn00^;b6BmV8c[7[]6<CU2
!s100 X:YKB@hW0<LC:6C595LeJ0
R7
32
R8
!i10b 1
R9
R34
R35
!i113 1
R12
R13
Aarch
R36
R31
R30
R2
R3
DEx4 work 9 rgb_led96 0 22 Dn00^;b6BmV8c[7[]6<CU2
l144
L80
VVMLEXCQSI_@JdCBGa]SIz1
!s100 g<aGZ1bIK0AWZCQOUK`ba3
R7
32
R8
!i10b 1
R9
R34
R35
!i113 1
R12
R13
Erom
R0
R2
R3
R4
Z46 8C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/ROM.vhd
Z47 FC:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/ROM.vhd
l0
L4
VLD>LKJh0<<KfR_G::f?6B1
!s100 LzhnA0@bLeKPHkcXf<L3g3
R7
32
R8
!i10b 1
R9
Z48 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/ROM.vhd|
Z49 !s107 C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/ROM.vhd|
!i113 1
R12
R13
Asynth
R2
R3
DEx4 work 3 rom 0 22 LD>LKJh0<<KfR_G::f?6B1
l15
L14
Vz=mBVIPX`?]c@nlh>E5:L3
!s100 TlVZiDfE0e^bEh1dmkZdP3
R7
32
R8
!i10b 1
R9
R48
R49
!i113 1
R12
R13
Erom_block
R0
R2
R3
R4
Z50 8C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/ROM_Block.vhd
Z51 FC:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/ROM_Block.vhd
l0
L42
VCf[gZ]hQBZigaT1P:e9O01
!s100 Fb1^C3b1G3KcM]0dFoPHV2
R7
32
R8
!i10b 1
R9
Z52 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/ROM_Block.vhd|
Z53 !s107 C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/vhdl/ROM_Block.vhd|
!i113 1
R12
R13
Asyn
R2
R3
DEx4 work 9 rom_block 0 22 Cf[gZ]hQBZigaT1P:e9O01
l82
L52
VZKBR7P0EaE;PJMf_Ho4411
!s100 2O9W8o5<`cI7Pb0TBCEoL0
R7
32
R8
!i10b 1
R9
R52
R53
!i113 1
R12
R13
Etb_register_file
Z54 w1633371395
R1
R2
R3
R4
Z55 8C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/testbench/tb_register_file.vhd
Z56 FC:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/testbench/tb_register_file.vhd
l0
L5
V9dGOXn>gC30@lMD0]CZ;O3
!s100 1`;gKjLez8z?IanM[D4a_3
R7
32
Z57 !s110 1633371399
!i10b 1
R9
Z58 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/testbench/tb_register_file.vhd|
Z59 !s107 C:/Users/emile/Desktop/Development/Directories/mellonarchitecture/LAB2/testbench/tb_register_file.vhd|
!i113 1
R12
R13
Abench
R1
R2
R3
Z60 DEx4 work 16 tb_register_file 0 22 9dGOXn>gC30@lMD0]CZ;O3
l47
L8
V?_Ul3ZC65@6ob8`lPS5<43
!s100 USLgL;3]2HY@8cW?5H_W10
R7
32
R57
!i10b 1
R9
R58
R59
!i113 1
R12
R13
