{
	"finish__design_powergrid__voltage__worst__net:VDD__corner:default": 1.79955,
	"finish__design_powergrid__drop__average__net:VDD__corner:default": 1.7999,
	"finish__design_powergrid__drop__worst__net:VDD__corner:default": 0.000448093,
	"finish__design_powergrid__voltage__worst__net:VSS__corner:default": 0.000537338,
	"finish__design_powergrid__drop__average__net:VSS__corner:default": 9.19176e-05,
	"finish__design_powergrid__drop__worst__net:VSS__corner:default": 0.000537338,
	"finish__design__instance__count__class:buffer": 34,
	"finish__design__instance__area__class:buffer": 250.24,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 55.0528,
	"finish__design__instance__count__class:timing_repair_buffer": 13,
	"finish__design__instance__area__class:timing_repair_buffer": 62.56,
	"finish__design__instance__count__class:inverter": 16,
	"finish__design__instance__area__class:inverter": 60.0576,
	"finish__design__instance__count__class:sequential_cell": 18,
	"finish__design__instance__area__class:sequential_cell": 455.437,
	"finish__design__instance__count__class:multi_input_combinational_cell": 120,
	"finish__design__instance__area__class:multi_input_combinational_cell": 890.854,
	"finish__design__instance__count": 205,
	"finish__design__instance__area": 1774.2,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 2.02422,
	"finish__clock__skew__setup": 0.00634437,
	"finish__clock__skew__hold": 0.00634437,
	"finish__timing__drv__max_slew_limit": 0.678389,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.826214,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.000826856,
	"finish__power__switching__total": 0.000685437,
	"finish__power__leakage__total": 9.57209e-10,
	"finish__power__total": 0.00151229,
	"finish__design__io": 77,
	"finish__design__die__area": 4057.69,
	"finish__design__core__area": 3661.01,
	"finish__design__instance__count": 253,
	"finish__design__instance__area": 1834.26,
	"finish__design__instance__count__stdcell": 253,
	"finish__design__instance__area__stdcell": 1834.26,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.501025,
	"finish__design__instance__utilization__stdcell": 0.501025,
	"finish__design__rows": 22,
	"finish__design__rows:unithd": 22,
	"finish__design__sites": 2926,
	"finish__design__sites:unithd": 2926,
	"finish__flow__warnings__count": 10,
	"finish__flow__errors__count": 0
}