

================================================================
== Vitis HLS Report for 'Radix2wDPM_Pipeline_VITIS_LOOP_120_1'
================================================================
* Date:           Thu Dec 26 19:54:30 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        haidiem
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.414 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_120_1  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 4 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sext_ln120_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %sext_ln120"   --->   Operation 6 'read' 'sext_ln120_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln120_cast = sext i3 %sext_ln120_read"   --->   Operation 7 'sext' 'sext_ln120_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i16 %sext_ln120_cast, i16 %empty"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %n"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.41>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%n_1 = load i32 %n" [dpm.cpp:122->dpm.cpp:22]   --->   Operation 11 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%p_load = load i16 %empty" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 12 'load' 'p_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%empty_210 = trunc i16 %p_load" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 13 'trunc' 'empty_210' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (2.42ns)   --->   "%icmp_ln120 = icmp_eq  i16 %p_load, i16 0" [dpm.cpp:120->dpm.cpp:22]   --->   Operation 15 'icmp' 'icmp_ln120' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.97ns)   --->   "%or_ln120 = or i1 %empty_210, i1 %icmp_ln120" [dpm.cpp:120->dpm.cpp:22]   --->   Operation 16 'or' 'or_ln120' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (2.55ns)   --->   "%n_2 = add i32 %n_1, i32 1" [dpm.cpp:122->dpm.cpp:22]   --->   Operation 17 'add' 'n_2' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln120 = br i1 %or_ln120, void, void %Qi_parameter.exit.exitStub" [dpm.cpp:120->dpm.cpp:22]   --->   Operation 18 'br' 'br_ln120' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 19 'specloopname' 'specloopname_ln121' <Predicate = (!or_ln120)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %p_load, i32 15" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 20 'bitselect' 'tmp' <Predicate = (!or_ln120)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.07ns)   --->   "%sub_ln121 = sub i16 0, i16 %p_load" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 21 'sub' 'sub_ln121' <Predicate = (!or_ln120)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%lshr_ln121_1 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %sub_ln121, i32 1, i32 15" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 22 'partselect' 'lshr_ln121_1' <Predicate = (!or_ln120)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i15 %lshr_ln121_1" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 23 'zext' 'zext_ln121' <Predicate = (!or_ln120)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.94ns)   --->   "%sub_ln121_1 = sub i16 0, i16 %zext_ln121" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 24 'sub' 'sub_ln121_1' <Predicate = (!or_ln120)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln121_2 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %p_load, i32 1, i32 15" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 25 'partselect' 'lshr_ln121_2' <Predicate = (!or_ln120)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i15 %lshr_ln121_2" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 26 'zext' 'zext_ln121_1' <Predicate = (!or_ln120)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.80ns)   --->   "%select_ln121 = select i1 %tmp, i16 %sub_ln121_1, i16 %zext_ln121_1" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 27 'select' 'select_ln121' <Predicate = (!or_ln120)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.58ns)   --->   "%store_ln120 = store i16 %select_ln121, i16 %empty" [dpm.cpp:120->dpm.cpp:22]   --->   Operation 28 'store' 'store_ln120' <Predicate = (!or_ln120)> <Delay = 1.58>
ST_2 : Operation 29 [1/1] (1.58ns)   --->   "%store_ln120 = store i32 %n_2, i32 %n" [dpm.cpp:120->dpm.cpp:22]   --->   Operation 29 'store' 'store_ln120' <Predicate = (!or_ln120)> <Delay = 1.58>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln120 = br void" [dpm.cpp:120->dpm.cpp:22]   --->   Operation 30 'br' 'br_ln120' <Predicate = (!or_ln120)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln121 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %p_out, i16 %p_load" [dpm.cpp:121->dpm.cpp:22]   --->   Operation 31 'write' 'write_ln121' <Predicate = (or_ln120)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%write_ln122 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %n_out, i32 %n_1" [dpm.cpp:122->dpm.cpp:22]   --->   Operation 32 'write' 'write_ln122' <Predicate = (or_ln120)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (or_ln120)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sext_ln120]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ n_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
n                  (alloca      ) [ 011]
empty              (alloca      ) [ 011]
sext_ln120_read    (read        ) [ 000]
sext_ln120_cast    (sext        ) [ 000]
store_ln0          (store       ) [ 000]
store_ln0          (store       ) [ 000]
br_ln0             (br          ) [ 000]
n_1                (load        ) [ 000]
p_load             (load        ) [ 000]
empty_210          (trunc       ) [ 000]
specpipeline_ln0   (specpipeline) [ 000]
icmp_ln120         (icmp        ) [ 000]
or_ln120           (or          ) [ 011]
n_2                (add         ) [ 000]
br_ln120           (br          ) [ 000]
specloopname_ln121 (specloopname) [ 000]
tmp                (bitselect   ) [ 000]
sub_ln121          (sub         ) [ 000]
lshr_ln121_1       (partselect  ) [ 000]
zext_ln121         (zext        ) [ 000]
sub_ln121_1        (sub         ) [ 000]
lshr_ln121_2       (partselect  ) [ 000]
zext_ln121_1       (zext        ) [ 000]
select_ln121       (select      ) [ 000]
store_ln120        (store       ) [ 000]
store_ln120        (store       ) [ 000]
br_ln120           (br          ) [ 000]
write_ln121        (write       ) [ 000]
write_ln122        (write       ) [ 000]
ret_ln0            (ret         ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln120">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln120"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="n_out">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="n_out"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="n_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="n/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="empty_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="1" slack="0"/>
<pin id="40" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="42" class="1004" name="sext_ln120_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="3" slack="0"/>
<pin id="44" dir="0" index="1" bw="3" slack="0"/>
<pin id="45" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln120_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="write_ln121_write_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="16" slack="0"/>
<pin id="51" dir="0" index="2" bw="16" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln121/2 "/>
</bind>
</comp>

<comp id="55" class="1004" name="write_ln122_write_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="0" slack="0"/>
<pin id="57" dir="0" index="1" bw="32" slack="0"/>
<pin id="58" dir="0" index="2" bw="32" slack="0"/>
<pin id="59" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln122/2 "/>
</bind>
</comp>

<comp id="62" class="1004" name="sext_ln120_cast_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="3" slack="0"/>
<pin id="64" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln120_cast/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="store_ln0_store_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="3" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln0_store_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="1" slack="0"/>
<pin id="73" dir="0" index="1" bw="32" slack="0"/>
<pin id="74" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="n_1_load_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="1"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="n_1/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_load_load_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="1"/>
<pin id="82" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="empty_210_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="16" slack="0"/>
<pin id="86" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_210/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="icmp_ln120_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln120/2 "/>
</bind>
</comp>

<comp id="94" class="1004" name="or_ln120_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln120/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="n_2_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="32" slack="0"/>
<pin id="102" dir="0" index="1" bw="1" slack="0"/>
<pin id="103" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_2/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="tmp_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="16" slack="0"/>
<pin id="109" dir="0" index="2" bw="5" slack="0"/>
<pin id="110" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sub_ln121_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln121/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="lshr_ln121_1_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="15" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="0" index="3" bw="5" slack="0"/>
<pin id="125" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln121_1/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="zext_ln121_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="15" slack="0"/>
<pin id="132" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="sub_ln121_1_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="0" index="1" bw="15" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln121_1/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="lshr_ln121_2_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="15" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="0" index="3" bw="5" slack="0"/>
<pin id="145" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln121_2/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="zext_ln121_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="15" slack="0"/>
<pin id="152" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln121_1/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="select_ln121_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="16" slack="0"/>
<pin id="157" dir="0" index="2" bw="15" slack="0"/>
<pin id="158" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln121/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln120_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="1"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln120_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="32" slack="1"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln120/2 "/>
</bind>
</comp>

<comp id="172" class="1005" name="n_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="179" class="1005" name="empty_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="16" slack="0"/>
<pin id="181" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="41"><net_src comp="6" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="46"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="53"><net_src comp="30" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="60"><net_src comp="32" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="55" pin=1"/></net>

<net id="65"><net_src comp="42" pin="2"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="62" pin="1"/><net_sink comp="66" pin=0"/></net>

<net id="75"><net_src comp="10" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="79"><net_src comp="76" pin="1"/><net_sink comp="55" pin=2"/></net>

<net id="83"><net_src comp="80" pin="1"/><net_sink comp="48" pin=2"/></net>

<net id="87"><net_src comp="80" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="92"><net_src comp="80" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="18" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="84" pin="1"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="88" pin="2"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="76" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="6" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="80" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="26" pin="0"/><net_sink comp="106" pin=2"/></net>

<net id="118"><net_src comp="18" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="80" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="114" pin="2"/><net_sink comp="120" pin=1"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="120" pin=3"/></net>

<net id="133"><net_src comp="120" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="130" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="28" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="80" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="148"><net_src comp="6" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="149"><net_src comp="26" pin="0"/><net_sink comp="140" pin=3"/></net>

<net id="153"><net_src comp="140" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="159"><net_src comp="106" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="134" pin="2"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="166"><net_src comp="154" pin="3"/><net_sink comp="162" pin=0"/></net>

<net id="171"><net_src comp="100" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="175"><net_src comp="34" pin="1"/><net_sink comp="172" pin=0"/></net>

<net id="176"><net_src comp="172" pin="1"/><net_sink comp="71" pin=1"/></net>

<net id="177"><net_src comp="172" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="178"><net_src comp="172" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="182"><net_src comp="38" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="184"><net_src comp="179" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="185"><net_src comp="179" pin="1"/><net_sink comp="162" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {2 }
	Port: n_out | {2 }
 - Input state : 
	Port: Radix2wDPM_Pipeline_VITIS_LOOP_120_1 : sext_ln120 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		empty_210 : 1
		icmp_ln120 : 1
		or_ln120 : 2
		n_2 : 1
		br_ln120 : 2
		tmp : 1
		sub_ln121 : 1
		lshr_ln121_1 : 2
		zext_ln121 : 3
		sub_ln121_1 : 4
		lshr_ln121_2 : 1
		zext_ln121_1 : 2
		select_ln121 : 5
		store_ln120 : 6
		store_ln120 : 2
		write_ln121 : 1
		write_ln122 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|    sub   |      sub_ln121_fu_114      |    0    |    23   |
|          |     sub_ln121_1_fu_134     |    0    |    20   |
|----------|----------------------------|---------|---------|
|    add   |         n_2_fu_100         |    0    |    39   |
|----------|----------------------------|---------|---------|
|  select  |     select_ln121_fu_154    |    0    |    16   |
|----------|----------------------------|---------|---------|
|   icmp   |      icmp_ln120_fu_88      |    0    |    13   |
|----------|----------------------------|---------|---------|
|    or    |       or_ln120_fu_94       |    0    |    2    |
|----------|----------------------------|---------|---------|
|   read   | sext_ln120_read_read_fu_42 |    0    |    0    |
|----------|----------------------------|---------|---------|
|   write  |   write_ln121_write_fu_48  |    0    |    0    |
|          |   write_ln122_write_fu_55  |    0    |    0    |
|----------|----------------------------|---------|---------|
|   sext   |    sext_ln120_cast_fu_62   |    0    |    0    |
|----------|----------------------------|---------|---------|
|   trunc  |       empty_210_fu_84      |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|         tmp_fu_106         |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|     lshr_ln121_1_fu_120    |    0    |    0    |
|          |     lshr_ln121_2_fu_140    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      zext_ln121_fu_130     |    0    |    0    |
|          |     zext_ln121_1_fu_150    |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   113   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|empty_reg_179|   16   |
|  n_reg_172  |   32   |
+-------------+--------+
|    Total    |   48   |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   113  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   48   |    -   |
+-----------+--------+--------+
|   Total   |   48   |   113  |
+-----------+--------+--------+
