module `mname`(
  input logic mux_control,
  input logic [23:0] mux_in1,
  input logic [23:0] mux_in2,
  output logic [23:0] mux_out);
  assign mux_out = (mux_control)?mux_in1:mux_in2;
endmodule:`mname`

