<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>HAL: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="hal_icon.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">HAL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(document).ready(function(){initNavTree('structhal_1_1_verilog_module.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">hal::VerilogModule Member List</div>  </div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#a457fa3aadc728292d8c6c469100c8caa">m_assignments</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#aac2595c06932fd05bb99a342008d73bb">m_attributes</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#abb4f0eeb7712b5209df784cef558b7f7">m_expanded_assignments</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#a5650d6130385f86b1ff96b94c2b8232e">m_expanded_gate_assignments</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#a5f5219c7bf893d9090a4af8c16e5994d">m_expanded_module_assignments</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#a9775c7004ac42e31dd6d39cd03a3df68">m_expanded_port_ident_to_expr</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#a2f0dd8058cc7778a38df9e980aa91695">m_expanded_port_identifiers</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#aef765900f0d0a4ab770b15bb607de966">m_expanded_signals</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#aac8372fad2f7dabbf5ffb102511a6723">m_instance_assignments</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#a56d0b75119a9b3e1eb58861aa50d89df">m_instance_attributes</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#a7ecdbe0fa3c741f27e997ad58604b41a">m_instance_generic_assignments</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#a268881cc7c431abab34cc03c83b13573">m_instance_types</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#a3e33ecb488d5aa260ce481a57a41711a">m_instances</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#aab3bb0cda12ec2ac79a28fb2fa1148c9">m_line_number</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#a6497e46abe359dc25cd56dae053226a9">m_name</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#a1882162f52f732aa4d6dc555834262c7">m_port_attributes</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#a14666d3ca19fe8fe91ce74dde87d848b">m_port_directions</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#a1f2e49793e309f03fc7e7601312266d9">m_port_expressions</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#a40c1e4f15792274fe4f157d38176fee9">m_port_ident_to_expr</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#a40ef860d7841d6e5398d5e45bc150093">m_port_identifiers</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#a3eb62f2b9b1b6435ea0ae8823ce52148">m_port_ranges</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#a4b7935948a2f4b6803c0bab57303b624">m_signal_attributes</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#ac26e0ec22d3a9b0865ab2b724c3abe8b">m_signal_ranges</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#aae7afb82de6e7d4ae4d985146bab27b6">m_signals</a></td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#af796f62c0506c28800ead9ef106b196d">operator&lt;</a>(const VerilogModule &amp;other) const</td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"><span class="mlabel">inline</span></td></tr>
  <tr><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#ae84644f4963bf9d0455ad95d6d094f10">VerilogModule</a>()=default</td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html#acc9c4b159be97a0cc0c386b887982bf2">~VerilogModule</a>()=default</td><td class="entry"><a class="el" href="structhal_1_1_verilog_module.html">hal::VerilogModule</a></td><td class="entry"></td></tr>
</table></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Tue May 10 2022 13:46:32 for HAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.17 </li>
  </ul>
</div>
</body>
</html>
