#ifndef HI3518_MUXCTRL_H
#define HI3518_MUXCTRL_H


#define HI3518_MUXCTRL_BASE_PHYS 0x200F0000
// #define HI3518_MUXCTRL_REG68_VIRT IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+0x110)
// #define HI3518_MUXCTRL_REG69_VIRT IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+0x114)
// #define HI3518_MUXCTRL_REG70_VIRT IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+0x118)
// #define HI3518_MUXCTRL_REG71_VIRT IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+0x11C)
// #define HI3518_MUXCTRL_REG9_VIRT	 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+0x024)
// #define HI3518_MUXCTRL_REG11_VIRT IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+0x02C)
//
//


#define HI3518_MUXCTRL_REG0 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(0*0x04))
#define HI3518_MUXCTRL_REG1 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(1*0x04))
#define HI3518_MUXCTRL_REG2 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(2*0x04))
#define HI3518_MUXCTRL_REG3 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(3*0x04))
#define HI3518_MUXCTRL_REG4 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(4*0x04))
#define HI3518_MUXCTRL_REG5 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(5*0x04))
#define HI3518_MUXCTRL_REG6 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(6*0x04))
#define HI3518_MUXCTRL_REG7 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(7*0x04))
#define HI3518_MUXCTRL_REG8 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(8*0x04))
#define HI3518_MUXCTRL_REG9 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(9*0x04))
#define HI3518_MUXCTRL_REG10 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(10*0x04))
#define HI3518_MUXCTRL_REG11 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(11*0x04))
#define HI3518_MUXCTRL_REG12 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(12*0x04))
#define HI3518_MUXCTRL_REG13 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(13*0x04))
#define HI3518_MUXCTRL_REG14 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(14*0x04))
#define HI3518_MUXCTRL_REG15 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(15*0x04))
#define HI3518_MUXCTRL_REG16 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(16*0x04))
#define HI3518_MUXCTRL_REG17 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(17*0x04))
#define HI3518_MUXCTRL_REG18 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(18*0x04))
#define HI3518_MUXCTRL_REG19 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(19*0x04))
#define HI3518_MUXCTRL_REG20 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(20*0x04))
#define HI3518_MUXCTRL_REG21 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(21*0x04))
#define HI3518_MUXCTRL_REG22 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(22*0x04))
#define HI3518_MUXCTRL_REG23 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(23*0x04))
#define HI3518_MUXCTRL_REG24 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(24*0x04))
#define HI3518_MUXCTRL_REG25 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(25*0x04))
#define HI3518_MUXCTRL_REG26 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(26*0x04))
#define HI3518_MUXCTRL_REG27 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(27*0x04))
#define HI3518_MUXCTRL_REG28 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(28*0x04))
#define HI3518_MUXCTRL_REG29 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(29*0x04))
#define HI3518_MUXCTRL_REG30 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(30*0x04))
#define HI3518_MUXCTRL_REG31 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(31*0x04))
#define HI3518_MUXCTRL_REG32 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(32*0x04))
#define HI3518_MUXCTRL_REG33 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(33*0x04))
#define HI3518_MUXCTRL_REG34 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(34*0x04))
#define HI3518_MUXCTRL_REG35 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(35*0x04))
#define HI3518_MUXCTRL_REG36 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(36*0x04))
#define HI3518_MUXCTRL_REG37 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(37*0x04))
#define HI3518_MUXCTRL_REG38 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(38*0x04))
#define HI3518_MUXCTRL_REG39 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(39*0x04))
#define HI3518_MUXCTRL_REG40 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(40*0x04))
#define HI3518_MUXCTRL_REG41 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(41*0x04))
#define HI3518_MUXCTRL_REG42 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(42*0x04))
#define HI3518_MUXCTRL_REG43 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(43*0x04))
#define HI3518_MUXCTRL_REG44 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(44*0x04))
#define HI3518_MUXCTRL_REG45 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(45*0x04))
#define HI3518_MUXCTRL_REG46 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(46*0x04))
#define HI3518_MUXCTRL_REG47 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(47*0x04))
#define HI3518_MUXCTRL_REG48 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(48*0x04))
#define HI3518_MUXCTRL_REG49 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(49*0x04))
#define HI3518_MUXCTRL_REG50 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(50*0x04))
#define HI3518_MUXCTRL_REG51 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(51*0x04))
#define HI3518_MUXCTRL_REG52 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(52*0x04))
#define HI3518_MUXCTRL_REG53 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(53*0x04))
#define HI3518_MUXCTRL_REG54 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(54*0x04))
#define HI3518_MUXCTRL_REG55 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(55*0x04))
#define HI3518_MUXCTRL_REG56 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(56*0x04))
#define HI3518_MUXCTRL_REG57 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(57*0x04))
#define HI3518_MUXCTRL_REG58 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(58*0x04))
#define HI3518_MUXCTRL_REG59 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(59*0x04))
#define HI3518_MUXCTRL_REG60 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(60*0x04))
#define HI3518_MUXCTRL_REG61 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(61*0x04))
#define HI3518_MUXCTRL_REG62 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(62*0x04))
#define HI3518_MUXCTRL_REG63 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(63*0x04))
#define HI3518_MUXCTRL_REG64 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(64*0x04))
#define HI3518_MUXCTRL_REG65 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(65*0x04))
#define HI3518_MUXCTRL_REG66 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(66*0x04))
#define HI3518_MUXCTRL_REG67 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(67*0x04))
#define HI3518_MUXCTRL_REG68 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(68*0x04))
#define HI3518_MUXCTRL_REG69 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(69*0x04))
#define HI3518_MUXCTRL_REG70 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(70*0x04))
#define HI3518_MUXCTRL_REG71 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(71*0x04))
#define HI3518_MUXCTRL_REG72 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(72*0x04))
#define HI3518_MUXCTRL_REG73 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(73*0x04))
#define HI3518_MUXCTRL_REG74 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(74*0x04))
#define HI3518_MUXCTRL_REG75 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(75*0x04))
#define HI3518_MUXCTRL_REG76 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(76*0x04))
#define HI3518_MUXCTRL_REG77 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(77*0x04))
#define HI3518_MUXCTRL_REG78 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(78*0x04))
#define HI3518_MUXCTRL_REG79 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(79*0x04))
#define HI3518_MUXCTRL_REG80 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(80*0x04))
#define HI3518_MUXCTRL_REG81 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(81*0x04))
#define HI3518_MUXCTRL_REG82 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(82*0x04))
#define HI3518_MUXCTRL_REG83 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(83*0x04))
#define HI3518_MUXCTRL_REG84 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(84*0x04))
#define HI3518_MUXCTRL_REG85 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(85*0x04))
#define HI3518_MUXCTRL_REG86 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(86*0x04))
#define HI3518_MUXCTRL_REG87 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(87*0x04))
#define HI3518_MUXCTRL_REG88 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(88*0x04))
#define HI3518_MUXCTRL_REG89 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(89*0x04))
#define HI3518_MUXCTRL_REG90 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(90*0x04))
#define HI3518_MUXCTRL_REG91 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(91*0x04))
#define HI3518_MUXCTRL_REG92 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(92*0x04))
#define HI3518_MUXCTRL_REG93 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(93*0x04))
#define HI3518_MUXCTRL_REG94 IO_ADDRESS(HI3518_MUXCTRL_BASE_PHYS+(94*0x04))


#define	  HI3518_SHUTTER_TRIG   HI3518_MUXCTRL_REG0
#define  HI3518_SDIO_CCLK_OUT   HI3518_MUXCTRL_REG1
#define  HI3518_SENSOR_CLK   HI3518_MUXCTRL_REG2
#define  HI3518_SPI0_SCLK   HI3518_MUXCTRL_REG3
#define  HI3518_SPI0_SDO   HI3518_MUXCTRL_REG4
#define  HI3518_SPI0_SDI   HI3518_MUXCTRL_REG5
#define  HI3518_I2C_SDA   HI3518_MUXCTRL_REG6
#define  HI3518_I2C_SCL   HI3518_MUXCTRL_REG7
#define  HI3518_UART1_RTSN   HI3518_MUXCTRL_REG8
#define  HI3518_UART1_RXD   HI3518_MUXCTRL_REG9
#define  HI3518_UART1_CTSN   HI3518_MUXCTRL_REG10
#define  HI3518_UART1_TXD   HI3518_MUXCTRL_REG11
#define  HI3518_MII_CRS   HI3518_MUXCTRL_REG12
#define  HI3518_MII_COL   HI3518_MUXCTRL_REG13
#define  HI3518_MII_RXD3   HI3518_MUXCTRL_REG14
#define  HI3518_MII_RXD2   HI3518_MUXCTRL_REG15
#define  HI3518_MII_RXD1   HI3518_MUXCTRL_REG16
#define  HI3518_MII_RXD0   HI3518_MUXCTRL_REG17
#define  HI3518_MII_TXD3   HI3518_MUXCTRL_REG18
#define  HI3518_MII_TXD2   HI3518_MUXCTRL_REG19
#define  HI3518_MII_TXD1   HI3518_MUXCTRL_REG20
#define  HI3518_MII_TXD0   HI3518_MUXCTRL_REG21
#define  HI3518_MII_RXCK   HI3518_MUXCTRL_REG22
#define  HI3518_MII_TXCK   HI3518_MUXCTRL_REG23
#define  HI3518_MII_RXDV   HI3518_MUXCTRL_REG24
#define  HI3518_MII_TXEN   HI3518_MUXCTRL_REG25
#define  HI3518_MII_TXER   HI3518_MUXCTRL_REG26
#define  HI3518_MII_RXER   HI3518_MUXCTRL_REG27
#define  HI3518_EPHY_CLK  HI3518_MUXCTRL_REG28
#define  HI3518_MDCK  HI3518_MUXCTRL_REG29
#define  HI3518_MDIO  HI3518_MUXCTRL_REG30
#define  HI3518_FLASH_TRIG  HI3518_MUXCTRL_REG31
#define  HI3518_SDIO_CARD_DETECT    HI3518_MUXCTRL_REG32
#define  HI3518_SDIO_CARD_POWER_EN    HI3518_MUXCTRL_REG33
#define  HI3518_SDIO_CWPR  HI3518_MUXCTRL_REG34
#define  HI3518_SDIO_CCMD  HI3518_MUXCTRL_REG35
#define  HI3518_SDIO_CDATA0  HI3518_MUXCTRL_REG36
#define  HI3518_SDIO_CDATA1  HI3518_MUXCTRL_REG37
#define  HI3518_SDIO_CDATA2  HI3518_MUXCTRL_REG38
#define  HI3518_SDIO_CDATA3  HI3518_MUXCTRL_REG39
#define  HI3518_SFC_DIO  HI3518_MUXCTRL_REG40
#define  HI3518_SFC_WP_IO2  HI3518_MUXCTRL_REG41
#define  HI3518_SFC_CLK  HI3518_MUXCTRL_REG42
#define  HI3518_SFC_DOI  HI3518_MUXCTRL_REG43
#define  HI3518_SFC_HOLD_IO3  HI3518_MUXCTRL_REG44
#define  HI3518_USB_OVRCUR  HI3518_MUXCTRL_REG45
#define  HI3518_USB_PWREN  HI3518_MUXCTRL_REG46
#define  HI3518_PWM_OUT0  HI3518_MUXCTRL_REG47
#define  HI3518_PWM_OUT1  HI3518_MUXCTRL_REG48
#define  HI3518_IR_IN  HI3518_MUXCTRL_REG49
#define  HI3518_NF_DQ0  HI3518_MUXCTRL_REG50
#define  HI3518_NF_DQ1  HI3518_MUXCTRL_REG51
#define  HI3518_NF_DQ2  HI3518_MUXCTRL_REG52
#define  HI3518_NF_DQ3  HI3518_MUXCTRL_REG53
#define  HI3518_NF_DQ4  HI3518_MUXCTRL_REG54
#define  HI3518_NF_DQ5   HI3518_MUXCTRL_REG55
#define  HI3518_NF_DQ6   HI3518_MUXCTRL_REG56
#define  HI3518_NF_DQ7   HI3518_MUXCTRL_REG57
#define  HI3518_NF_RDY0   HI3518_MUXCTRL_REG58
#define  HI3518_NF_RDY1   HI3518_MUXCTRL_REG59
#define  HI3518_NF_REN   HI3518_MUXCTRL_REG60
#define  HI3518_NF_CSN0   HI3518_MUXCTRL_REG61
#define  HI3518_NF_CSN1   HI3518_MUXCTRL_REG62
#define  HI3518_NF_CLE   HI3518_MUXCTRL_REG63
#define  HI3518_NF_ALE   HI3518_MUXCTRL_REG64
#define  HI3518_NF_WEN   HI3518_MUXCTRL_REG65
#define  HI3518_UART2_RXD   HI3518_MUXCTRL_REG66
#define  HI3518_UART2_TXD   HI3518_MUXCTRL_REG67
#define  HI3518_SPI1_SCLK   HI3518_MUXCTRL_REG68
#define  HI3518_SPI1_SDO   HI3518_MUXCTRL_REG69
#define  HI3518_SPI1_SDI   HI3518_MUXCTRL_REG70
#define  HI3518_SPI1_CSN   HI3518_MUXCTRL_REG71
#define  HI3518_JTAG_TRSTN   HI3518_MUXCTRL_REG72
#define  HI3518_JTAG_TCK   HI3518_MUXCTRL_REG73
#define  HI3518_JTAG_TMS   HI3518_MUXCTRL_REG74
#define  HI3518_JTAG_TDO   HI3518_MUXCTRL_REG75
#define  HI3518_JTAG_TDI   HI3518_MUXCTRL_REG76
#define  HI3518_GPIO0_5   HI3518_MUXCTRL_REG77
#define  HI3518_GPIO0_6   HI3518_MUXCTRL_REG78
#define  HI3518_GPIO0_7   HI3518_MUXCTRL_REG79
#define  HI3518_VIU_CLK   HI3518_MUXCTRL_REG80
#define  HI3518_VIU_VS   HI3518_MUXCTRL_REG81
#define  HI3518_VIU_HS   HI3518_MUXCTRL_REG82
#define  HI3518_VIU_DAT11   HI3518_MUXCTRL_REG83
#define  HI3518_VIU_DAT10  HI3518_MUXCTRL_REG84
#define  HI3518_VIU_DAT9  HI3518_MUXCTRL_REG85
#define  HI3518_VIU_DAT8  HI3518_MUXCTRL_REG86
#define  HI3518_VIU_DAT7  HI3518_MUXCTRL_REG87
#define  HI3518_VIU_DAT6  HI3518_MUXCTRL_REG88
#define  HI3518_VIU_DAT5  HI3518_MUXCTRL_REG89
#define  HI3518_VIU_DAT4  HI3518_MUXCTRL_REG90
#define  HI3518_VIU_DAT3  HI3518_MUXCTRL_REG91
#define  HI3518_VIU_DAT2  HI3518_MUXCTRL_REG92
#define  HI3518_VIU_DAT1  HI3518_MUXCTRL_REG93
#define  HI3518_VIU_DAT0  HI3518_MUXCTRL_REG94


#endif


