Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 12 14:18:55 2022
| Host         : LAPTOP-MQNOE1QL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (19)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 32 register/latch pins with no clock driven by root clock pin: M_game_state_q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (19)
-------------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.264        0.000                      0                 1661        0.097        0.000                      0                 1661        4.500        0.000                       0                   621  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               3.264        0.000                      0                 1661        0.097        0.000                      0                 1661        4.500        0.000                       0                   621  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        3.264ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 1.068ns (17.935%)  route 4.887ns (82.065%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.555     5.139    button_cond_gen_0[7].button_cond/clk_IBUF_BUFG
    SLICE_X47Y56         FDRE                                         r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.816     6.411    button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.124     6.535 f  button_cond_gen_0[7].button_cond/M_last_q_i_2__7/O
                         net (fo=2, routed)           1.191     7.726    button_cond_gen_0[7].button_cond/M_last_q_i_2__7_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.850 f  button_cond_gen_0[7].button_cond/M_last_q_i_1__7/O
                         net (fo=4, routed)           0.844     8.694    button_cond_gen_0[7].button_cond/M_button_cond_out[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.818 f  button_cond_gen_0[7].button_cond/M_val_q[3]_i_12/O
                         net (fo=1, routed)           0.770     9.588    button_detector_gen_0[4].button_detector/M_game_state_q_reg_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.712 f  button_detector_gen_0[4].button_detector/M_val_q[3]_i_4/O
                         net (fo=20, routed)          0.736    10.448    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I0_O)        0.116    10.564 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.530    11.094    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/SR[0]
    SLICE_X32Y52         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.436    14.840    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
                         clock pessimism              0.186    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X32Y52         FDRE (Setup_fdre_C_R)       -0.633    14.358    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.358    
                         arrival time                         -11.094    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 1.068ns (17.935%)  route 4.887ns (82.065%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.555     5.139    button_cond_gen_0[7].button_cond/clk_IBUF_BUFG
    SLICE_X47Y56         FDRE                                         r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.816     6.411    button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.124     6.535 f  button_cond_gen_0[7].button_cond/M_last_q_i_2__7/O
                         net (fo=2, routed)           1.191     7.726    button_cond_gen_0[7].button_cond/M_last_q_i_2__7_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.850 f  button_cond_gen_0[7].button_cond/M_last_q_i_1__7/O
                         net (fo=4, routed)           0.844     8.694    button_cond_gen_0[7].button_cond/M_button_cond_out[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.818 f  button_cond_gen_0[7].button_cond/M_val_q[3]_i_12/O
                         net (fo=1, routed)           0.770     9.588    button_detector_gen_0[4].button_detector/M_game_state_q_reg_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.712 f  button_detector_gen_0[4].button_detector/M_val_q[3]_i_4/O
                         net (fo=20, routed)          0.736    10.448    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I0_O)        0.116    10.564 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.530    11.094    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/SR[0]
    SLICE_X32Y52         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.436    14.840    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]/C
                         clock pessimism              0.186    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X32Y52         FDRE (Setup_fdre_C_R)       -0.633    14.358    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.358    
                         arrival time                         -11.094    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.264ns  (required time - arrival time)
  Source:                 button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 1.068ns (17.935%)  route 4.887ns (82.065%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.555     5.139    button_cond_gen_0[7].button_cond/clk_IBUF_BUFG
    SLICE_X47Y56         FDRE                                         r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.816     6.411    button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.124     6.535 f  button_cond_gen_0[7].button_cond/M_last_q_i_2__7/O
                         net (fo=2, routed)           1.191     7.726    button_cond_gen_0[7].button_cond/M_last_q_i_2__7_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.850 f  button_cond_gen_0[7].button_cond/M_last_q_i_1__7/O
                         net (fo=4, routed)           0.844     8.694    button_cond_gen_0[7].button_cond/M_button_cond_out[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.818 f  button_cond_gen_0[7].button_cond/M_val_q[3]_i_12/O
                         net (fo=1, routed)           0.770     9.588    button_detector_gen_0[4].button_detector/M_game_state_q_reg_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.712 f  button_detector_gen_0[4].button_detector/M_val_q[3]_i_4/O
                         net (fo=20, routed)          0.736    10.448    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I0_O)        0.116    10.564 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.530    11.094    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/SR[0]
    SLICE_X32Y52         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.436    14.840    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X32Y52         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]/C
                         clock pessimism              0.186    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X32Y52         FDRE (Setup_fdre_C_R)       -0.633    14.358    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.358    
                         arrival time                         -11.094    
  -------------------------------------------------------------------
                         slack                                  3.264    

Slack (MET) :             3.269ns  (required time - arrival time)
  Source:                 button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        5.951ns  (logic 1.068ns (17.948%)  route 4.883ns (82.052%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns = ( 14.840 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.555     5.139    button_cond_gen_0[7].button_cond/clk_IBUF_BUFG
    SLICE_X47Y56         FDRE                                         r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     5.595 f  button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.816     6.411    button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.124     6.535 f  button_cond_gen_0[7].button_cond/M_last_q_i_2__7/O
                         net (fo=2, routed)           1.191     7.726    button_cond_gen_0[7].button_cond/M_last_q_i_2__7_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.850 f  button_cond_gen_0[7].button_cond/M_last_q_i_1__7/O
                         net (fo=4, routed)           0.844     8.694    button_cond_gen_0[7].button_cond/M_button_cond_out[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.818 f  button_cond_gen_0[7].button_cond/M_val_q[3]_i_12/O
                         net (fo=1, routed)           0.770     9.588    button_detector_gen_0[4].button_detector/M_game_state_q_reg_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.712 f  button_detector_gen_0[4].button_detector/M_val_q[3]_i_4/O
                         net (fo=20, routed)          0.736    10.448    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y52         LUT4 (Prop_lut4_I0_O)        0.116    10.564 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_1/O
                         net (fo=4, routed)           0.525    11.090    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/SR[0]
    SLICE_X33Y52         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.436    14.840    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/clk_IBUF_BUFG
    SLICE_X33Y52         FDRE                                         r  move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
                         clock pessimism              0.186    15.027    
                         clock uncertainty           -0.035    14.991    
    SLICE_X33Y52         FDRE (Setup_fdre_C_R)       -0.633    14.358    move_counter_module/dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.358    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  3.269    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 1.076ns (17.167%)  route 5.192ns (82.833%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.555     5.139    button_cond_gen_0[7].button_cond/clk_IBUF_BUFG
    SLICE_X47Y56         FDRE                                         r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.816     6.411    button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.124     6.535 r  button_cond_gen_0[7].button_cond/M_last_q_i_2__7/O
                         net (fo=2, routed)           1.191     7.726    button_cond_gen_0[7].button_cond/M_last_q_i_2__7_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.850 r  button_cond_gen_0[7].button_cond/M_last_q_i_1__7/O
                         net (fo=4, routed)           0.844     8.694    button_cond_gen_0[7].button_cond/M_button_cond_out[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.818 r  button_cond_gen_0[7].button_cond/M_val_q[3]_i_12/O
                         net (fo=1, routed)           0.770     9.588    button_detector_gen_0[4].button_detector/M_game_state_q_reg_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.712 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_4/O
                         net (fo=20, routed)          0.736    10.448    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y52         LUT3 (Prop_lut3_I1_O)        0.124    10.572 r  button_detector_gen_0[4].button_detector/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.835    11.407    button_detector_gen_0[4].button_detector_n_4
    SLICE_X36Y55         FDRE                                         r  M_board_state_q_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.435    14.839    clk_IBUF_BUFG
    SLICE_X36Y55         FDRE                                         r  M_board_state_q_reg[11]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X36Y55         FDRE (Setup_fdre_C_CE)      -0.205    14.857    M_board_state_q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[13]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 1.076ns (17.167%)  route 5.192ns (82.833%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.555     5.139    button_cond_gen_0[7].button_cond/clk_IBUF_BUFG
    SLICE_X47Y56         FDRE                                         r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.816     6.411    button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.124     6.535 r  button_cond_gen_0[7].button_cond/M_last_q_i_2__7/O
                         net (fo=2, routed)           1.191     7.726    button_cond_gen_0[7].button_cond/M_last_q_i_2__7_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.850 r  button_cond_gen_0[7].button_cond/M_last_q_i_1__7/O
                         net (fo=4, routed)           0.844     8.694    button_cond_gen_0[7].button_cond/M_button_cond_out[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.818 r  button_cond_gen_0[7].button_cond/M_val_q[3]_i_12/O
                         net (fo=1, routed)           0.770     9.588    button_detector_gen_0[4].button_detector/M_game_state_q_reg_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.712 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_4/O
                         net (fo=20, routed)          0.736    10.448    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y52         LUT3 (Prop_lut3_I1_O)        0.124    10.572 r  button_detector_gen_0[4].button_detector/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.835    11.407    button_detector_gen_0[4].button_detector_n_4
    SLICE_X36Y55         FDSE                                         r  M_board_state_q_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.435    14.839    clk_IBUF_BUFG
    SLICE_X36Y55         FDSE                                         r  M_board_state_q_reg[13]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X36Y55         FDSE (Setup_fdse_C_CE)      -0.205    14.857    M_board_state_q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 1.076ns (17.167%)  route 5.192ns (82.833%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 14.839 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.555     5.139    button_cond_gen_0[7].button_cond/clk_IBUF_BUFG
    SLICE_X47Y56         FDRE                                         r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.816     6.411    button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.124     6.535 r  button_cond_gen_0[7].button_cond/M_last_q_i_2__7/O
                         net (fo=2, routed)           1.191     7.726    button_cond_gen_0[7].button_cond/M_last_q_i_2__7_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.850 r  button_cond_gen_0[7].button_cond/M_last_q_i_1__7/O
                         net (fo=4, routed)           0.844     8.694    button_cond_gen_0[7].button_cond/M_button_cond_out[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.818 r  button_cond_gen_0[7].button_cond/M_val_q[3]_i_12/O
                         net (fo=1, routed)           0.770     9.588    button_detector_gen_0[4].button_detector/M_game_state_q_reg_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.712 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_4/O
                         net (fo=20, routed)          0.736    10.448    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y52         LUT3 (Prop_lut3_I1_O)        0.124    10.572 r  button_detector_gen_0[4].button_detector/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.835    11.407    button_detector_gen_0[4].button_detector_n_4
    SLICE_X36Y55         FDSE                                         r  M_board_state_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.435    14.839    clk_IBUF_BUFG
    SLICE_X36Y55         FDSE                                         r  M_board_state_q_reg[4]/C
                         clock pessimism              0.258    15.097    
                         clock uncertainty           -0.035    15.062    
    SLICE_X36Y55         FDSE (Setup_fdse_C_CE)      -0.205    14.857    M_board_state_q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.857    
                         arrival time                         -11.407    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 1.076ns (17.481%)  route 5.079ns (82.519%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.555     5.139    button_cond_gen_0[7].button_cond/clk_IBUF_BUFG
    SLICE_X47Y56         FDRE                                         r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.816     6.411    button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.124     6.535 r  button_cond_gen_0[7].button_cond/M_last_q_i_2__7/O
                         net (fo=2, routed)           1.191     7.726    button_cond_gen_0[7].button_cond/M_last_q_i_2__7_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.850 r  button_cond_gen_0[7].button_cond/M_last_q_i_1__7/O
                         net (fo=4, routed)           0.844     8.694    button_cond_gen_0[7].button_cond/M_button_cond_out[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.818 r  button_cond_gen_0[7].button_cond/M_val_q[3]_i_12/O
                         net (fo=1, routed)           0.770     9.588    button_detector_gen_0[4].button_detector/M_game_state_q_reg_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.712 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_4/O
                         net (fo=20, routed)          0.736    10.448    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y52         LUT3 (Prop_lut3_I1_O)        0.124    10.572 r  button_detector_gen_0[4].button_detector/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.722    11.294    button_detector_gen_0[4].button_detector_n_4
    SLICE_X35Y56         FDSE                                         r  M_board_state_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.434    14.838    clk_IBUF_BUFG
    SLICE_X35Y56         FDSE                                         r  M_board_state_q_reg[12]/C
                         clock pessimism              0.186    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X35Y56         FDSE (Setup_fdse_C_CE)      -0.205    14.784    M_board_state_q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -11.294    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 1.076ns (17.481%)  route 5.079ns (82.519%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.555     5.139    button_cond_gen_0[7].button_cond/clk_IBUF_BUFG
    SLICE_X47Y56         FDRE                                         r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.816     6.411    button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.124     6.535 r  button_cond_gen_0[7].button_cond/M_last_q_i_2__7/O
                         net (fo=2, routed)           1.191     7.726    button_cond_gen_0[7].button_cond/M_last_q_i_2__7_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.850 r  button_cond_gen_0[7].button_cond/M_last_q_i_1__7/O
                         net (fo=4, routed)           0.844     8.694    button_cond_gen_0[7].button_cond/M_button_cond_out[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.818 r  button_cond_gen_0[7].button_cond/M_val_q[3]_i_12/O
                         net (fo=1, routed)           0.770     9.588    button_detector_gen_0[4].button_detector/M_game_state_q_reg_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.712 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_4/O
                         net (fo=20, routed)          0.736    10.448    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y52         LUT3 (Prop_lut3_I1_O)        0.124    10.572 r  button_detector_gen_0[4].button_detector/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.722    11.294    button_detector_gen_0[4].button_detector_n_4
    SLICE_X35Y56         FDRE                                         r  M_board_state_q_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.434    14.838    clk_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  M_board_state_q_reg[14]/C
                         clock pessimism              0.186    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X35Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.784    M_board_state_q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -11.294    
  -------------------------------------------------------------------
                         slack                                  3.490    

Slack (MET) :             3.490ns  (required time - arrival time)
  Source:                 button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_board_state_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        6.155ns  (logic 1.076ns (17.481%)  route 5.079ns (82.519%))
  Logic Levels:           5  (LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns = ( 14.838 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.555     5.139    button_cond_gen_0[7].button_cond/clk_IBUF_BUFG
    SLICE_X47Y56         FDRE                                         r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.456     5.595 r  button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]/Q
                         net (fo=2, routed)           0.816     6.411    button_cond_gen_0[7].button_cond/M_ctr_q_reg[13]
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.124     6.535 r  button_cond_gen_0[7].button_cond/M_last_q_i_2__7/O
                         net (fo=2, routed)           1.191     7.726    button_cond_gen_0[7].button_cond/M_last_q_i_2__7_n_0
    SLICE_X48Y54         LUT5 (Prop_lut5_I0_O)        0.124     7.850 r  button_cond_gen_0[7].button_cond/M_last_q_i_1__7/O
                         net (fo=4, routed)           0.844     8.694    button_cond_gen_0[7].button_cond/M_button_cond_out[0]
    SLICE_X44Y55         LUT6 (Prop_lut6_I0_O)        0.124     8.818 r  button_cond_gen_0[7].button_cond/M_val_q[3]_i_12/O
                         net (fo=1, routed)           0.770     9.588    button_detector_gen_0[4].button_detector/M_game_state_q_reg_0
    SLICE_X40Y52         LUT6 (Prop_lut6_I1_O)        0.124     9.712 r  button_detector_gen_0[4].button_detector/M_val_q[3]_i_4/O
                         net (fo=20, routed)          0.736    10.448    button_detector_gen_0[4].button_detector/M_last_q_reg_0
    SLICE_X34Y52         LUT3 (Prop_lut3_I1_O)        0.124    10.572 r  button_detector_gen_0[4].button_detector/M_board_state_q[15]_i_1/O
                         net (fo=16, routed)          0.722    11.294    button_detector_gen_0[4].button_detector_n_4
    SLICE_X35Y56         FDRE                                         r  M_board_state_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         1.434    14.838    clk_IBUF_BUFG
    SLICE_X35Y56         FDRE                                         r  M_board_state_q_reg[15]/C
                         clock pessimism              0.186    15.025    
                         clock uncertainty           -0.035    14.989    
    SLICE_X35Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.784    M_board_state_q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.784    
                         arrival time                         -11.294    
  -------------------------------------------------------------------
                         slack                                  3.490    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 button_cond_gen_0[8].button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[8].button_cond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.565     1.509    button_cond_gen_0[8].button_cond/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.798    button_cond_gen_0[8].button_cond/M_ctr_q_reg[10]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.955    button_cond_gen_0[8].button_cond/M_ctr_q_reg[8]_i_1__7_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.008 r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[12]_i_1__7/O[0]
                         net (fo=1, routed)           0.000     2.008    button_cond_gen_0[8].button_cond/M_ctr_q_reg[12]_i_1__7_n_7
    SLICE_X46Y50         FDRE                                         r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.833     2.022    button_cond_gen_0[8].button_cond/clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     1.911    button_cond_gen_0[8].button_cond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.008    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 button_cond_gen_0[11].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[11].button_cond/M_ctr_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.564     1.508    button_cond_gen_0[11].button_cond/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.797    button_cond_gen_0[11].button_cond/M_ctr_q_reg[6]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.953 r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[4]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.954    button_cond_gen_0[11].button_cond/M_ctr_q_reg[4]_i_1__10_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.007 r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[8]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     2.007    button_cond_gen_0[11].button_cond/M_ctr_q_reg[8]_i_1__10_n_7
    SLICE_X38Y50         FDRE                                         r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.830     2.020    button_cond_gen_0[11].button_cond/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[8]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.909    button_cond_gen_0[11].button_cond/M_ctr_q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 diff_btn_cond/M_ctr_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            diff_btn_cond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.373ns (74.723%)  route 0.126ns (25.277%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.564     1.508    diff_btn_cond/clk_IBUF_BUFG
    SLICE_X30Y49         FDRE                                         r  diff_btn_cond/M_ctr_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  diff_btn_cond/M_ctr_q_reg[14]/Q
                         net (fo=2, routed)           0.125     1.797    diff_btn_cond/M_ctr_q_reg[14]
    SLICE_X30Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.953 r  diff_btn_cond/M_ctr_q_reg[12]_i_1__16/CO[3]
                         net (fo=1, routed)           0.001     1.954    diff_btn_cond/M_ctr_q_reg[12]_i_1__16_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.007 r  diff_btn_cond/M_ctr_q_reg[16]_i_1__16/O[0]
                         net (fo=1, routed)           0.000     2.007    diff_btn_cond/M_ctr_q_reg[16]_i_1__16_n_7
    SLICE_X30Y50         FDRE                                         r  diff_btn_cond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.830     2.020    diff_btn_cond/clk_IBUF_BUFG
    SLICE_X30Y50         FDRE                                         r  diff_btn_cond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X30Y50         FDRE (Hold_fdre_C_D)         0.134     1.909    diff_btn_cond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 button_cond_gen_0[9].button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[9].button_cond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.565     1.509    button_cond_gen_0[9].button_cond/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  button_cond_gen_0[9].button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  button_cond_gen_0[9].button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.117     1.767    button_cond_gen_0[9].button_cond/M_ctr_q_reg[15]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  button_cond_gen_0[9].button_cond/M_ctr_q_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.928    button_cond_gen_0[9].button_cond/M_ctr_q_reg[12]_i_1__8_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.982 r  button_cond_gen_0[9].button_cond/M_ctr_q_reg[16]_i_1__8/O[0]
                         net (fo=1, routed)           0.000     1.982    button_cond_gen_0[9].button_cond/M_ctr_q_reg[16]_i_1__8_n_7
    SLICE_X45Y50         FDRE                                         r  button_cond_gen_0[9].button_cond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.833     2.022    button_cond_gen_0[9].button_cond/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  button_cond_gen_0[9].button_cond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    button_cond_gen_0[9].button_cond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 button_cond_gen_0[14].button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[14].button_cond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.564     1.508    button_cond_gen_0[14].button_cond/clk_IBUF_BUFG
    SLICE_X41Y49         FDRE                                         r  button_cond_gen_0[14].button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y49         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  button_cond_gen_0[14].button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.120     1.769    button_cond_gen_0[14].button_cond/M_ctr_q_reg[15]
    SLICE_X41Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.929 r  button_cond_gen_0[14].button_cond/M_ctr_q_reg[12]_i_1__13/CO[3]
                         net (fo=1, routed)           0.001     1.930    button_cond_gen_0[14].button_cond/M_ctr_q_reg[12]_i_1__13_n_0
    SLICE_X41Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.984 r  button_cond_gen_0[14].button_cond/M_ctr_q_reg[16]_i_1__13/O[0]
                         net (fo=1, routed)           0.000     1.984    button_cond_gen_0[14].button_cond/M_ctr_q_reg[16]_i_1__13_n_7
    SLICE_X41Y50         FDRE                                         r  button_cond_gen_0[14].button_cond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.832     2.021    button_cond_gen_0[14].button_cond/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  button_cond_gen_0[14].button_cond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.776    
    SLICE_X41Y50         FDRE (Hold_fdre_C_D)         0.105     1.881    button_cond_gen_0[14].button_cond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 button_cond_gen_0[13].button_cond/sync/M_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[13].button_cond/sync/M_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.141ns (32.053%)  route 0.299ns (67.947%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.567     1.511    button_cond_gen_0[13].button_cond/sync/clk_IBUF_BUFG
    SLICE_X49Y48         FDRE                                         r  button_cond_gen_0[13].button_cond/sync/M_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  button_cond_gen_0[13].button_cond/sync/M_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.299     1.951    button_cond_gen_0[13].button_cond/sync/M_pipe_d__12[1]
    SLICE_X47Y50         FDRE                                         r  button_cond_gen_0[13].button_cond/sync/M_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.833     2.022    button_cond_gen_0[13].button_cond/sync/clk_IBUF_BUFG
    SLICE_X47Y50         FDRE                                         r  button_cond_gen_0[13].button_cond/sync/M_pipe_q_reg[1]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.070     1.847    button_cond_gen_0[13].button_cond/sync/M_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 button_cond_gen_0[8].button_cond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[8].button_cond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.565     1.509    button_cond_gen_0[8].button_cond/clk_IBUF_BUFG
    SLICE_X46Y49         FDRE                                         r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y49         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.798    button_cond_gen_0[8].button_cond/M_ctr_q_reg[10]
    SLICE_X46Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.954 r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[8]_i_1__7/CO[3]
                         net (fo=1, routed)           0.001     1.955    button_cond_gen_0[8].button_cond/M_ctr_q_reg[8]_i_1__7_n_0
    SLICE_X46Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.021 r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[12]_i_1__7/O[2]
                         net (fo=1, routed)           0.000     2.021    button_cond_gen_0[8].button_cond/M_ctr_q_reg[12]_i_1__7_n_5
    SLICE_X46Y50         FDRE                                         r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.833     2.022    button_cond_gen_0[8].button_cond/clk_IBUF_BUFG
    SLICE_X46Y50         FDRE                                         r  button_cond_gen_0[8].button_cond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X46Y50         FDRE (Hold_fdre_C_D)         0.134     1.911    button_cond_gen_0[8].button_cond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.911    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 M_board_state_q_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_out/color_adapter2/M_led_out_q_reg[80]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.141ns (31.357%)  route 0.309ns (68.643%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.560     1.504    clk_IBUF_BUFG
    SLICE_X35Y56         FDSE                                         r  M_board_state_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y56         FDSE (Prop_fdse_C_Q)         0.141     1.645 r  M_board_state_q_reg[9]/Q
                         net (fo=3, routed)           0.309     1.953    led_out/color_adapter2/M_led_out_q_reg[224]_0[1]
    SLICE_X36Y58         FDSE                                         r  led_out/color_adapter2/M_led_out_q_reg[80]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.828     2.018    led_out/color_adapter2/clk_IBUF_BUFG
    SLICE_X36Y58         FDSE                                         r  led_out/color_adapter2/M_led_out_q_reg[80]/C
                         clock pessimism             -0.251     1.768    
    SLICE_X36Y58         FDSE (Hold_fdse_C_D)         0.075     1.843    led_out/color_adapter2/M_led_out_q_reg[80]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 button_cond_gen_0[9].button_cond/M_ctr_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[9].button_cond/M_ctr_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.565     1.509    button_cond_gen_0[9].button_cond/clk_IBUF_BUFG
    SLICE_X45Y49         FDRE                                         r  button_cond_gen_0[9].button_cond/M_ctr_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y49         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  button_cond_gen_0[9].button_cond/M_ctr_q_reg[15]/Q
                         net (fo=2, routed)           0.117     1.767    button_cond_gen_0[9].button_cond/M_ctr_q_reg[15]
    SLICE_X45Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.927 r  button_cond_gen_0[9].button_cond/M_ctr_q_reg[12]_i_1__8/CO[3]
                         net (fo=1, routed)           0.001     1.928    button_cond_gen_0[9].button_cond/M_ctr_q_reg[12]_i_1__8_n_0
    SLICE_X45Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.993 r  button_cond_gen_0[9].button_cond/M_ctr_q_reg[16]_i_1__8/O[2]
                         net (fo=1, routed)           0.000     1.993    button_cond_gen_0[9].button_cond/M_ctr_q_reg[16]_i_1__8_n_5
    SLICE_X45Y50         FDRE                                         r  button_cond_gen_0[9].button_cond/M_ctr_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.833     2.022    button_cond_gen_0[9].button_cond/clk_IBUF_BUFG
    SLICE_X45Y50         FDRE                                         r  button_cond_gen_0[9].button_cond/M_ctr_q_reg[18]/C
                         clock pessimism             -0.246     1.777    
    SLICE_X45Y50         FDRE (Hold_fdre_C_D)         0.105     1.882    button_cond_gen_0[9].button_cond/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 button_cond_gen_0[11].button_cond/M_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_cond_gen_0[11].button_cond/M_ctr_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.386ns (75.365%)  route 0.126ns (24.635%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.564     1.508    button_cond_gen_0[11].button_cond/clk_IBUF_BUFG
    SLICE_X38Y49         FDRE                                         r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y49         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[6]/Q
                         net (fo=2, routed)           0.125     1.797    button_cond_gen_0[11].button_cond/M_ctr_q_reg[6]
    SLICE_X38Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.953 r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[4]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.954    button_cond_gen_0[11].button_cond/M_ctr_q_reg[4]_i_1__10_n_0
    SLICE_X38Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.020 r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[8]_i_1__10/O[2]
                         net (fo=1, routed)           0.000     2.020    button_cond_gen_0[11].button_cond/M_ctr_q_reg[8]_i_1__10_n_5
    SLICE_X38Y50         FDRE                                         r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=620, routed)         0.830     2.020    button_cond_gen_0[11].button_cond/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  button_cond_gen_0[11].button_cond/M_ctr_q_reg[10]/C
                         clock pessimism             -0.246     1.775    
    SLICE_X38Y50         FDRE (Hold_fdre_C_D)         0.134     1.909    button_cond_gen_0[11].button_cond/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.909    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y54   button_cond_gen_0[0].button_cond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y56   button_cond_gen_0[0].button_cond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y56   button_cond_gen_0[0].button_cond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y57   button_cond_gen_0[0].button_cond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y57   button_cond_gen_0[0].button_cond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y57   button_cond_gen_0[0].button_cond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y57   button_cond_gen_0[0].button_cond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y58   button_cond_gen_0[0].button_cond/M_ctr_q_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y58   button_cond_gen_0[0].button_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   button_cond_gen_0[12].button_cond/M_ctr_q_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   button_cond_gen_0[12].button_cond/M_ctr_q_reg[18]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   button_cond_gen_0[12].button_cond/M_ctr_q_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y50   button_cond_gen_0[12].button_cond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y50   button_cond_gen_0[12].button_cond/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y50   button_cond_gen_0[12].button_cond/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   button_cond_gen_0[12].button_cond/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   button_cond_gen_0[12].button_cond/M_ctr_q_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   button_cond_gen_0[12].button_cond/M_ctr_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   button_cond_gen_0[12].button_cond/M_ctr_q_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   button_cond_gen_0[10].button_cond/M_ctr_q_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X42Y47   button_cond_gen_0[10].button_cond/M_ctr_q_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   button_cond_gen_0[12].button_cond/M_ctr_q_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   button_cond_gen_0[12].button_cond/M_ctr_q_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y54   button_cond_gen_0[12].button_cond/M_ctr_q_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y50   button_cond_gen_0[12].button_cond/M_ctr_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y50   button_cond_gen_0[12].button_cond/M_ctr_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y50   button_cond_gen_0[12].button_cond/M_ctr_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   button_cond_gen_0[12].button_cond/M_ctr_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y51   button_cond_gen_0[12].button_cond/M_ctr_q_reg[5]/C



