# compile verilog/system verilog design source files
sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/c62e/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/81ff/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/e20a/hdl/verilog" --include "../../../../prj.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/xlnoc/ip/xlnoc_snoc_sysc_inst_0/sim/xlnoc_snoc_sysc_inst_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/c62e/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/81ff/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/e20a/hdl/verilog" --include "../../../../prj.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/xlnoc/sim/xlnoc.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_CIPS_0_0/bd_0/sim/bd_57a1.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/c62e/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/81ff/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/e20a/hdl/verilog" --include "../../../../prj.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_CIPS_0_0/sim/vitis_design_CIPS_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_0/sim/bd_27ec_S07_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_1/sim/bd_27ec_const_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_2/sim/bd_27ec_S04_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_3/sim/bd_27ec_S03_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_4/sim/bd_27ec_S06_AXI_rpu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_5/sim/bd_27ec_S02_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_6/sim/bd_27ec_S05_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_7/sim/bd_27ec_S01_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/bd_0/ip/ip_8/sim/bd_27ec_S00_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_cips_noc_0/sim/vitis_design_cips_noc_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0_0/bd_0/ip/ip_0/sim/bd_9a4a_MC0_ddrc_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_0_0/sim/vitis_design_noc_lpddr4_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_1/bd_0/ip/ip_0/sim/bd_e87b_MC1_ddrc_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_1/bd_0/ip/ip_1/sim/bd_e87b_MC0_ddrc_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_noc_lpddr4_1/sim/vitis_design_noc_lpddr4_1_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/c62e/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/81ff/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/e20a/hdl/verilog" --include "../../../../prj.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ai_engine_0_0/bd_0/sim/bd_05a5.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/c62e/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/81ff/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/e20a/hdl/verilog" --include "../../../../prj.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ai_engine_0_0/sim/vitis_design_ai_engine_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_0/sim/bd_a751_S04_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_1/sim/bd_a751_const_0_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_2/sim/bd_a751_S03_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_3/sim/bd_a751_S01_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_4/sim/bd_a751_S02_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/bd_0/ip/ip_5/sim/bd_a751_S00_AXI_nmu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_aggr_noc_0/sim/vitis_design_aggr_noc_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ConfigNoc_0/bd_0/ip/ip_0/sim/bd_e429_M00_AXI_nsu_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_ConfigNoc_0/sim/vitis_design_ConfigNoc_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/c62e/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/81ff/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/e20a/hdl/verilog" --include "../../../../prj.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_structure.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_MBUFGCE_CE_DLY.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/c62e/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/81ff/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/e20a/hdl/verilog" --include "../../../../prj.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_cmt_dpll_fd_cal.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clocking_Synchronizer3.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/c62e/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/81ff/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/e20a/hdl/verilog" --include "../../../../prj.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/vitis_design_clk_wizard_0_0_clk_wiz_top.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_clk_wizard_0_0/sim/vitis_design_clk_wizard_0_0.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/bd_0/sim/bd_931e.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/c62e/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/81ff/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/e20a/hdl/verilog" --include "../../../../prj.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_1_0/sim/vitis_design_icn_ctrl_1_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/c62e/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/81ff/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/e20a/hdl/verilog" --include "../../../../prj.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/bd_0/sim/bd_93ee.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/c62e/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/81ff/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/e20a/hdl/verilog" --include "../../../../prj.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_icn_ctrl_2_0/sim/vitis_design_icn_ctrl_2_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_dummy_slave_0_0/sim/vitis_design_dummy_slave_0_0_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/c62e/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/81ff/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/e20a/hdl/verilog" --include "../../../../prj.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/sim/vitis_design.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/c62e/hdl/verilog/mm2s_pl_control_s_axi.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/c62e/hdl/verilog/mm2s_pl_flow_control_loop_pipe.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/c62e/hdl/verilog/mm2s_pl_gmem_m_axi.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/c62e/hdl/verilog/mm2s_pl_hls_deadlock_idx0_monitor.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/c62e/hdl/verilog/mm2s_pl_regslice_both.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/c62e/hdl/verilog/mm2s_pl.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_mm2s_din_0/sim/vitis_design_mm2s_din_0.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_mm2s_weights1_0/sim/vitis_design_mm2s_weights1_0.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_mm2s_weights2_0_0/sim/vitis_design_mm2s_weights2_0_0.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_mm2s_weights2_1_0/sim/vitis_design_mm2s_weights2_1_0.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/ip/leaky_relu_pl_fcmp_32ns_32ns_1_1_no_dsp_1_ip.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/ip/leaky_relu_pl_fmul_32ns_32ns_32_2_primitive_dsp_1_ip.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/verilog/leaky_relu_pl_control_s_axi.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/verilog/leaky_relu_pl_fcmp_32ns_32ns_1_1_no_dsp_1.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/verilog/leaky_relu_pl_flow_control_loop_pipe.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/verilog/leaky_relu_pl_fmul_32ns_32ns_32_2_primitive_dsp_1.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/verilog/leaky_relu_pl_hls_deadlock_idx0_monitor.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/verilog/leaky_relu_pl_regslice_both.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/verilog/leaky_relu_pl.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_relu_0/sim/vitis_design_relu_0.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_relu2_0/sim/vitis_design_relu2_0.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/81ff/hdl/verilog/leaky_splitter_pl_control_s_axi.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/81ff/hdl/verilog/leaky_splitter_pl_flow_control_loop_pipe.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/81ff/hdl/verilog/leaky_splitter_pl_hls_deadlock_idx0_monitor.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/81ff/hdl/verilog/leaky_splitter_pl_regslice_both.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/81ff/hdl/verilog/leaky_splitter_pl.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_splitter_0/sim/vitis_design_splitter_0.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/e20a/hdl/verilog/s2mm_pl_control_s_axi.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/e20a/hdl/verilog/s2mm_pl_flow_control_loop_pipe.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/e20a/hdl/verilog/s2mm_pl_gmem_m_axi.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/e20a/hdl/verilog/s2mm_pl_hls_deadlock_idx0_monitor.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/e20a/hdl/verilog/s2mm_pl_regslice_both.v" \
"../../../../prj.gen/sources_1/bd/vitis_design/ipshared/e20a/hdl/verilog/s2mm_pl.v" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_s2mm_out_0/sim/vitis_design_s2mm_out_0.v" \

sv xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/c62e/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/81ff/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/e20a/hdl/verilog" --include "../../../../prj.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_axi_intc_parent_intr_1_interrupt_concat_0/sim/vitis_design_axi_intc_parent_intr_1_interrupt_concat_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/ip/vitis_design_irq_const_tieoff_0/sim/vitis_design_irq_const_tieoff_0_stub.sv" \
"../../../../prj.ip_user_files/bd/vitis_design/sim/vitis_design_sci_stub.sv" \

verilog xil_defaultlib  --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/c62e/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/a40b/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/81ff/hdl/verilog" --include "../../../../prj.gen/sources_1/bd/vitis_design/ipshared/e20a/hdl/verilog" --include "../../../../prj.gen/sources_1/common/nsln" --include "/tools/Xilinx/Vivado/2024.2/data/xilinx_vip/include" \
"../../../../prj.gen/sources_1/bd/vitis_design/hdl/vitis_design_wrapper.v" \
"../../../../prj.srcs/sources_1/common/hdl/vitis_design_wrapper_sim_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
