// Seed: 1571966787
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  wire id_3;
  wire id_4;
  id_5(
      1'b0, 1
  );
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23
);
  output wire id_23;
  output wire id_22;
  output wire id_21;
  output wire id_20;
  input wire id_19;
  output wire id_18;
  inout wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  if ("") wire id_24;
  else assign id_18[1'b0] = id_24;
  wire id_25, id_26;
  wire id_27;
  module_0 modCall_1 (
      id_2,
      id_12
  );
  tri0 id_28 = 1;
  assign id_8[1] = id_1[1'b0];
  wire id_29;
  wire id_30;
  wire id_31, id_32;
  wire id_33 = id_3;
  wire id_34 = id_13, id_35;
endmodule
