Checking out license 'RTL_Compiler_RD'......   (0 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's35932_bench' from file '../rtl/s35932.v'.
  Done elaborating 's35932_bench'.
Mapping s35932_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map     496552    -854  TM1 --> WX10993_reg/D
 area_map       492658    -854  TM1 --> WX10993_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay     492658    -854         0 TM1 --> WX10993_reg/D
 incr_delay     492658    -851         0 TM1 --> WX3255_reg/D

  Done mapping s35932_bench
  Synthesis succeeded.
  Incrementally optimizing s35932_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay     492658    -851         0 TM1 --> WX3255_reg/D
 incr_delay     493646    -842         0 TM1 --> WX661_reg/D
 incr_delay     493421    -841         0 TM1 --> WX7110_reg/D
 incr_delay     493468    -840         0 TM0 --> WX3263_reg/D
 incr_delay     493886    -839         0 WX645_reg/CK --> WX645_reg/D
 incr_delay     493834    -839         0 TM1 --> WX673_reg/D
 incr_delay     494006    -839         0 WX659_reg/CK --> WX659_reg/D
 incr_delay     494289    -838         0 TM0 --> WX5869_reg/D
 incr_delay     494310    -838         0 TM0 --> WX4556_reg/D
 init_drc       494310    -838         0 TM0 --> WX4556_reg/D
 init_area      494310    -838         0 TM0 --> WX4556_reg/D
 rem_buf        493128    -838         0 TM0 --> WX4556_reg/D
 rem_inv        490990    -838         0 TM0 --> WX4556_reg/D
 merge_bi       482360    -838         0 TM0 --> WX4570_reg/D
 glob_area      482026    -838         0 TM0 --> WX4570_reg/D
 area_down      481947    -838         0 TM0 --> WX4570_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay     481947    -838         0 TM0 --> WX4570_reg/D
 incr_delay     481968    -838         0 TM0 --> WX3271_reg/D
 init_drc       481968    -838         0 TM0 --> WX3271_reg/D
 init_area      481968    -838         0 TM0 --> WX3271_reg/D
 rem_inv        481916    -838         0 TM0 --> WX3271_reg/D
 merge_bi       481273    -838         0 TM0 --> WX689_reg/D
 glob_area      481231    -838         0 TM0 --> WX689_reg/D
 area_down      481226    -838         0 TM0 --> WX689_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay     481226    -838         0 TM0 --> WX689_reg/D
 incr_delay     481226    -838         0 TM0 --> WX3271_reg/D
 init_area      481226    -838         0 TM0 --> WX3271_reg/D
 rem_buf        481205    -838         0 TM0 --> WX3271_reg/D
 merge_bi       480750    -838         0 TM0 --> WX3271_reg/D

  Done mapping s35932_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:10:41 PM
  Module:                 s35932_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin                Type      Fanout  Load  Slew   Delay   Arrival
                                         (fF)  (ps)    (ps)    (ps)
-------------------------------------------------------------------------
(clock clock)          launch                                      0 R
(in_del_1)             ext delay                          +0       0 F
s35932_bench/TM0       in port        4   50.4    52     +35      35 F
g65546/A                                                  +0      35  
g65546/Y               INVX2          4   50.4    64     +57      92 R
g63271/A                                                  +0      92  
g63271/Y               INVX2          4   50.4    60     +59     151 F
g63265/A                                                  +0     151  
g63265/Y               INVX2          2   50.2    65     +60     211 R
g63261/A                                                  +0     211  
g63261/Y               INVX4          8   50.4    39     +40     251 F
g60944/A                                                  +0     251  
g60944/Y               MX2X1          1   11.5    39     +88     339 F
g59063/B                                                  +0     339  
g59063/Y               XOR2X1         1   11.5    62     +82     421 F
g58337/B                                                  +0     421  
g58337/Y               XOR2X1         2   12.4    69     +74     495 R
g58017_dup/B                                              +0     495  
g58017_dup/Y           AND2X1         1    9.0    32     +68     563 R
g56231/A1                                                 +0     563  
g56231/Y               OAI21X1        1    9.3    66     +70     633 F
g56194/B0                                                 +0     633  
g56194/Y               OAI21X1        1   18.7    84     +42     676 R
WX5859_reg/D           DFFSRX1                            +0     676  
WX5859_reg/CK          setup                       0    +162     838 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)          capture                                     0 R
-------------------------------------------------------------------------
Timing slack :    -838ps (TIMING VIOLATION)
Start-point  : TM0
End-point    : WX5859_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:10:41 PM
  Module:                 s35932_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                               
  Gate   Instances     Area     Library  
-----------------------------------------
AND2X1        1059   33213.417    gsclib 
AOI21X1        543   17030.109    gsclib 
AOI22X1         32    1338.176    gsclib 
BUFX3           62    1944.506    gsclib 
CLKBUFX1         5     130.680    gsclib 
CLKBUFX2         2      62.726    gsclib 
CLKBUFX3        19     595.897    gsclib 
DFFSRX1       1728  280010.304    gsclib 
INVX1          343    7171.787    gsclib 
INVX2           60    1568.160    gsclib 
INVX4           65    2038.595    gsclib 
INVX8           27    1411.344    gsclib 
MX2X1          336   21075.936    gsclib 
NAND2X1        271    7082.856    gsclib 
NAND2X2         41    1500.190    gsclib 
NOR2X1        1217   31807.512    gsclib 
NOR3X1           2     125.452    gsclib 
OAI21X1        573   23961.714    gsclib 
OR2X1           91    2854.033    gsclib 
XOR2X1         797   45826.703    gsclib 
-----------------------------------------
total         7273  480750.097           

                                       
   Type    Instances    Area    Area % 
---------------------------------------
sequential      1728 280010.304   58.2 
inverter         495  12189.886    2.5 
buffer            88   2733.809    0.6 
logic           4962 185816.098   38.7 
---------------------------------------
total           7273 480750.097  100.0 

Normal exit.
