INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/digital circuit/single_cycle_cpu/single_cycle_cpu.srcs/sources_1/new/single_cycle_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu
INFO: [VRFC 10-311] analyzing module get_instr
INFO: [VRFC 10-311] analyzing module control
INFO: [VRFC 10-311] analyzing module registers
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-311] analyzing module rd_in_pick
INFO: [VRFC 10-311] analyzing module B_pick
INFO: [VRFC 10-311] analyzing module Shift_amount_pick
INFO: [VRFC 10-311] analyzing module Shift
INFO: [VRFC 10-311] analyzing module next_pc
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/digital circuit/single_cycle_cpu/single_cycle_cpu.srcs/sim_1/new/single_cycle_cpu_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module single_cycle_cpu_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "F:/Project/digital circuit/single_cycle_cpu/single_cycle_cpu.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
