// Seed: 2827402564
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout tri1 id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  wire \id_7 ;
  supply1 id_8 = 1;
  assign id_5 = -1;
endmodule
module module_1 #(
    parameter id_27 = 32'd95
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    _id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36
);
  inout wire id_36;
  input wire id_35;
  inout wire id_34;
  input wire id_33;
  inout wire id_32;
  inout wire id_31;
  inout wire id_30;
  output wire id_29;
  output wire id_28;
  input wire _id_27;
  inout wire id_26;
  output wire id_25;
  input wire id_24;
  output wire id_23;
  input wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  output logic [7:0] id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  inout supply0 id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_35,
      id_29,
      id_20,
      id_34,
      id_11,
      id_11
  );
  assign id_5 = id_17 - id_10;
  genvar id_37;
  always id_14[id_27] = 1'h0;
endmodule
