// Seed: 2551552886
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  assign module_1.type_18 = 0;
  output uwire id_1;
  logic [-1 : (  1  )] id_4, id_5, id_6;
  assign id_1 = 1;
  logic [-1 : -1  ==  1] id_7;
  ;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input supply1 id_2,
    output wand id_3,
    input tri id_4,
    input uwire id_5,
    input uwire id_6,
    input wor id_7,
    output wire id_8,
    output wand id_9,
    input supply1 id_10,
    input supply0 id_11,
    input supply1 id_12,
    input tri id_13
);
  wire id_15 = id_10;
  module_0 modCall_1 (
      id_15,
      id_15,
      id_15
  );
endmodule
