#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Mon Sep 20 15:04:35 2021
# Process ID: 3860
# Current directory: C:/Users/bobog/Desktop/School/ELEC 4200/lab4/project_4_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19152 C:\Users\bobog\Desktop\School\ELEC 4200\lab4\project_4_1\project_4_1.xpr
# Log file: C:/Users/bobog/Desktop/School/ELEC 4200/lab4/project_4_1/vivado.log
# Journal file: C:/Users/bobog/Desktop/School/ELEC 4200/lab4/project_4_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project -read_only {C:/Users/bobog/Desktop/School/ELEC 4200/lab4/project_4_1/project_4_1.xpr}
update_compile_order -fileset sources_1
close_project
create_project project_5_1 {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_1} -part xc7a100tcsg324-1
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_1/project_5_1.srcs/sources_1/new
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_1/project_5_1.srcs/sources_1/new
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_1/project_5_1.srcs/sources_1/new
file mkdir {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_1/project_5_1.srcs/sources_1/new}
close [ open {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_1/project_5_1.srcs/sources_1/new/Lab5_Mealy.v} w ]
add_files {{C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_1/project_5_1.srcs/sources_1/new/Lab5_Mealy.v}}
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_1/project_5_1.srcs/constrs_1/new
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_1/project_5_1.srcs/constrs_1/new
file mkdir {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_1/project_5_1.srcs/constrs_1/new}
close [ open {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_1/project_5_1.srcs/constrs_1/new/Lab5_1_const.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_1/project_5_1.srcs/constrs_1/new/Lab5_1_const.xdc}}
update_compile_order -fileset sources_1
create_project project_5_2 {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_2} -part xc7a100tcsg324-1
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_2/project_5_2.srcs/sources_1/new
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_2/project_5_2.srcs/sources_1/new
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_2/project_5_2.srcs/sources_1/new
file mkdir {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_2/project_5_2.srcs/sources_1/new}
close [ open {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_2/project_5_2.srcs/sources_1/new/Lab5_Moore.v} w ]
add_files {{C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_2/project_5_2.srcs/sources_1/new/Lab5_Moore.v}}
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_2/project_5_2.srcs/constrs_1/new
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_2/project_5_2.srcs/constrs_1/new
file mkdir {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_2/project_5_2.srcs/constrs_1/new}
close [ open {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_2/project_5_2.srcs/constrs_1/new/Lab5_2_const.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_2/project_5_2.srcs/constrs_1/new/Lab5_2_const.xdc}}
update_compile_order -fileset sources_1
create_project project_5_3 {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_3} -part xc7a100tcsg324-1
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_3/project_5_3.srcs/sources_1/new
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_3/project_5_3.srcs/sources_1/new
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_3/project_5_3.srcs/sources_1/new
file mkdir {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_3/project_5_3.srcs/sources_1/new}
close [ open {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_3/project_5_3.srcs/sources_1/new/Lab5_Mealy_ROM.v} w ]
add_files {{C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_3/project_5_3.srcs/sources_1/new/Lab5_Mealy_ROM.v}}
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_3/project_5_3.srcs/constrs_1/new
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_3/project_5_3.srcs/constrs_1/new
file mkdir {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_3/project_5_3.srcs/constrs_1/new}
close [ open {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_3/project_5_3.srcs/constrs_1/new/Lab5_3_const.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_3/project_5_3.srcs/constrs_1/new/Lab5_3_const.xdc}}
update_compile_order -fileset sources_1
current_project project_5_1
open_project -read_only {C:/Users/bobog/Desktop/School/ELEC 4200/lab4/project_4_1/project_4_1.xpr}
update_compile_order -fileset sources_1
close_project
current_project project_5_1
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_1/project_5_1.srcs/sim_1/new
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_1/project_5_1.srcs/sim_1/new
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_1/project_5_1.srcs/sim_1/new
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_1/project_5_1.srcs/sim_1/new
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_1/project_5_1.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_1/project_5_1.srcs/sim_1/new
file mkdir {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_1/project_5_1.srcs/sim_1/new}
close [ open {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_1/project_5_1.srcs/sim_1/new/Lab5_Mealy_Test.v} w ]
add_files -fileset sim_1 {{C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_1/project_5_1.srcs/sim_1/new/Lab5_Mealy_Test.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
current_project project_5_2
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_2/project_5_2.srcs/sim_1/new
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_2/project_5_2.srcs/sim_1/new
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_2/project_5_2.srcs/sim_1/new
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_2/project_5_2.srcs/sim_1/new
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_2/project_5_2.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_2/project_5_2.srcs/sim_1/new
file mkdir {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_2/project_5_2.srcs/sim_1/new}
close [ open {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_2/project_5_2.srcs/sim_1/new/Lab5_Moore_Test.v} w ]
add_files -fileset sim_1 {{C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_2/project_5_2.srcs/sim_1/new/Lab5_Moore_Test.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
current_project project_5_3
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_3/project_5_3.srcs/sim_1/new
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_3/project_5_3.srcs/sim_1/new
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_3/project_5_3.srcs/sim_1/new
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_3/project_5_3.srcs/sim_1/new
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_3/project_5_3.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_3/project_5_3.srcs/sim_1/new
file mkdir {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_3/project_5_3.srcs/sim_1/new}
close [ open {C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_3/project_5_3.srcs/sim_1/new/Lab5_ROM_Test.v} w ]
add_files -fileset sim_1 {{C:/Users/bobog/Desktop/School/ELEC 4200/lab5/project_5_3/project_5_3.srcs/sim_1/new/Lab5_ROM_Test.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
open_project -read_only {C:/Users/bobog/Desktop/School/ELEC 4200/lab4/project_4_1/project_4_1.xpr}
update_compile_order -fileset sources_1
close_project
launch_simulation
launch_simulation
current_project project_5_2
launch_simulation
launch_simulation
launch_simulation
launch_simulation
close_project
close_project
