Analysis & Synthesis report for CPU
Mon Dec  2 11:58:04 2024
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |CPU|UnidadeControle:controle_inst|estado
 11. Logic Cells Representing Combinational Loops
 12. Registers Removed During Synthesis
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for memory_unit:memory_inst|ram2port:ram_instance|altsyncram:altsyncram_component|altsyncram_o604:auto_generated
 16. Parameter Settings for User Entity Instance: memory_unit:memory_inst|ram2port:ram_instance|altsyncram:altsyncram_component
 17. altsyncram Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "UnidadeControle:controle_inst"
 19. Port Connectivity Checks: "program_counter:program_counter_inst"
 20. Post-Synthesis Netlist Statistics for Top Partition
 21. Elapsed Time Per Partition
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Mon Dec  2 11:58:04 2024       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; CPU                                         ;
; Top-level Entity Name           ; CPU                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 14                                          ;
; Total pins                      ; 18                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 2,048                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEBA4F23C7        ;                    ;
; Top-level entity name                                                           ; cpu                ; CPU                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                   ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                                           ; Library ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------------------------+---------+
; ula.vhd                          ; yes             ; User VHDL File                   ; C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd                ;         ;
; UnidadeControle.vhd              ; yes             ; User VHDL File                   ; C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd    ;         ;
; ram2port.vhd                     ; yes             ; User Wizard-Generated File       ; C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ram2port.vhd           ;         ;
; program_counter.vhd              ; yes             ; User VHDL File                   ; C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/program_counter.vhd    ;         ;
; memory_unit.vhd                  ; yes             ; User VHDL File                   ; C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/memory_unit.vhd        ;         ;
; ram2port.mif                     ; yes             ; User Memory Initialization File  ; C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ram2port.mif           ;         ;
; cpu.vhd                          ; yes             ; User VHDL File                   ; C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd                ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf                                  ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_ram_block.inc                           ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mux.inc                                     ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_decode.inc                                  ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc                                  ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/a_rdenreg.inc                                   ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altrom.inc                                      ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altram.inc                                      ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc                                    ;         ;
; db/altsyncram_o604.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/db/altsyncram_o604.tdf ;         ;
+----------------------------------+-----------------+----------------------------------+--------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                ;
+---------------------------------------------+----------------------------------------------+
; Resource                                    ; Usage                                        ;
+---------------------------------------------+----------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 61                                           ;
;                                             ;                                              ;
; Combinational ALUT usage for logic          ; 96                                           ;
;     -- 7 input functions                    ; 0                                            ;
;     -- 6 input functions                    ; 25                                           ;
;     -- 5 input functions                    ; 27                                           ;
;     -- 4 input functions                    ; 21                                           ;
;     -- <=3 input functions                  ; 23                                           ;
;                                             ;                                              ;
; Dedicated logic registers                   ; 14                                           ;
;                                             ;                                              ;
; I/O pins                                    ; 18                                           ;
; Total MLAB memory bits                      ; 0                                            ;
; Total block memory bits                     ; 2048                                         ;
;                                             ;                                              ;
; Total DSP Blocks                            ; 0                                            ;
;                                             ;                                              ;
; Maximum fan-out node                        ; UnidadeControle:controle_inst|estado.memoria ;
; Maximum fan-out                             ; 32                                           ;
; Total fan-out                               ; 591                                          ;
; Average fan-out                             ; 3.84                                         ;
+---------------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                        ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Entity Name     ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |CPU                                         ; 96 (1)              ; 14 (0)                    ; 2048              ; 0          ; 18   ; 0            ; |CPU                                                                                                              ; CPU             ; work         ;
;    |UnidadeControle:controle_inst|           ; 41 (41)             ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|UnidadeControle:controle_inst                                                                                ; UnidadeControle ; work         ;
;    |memory_unit:memory_inst|                 ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |CPU|memory_unit:memory_inst                                                                                      ; memory_unit     ; work         ;
;       |ram2port:ram_instance|                ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |CPU|memory_unit:memory_inst|ram2port:ram_instance                                                                ; ram2port        ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |CPU|memory_unit:memory_inst|ram2port:ram_instance|altsyncram:altsyncram_component                                ; altsyncram      ; work         ;
;             |altsyncram_o604:auto_generated| ; 0 (0)               ; 0 (0)                     ; 2048              ; 0          ; 0    ; 0            ; |CPU|memory_unit:memory_inst|ram2port:ram_instance|altsyncram:altsyncram_component|altsyncram_o604:auto_generated ; altsyncram_o604 ; work         ;
;    |program_counter:program_counter_inst|    ; 8 (8)               ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|program_counter:program_counter_inst                                                                         ; program_counter ; work         ;
;    |ula:ula_inst|                            ; 46 (46)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |CPU|ula:ula_inst                                                                                                 ; ula             ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                                                    ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+-------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+--------------+
; memory_unit:memory_inst|ram2port:ram_instance|altsyncram:altsyncram_component|altsyncram_o604:auto_generated|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048 ; ram2port.mif ;
+-------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                    ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 21.1    ; N/A          ; N/A          ; |CPU|memory_unit:memory_inst|ram2port:ram_instance ; ram2port.vhd    ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |CPU|UnidadeControle:controle_inst|estado                                                                                   ;
+-----------------------+--------------+-----------------------+----------------+-------------+---------------+---------------+---------------+
; Name                  ; estado.fetch ; estado.controle_fluxo ; estado.memoria ; estado.exec ; estado.decode ; estado.search ; estado.espera ;
+-----------------------+--------------+-----------------------+----------------+-------------+---------------+---------------+---------------+
; estado.espera         ; 0            ; 0                     ; 0              ; 0           ; 0             ; 0             ; 0             ;
; estado.search         ; 0            ; 0                     ; 0              ; 0           ; 0             ; 1             ; 1             ;
; estado.decode         ; 0            ; 0                     ; 0              ; 0           ; 1             ; 0             ; 1             ;
; estado.exec           ; 0            ; 0                     ; 0              ; 1           ; 0             ; 0             ; 1             ;
; estado.memoria        ; 0            ; 0                     ; 1              ; 0           ; 0             ; 0             ; 1             ;
; estado.controle_fluxo ; 0            ; 1                     ; 0              ; 0           ; 0             ; 0             ; 1             ;
; estado.fetch          ; 1            ; 0                     ; 0              ; 0           ; 0             ; 0             ; 1             ;
+-----------------------+--------------+-----------------------+----------------+-------------+---------------+---------------+---------------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; ula:ula_inst|Equal1~0                                  ;   ;
; ula:ula_inst|Mux3~0                                    ;   ;
; Number of logic cells representing combinational loops ; 2 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------+
; Registers Removed During Synthesis                               ;
+---------------------------------------------+--------------------+
; Register name                               ; Reason for Removal ;
+---------------------------------------------+--------------------+
; UnidadeControle:controle_inst|estado.espera ; Lost fanout        ;
; Total Number of Removed Registers = 1       ;                    ;
+---------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 14    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 14    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+
; 1:1                ; 8 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; Yes        ; |CPU|program_counter:program_counter_inst|pc_value[7] ;
; 8:1                ; 4 bits    ; 20 LEs        ; 16 LEs               ; 4 LEs                  ; No         ; |CPU|UnidadeControle:controle_inst|operA[0]           ;
; 17:1               ; 8 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; No         ; |CPU|ula:ula_inst|Mux3                                ;
; 22:1               ; 4 bits    ; 56 LEs        ; 28 LEs               ; 28 LEs                 ; No         ; |CPU|UnidadeControle:controle_inst|Selector3          ;
; 16:1               ; 4 bits    ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; No         ; |CPU|UnidadeControle:controle_inst|Selector9          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory_unit:memory_inst|ram2port:ram_instance|altsyncram:altsyncram_component|altsyncram_o604:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                    ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                     ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory_unit:memory_inst|ram2port:ram_instance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                           ;
+------------------------------------+----------------------+----------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                        ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                 ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                 ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                        ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                 ;
; WIDTHAD_B                          ; 8                    ; Signed Integer                                                 ;
; NUMWORDS_B                         ; 256                  ; Signed Integer                                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                 ;
; RAM_BLOCK_TYPE                     ; M10K                 ; Untyped                                                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                        ;
; INIT_FILE                          ; ram2port.mif         ; Untyped                                                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                                        ;
; CBXI_PARAMETER                     ; altsyncram_o604      ; Untyped                                                        ;
+------------------------------------+----------------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                          ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Name                                      ; Value                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                             ;
; Entity Instance                           ; memory_unit:memory_inst|ram2port:ram_instance|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                     ;
;     -- WIDTH_A                            ; 8                                                                             ;
;     -- NUMWORDS_A                         ; 256                                                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                  ;
;     -- WIDTH_B                            ; 8                                                                             ;
;     -- NUMWORDS_B                         ; 256                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                        ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                        ;
;     -- RAM_BLOCK_TYPE                     ; M10K                                                                          ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                     ;
+-------------------------------------------+-------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "UnidadeControle:controle_inst"                                                               ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; mem_enable    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; input_enable  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; output_enable ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ula_enable    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regaux0       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; regaux1       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "program_counter:program_counter_inst" ;
+-----------+-------+----------+-----------------------------------+
; Port      ; Type  ; Severity ; Details                           ;
+-----------+-------+----------+-----------------------------------+
; increment ; Input ; Info     ; Stuck at VCC                      ;
+-----------+-------+----------+-----------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 14                          ;
;     CLR               ; 14                          ;
; arriav_lcell_comb     ; 96                          ;
;     arith             ; 25                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 8                           ;
;         3 data inputs ; 1                           ;
;         4 data inputs ; 1                           ;
;         5 data inputs ; 14                          ;
;     normal            ; 71                          ;
;         0 data inputs ; 1                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 9                           ;
;         4 data inputs ; 20                          ;
;         5 data inputs ; 13                          ;
;         6 data inputs ; 25                          ;
; boundary_port         ; 18                          ;
; stratixv_ram_block    ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 7.30                        ;
; Average LUT depth     ; 5.01                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Mon Dec  2 11:57:54 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file ula.vhd
    Info (12022): Found design unit 1: ula-Behavioral File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd Line: 16
    Info (12023): Found entity 1: ula File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file unidadecontrole.vhd
    Info (12022): Found design unit 1: UnidadeControle-Behavioral File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 32
    Info (12023): Found entity 1: UnidadeControle File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ram2port.vhd
    Info (12022): Found design unit 1: ram2port-SYN File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ram2port.vhd Line: 56
    Info (12023): Found entity 1: ram2port File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ram2port.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file program_counter.vhd
    Info (12022): Found design unit 1: program_counter-Behavioral File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/program_counter.vhd Line: 16
    Info (12023): Found entity 1: program_counter File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/program_counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memory_unit.vhd
    Info (12022): Found design unit 1: memory_unit-behavior File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/memory_unit.vhd Line: 15
    Info (12023): Found entity 1: memory_unit File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/memory_unit.vhd Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file display7seg.bdf
    Info (12023): Found entity 1: display7seg
Warning (12019): Can't analyze file -- file output_files/input.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file input.vhd
    Info (12022): Found design unit 1: input-Behavioral File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/input.vhd Line: 12
    Info (12023): Found entity 1: input File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/input.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file cpu.vhd
    Info (12022): Found design unit 1: CPU-Behavioral File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd Line: 15
    Info (12023): Found entity 1: CPU File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file computer.bdf
    Info (12023): Found entity 1: computer
Info (12127): Elaborating entity "cpu" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at cpu.vhd(25): used implicit default value for signal "mem_address" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd Line: 25
Warning (10541): VHDL Signal Declaration warning at cpu.vhd(27): used implicit default value for signal "mem_write" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd Line: 27
Warning (10036): Verilog HDL or VHDL warning at cpu.vhd(29): object "ula_enable" assigned a value but never read File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd Line: 29
Warning (10036): Verilog HDL or VHDL warning at cpu.vhd(31): object "mem_enable" assigned a value but never read File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd Line: 31
Warning (10036): Verilog HDL or VHDL warning at cpu.vhd(32): object "input_enable" assigned a value but never read File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd Line: 32
Warning (10036): Verilog HDL or VHDL warning at cpu.vhd(33): object "output_enable" assigned a value but never read File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd Line: 33
Info (12128): Elaborating entity "program_counter" for hierarchy "program_counter:program_counter_inst" File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd Line: 97
Info (12128): Elaborating entity "memory_unit" for hierarchy "memory_unit:memory_inst" File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd Line: 108
Info (12128): Elaborating entity "ram2port" for hierarchy "memory_unit:memory_inst|ram2port:ram_instance" File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/memory_unit.vhd Line: 35
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory_unit:memory_inst|ram2port:ram_instance|altsyncram:altsyncram_component" File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ram2port.vhd Line: 63
Info (12130): Elaborated megafunction instantiation "memory_unit:memory_inst|ram2port:ram_instance|altsyncram:altsyncram_component" File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ram2port.vhd Line: 63
Info (12133): Instantiated megafunction "memory_unit:memory_inst|ram2port:ram_instance|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ram2port.vhd Line: 63
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "ram2port.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "numwords_b" = "256"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "M10K"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "widthad_b" = "8"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_o604.tdf
    Info (12023): Found entity 1: altsyncram_o604 File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/db/altsyncram_o604.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_o604" for hierarchy "memory_unit:memory_inst|ram2port:ram_instance|altsyncram:altsyncram_component|altsyncram_o604:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "ula" for hierarchy "ula:ula_inst" File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd Line: 119
Warning (10631): VHDL Process Statement warning at ula.vhd(25): inferring latch(es) for signal or variable "Carry", which holds its previous value in one or more paths through the process File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd Line: 25
Warning (10631): VHDL Process Statement warning at ula.vhd(25): inferring latch(es) for signal or variable "Overflow", which holds its previous value in one or more paths through the process File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd Line: 25
Warning (10631): VHDL Process Statement warning at ula.vhd(25): inferring latch(es) for signal or variable "Borrow", which holds its previous value in one or more paths through the process File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd Line: 25
Info (10041): Inferred latch for "Borrow" at ula.vhd(25) File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd Line: 25
Info (10041): Inferred latch for "Overflow" at ula.vhd(25) File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd Line: 25
Info (10041): Inferred latch for "Carry" at ula.vhd(25) File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/ula.vhd Line: 25
Info (12128): Elaborating entity "UnidadeControle" for hierarchy "UnidadeControle:controle_inst" File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd Line: 133
Warning (10541): VHDL Signal Declaration warning at UnidadeControle.vhd(37): used implicit default value for signal "reg_a" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at UnidadeControle.vhd(37): used implicit default value for signal "reg_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 37
Warning (10541): VHDL Signal Declaration warning at UnidadeControle.vhd(37): used implicit default value for signal "reg_r" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 37
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(68): signal "reset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 68
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(110): signal "instrucao" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 110
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(118): signal "reg_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 118
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(119): signal "reg_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 119
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(119): signal "reg_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 119
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(120): signal "reg_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 120
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(120): signal "reg_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 120
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(121): signal "reg_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 121
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(121): signal "reg_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 121
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(122): signal "reg_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 122
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(123): signal "reg_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 123
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(123): signal "reg_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 123
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(124): signal "reg_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 124
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(124): signal "reg_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 124
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(125): signal "reg_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 125
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(125): signal "reg_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 125
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(126): signal "reg_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 126
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(128): signal "reg_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 128
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(129): signal "reg_b" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 129
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(130): signal "reg_r" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 130
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(140): signal "instrucao" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 140
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(144): signal "instrucao" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 144
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(149): signal "instrucao" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 149
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(163): signal "instrucao" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 163
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(168): signal "instrucao" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 168
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(172): signal "instrucao" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 172
Warning (10492): VHDL Process Statement warning at UnidadeControle.vhd(176): signal "instrucao" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 176
Warning (10631): VHDL Process Statement warning at UnidadeControle.vhd(53): inferring latch(es) for signal or variable "regAUX1", which holds its previous value in one or more paths through the process File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 53
Warning (10631): VHDL Process Statement warning at UnidadeControle.vhd(53): inferring latch(es) for signal or variable "regAUX0", which holds its previous value in one or more paths through the process File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 53
Info (10041): Inferred latch for "regAUX0[0]" at UnidadeControle.vhd(53) File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 53
Info (10041): Inferred latch for "regAUX0[1]" at UnidadeControle.vhd(53) File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 53
Info (10041): Inferred latch for "regAUX1[0]" at UnidadeControle.vhd(53) File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 53
Info (10041): Inferred latch for "regAUX1[1]" at UnidadeControle.vhd(53) File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/UnidadeControle.vhd Line: 53
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 8 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "in_data[0]" File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd Line: 10
    Warning (15610): No output dependent on input pin "in_data[1]" File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd Line: 10
    Warning (15610): No output dependent on input pin "in_data[2]" File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd Line: 10
    Warning (15610): No output dependent on input pin "in_data[3]" File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd Line: 10
    Warning (15610): No output dependent on input pin "in_data[4]" File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd Line: 10
    Warning (15610): No output dependent on input pin "in_data[5]" File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd Line: 10
    Warning (15610): No output dependent on input pin "in_data[6]" File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd Line: 10
    Warning (15610): No output dependent on input pin "in_data[7]" File: C:/Users/5255289/Downloads/12-20241202T131632Z-001/checkpoint01-12/projetoFinal/cpu.vhd Line: 10
Info (21057): Implemented 123 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 8 output pins
    Info (21061): Implemented 97 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 4892 megabytes
    Info: Processing ended: Mon Dec  2 11:58:04 2024
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:19


