//Copyright (C)2014-2022 Gowin Semiconductor Corporation.
//All rights reserved.


1. PnR Messages

  <Report Title>: PnR Report
  <Design File>: E:\projects\I2C_PWM\gowin_project\spi_dshot\spi_dshot\impl\gwsynthesis\spi_dshot.vg
  <Physical Constraints File>: E:\projects\I2C_PWM\gowin_project\spi_dshot\spi_dshot\src\spi_dshot.cst
  <Timing Constraints File>: E:\projects\I2C_PWM\gowin_project\spi_dshot\spi_dshot\src\spi_dshot.sdc
  <PnR Version>: V1.9.8.06-1
  <Part Number>: GW1N-LV1QN32C5/I4
  <Device>: GW1N-1
  <Created Time>:Sun Sep 24 12:45:12 2023


2. PnR Details

  Running placement:
    Placement Phase 0: CPU time = 0h 0m 0.059s, Elapsed time = 0h 0m 0.058s
    Placement Phase 1: CPU time = 0h 0m 0.028s, Elapsed time = 0h 0m 0.028s
    Placement Phase 2: CPU time = 0h 0m 0.075s, Elapsed time = 0h 0m 0.076s
    Placement Phase 3: CPU time = 0h 0m 0.897s, Elapsed time = 0h 0m 0.896s
    Total Placement: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s
 Running routing:
    Routing Phase 0: CPU time = 0h 0m 0.001s, Elapsed time = 0h 0m 0.001s
    Routing Phase 1: CPU time = 0h 0m 0.022s, Elapsed time = 0h 0m 0.023s
    Routing Phase 2: CPU time = 0h 0m 0.514s, Elapsed time = 0h 0m 0.513s
    Total Routing: CPU time = 0h 0m 0.537s, Elapsed time = 0h 0m 0.537s
 Generate output files:
    CPU time = 0h 0m 0.228s, Elapsed time = 0h 0m 0.228s

 Total Time and Memory Usage: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 187MB


3. Resource Usage Summary

  ----------------------------------------------------------
  Resources                   | Usage
  ----------------------------------------------------------
  Logic                       | 939/1152  81%
    --LUT,ALU,ROM16           | 939(897 LUT, 42 ALU, 0 ROM16)
    --SSRAM(RAM16)            | 0
  Register                    | 456/918  49%
    --Logic Register as Latch | 0/864  0%
    --Logic Register as FF    | 456/864  52%
    --I/O Register as Latch   | 0/54  0%
    --I/O Register as FF      | 0/54  0%
  CLS                         | 558/576  96%
  I/O Port                    | 14
  I/O Buf                     | 14
    --Input Buf               | 5
    --Output Buf              | 9
    --Inout Buf               | 0
  IOLOGIC                     | 0%
  BSRAM                       | 0%
  PLL                         | 1/1  100%
  DCS                         | 0/4  0%
  DQCE                        | 0/12  0%
  OSC                         | 0/1  0%
  User Flash                  | 0/1  0%
  CLKDIV                      | 0/2  0%
  DLLDLY                      | 0/2  0%
  DHCEN                       | 0/4  0%
  ==========================================================



4. I/O Bank Usage Summary

  -----------------------
  I/O Bank  | Usage       
  -----------------------
  bank 0   | 1/4(25%)    
  bank 1   | 8/10(80%)   
  bank 2   | 2/3(66%)    
  bank 3   | 3/9(33%)    
  =======================


5. Global Clock Usage Summary

  -------------------------------
  Global Clock  | Usage       
  -------------------------------
  PRIMARY       | 1/8(12%)
  SECONDARY     | 1/8(12%)
  GCLK_PIN      | 3/4(75%)
  PLL           | 1/1(100%)
  CLKDIV        | 0/2(0%)
  DLLDLY        | 0/2(0%)
  ===============================


6. Global Clock Signals

  -------------------------------------------
  Signal         | Global Clock   | Location
  -------------------------------------------
  pll_clkout     | PRIMARY        |  LEFT RIGHT
  reset_d        | SECONDARY      |  -
  ===========================================


7. Pinout by Port Name

----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Port Name      | Diff Pair | Loc./Bank     | Constraint | Dir.  | Site     | IO Type    | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Slew Rate | Vref       | Single Resistor | Diff Resistor | BankVccio 
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clkin          |           | 14/1          | Y          | in    | IOR5[A]  | LVCMOS33   | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 3.3       
spi_pins_sclk  |           | 26/3          | Y          | in    | IOL6[C]  | LVCMOS33   | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 3.3       
spi_pins_mosi  |           | 12/1          | Y          | in    | IOR6[F]  | LVCMOS33   | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 3.3       
spi_pins_ss    |           | 10/1          | Y          | in    | IOR6[H]  | LVCMOS33   | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 3.3       
reset          |           | 29/3          | Y          | in    | IOL7[A]  | LVCMOS33   | NA    | DOWN      | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 3.3       
d_out[0]       |           | 1/3           | Y          | out   | IOL10[B] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3       
d_out[1]       |           | 4/2           | Y          | out   | IOB11[A] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
d_out[2]       |           | 5/2           | Y          | out   | IOB11[B] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
d_out[3]       |           | 8/1           | Y          | out   | IOR7[B]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3       
d_out[4]       |           | 9/1           | Y          | out   | IOR7[A]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3       
d_out[5]       |           | 17/1          | Y          | out   | IOR2[A]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3       
d_out[6]       |           | 20/0          | Y          | out   | IOT11[A] | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3       
d_out[7]       |           | 16/1          | Y          | out   | IOR2[B]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3       
spi_pins_miso  |           | 11/1          | Y          | io    | IOR6[G]  | LVCMOS33   | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3       
======================================================================================================================================================================================================================




8. All Package Pins

-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Loc./Bank| Signal         | Dir.  | Site     | IO Type  | Drive | Pull Mode | PCI Clamp | Hysteresis | Open Drain | Slew Rate | Vref       | Single Resistor | Diff Resistor | Bank Vccio
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
23/0     | -              | in    | IOT2[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
22/0     | -              | in    | IOT10[A] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
21/0     | -              | in    | IOT10[B] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
20/0     | d_out[6]       | out   | IOT11[A] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
4/2      | d_out[1]       | out   | IOB11[A] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
5/2      | d_out[2]       | out   | IOB11[B] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
6/2      | -              | in    | IOB16[A] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
24/3     | -              | in    | IOL6[A]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
25/3     | -              | in    | IOL6[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
26/3     | spi_pins_sclk  | in    | IOL6[C]  | LVCMOS33 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 3.3  
27/3     | -              | in    | IOL6[D]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
28/3     | -              | out   | IOL6[E]  | LVCMOS18 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | NA              | NA            | 3.3  
29/3     | reset          | in    | IOL7[A]  | LVCMOS33 | NA    | DOWN      | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 3.3  
30/3     | -              | in    | IOL7[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
32/3     | -              | in    | IOL10[A] | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
1/3      | d_out[0]       | out   | IOL10[B] | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
17/1     | d_out[5]       | out   | IOR2[A]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3  
16/1     | d_out[7]       | out   | IOR2[B]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3  
15/1     | -              | in    | IOR4[A]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
14/1     | clkin          | in    | IOR5[A]  | LVCMOS33 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 3.3  
13/1     | -              | in    | IOR5[B]  | LVCMOS18 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | NA              | NA            | 3.3  
12/1     | spi_pins_mosi  | in    | IOR6[F]  | LVCMOS33 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 3.3  
11/1     | spi_pins_miso  | out   | IOR6[G]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3  
10/1     | spi_pins_ss    | in    | IOR6[H]  | LVCMOS33 | NA    | UP        | NA        | NONE       | NA         | NA        | NA         | OFF             | NA            | 3.3  
9/1      | d_out[4]       | out   | IOR7[A]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3  
8/1      | d_out[3]       | out   | IOR7[B]  | LVCMOS33 | 8     | UP        | NA        | NA         | OFF        | FAST      | NA         | OFF             | NA            | 3.3  
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
===========================================================================================================================================================================================


