<!-- IBM_PROLOG_BEGIN_TAG                                                   -->
<!-- This is an automatically generated prolog.                             -->
<!--                                                                        -->
<!-- $Source: src/import/chips/p10/procedures/xml/error_info/p10_setup_ref_clock_errors.xml $ -->
<!--                                                                        -->
<!-- OpenPOWER HostBoot Project                                             -->
<!--                                                                        -->
<!-- Contributors Listed Below - COPYRIGHT 2016,2022                        -->
<!-- [+] International Business Machines Corp.                              -->
<!--                                                                        -->
<!--                                                                        -->
<!-- Licensed under the Apache License, Version 2.0 (the "License");        -->
<!-- you may not use this file except in compliance with the License.       -->
<!-- You may obtain a copy of the License at                                -->
<!--                                                                        -->
<!--     http://www.apache.org/licenses/LICENSE-2.0                         -->
<!--                                                                        -->
<!-- Unless required by applicable law or agreed to in writing, software    -->
<!-- distributed under the License is distributed on an "AS IS" BASIS,      -->
<!-- WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        -->
<!-- implied. See the License for the specific language governing           -->
<!-- permissions and limitations under the License.                         -->
<!--                                                                        -->
<!-- IBM_PROLOG_END_TAG                                                     -->
<!-- File: p10_setup_ref_clock_errors.xml. -->
<!-- Halt codes for p10_setup_ref_clock -->
<hwpErrors>
 <!-- ******************************************************************** -->
   <hwpError>
      <rc>RC_SETUP_REF_CLOCK_NE_TERM_UNAVAILABLE</rc>
      <description>
        System planar requires internal near-end refclock termination,
        but processor does not support this.
      </description>
      <ffdc>PROC_CHIP</ffdc>
      <callout>
        <target>PROC_CHIP</target>
        <priority>HIGH</priority>
      </callout>
      <deconfigure>
        <target>PROC_CHIP</target>
      </deconfigure>
      <gard>
        <target>PROC_CHIP</target>
      </gard>
   </hwpError>
  <!-- ******************************************************************** -->
</hwpErrors>
