

================================================================
== Vivado HLS Report for 'zeropad2d_cl_ap_fixed_ap_fixed_16_6_5_3_0_config18_s'
================================================================
* Date:           Tue Apr 13 22:10:20 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 1.458 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      475|      475| 2.375 us | 2.375 us |  475|  475|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- PadTop           |       44|       44|        22|          -|          -|     2|    no    |
        | + PadTopWidth     |       20|       20|         1|          -|          -|    20|    no    |
        |- PadMain          |      384|      384|        24|          -|          -|    16|    no    |
        | + PadLeft         |        2|        2|         1|          -|          -|     2|    no    |
        | + CopyMain        |       16|       16|         1|          -|          -|    16|    no    |
        | + PadRight        |        2|        2|         1|          -|          -|     2|    no    |
        |- PadBottom        |       44|       44|        22|          -|          -|     2|    no    |
        | + PadBottomWidth  |       20|       20|         1|          -|          -|    20|    no    |
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 3 2 
4 --> 5 8 
5 --> 5 6 
6 --> 6 7 
7 --> 7 4 
8 --> 9 
9 --> 9 8 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_2_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str331, i32 0, i32 0, [1 x i8]* @p_str332, [1 x i8]* @p_str333, [1 x i8]* @p_str334, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str335, [1 x i8]* @p_str336)"   --->   Operation 10 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str324, i32 0, i32 0, [1 x i8]* @p_str325, [1 x i8]* @p_str326, [1 x i8]* @p_str327, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str328, [1 x i8]* @p_str329)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %res_0_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str317, i32 0, i32 0, [1 x i8]* @p_str318, [1 x i8]* @p_str319, [1 x i8]* @p_str320, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str321, [1 x i8]* @p_str322)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecStableContent(i16* %res_0_V_V, i16* %res_1_V_V, i16* %res_2_V_V) nounwind"   --->   Operation 13 'specstablecontent' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_0_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_1_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_2_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str9, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10, [1 x i8]* @p_str10, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str10, [1 x i8]* @p_str10)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.60ns)   --->   "br label %1" [firmware/nnet_utils/nnet_stream.h:76]   --->   Operation 17 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 0.60>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_0 = phi i2 [ 0, %0 ], [ %i, %PadTop_end ]"   --->   Operation 18 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.34ns)   --->   "%icmp_ln76 = icmp eq i2 %i_0, -2" [firmware/nnet_utils/nnet_stream.h:76]   --->   Operation 19 'icmp' 'icmp_ln76' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.23ns)   --->   "%i = add i2 %i_0, 1" [firmware/nnet_utils/nnet_stream.h:76]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln76, label %.preheader3.preheader, label %PadTop_begin" [firmware/nnet_utils/nnet_stream.h:76]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str44) nounwind" [firmware/nnet_utils/nnet_stream.h:76]   --->   Operation 23 'specloopname' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str44)" [firmware/nnet_utils/nnet_stream.h:76]   --->   Operation 24 'specregionbegin' 'tmp' <Predicate = (!icmp_ln76)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.60ns)   --->   "br label %2" [firmware/nnet_utils/nnet_stream.h:78]   --->   Operation 25 'br' <Predicate = (!icmp_ln76)> <Delay = 0.60>
ST_2 : Operation 26 [1/1] (0.60ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_stream.h:84]   --->   Operation 26 'br' <Predicate = (icmp_ln76)> <Delay = 0.60>

State 3 <SV = 2> <Delay = 1.45>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%j_0 = phi i5 [ 0, %PadTop_begin ], [ %j, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i34.0 ]"   --->   Operation 27 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.63ns)   --->   "%icmp_ln78 = icmp eq i5 %j_0, -12" [firmware/nnet_utils/nnet_stream.h:78]   --->   Operation 28 'icmp' 'icmp_ln78' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_54 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 29 'speclooptripcount' 'empty_54' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.34ns)   --->   "%j = add i5 %j_0, 1" [firmware/nnet_utils/nnet_stream.h:78]   --->   Operation 30 'add' 'j' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln78, label %PadTop_end, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i34.0" [firmware/nnet_utils/nnet_stream.h:78]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str45) nounwind" [firmware/nnet_utils/nnet_stream.h:78]   --->   Operation 32 'specloopname' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_0_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:79]   --->   Operation 33 'write' <Predicate = (!icmp_ln78)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 34 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_1_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:79]   --->   Operation 34 'write' <Predicate = (!icmp_ln78)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 35 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_2_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:79]   --->   Operation 35 'write' <Predicate = (!icmp_ln78)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %2" [firmware/nnet_utils/nnet_stream.h:78]   --->   Operation 36 'br' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_55 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str44, i32 %tmp)" [firmware/nnet_utils/nnet_stream.h:81]   --->   Operation 37 'specregionend' 'empty_55' <Predicate = (icmp_ln78)> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br label %1" [firmware/nnet_utils/nnet_stream.h:76]   --->   Operation 38 'br' <Predicate = (icmp_ln78)> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.63>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%i1_0 = phi i5 [ %i_2, %PadMain_end ], [ 0, %.preheader3.preheader ]"   --->   Operation 39 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.63ns)   --->   "%icmp_ln84 = icmp eq i5 %i1_0, -16" [firmware/nnet_utils/nnet_stream.h:84]   --->   Operation 40 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_56 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 41 'speclooptripcount' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.34ns)   --->   "%i_2 = add i5 %i1_0, 1" [firmware/nnet_utils/nnet_stream.h:84]   --->   Operation 42 'add' 'i_2' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "br i1 %icmp_ln84, label %.preheader.preheader, label %PadMain_begin" [firmware/nnet_utils/nnet_stream.h:84]   --->   Operation 43 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str46) nounwind" [firmware/nnet_utils/nnet_stream.h:84]   --->   Operation 44 'specloopname' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([8 x i8]* @p_str46)" [firmware/nnet_utils/nnet_stream.h:84]   --->   Operation 45 'specregionbegin' 'tmp_5' <Predicate = (!icmp_ln84)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.60ns)   --->   "br label %3" [firmware/nnet_utils/nnet_stream.h:86]   --->   Operation 46 'br' <Predicate = (!icmp_ln84)> <Delay = 0.60>
ST_4 : Operation 47 [1/1] (0.60ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_stream.h:100]   --->   Operation 47 'br' <Predicate = (icmp_ln84)> <Delay = 0.60>

State 5 <SV = 3> <Delay = 1.45>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%j2_0 = phi i2 [ 0, %PadMain_begin ], [ %j_5, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i28.0 ]"   --->   Operation 48 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.34ns)   --->   "%icmp_ln86 = icmp eq i2 %j2_0, -2" [firmware/nnet_utils/nnet_stream.h:86]   --->   Operation 49 'icmp' 'icmp_ln86' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%empty_57 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 50 'speclooptripcount' 'empty_57' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.23ns)   --->   "%j_5 = add i2 %j2_0, 1" [firmware/nnet_utils/nnet_stream.h:86]   --->   Operation 51 'add' 'j_5' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "br i1 %icmp_ln86, label %.preheader2.preheader, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i28.0" [firmware/nnet_utils/nnet_stream.h:86]   --->   Operation 52 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([8 x i8]* @p_str47) nounwind" [firmware/nnet_utils/nnet_stream.h:86]   --->   Operation 53 'specloopname' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_0_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:87]   --->   Operation 54 'write' <Predicate = (!icmp_ln86)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 55 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_1_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:87]   --->   Operation 55 'write' <Predicate = (!icmp_ln86)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 56 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_2_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:87]   --->   Operation 56 'write' <Predicate = (!icmp_ln86)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_5 : Operation 57 [1/1] (0.00ns)   --->   "br label %3" [firmware/nnet_utils/nnet_stream.h:86]   --->   Operation 57 'br' <Predicate = (!icmp_ln86)> <Delay = 0.00>
ST_5 : Operation 58 [1/1] (0.60ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_stream.h:90]   --->   Operation 58 'br' <Predicate = (icmp_ln86)> <Delay = 0.60>

State 6 <SV = 4> <Delay = 1.45>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%j3_0 = phi i5 [ %j_7, %"fill_data<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>.exit" ], [ 0, %.preheader2.preheader ]"   --->   Operation 59 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.63ns)   --->   "%icmp_ln90 = icmp eq i5 %j3_0, -16" [firmware/nnet_utils/nnet_stream.h:90]   --->   Operation 60 'icmp' 'icmp_ln90' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 61 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.34ns)   --->   "%j_7 = add i5 %j3_0, 1" [firmware/nnet_utils/nnet_stream.h:90]   --->   Operation 62 'add' 'j_7' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %icmp_ln90, label %.preheader1.preheader, label %"fill_data<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config18>.exit"" [firmware/nnet_utils/nnet_stream.h:90]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str48) nounwind" [firmware/nnet_utils/nnet_stream.h:90]   --->   Operation 64 'specloopname' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_V = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %data_0_V_V)" [firmware/nnet_utils/nnet_stream.h:67->firmware/nnet_utils/nnet_stream.h:91]   --->   Operation 65 'read' 'tmp_V' <Predicate = (!icmp_ln90)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 66 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_0_V_V, i16 %tmp_V)" [firmware/nnet_utils/nnet_stream.h:67->firmware/nnet_utils/nnet_stream.h:91]   --->   Operation 66 'write' <Predicate = (!icmp_ln90)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_V_191 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %data_1_V_V)" [firmware/nnet_utils/nnet_stream.h:67->firmware/nnet_utils/nnet_stream.h:91]   --->   Operation 67 'read' 'tmp_V_191' <Predicate = (!icmp_ln90)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 68 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_1_V_V, i16 %tmp_V_191)" [firmware/nnet_utils/nnet_stream.h:67->firmware/nnet_utils/nnet_stream.h:91]   --->   Operation 68 'write' <Predicate = (!icmp_ln90)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_V_192 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %data_2_V_V)" [firmware/nnet_utils/nnet_stream.h:67->firmware/nnet_utils/nnet_stream.h:91]   --->   Operation 69 'read' 'tmp_V_192' <Predicate = (!icmp_ln90)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 70 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_2_V_V, i16 %tmp_V_192)" [firmware/nnet_utils/nnet_stream.h:67->firmware/nnet_utils/nnet_stream.h:91]   --->   Operation 70 'write' <Predicate = (!icmp_ln90)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "br label %.preheader2" [firmware/nnet_utils/nnet_stream.h:90]   --->   Operation 71 'br' <Predicate = (!icmp_ln90)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.60ns)   --->   "br label %.preheader1" [firmware/nnet_utils/nnet_stream.h:94]   --->   Operation 72 'br' <Predicate = (icmp_ln90)> <Delay = 0.60>

State 7 <SV = 5> <Delay = 1.45>
ST_7 : Operation 73 [1/1] (0.00ns)   --->   "%j4_0 = phi i2 [ %j_8, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i22.0 ], [ 0, %.preheader1.preheader ]"   --->   Operation 73 'phi' 'j4_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.34ns)   --->   "%icmp_ln94 = icmp eq i2 %j4_0, -2" [firmware/nnet_utils/nnet_stream.h:94]   --->   Operation 74 'icmp' 'icmp_ln94' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 75 'speclooptripcount' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.23ns)   --->   "%j_8 = add i2 %j4_0, 1" [firmware/nnet_utils/nnet_stream.h:94]   --->   Operation 76 'add' 'j_8' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "br i1 %icmp_ln94, label %PadMain_end, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i22.0" [firmware/nnet_utils/nnet_stream.h:94]   --->   Operation 77 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str49) nounwind" [firmware/nnet_utils/nnet_stream.h:94]   --->   Operation 78 'specloopname' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_0_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:95]   --->   Operation 79 'write' <Predicate = (!icmp_ln94)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_7 : Operation 80 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_1_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:95]   --->   Operation 80 'write' <Predicate = (!icmp_ln94)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_7 : Operation 81 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_2_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:95]   --->   Operation 81 'write' <Predicate = (!icmp_ln94)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "br label %.preheader1" [firmware/nnet_utils/nnet_stream.h:94]   --->   Operation 82 'br' <Predicate = (!icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%empty_60 = call i32 (...)* @_ssdm_op_SpecRegionEnd([8 x i8]* @p_str46, i32 %tmp_5)" [firmware/nnet_utils/nnet_stream.h:97]   --->   Operation 83 'specregionend' 'empty_60' <Predicate = (icmp_ln94)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "br label %.preheader3" [firmware/nnet_utils/nnet_stream.h:84]   --->   Operation 84 'br' <Predicate = (icmp_ln94)> <Delay = 0.00>

State 8 <SV = 3> <Delay = 0.60>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%i5_0 = phi i2 [ %i_1, %PadBottom_end ], [ 0, %.preheader.preheader ]"   --->   Operation 85 'phi' 'i5_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (0.34ns)   --->   "%icmp_ln100 = icmp eq i2 %i5_0, -2" [firmware/nnet_utils/nnet_stream.h:100]   --->   Operation 86 'icmp' 'icmp_ln100' <Predicate = true> <Delay = 0.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "%empty_61 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 87 'speclooptripcount' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.23ns)   --->   "%i_1 = add i2 %i5_0, 1" [firmware/nnet_utils/nnet_stream.h:100]   --->   Operation 88 'add' 'i_1' <Predicate = true> <Delay = 0.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "br i1 %icmp_ln100, label %5, label %PadBottom_begin" [firmware/nnet_utils/nnet_stream.h:100]   --->   Operation 89 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str50) nounwind" [firmware/nnet_utils/nnet_stream.h:100]   --->   Operation 90 'specloopname' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str50)" [firmware/nnet_utils/nnet_stream.h:100]   --->   Operation 91 'specregionbegin' 'tmp_6' <Predicate = (!icmp_ln100)> <Delay = 0.00>
ST_8 : Operation 92 [1/1] (0.60ns)   --->   "br label %4" [firmware/nnet_utils/nnet_stream.h:102]   --->   Operation 92 'br' <Predicate = (!icmp_ln100)> <Delay = 0.60>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "ret void" [firmware/nnet_utils/nnet_stream.h:106]   --->   Operation 93 'ret' <Predicate = (icmp_ln100)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 1.45>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%j6_0 = phi i5 [ 0, %PadBottom_begin ], [ %j_6, %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.0 ]"   --->   Operation 94 'phi' 'j6_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 95 [1/1] (0.63ns)   --->   "%icmp_ln102 = icmp eq i5 %j6_0, -12" [firmware/nnet_utils/nnet_stream.h:102]   --->   Operation 95 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.63> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.63> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 96 [1/1] (0.00ns)   --->   "%empty_62 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 20, i64 20, i64 20)"   --->   Operation 96 'speclooptripcount' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 97 [1/1] (0.34ns)   --->   "%j_6 = add i5 %j6_0, 1" [firmware/nnet_utils/nnet_stream.h:102]   --->   Operation 97 'add' 'j_6' <Predicate = true> <Delay = 0.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 98 [1/1] (0.00ns)   --->   "br i1 %icmp_ln102, label %PadBottom_end, label %_ZN8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1Ei.exit.i.0" [firmware/nnet_utils/nnet_stream.h:102]   --->   Operation 98 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str51) nounwind" [firmware/nnet_utils/nnet_stream.h:102]   --->   Operation 99 'specloopname' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_9 : Operation 100 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_0_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:103]   --->   Operation 100 'write' <Predicate = (!icmp_ln102)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_9 : Operation 101 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_1_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:103]   --->   Operation 101 'write' <Predicate = (!icmp_ln102)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_9 : Operation 102 [1/1] (1.45ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i16P(i16* %res_2_V_V, i16 0)" [firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:103]   --->   Operation 102 'write' <Predicate = (!icmp_ln102)> <Delay = 1.45> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 1> <FIFO>
ST_9 : Operation 103 [1/1] (0.00ns)   --->   "br label %4" [firmware/nnet_utils/nnet_stream.h:102]   --->   Operation 103 'br' <Predicate = (!icmp_ln102)> <Delay = 0.00>
ST_9 : Operation 104 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str50, i32 %tmp_6)" [firmware/nnet_utils/nnet_stream.h:105]   --->   Operation 104 'specregionend' 'empty_63' <Predicate = (icmp_ln102)> <Delay = 0.00>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "br label %.preheader" [firmware/nnet_utils/nnet_stream.h:100]   --->   Operation 105 'br' <Predicate = (icmp_ln102)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 0.625ns.

 <State 1>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_stream.h:76) [16]  (0.603 ns)

 <State 2>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', firmware/nnet_utils/nnet_stream.h:78) [26]  (0.603 ns)

 <State 3>: 1.46ns
The critical path consists of the following:
	fifo write on port 'res_0_V_V' (firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:79) [33]  (1.46 ns)

 <State 4>: 0.637ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', firmware/nnet_utils/nnet_stream.h:84) [43]  (0 ns)
	'icmp' operation ('icmp_ln84', firmware/nnet_utils/nnet_stream.h:84) [44]  (0.637 ns)

 <State 5>: 1.46ns
The critical path consists of the following:
	fifo write on port 'res_0_V_V' (firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:87) [60]  (1.46 ns)

 <State 6>: 1.46ns
The critical path consists of the following:
	axis read on port 'data_0_V_V' (firmware/nnet_utils/nnet_stream.h:67->firmware/nnet_utils/nnet_stream.h:91) [74]  (0 ns)
	fifo write on port 'res_0_V_V' (firmware/nnet_utils/nnet_stream.h:67->firmware/nnet_utils/nnet_stream.h:91) [75]  (1.46 ns)

 <State 7>: 1.46ns
The critical path consists of the following:
	fifo write on port 'res_0_V_V' (firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:95) [91]  (1.46 ns)

 <State 8>: 0.603ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', firmware/nnet_utils/nnet_stream.h:102) [111]  (0.603 ns)

 <State 9>: 1.46ns
The critical path consists of the following:
	fifo write on port 'res_0_V_V' (firmware/nnet_utils/nnet_stream.h:56->firmware/nnet_utils/nnet_stream.h:103) [118]  (1.46 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
