[
  {
    "path": ".gitmodules",
    "mode": "100644",
    "type": "blob",
    "sha": "ea0520ce86dda123215917b651dc73014fac8d4e",
    "size": 90,
    "url": "https://api.github.com/repos/ManuFerHi/SiDi-FPGA/git/blobs/ea0520ce86dda123215917b651dc73014fac8d4e"
  },
  {
    "path": "Cores",
    "mode": "040000",
    "type": "tree",
    "sha": "b08ce8b97da3a18997b701ed34e580817a761c43",
    "url": "https://api.github.com/repos/ManuFerHi/SiDi-FPGA/git/trees/b08ce8b97da3a18997b701ed34e580817a761c43"
  },
  {
    "path": "Firmware",
    "mode": "040000",
    "type": "tree",
    "sha": "63ceff2e65c68644d90a6d8038f5d3261bb9e7a9",
    "url": "https://api.github.com/repos/ManuFerHi/SiDi-FPGA/git/trees/63ceff2e65c68644d90a6d8038f5d3261bb9e7a9"
  },
  {
    "path": "Firmware_SiDi128",
    "mode": "040000",
    "type": "tree",
    "sha": "05bbdfdd8d54850bff50ad7ea5aa23be67841baf",
    "url": "https://api.github.com/repos/ManuFerHi/SiDi-FPGA/git/trees/05bbdfdd8d54850bff50ad7ea5aa23be67841baf"
  },
  {
    "path": "Hardware",
    "mode": "040000",
    "type": "tree",
    "sha": "a3d4bc05f15585ed540365871b542d4302e0f722",
    "url": "https://api.github.com/repos/ManuFerHi/SiDi-FPGA/git/trees/a3d4bc05f15585ed540365871b542d4302e0f722"
  },
  {
    "path": "Pics",
    "mode": "040000",
    "type": "tree",
    "sha": "3bcd9a1961e090e9b5dff5918525565d2f8f3d5c",
    "url": "https://api.github.com/repos/ManuFerHi/SiDi-FPGA/git/trees/3bcd9a1961e090e9b5dff5918525565d2f8f3d5c"
  },
  {
    "path": "SiDi128SD",
    "mode": "040000",
    "type": "tree",
    "sha": "3e3ac46495aea9d86aa24128ac5a6e1e68bff687",
    "url": "https://api.github.com/repos/ManuFerHi/SiDi-FPGA/git/trees/3e3ac46495aea9d86aa24128ac5a6e1e68bff687"
  },
  {
    "path": "readme.md",
    "mode": "100644",
    "type": "blob",
    "sha": "649351536a58e8109be27350cf551d721475785e",
    "size": 1933,
    "url": "https://api.github.com/repos/ManuFerHi/SiDi-FPGA/git/blobs/649351536a58e8109be27350cf551d721475785e"
  }
]