INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 16:53:17 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -2.566ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.350ns period=4.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.700ns  (clk rise@4.700ns - clk rise@0.000ns)
  Data Path Delay:        6.910ns  (logic 2.334ns (33.776%)  route 4.576ns (66.224%))
  Logic Levels:           23  (CARRY4=13 LUT2=1 LUT4=2 LUT5=3 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 5.183 - 4.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2846, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X12Y130        FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y130        FDRE (Prop_fdre_C_Q)         0.232     0.740 r  mulf0/operator/sigProdExt_c2_reg[19]/Q
                         net (fo=1, routed)           0.593     1.333    mulf0/operator/sigProdExt_c2[19]
    SLICE_X10Y130        LUT6 (Prop_lut6_I2_O)        0.119     1.452 r  mulf0/operator/level5_c1[6]_i_7/O
                         net (fo=1, routed)           0.331     1.784    mulf0/operator/level5_c1[6]_i_7_n_0
    SLICE_X10Y131        LUT5 (Prop_lut5_I2_O)        0.043     1.827 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.827    mulf0/operator/RoundingAdder/S[0]
    SLICE_X10Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     2.065 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.065    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X10Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.115 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.115    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X10Y133        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.165 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_8/CO[3]
                         net (fo=1, routed)           0.000     2.165    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_8_n_0
    SLICE_X10Y134        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.215 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.215    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4_n_0
    SLICE_X10Y135        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.265 r  mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.265    mulf0/operator/RoundingAdder/level4_c1_reg[6]_i_4_n_0
    SLICE_X10Y136        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.315 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.315    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X10Y137        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.365 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.365    mulf0/operator/RoundingAdder/ltOp_carry__2_i_16_n_0
    SLICE_X10Y138        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     2.473 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_11/O[2]
                         net (fo=5, routed)           0.418     2.891    mulf0/operator/RoundingAdder/ip_result__0[30]
    SLICE_X11Y139        LUT5 (Prop_lut5_I0_O)        0.126     3.017 f  mulf0/operator/RoundingAdder/ltOp_carry__2_i_9/O
                         net (fo=3, routed)           0.498     3.515    mulf0/operator/RoundingAdder/exc_c2_reg[1]_6[5]
    SLICE_X9Y135         LUT5 (Prop_lut5_I2_O)        0.043     3.558 r  mulf0/operator/RoundingAdder/level4_c1[8]_i_5/O
                         net (fo=5, routed)           0.231     3.788    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/eqOp1_in
    SLICE_X11Y135        LUT4 (Prop_lut4_I0_O)        0.043     3.831 r  mulf0/operator/RoundingAdder/level4_c1[9]_i_7/O
                         net (fo=21, routed)          0.281     4.112    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/sfracX1__0
    SLICE_X11Y138        LUT6 (Prop_lut6_I1_O)        0.043     4.155 r  mulf0/operator/RoundingAdder/level4_c1[10]_i_3/O
                         net (fo=5, routed)           0.526     4.681    control_merge1/tehb/control/excExpFracY_c0[8]
    SLICE_X12Y138        LUT6 (Prop_lut6_I0_O)        0.043     4.724 r  control_merge1/tehb/control/ltOp_carry__0_i_4/O
                         net (fo=1, routed)           0.260     4.984    addf0/operator/ltOp_carry__1_0[0]
    SLICE_X13Y137        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.262     5.246 r  addf0/operator/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.246    addf0/operator/ltOp_carry__0_n_0
    SLICE_X13Y138        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.295 r  addf0/operator/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.295    addf0/operator/ltOp_carry__1_n_0
    SLICE_X13Y139        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     5.344 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.344    addf0/operator/ltOp_carry__2_n_0
    SLICE_X13Y140        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.471 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=92, routed)          0.244     5.714    control_merge1/tehb/control/CO[0]
    SLICE_X13Y141        LUT2 (Prop_lut2_I0_O)        0.130     5.844 r  control_merge1/tehb/control/i__carry_i_2/O
                         net (fo=1, routed)           0.328     6.173    addf0/operator/p_1_in[2]
    SLICE_X12Y142        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.216     6.389 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.486     6.875    addf0/operator/RightShifterComponent/O[3]
    SLICE_X13Y143        LUT6 (Prop_lut6_I0_O)        0.120     6.995 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_3/O
                         net (fo=6, routed)           0.097     7.091    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X13Y143        LUT4 (Prop_lut4_I0_O)        0.043     7.134 r  mulf0/operator/RoundingAdder/level4_c1[25]_i_1/O
                         net (fo=16, routed)          0.284     7.418    addf0/operator/RightShifterComponent/level4_c1_reg[25]_0
    SLICE_X15Y143        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.700     4.700 r  
                                                      0.000     4.700 r  clk (IN)
                         net (fo=2846, unset)         0.483     5.183    addf0/operator/RightShifterComponent/clk
    SLICE_X15Y143        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[14]/C
                         clock pessimism              0.000     5.183    
                         clock uncertainty           -0.035     5.147    
    SLICE_X15Y143        FDRE (Setup_fdre_C_R)       -0.295     4.852    addf0/operator/RightShifterComponent/level4_c1_reg[14]
  -------------------------------------------------------------------
                         required time                          4.852    
                         arrival time                          -7.418    
  -------------------------------------------------------------------
                         slack                                 -2.566    




