#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\Icarus\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\Icarus\iverilog\lib\ivl\va_math.vpi";
S_000002448992a0f0 .scope module, "MIPS_TESTBENCH" "MIPS_TESTBENCH" 2 1;
 .timescale 0 0;
v00000244899d8500_0 .var "clk", 0 0;
v00000244899d8640_0 .var/i "i", 31 0;
v00000244899d88c0_0 .var "reset", 0 0;
S_000002448992a280 .scope module, "mips_dut" "MIPS" 2 8, 3 10 0, S_000002448992a0f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
L_0000024489972250 .functor AND 1, v0000024489978c20_0, v00000244899785e0_0, C4<1>, C4<1>;
v00000244899d9d60_0 .net "ALUConOut", 2 0, v0000024489979440_0;  1 drivers
v00000244899d9ea0_0 .net "ALUOp", 1 0, v0000024489977e60_0;  1 drivers
v00000244899d99a0_0 .net "ALUSrc", 0 0, v0000024489977dc0_0;  1 drivers
v00000244899d85a0_0 .net "ALU_out", 31 0, v0000024489978720_0;  1 drivers
v00000244899d9860_0 .net "Branch", 0 0, v00000244899785e0_0;  1 drivers
v00000244899d9f40_0 .net "Jump", 0 0, v0000024489977fa0_0;  1 drivers
v00000244899d8b40_0 .net "MemToReg", 0 0, v0000024489978e00_0;  1 drivers
v00000244899d8fa0_0 .net "MemWrite", 0 0, v0000024489978040_0;  1 drivers
v00000244899d8a00_0 .net "RegDst", 0 0, v0000024489979300_0;  1 drivers
v00000244899d86e0_0 .net "RegWrite", 0 0, v00000244899799e0_0;  1 drivers
v00000244899d94a0_0 .net *"_ivl_15", 3 0, L_00000244899db050;  1 drivers
v00000244899d9c20_0 .net "add_address_out", 31 0, L_00000244899da790;  1 drivers
v00000244899d8c80_0 .net "add_pc4_out", 31 0, L_00000244899dbaf0;  1 drivers
v00000244899d9540_0 .net "clk", 0 0, v00000244899d8500_0;  1 drivers
v00000244899d9040_0 .net "data_mem_out", 31 0, L_0000024489972a30;  1 drivers
v00000244899d9180_0 .net "funct", 5 0, L_00000244899da0b0;  1 drivers
v00000244899d8dc0_0 .net "immediate", 15 0, L_00000244899db410;  1 drivers
v00000244899d92c0_0 .net "instruction", 31 0, L_00000244899724f0;  1 drivers
v00000244899d9a40_0 .net "jump_address", 31 0, L_00000244899da1f0;  1 drivers
v00000244899d95e0_0 .net "mux_datamem_out", 31 0, L_00000244899daf10;  1 drivers
v00000244899d9680_0 .net "mux_mainalu_out", 31 0, L_00000244899dadd0;  1 drivers
v00000244899d8aa0_0 .net "mux_regbank_out", 4 0, L_00000244899db690;  1 drivers
v00000244899d9ae0_0 .net "opcode", 5 0, L_00000244899dbc30;  1 drivers
v00000244899d8960_0 .net "pcout", 31 0, v00000244899d3c50_0;  1 drivers
v00000244899d97c0_0 .net "rd", 4 0, L_00000244899db5f0;  1 drivers
v00000244899d80a0_0 .net "rd1", 31 0, L_00000244899da830;  1 drivers
v00000244899d8820_0 .net "rd2", 31 0, L_00000244899da150;  1 drivers
v00000244899d9cc0_0 .net "reset", 0 0, v00000244899d88c0_0;  1 drivers
v00000244899d8f00_0 .net "rs", 4 0, L_00000244899dac90;  1 drivers
v00000244899d8d20_0 .net "rt", 4 0, L_00000244899da6f0;  1 drivers
v00000244899d9360_0 .net "sel_mux_1", 0 0, L_0000024489972250;  1 drivers
v00000244899d9e00_0 .net "sel_mux_1_out", 31 0, L_00000244899da8d0;  1 drivers
v00000244899d8140_0 .net "sel_mux_2_out", 31 0, L_00000244899db190;  1 drivers
v00000244899d8280_0 .net "shift_adder_out", 31 0, L_00000244899db0f0;  1 drivers
v00000244899d8320_0 .net "shift_jump_out", 27 0, L_00000244899dbb90;  1 drivers
v00000244899d8460_0 .net "sign_ex_out", 31 0, L_00000244899dbeb0;  1 drivers
v00000244899d8e60_0 .net "zeroflag", 0 0, v0000024489978c20_0;  1 drivers
L_00000244899dbc30 .part L_00000244899724f0, 26, 6;
L_00000244899dac90 .part L_00000244899724f0, 21, 5;
L_00000244899da6f0 .part L_00000244899724f0, 16, 5;
L_00000244899db5f0 .part L_00000244899724f0, 11, 5;
L_00000244899db410 .part L_00000244899724f0, 0, 16;
L_00000244899da0b0 .part L_00000244899724f0, 0, 6;
L_00000244899db050 .part L_00000244899dbaf0, 28, 4;
L_00000244899da1f0 .concat [ 28 4 0 0], L_00000244899dbb90, L_00000244899db050;
L_00000244899da650 .part L_00000244899724f0, 0, 26;
S_000002448992c670 .scope module, "add_address" "ADDER" 3 94, 4 5 0, S_000002448992a280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /OUTPUT 32 "dout";
v0000024489979580_0 .net/s "dout", 31 0, L_00000244899da790;  alias, 1 drivers
v0000024489979c60_0 .net/s "op1", 31 0, L_00000244899db0f0;  alias, 1 drivers
v00000244899796c0_0 .net/s "op2", 31 0, L_00000244899dbaf0;  alias, 1 drivers
L_00000244899da790 .arith/sum 32, L_00000244899db0f0, L_00000244899dbaf0;
S_000002448992c800 .scope module, "add_pc4" "ADDER" 3 89, 4 5 0, S_000002448992a280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /OUTPUT 32 "dout";
v0000024489978cc0_0 .net/s "dout", 31 0, L_00000244899dbaf0;  alias, 1 drivers
v00000244899791c0_0 .net/s "op1", 31 0, v00000244899d3c50_0;  alias, 1 drivers
L_0000024489a00358 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000024489978540_0 .net/s "op2", 31 0, L_0000024489a00358;  1 drivers
L_00000244899dbaf0 .arith/sum 32, v00000244899d3c50_0, L_0000024489a00358;
S_0000024489941640 .scope module, "alu_con" "ALUDEC" 3 87, 5 1 0, S_000002448992a280;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "aluop";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 3 "alucontrol";
v0000024489979440_0 .var "alucontrol", 2 0;
v0000024489978900_0 .net "aluop", 1 0, v0000024489977e60_0;  alias, 1 drivers
v0000024489977f00_0 .net "funct", 5 0, L_00000244899da0b0;  alias, 1 drivers
E_0000024489966ba0 .event anyedge, v0000024489978900_0, v0000024489977f00_0;
S_00000244899417d0 .scope module, "con_unit" "CONTROL_UNIT" 3 75, 6 1 0, S_000002448992a280;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "Jump";
    .port_info 2 /OUTPUT 2 "ALUOp";
    .port_info 3 /OUTPUT 1 "MemtoReg";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 1 "ALUSrc";
    .port_info 7 /OUTPUT 1 "RegDst";
    .port_info 8 /OUTPUT 1 "RegWrite";
v0000024489977e60_0 .var "ALUOp", 1 0;
v0000024489977dc0_0 .var "ALUSrc", 0 0;
v00000244899785e0_0 .var "Branch", 0 0;
v0000024489977fa0_0 .var "Jump", 0 0;
v0000024489978040_0 .var "MemWrite", 0 0;
v0000024489978e00_0 .var "MemtoReg", 0 0;
v0000024489979300_0 .var "RegDst", 0 0;
v00000244899799e0_0 .var "RegWrite", 0 0;
v0000024489978b80_0 .net "opcode", 5 0, L_00000244899dbc30;  alias, 1 drivers
E_00000244899669a0 .event anyedge, v0000024489978b80_0;
S_000002448993d3b0 .scope module, "dat_mem" "DATA_MEMORY" 3 83, 7 13 0, S_000002448992a280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "din";
    .port_info 1 /INPUT 32 "wd";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /OUTPUT 32 "dout";
L_0000024489972a30 .functor BUFZ 32, L_00000244899da330, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000244899793a0_0 .net *"_ivl_0", 31 0, L_00000244899da330;  1 drivers
v0000024489978f40_0 .net *"_ivl_2", 31 0, L_00000244899db9b0;  1 drivers
v0000024489978180_0 .net *"_ivl_4", 29 0, L_00000244899dae70;  1 drivers
L_0000024489a00310 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024489979620_0 .net *"_ivl_6", 1 0, L_0000024489a00310;  1 drivers
v0000024489979940_0 .net "clk", 0 0, v00000244899d8500_0;  alias, 1 drivers
v00000244899780e0_0 .net "din", 31 0, v0000024489978720_0;  alias, 1 drivers
v00000244899798a0_0 .net "dout", 31 0, L_0000024489972a30;  alias, 1 drivers
v0000024489979a80 .array "mem", 255 0, 31 0;
v0000024489978860_0 .net "wd", 31 0, L_00000244899da150;  alias, 1 drivers
v0000024489978ae0_0 .net "we", 0 0, v0000024489978040_0;  alias, 1 drivers
E_00000244899671a0 .event posedge, v0000024489979940_0;
L_00000244899da330 .array/port v0000024489979a80, L_00000244899db9b0;
L_00000244899dae70 .part v0000024489978720_0, 2, 30;
L_00000244899db9b0 .concat [ 30 2 0 0], L_00000244899dae70, L_0000024489a00310;
S_000002448993d540 .scope module, "instr_mem" "INSTRUCTION_MEMORY" 3 72, 7 1 0, S_000002448992a280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "instr";
L_00000244899724f0 .functor BUFZ 32, L_00000244899db870, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024489979b20_0 .net *"_ivl_0", 31 0, L_00000244899db870;  1 drivers
v0000024489978220_0 .net *"_ivl_2", 31 0, L_00000244899dad30;  1 drivers
v00000244899782c0_0 .net *"_ivl_4", 29 0, L_00000244899dabf0;  1 drivers
L_0000024489a00088 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024489978360_0 .net *"_ivl_6", 1 0, L_0000024489a00088;  1 drivers
v0000024489978400_0 .net "addr", 31 0, v00000244899d3c50_0;  alias, 1 drivers
v00000244899784a0_0 .net "instr", 31 0, L_00000244899724f0;  alias, 1 drivers
v0000024489978680 .array "mem", 255 0, 31 0;
L_00000244899db870 .array/port v0000024489978680, L_00000244899dad30;
L_00000244899dabf0 .part v00000244899d3c50_0, 2, 30;
L_00000244899dad30 .concat [ 30 2 0 0], L_00000244899dabf0, L_0000024489a00088;
S_000002448993f8f0 .scope module, "mainalu" "ALU" 3 81, 8 1 0, S_000002448992a280;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "ALUControl";
    .port_info 1 /INPUT 32 "SrcA";
    .port_info 2 /INPUT 32 "SrcB";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
v00000244899787c0_0 .net "ALUControl", 2 0, v0000024489979440_0;  alias, 1 drivers
v0000024489978720_0 .var "ALUResult", 31 0;
v00000244899789a0_0 .net "SrcA", 31 0, L_00000244899da830;  alias, 1 drivers
v0000024489978a40_0 .net "SrcB", 31 0, L_00000244899dadd0;  alias, 1 drivers
v0000024489978c20_0 .var "Zero", 0 0;
E_00000244899674a0 .event anyedge, v0000024489979440_0, v00000244899789a0_0, v0000024489978a40_0;
S_000002448993fa80 .scope module, "mux_adder_1" "MUX_32BIT" 3 97, 9 10 0, S_000002448992a280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "dout";
v0000024489978ea0_0 .net "dout", 31 0, L_00000244899da8d0;  alias, 1 drivers
v0000024489978fe0_0 .net "in1", 31 0, L_00000244899dbaf0;  alias, 1 drivers
v0000024489979080_0 .net "in2", 31 0, L_00000244899da790;  alias, 1 drivers
v000002448996b410_0 .net "sel", 0 0, L_0000024489972250;  alias, 1 drivers
L_00000244899da8d0 .functor MUXZ 32, L_00000244899dbaf0, L_00000244899da790, L_0000024489972250, C4<>;
S_0000024489958df0 .scope module, "mux_adder_2" "MUX_32BIT" 3 99, 9 10 0, S_000002448992a280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "dout";
v00000244899d4470_0 .net "dout", 31 0, L_00000244899db190;  alias, 1 drivers
v00000244899d4330_0 .net "in1", 31 0, L_00000244899da8d0;  alias, 1 drivers
v00000244899d3250_0 .net "in2", 31 0, L_00000244899da1f0;  alias, 1 drivers
v00000244899d3570_0 .net "sel", 0 0, v0000024489977fa0_0;  alias, 1 drivers
L_00000244899db190 .functor MUXZ 32, L_00000244899da8d0, L_00000244899da1f0, v0000024489977fa0_0, C4<>;
S_0000024489958f80 .scope module, "mux_data_mem" "MUX_32BIT" 3 84, 9 10 0, S_000002448992a280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "dout";
v00000244899d3610_0 .net "dout", 31 0, L_00000244899daf10;  alias, 1 drivers
v00000244899d43d0_0 .net "in1", 31 0, v0000024489978720_0;  alias, 1 drivers
v00000244899d3ed0_0 .net "in2", 31 0, L_0000024489972a30;  alias, 1 drivers
v00000244899d3110_0 .net "sel", 0 0, v0000024489978e00_0;  alias, 1 drivers
L_00000244899daf10 .functor MUXZ 32, v0000024489978720_0, L_0000024489972a30, v0000024489978e00_0, C4<>;
S_0000024489945c10 .scope module, "mux_main_alu" "MUX_32BIT" 3 80, 9 10 0, S_000002448992a280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "dout";
v00000244899d4510_0 .net "dout", 31 0, L_00000244899dadd0;  alias, 1 drivers
v00000244899d45b0_0 .net "in1", 31 0, L_00000244899da150;  alias, 1 drivers
v00000244899d3750_0 .net "in2", 31 0, L_00000244899dbeb0;  alias, 1 drivers
v00000244899d3f70_0 .net "sel", 0 0, v0000024489977dc0_0;  alias, 1 drivers
L_00000244899dadd0 .functor MUXZ 32, L_00000244899da150, L_00000244899dbeb0, v0000024489977dc0_0, C4<>;
S_0000024489945da0 .scope module, "mux_reg_bank" "MUX_5BIT" 3 77, 9 1 0, S_000002448992a280;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 5 "dout";
v00000244899d4790_0 .net "dout", 4 0, L_00000244899db690;  alias, 1 drivers
v00000244899d3b10_0 .net "in1", 4 0, L_00000244899da6f0;  alias, 1 drivers
v00000244899d3430_0 .net "in2", 4 0, L_00000244899db5f0;  alias, 1 drivers
v00000244899d41f0_0 .net "sel", 0 0, v0000024489979300_0;  alias, 1 drivers
L_00000244899db690 .functor MUXZ 5, L_00000244899da6f0, L_00000244899db5f0, v0000024489979300_0, C4<>;
S_0000024489938480 .scope module, "prog_counter" "PC" 3 71, 10 1 0, S_000002448992a280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /OUTPUT 32 "dout";
v00000244899d3cf0_0 .net "clk", 0 0, v00000244899d8500_0;  alias, 1 drivers
v00000244899d3c50_0 .var "dout", 31 0;
v00000244899d4650_0 .net "in", 31 0, L_00000244899db190;  alias, 1 drivers
v00000244899d46f0_0 .net "reset", 0 0, v00000244899d88c0_0;  alias, 1 drivers
E_00000244899674e0/0 .event negedge, v0000024489979940_0;
E_00000244899674e0/1 .event posedge, v00000244899d46f0_0;
E_00000244899674e0 .event/or E_00000244899674e0/0, E_00000244899674e0/1;
S_0000024489938610 .scope module, "reg_bank" "REGISTER_BANK" 3 78, 11 1 0, S_000002448992a280;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "a1";
    .port_info 1 /INPUT 5 "a2";
    .port_info 2 /INPUT 5 "a3";
    .port_info 3 /INPUT 32 "wd3";
    .port_info 4 /INPUT 1 "we3";
    .port_info 5 /INPUT 1 "clk";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v00000244899d31b0_0 .net *"_ivl_0", 31 0, L_00000244899da510;  1 drivers
v00000244899d4830_0 .net *"_ivl_10", 6 0, L_00000244899dbd70;  1 drivers
L_0000024489a00160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244899d3bb0_0 .net *"_ivl_13", 1 0, L_0000024489a00160;  1 drivers
L_0000024489a001a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244899d3070_0 .net/2u *"_ivl_14", 31 0, L_0000024489a001a8;  1 drivers
v00000244899d3930_0 .net *"_ivl_18", 31 0, L_00000244899da290;  1 drivers
L_0000024489a001f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244899d40b0_0 .net *"_ivl_21", 26 0, L_0000024489a001f0;  1 drivers
L_0000024489a00238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244899d4c90_0 .net/2u *"_ivl_22", 31 0, L_0000024489a00238;  1 drivers
v00000244899d4b50_0 .net *"_ivl_24", 0 0, L_00000244899dbe10;  1 drivers
v00000244899d36b0_0 .net *"_ivl_26", 31 0, L_00000244899dbf50;  1 drivers
v00000244899d48d0_0 .net *"_ivl_28", 6 0, L_00000244899dba50;  1 drivers
L_0000024489a000d0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244899d4e70_0 .net *"_ivl_3", 26 0, L_0000024489a000d0;  1 drivers
L_0000024489a00280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244899d39d0_0 .net *"_ivl_31", 1 0, L_0000024489a00280;  1 drivers
L_0000024489a002c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244899d4a10_0 .net/2u *"_ivl_32", 31 0, L_0000024489a002c8;  1 drivers
L_0000024489a00118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000244899d4dd0_0 .net/2u *"_ivl_4", 31 0, L_0000024489a00118;  1 drivers
v00000244899d3a70_0 .net *"_ivl_6", 0 0, L_00000244899db910;  1 drivers
v00000244899d37f0_0 .net *"_ivl_8", 31 0, L_00000244899dbcd0;  1 drivers
v00000244899d4970_0 .net "a1", 4 0, L_00000244899dac90;  alias, 1 drivers
v00000244899d4ab0_0 .net "a2", 4 0, L_00000244899da6f0;  alias, 1 drivers
v00000244899d3d90_0 .net "a3", 4 0, L_00000244899db690;  alias, 1 drivers
v00000244899d32f0_0 .net "clk", 0 0, v00000244899d8500_0;  alias, 1 drivers
v00000244899d3e30_0 .var/i "i", 31 0;
v00000244899d4010_0 .net "rd1", 31 0, L_00000244899da830;  alias, 1 drivers
v00000244899d4d30_0 .net "rd2", 31 0, L_00000244899da150;  alias, 1 drivers
v00000244899d3890 .array "registers", 31 0, 31 0;
v00000244899d4bf0_0 .net "wd3", 31 0, L_00000244899daf10;  alias, 1 drivers
v00000244899d3390_0 .net "we3", 0 0, v00000244899799e0_0;  alias, 1 drivers
L_00000244899da510 .concat [ 5 27 0 0], L_00000244899dac90, L_0000024489a000d0;
L_00000244899db910 .cmp/ne 32, L_00000244899da510, L_0000024489a00118;
L_00000244899dbcd0 .array/port v00000244899d3890, L_00000244899dbd70;
L_00000244899dbd70 .concat [ 5 2 0 0], L_00000244899dac90, L_0000024489a00160;
L_00000244899da830 .functor MUXZ 32, L_0000024489a001a8, L_00000244899dbcd0, L_00000244899db910, C4<>;
L_00000244899da290 .concat [ 5 27 0 0], L_00000244899da6f0, L_0000024489a001f0;
L_00000244899dbe10 .cmp/ne 32, L_00000244899da290, L_0000024489a00238;
L_00000244899dbf50 .array/port v00000244899d3890, L_00000244899dba50;
L_00000244899dba50 .concat [ 5 2 0 0], L_00000244899da6f0, L_0000024489a00280;
L_00000244899da150 .functor MUXZ 32, L_0000024489a002c8, L_00000244899dbf50, L_00000244899dbe10, C4<>;
S_000002448993a1d0 .scope module, "shift_adder" "SHIFTER" 3 95, 4 9 0, S_000002448992a280;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "dout";
P_000002448997d870 .param/l "IN_LEN" 0 4 9, +C4<00000000000000000000000000100000>;
P_000002448997d8a8 .param/l "OUT_LEN" 0 4 9, +C4<00000000000000000000000000100000>;
v00000244899d4f10_0 .net *"_ivl_2", 29 0, L_00000244899da470;  1 drivers
L_0000024489a00430 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244899d34d0_0 .net *"_ivl_4", 1 0, L_0000024489a00430;  1 drivers
v00000244899d4150_0 .net "dout", 31 0, L_00000244899db0f0;  alias, 1 drivers
v00000244899d4290_0 .net "in", 31 0, L_00000244899dbeb0;  alias, 1 drivers
L_00000244899da470 .part L_00000244899dbeb0, 0, 30;
L_00000244899db0f0 .concat [ 2 30 0 0], L_0000024489a00430, L_00000244899da470;
S_00000244899d7090 .scope module, "shift_jump" "SHIFTER" 3 92, 4 9 0, S_000002448992a280;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "in";
    .port_info 1 /OUTPUT 28 "dout";
P_000002448997d3f0 .param/l "IN_LEN" 0 4 9, +C4<00000000000000000000000000011010>;
P_000002448997d428 .param/l "OUT_LEN" 0 4 9, +C4<00000000000000000000000000011100>;
v00000244899d8be0_0 .net *"_ivl_0", 27 0, L_00000244899dafb0;  1 drivers
L_0000024489a003a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244899d81e0_0 .net *"_ivl_3", 1 0, L_0000024489a003a0;  1 drivers
v00000244899d83c0_0 .net *"_ivl_6", 25 0, L_00000244899da3d0;  1 drivers
L_0000024489a003e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000244899d9900_0 .net *"_ivl_8", 1 0, L_0000024489a003e8;  1 drivers
v00000244899d90e0_0 .net "dout", 27 0, L_00000244899dbb90;  alias, 1 drivers
v00000244899d9220_0 .net "in", 25 0, L_00000244899da650;  1 drivers
L_00000244899dafb0 .concat [ 26 2 0 0], L_00000244899da650, L_0000024489a003a0;
L_00000244899da3d0 .part L_00000244899dafb0, 0, 26;
L_00000244899dbb90 .concat [ 2 26 0 0], L_0000024489a003e8, L_00000244899da3d0;
S_00000244899d7ea0 .scope module, "sign_ex" "SIGN_EXTEND" 3 86, 4 1 0, S_000002448992a280;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "din";
    .port_info 1 /OUTPUT 32 "dout";
v00000244899d9b80_0 .net *"_ivl_1", 0 0, L_00000244899da5b0;  1 drivers
v00000244899d8780_0 .net *"_ivl_2", 15 0, L_00000244899daa10;  1 drivers
v00000244899d9720_0 .net "din", 15 0, L_00000244899db410;  alias, 1 drivers
v00000244899d9400_0 .net "dout", 31 0, L_00000244899dbeb0;  alias, 1 drivers
L_00000244899da5b0 .part L_00000244899db410, 15, 1;
LS_00000244899daa10_0_0 .concat [ 1 1 1 1], L_00000244899da5b0, L_00000244899da5b0, L_00000244899da5b0, L_00000244899da5b0;
LS_00000244899daa10_0_4 .concat [ 1 1 1 1], L_00000244899da5b0, L_00000244899da5b0, L_00000244899da5b0, L_00000244899da5b0;
LS_00000244899daa10_0_8 .concat [ 1 1 1 1], L_00000244899da5b0, L_00000244899da5b0, L_00000244899da5b0, L_00000244899da5b0;
LS_00000244899daa10_0_12 .concat [ 1 1 1 1], L_00000244899da5b0, L_00000244899da5b0, L_00000244899da5b0, L_00000244899da5b0;
L_00000244899daa10 .concat [ 4 4 4 4], LS_00000244899daa10_0_0, LS_00000244899daa10_0_4, LS_00000244899daa10_0_8, LS_00000244899daa10_0_12;
L_00000244899dbeb0 .concat [ 16 16 0 0], L_00000244899db410, L_00000244899daa10;
    .scope S_0000024489938480;
T_0 ;
    %wait E_00000244899674e0;
    %load/vec4 v00000244899d46f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000244899d3c50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000244899d4650_0;
    %assign/vec4 v00000244899d3c50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002448993d540;
T_1 ;
    %vpi_call 7 7 "$readmemb", "instr.txt", v0000024489978680 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000244899417d0;
T_2 ;
    %wait E_00000244899669a0;
    %load/vec4 v0000024489978b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024489977fa0_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024489977e60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024489978e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024489978040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244899785e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024489977dc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024489979300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244899799e0_0, 0, 1;
    %jmp T_2.6;
T_2.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024489977fa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024489977e60_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024489978e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024489978040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244899785e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024489977dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024489979300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244899799e0_0, 0, 1;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024489977fa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024489977e60_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024489978e00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024489978040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244899785e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024489977dc0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024489979300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244899799e0_0, 0, 1;
    %jmp T_2.6;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024489977fa0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000024489977e60_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024489978e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024489978040_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244899785e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024489977dc0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024489979300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244899799e0_0, 0, 1;
    %jmp T_2.6;
T_2.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024489977fa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024489977e60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024489978e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024489978040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244899785e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024489977dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024489979300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244899799e0_0, 0, 1;
    %jmp T_2.6;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024489977fa0_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0000024489977e60_0, 0, 2;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024489978e00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024489978040_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000244899785e0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024489977dc0_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024489979300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244899799e0_0, 0, 1;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000024489938610;
T_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244899d3e30_0, 0, 32;
T_3.0 ;
    %load/vec4 v00000244899d3e30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v00000244899d3e30_0;
    %store/vec4a v00000244899d3890, 4, 0;
    %load/vec4 v00000244899d3e30_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244899d3e30_0, 0, 32;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0000024489938610;
T_4 ;
    %wait E_00000244899671a0;
    %load/vec4 v00000244899d3390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v00000244899d3d90_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.2, 8;
    %load/vec4 v00000244899d4bf0_0;
    %jmp/1 T_4.3, 8;
T_4.2 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.3, 8;
 ; End of false expr.
    %blend;
T_4.3;
    %load/vec4 v00000244899d3d90_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v00000244899d3890, 4, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002448993f8f0;
T_5 ;
    %wait E_00000244899674a0;
    %load/vec4 v00000244899787c0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000024489978c20_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000024489978720_0, 0, 32;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v00000244899789a0_0;
    %load/vec4 v0000024489978a40_0;
    %add;
    %store/vec4 v0000024489978720_0, 0, 32;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v00000244899789a0_0;
    %load/vec4 v0000024489978a40_0;
    %sub;
    %store/vec4 v0000024489978720_0, 0, 32;
    %load/vec4 v00000244899789a0_0;
    %load/vec4 v0000024489978a40_0;
    %sub;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %pad/s 1;
    %store/vec4 v0000024489978c20_0, 0, 1;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v00000244899789a0_0;
    %load/vec4 v0000024489978a40_0;
    %and;
    %store/vec4 v0000024489978720_0, 0, 32;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v00000244899789a0_0;
    %load/vec4 v0000024489978a40_0;
    %or;
    %store/vec4 v0000024489978720_0, 0, 32;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v00000244899789a0_0;
    %load/vec4 v0000024489978a40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_5.9, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.10, 8;
T_5.9 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.10, 8;
 ; End of false expr.
    %blend;
T_5.10;
    %store/vec4 v0000024489978720_0, 0, 32;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002448993d3b0;
T_6 ;
    %wait E_00000244899671a0;
    %load/vec4 v0000024489978ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000024489978860_0;
    %load/vec4 v00000244899780e0_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %store/vec4a v0000024489979a80, 4, 0;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024489941640;
T_7 ;
    %wait E_0000024489966ba0;
    %load/vec4 v0000024489978900_0;
    %load/vec4 v0000024489977f00_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 63, 63, 8;
    %cmp/x;
    %jmp/1 T_7.0, 4;
    %dup/vec4;
    %pushi/vec4 127, 63, 8;
    %cmp/x;
    %jmp/1 T_7.1, 4;
    %dup/vec4;
    %pushi/vec4 224, 64, 8;
    %cmp/x;
    %jmp/1 T_7.2, 4;
    %dup/vec4;
    %pushi/vec4 226, 64, 8;
    %cmp/x;
    %jmp/1 T_7.3, 4;
    %dup/vec4;
    %pushi/vec4 228, 64, 8;
    %cmp/x;
    %jmp/1 T_7.4, 4;
    %dup/vec4;
    %pushi/vec4 229, 64, 8;
    %cmp/x;
    %jmp/1 T_7.5, 4;
    %dup/vec4;
    %pushi/vec4 234, 64, 8;
    %cmp/x;
    %jmp/1 T_7.6, 4;
    %jmp T_7.7;
T_7.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024489979440_0, 0, 3;
    %jmp T_7.7;
T_7.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000024489979440_0, 0, 3;
    %jmp T_7.7;
T_7.2 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000024489979440_0, 0, 3;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000024489979440_0, 0, 3;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024489979440_0, 0, 3;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024489979440_0, 0, 3;
    %jmp T_7.7;
T_7.6 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000024489979440_0, 0, 3;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000002448992a0f0;
T_8 ;
    %delay 0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244899d8500_0, 0, 1;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v00000244899d8500_0;
    %inv;
    %store/vec4 v00000244899d8500_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000002448992a0f0;
T_9 ;
    %delay 200, 0;
    %vpi_call 2 17 "$finish" {0 0 0};
    %end;
    .thread T_9;
    .scope S_000002448992a0f0;
T_10 ;
    %vpi_call 2 23 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244899d8640_0, 0, 32;
T_10.0 ;
    %load/vec4 v00000244899d8640_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.1, 5;
    %vpi_call 2 26 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v00000244899d3890, v00000244899d8640_0 > {0 0 0};
    %load/vec4 v00000244899d8640_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244899d8640_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000244899d8640_0, 0, 32;
T_10.2 ;
    %load/vec4 v00000244899d8640_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %vpi_call 2 28 "$dumpvars", 32'sb00000000000000000000000000000001, &A<v0000024489979a80, v00000244899d8640_0 > {0 0 0};
    %load/vec4 v00000244899d8640_0;
    %addi 1, 0, 32;
    %store/vec4 v00000244899d8640_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %vpi_call 2 30 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d8f00_0 {0 0 0};
    %vpi_call 2 31 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d97c0_0 {0 0 0};
    %vpi_call 2 32 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d8d20_0 {0 0 0};
    %vpi_call 2 33 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d95e0_0 {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d8140_0 {0 0 0};
    %vpi_call 2 35 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d8960_0 {0 0 0};
    %vpi_call 2 36 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d9e00_0 {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d9c20_0 {0 0 0};
    %vpi_call 2 38 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d9a40_0 {0 0 0};
    %vpi_call 2 39 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d8e60_0 {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d9ae0_0 {0 0 0};
    %vpi_call 2 41 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d9180_0 {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d9d60_0 {0 0 0};
    %vpi_call 2 43 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d9ea0_0 {0 0 0};
    %vpi_call 2 44 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d92c0_0 {0 0 0};
    %vpi_call 2 47 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d8a00_0 {0 0 0};
    %vpi_call 2 48 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d9f40_0 {0 0 0};
    %vpi_call 2 49 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d9860_0 {0 0 0};
    %vpi_call 2 50 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d8b40_0 {0 0 0};
    %vpi_call 2 51 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d99a0_0 {0 0 0};
    %vpi_call 2 52 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d8fa0_0 {0 0 0};
    %vpi_call 2 53 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d86e0_0 {0 0 0};
    %vpi_call 2 54 "$dumpvars", 32'sb00000000000000000000000000000001, v00000244899d9ea0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_000002448992a0f0;
T_11 ;
    %delay 0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000244899d88c0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000244899d88c0_0, 0, 1;
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "design.sv";
    "./bit_operations.sv";
    "./ALUDec.sv";
    "./control_unit.sv";
    "./memory.sv";
    "./ALU.sv";
    "./mux.sv";
    "./pc.sv";
    "./register_file.sv";
