TimeQuest Timing Analyzer report for radioberry
Fri Feb 24 15:23:14 2017
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'clk_10mhz'
 12. Slow 1200mV 85C Model Setup: 'ad9866_clk'
 13. Slow 1200mV 85C Model Setup: 'spi_sck'
 14. Slow 1200mV 85C Model Setup: 'spi_ce[0]'
 15. Slow 1200mV 85C Model Setup: 'spi_ce[1]'
 16. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
 17. Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
 18. Slow 1200mV 85C Model Hold: 'spi_sck'
 19. Slow 1200mV 85C Model Hold: 'ad9866_clk'
 20. Slow 1200mV 85C Model Hold: 'spi_ce[1]'
 21. Slow 1200mV 85C Model Hold: 'clk_10mhz'
 22. Slow 1200mV 85C Model Hold: 'spi_ce[0]'
 23. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
 24. Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
 25. Slow 1200mV 85C Model Recovery: 'spi_ce[0]'
 26. Slow 1200mV 85C Model Recovery: 'spi_sck'
 27. Slow 1200mV 85C Model Recovery: 'spi_ce[1]'
 28. Slow 1200mV 85C Model Recovery: 'clk_10mhz'
 29. Slow 1200mV 85C Model Recovery: 'ad9866_clk'
 30. Slow 1200mV 85C Model Removal: 'ad9866_clk'
 31. Slow 1200mV 85C Model Removal: 'spi_sck'
 32. Slow 1200mV 85C Model Removal: 'clk_10mhz'
 33. Slow 1200mV 85C Model Removal: 'spi_ce[0]'
 34. Slow 1200mV 85C Model Removal: 'spi_ce[1]'
 35. Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_clk'
 36. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
 37. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'
 38. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'
 39. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce[0]'
 40. Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce[1]'
 41. Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Propagation Delay
 47. Minimum Propagation Delay
 48. Output Enable Times
 49. Minimum Output Enable Times
 50. Output Disable Times
 51. Minimum Output Disable Times
 52. MTBF Summary
 53. Synchronizer Summary
 54. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
 55. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
 56. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
 57. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
 58. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
 59. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
 60. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
 61. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
 62. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
 63. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
 64. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
 65. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
 66. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
 67. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
 68. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
 69. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
 70. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
 71. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
 72. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
 73. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
 74. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
 75. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
 76. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
 77. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
 78. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
 79. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
 80. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
 81. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
 82. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
 83. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
 84. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
 85. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
 86. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
 87. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
 88. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
 89. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
 90. Slow 1200mV 0C Model Fmax Summary
 91. Slow 1200mV 0C Model Setup Summary
 92. Slow 1200mV 0C Model Hold Summary
 93. Slow 1200mV 0C Model Recovery Summary
 94. Slow 1200mV 0C Model Removal Summary
 95. Slow 1200mV 0C Model Minimum Pulse Width Summary
 96. Slow 1200mV 0C Model Setup: 'clk_10mhz'
 97. Slow 1200mV 0C Model Setup: 'ad9866_clk'
 98. Slow 1200mV 0C Model Setup: 'spi_sck'
 99. Slow 1200mV 0C Model Setup: 'spi_ce[0]'
100. Slow 1200mV 0C Model Setup: 'spi_ce[1]'
101. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
102. Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
103. Slow 1200mV 0C Model Hold: 'spi_sck'
104. Slow 1200mV 0C Model Hold: 'ad9866_clk'
105. Slow 1200mV 0C Model Hold: 'clk_10mhz'
106. Slow 1200mV 0C Model Hold: 'spi_ce[1]'
107. Slow 1200mV 0C Model Hold: 'spi_ce[0]'
108. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
109. Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
110. Slow 1200mV 0C Model Recovery: 'spi_ce[0]'
111. Slow 1200mV 0C Model Recovery: 'spi_ce[1]'
112. Slow 1200mV 0C Model Recovery: 'spi_sck'
113. Slow 1200mV 0C Model Recovery: 'clk_10mhz'
114. Slow 1200mV 0C Model Recovery: 'ad9866_clk'
115. Slow 1200mV 0C Model Removal: 'ad9866_clk'
116. Slow 1200mV 0C Model Removal: 'spi_sck'
117. Slow 1200mV 0C Model Removal: 'clk_10mhz'
118. Slow 1200mV 0C Model Removal: 'spi_ce[0]'
119. Slow 1200mV 0C Model Removal: 'spi_ce[1]'
120. Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'
121. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
122. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'
123. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
124. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce[0]'
125. Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce[1]'
126. Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
127. Setup Times
128. Hold Times
129. Clock to Output Times
130. Minimum Clock to Output Times
131. Propagation Delay
132. Minimum Propagation Delay
133. Output Enable Times
134. Minimum Output Enable Times
135. Output Disable Times
136. Minimum Output Disable Times
137. MTBF Summary
138. Synchronizer Summary
139. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
140. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
141. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
142. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
143. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
144. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
145. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
146. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
147. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
148. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
149. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
150. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
151. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
152. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
153. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
154. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
155. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
156. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
157. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
158. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
159. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
160. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
161. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
162. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
163. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
164. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
165. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
166. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
167. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
168. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
169. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
170. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
171. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
172. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
173. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
174. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
175. Fast 1200mV 0C Model Setup Summary
176. Fast 1200mV 0C Model Hold Summary
177. Fast 1200mV 0C Model Recovery Summary
178. Fast 1200mV 0C Model Removal Summary
179. Fast 1200mV 0C Model Minimum Pulse Width Summary
180. Fast 1200mV 0C Model Setup: 'clk_10mhz'
181. Fast 1200mV 0C Model Setup: 'ad9866_clk'
182. Fast 1200mV 0C Model Setup: 'spi_sck'
183. Fast 1200mV 0C Model Setup: 'spi_ce[0]'
184. Fast 1200mV 0C Model Setup: 'spi_ce[1]'
185. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'
186. Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'
187. Fast 1200mV 0C Model Hold: 'spi_sck'
188. Fast 1200mV 0C Model Hold: 'ad9866_clk'
189. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'
190. Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'
191. Fast 1200mV 0C Model Hold: 'spi_ce[0]'
192. Fast 1200mV 0C Model Hold: 'spi_ce[1]'
193. Fast 1200mV 0C Model Hold: 'clk_10mhz'
194. Fast 1200mV 0C Model Recovery: 'spi_sck'
195. Fast 1200mV 0C Model Recovery: 'clk_10mhz'
196. Fast 1200mV 0C Model Recovery: 'spi_ce[0]'
197. Fast 1200mV 0C Model Recovery: 'spi_ce[1]'
198. Fast 1200mV 0C Model Recovery: 'ad9866_clk'
199. Fast 1200mV 0C Model Removal: 'ad9866_clk'
200. Fast 1200mV 0C Model Removal: 'spi_sck'
201. Fast 1200mV 0C Model Removal: 'spi_ce[0]'
202. Fast 1200mV 0C Model Removal: 'spi_ce[1]'
203. Fast 1200mV 0C Model Removal: 'clk_10mhz'
204. Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'
205. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'
206. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce[0]'
207. Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'
208. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce[1]'
209. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'
210. Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'
211. Setup Times
212. Hold Times
213. Clock to Output Times
214. Minimum Clock to Output Times
215. Propagation Delay
216. Minimum Propagation Delay
217. Output Enable Times
218. Minimum Output Enable Times
219. Output Disable Times
220. Minimum Output Disable Times
221. MTBF Summary
222. Synchronizer Summary
223. Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
224. Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
225. Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
226. Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
227. Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
228. Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
229. Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
230. Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
231. Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
232. Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
233. Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
234. Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
235. Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
236. Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
237. Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
238. Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
239. Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
240. Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
241. Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
242. Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
243. Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
244. Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
245. Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
246. Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
247. Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
248. Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
249. Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
250. Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
251. Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
252. Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
253. Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
254. Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
255. Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
256. Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
257. Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
258. Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
259. Multicorner Timing Analysis Summary
260. Setup Times
261. Hold Times
262. Clock to Output Times
263. Minimum Clock to Output Times
264. Progagation Delay
265. Minimum Progagation Delay
266. Board Trace Model Assignments
267. Input Transition Times
268. Slow Corner Signal Integrity Metrics
269. Fast Corner Signal Integrity Metrics
270. Setup Transfers
271. Hold Transfers
272. Recovery Transfers
273. Removal Transfers
274. Report TCCS
275. Report RSKM
276. Unconstrained Paths
277. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                    ;
+--------------------+-----------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; radioberry                                                      ;
; Device Family      ; Cyclone III                                                     ;
; Device Name        ; EP3C25E144C8                                                    ;
; Timing Models      ; Final                                                           ;
; Delay Model        ; Combined                                                        ;
; Rise/Fall Delays   ; Enabled                                                         ;
+--------------------+-----------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.83        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;  28.0%      ;
;     5-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; ad9866_clk                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { ad9866_clk }                        ;
; clk_10mhz                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_10mhz }                         ;
; spi_ce[0]                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ce[0] }                         ;
; spi_ce[1]                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_ce[1] }                         ;
; spi_sck                           ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_sck }                           ;
; spi_slave:spi_slave_rx2_inst|done ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_slave:spi_slave_rx2_inst|done } ;
; spi_slave:spi_slave_rx_inst|done  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_slave:spi_slave_rx_inst|done }  ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 109.91 MHz ; 109.91 MHz      ; ad9866_clk ;                                                ;
; 127.84 MHz ; 127.84 MHz      ; spi_sck    ;                                                ;
; 227.58 MHz ; 227.58 MHz      ; clk_10mhz  ;                                                ;
; 271.44 MHz ; 238.04 MHz      ; spi_ce[0]  ; limit due to minimum period restriction (tmin) ;
; 273.97 MHz ; 238.04 MHz      ; spi_ce[1]  ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                         ;
+-----------------------------------+---------+---------------+
; Clock                             ; Slack   ; End Point TNS ;
+-----------------------------------+---------+---------------+
; clk_10mhz                         ; -16.913 ; -329.802      ;
; ad9866_clk                        ; -13.055 ; -44990.920    ;
; spi_sck                           ; -6.798  ; -908.696      ;
; spi_ce[0]                         ; -2.684  ; -168.125      ;
; spi_ce[1]                         ; -2.650  ; -167.803      ;
; spi_slave:spi_slave_rx_inst|done  ; -1.381  ; -83.484       ;
; spi_slave:spi_slave_rx2_inst|done ; -0.864  ; -20.886       ;
+-----------------------------------+---------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; spi_sck                           ; -0.211 ; -3.547        ;
; ad9866_clk                        ; 0.032  ; 0.000         ;
; spi_ce[1]                         ; 0.454  ; 0.000         ;
; clk_10mhz                         ; 0.455  ; 0.000         ;
; spi_ce[0]                         ; 0.485  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 0.496  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 0.729  ; 0.000         ;
+-----------------------------------+--------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+------------+--------+------------------+
; Clock      ; Slack  ; End Point TNS    ;
+------------+--------+------------------+
; spi_ce[0]  ; -4.365 ; -354.057         ;
; spi_sck    ; -4.256 ; -1106.627        ;
; spi_ce[1]  ; -4.245 ; -365.105         ;
; clk_10mhz  ; -3.830 ; -109.686         ;
; ad9866_clk ; -2.933 ; -459.027         ;
+------------+--------+------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+------------+-------+------------------+
; Clock      ; Slack ; End Point TNS    ;
+------------+-------+------------------+
; ad9866_clk ; 2.224 ; 0.000            ;
; spi_sck    ; 2.714 ; 0.000            ;
; clk_10mhz  ; 3.668 ; 0.000            ;
; spi_ce[0]  ; 3.767 ; 0.000            ;
; spi_ce[1]  ; 4.165 ; 0.000            ;
+------------+-------+------------------+


+------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ad9866_clk                        ; -4.000 ; -22133.389    ;
; spi_slave:spi_slave_rx_inst|done  ; -4.000 ; -325.889      ;
; spi_slave:spi_slave_rx2_inst|done ; -4.000 ; -258.974      ;
; spi_sck                           ; -3.201 ; -539.307      ;
; spi_ce[0]                         ; -3.201 ; -236.696      ;
; spi_ce[1]                         ; -3.201 ; -236.696      ;
; clk_10mhz                         ; -3.000 ; -138.317      ;
+-----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk_10mhz'                                                                                                                 ;
+---------+--------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node    ; To Node                               ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -16.913 ; rx1_freq[18] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.519     ;
; -16.913 ; rx1_freq[19] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.519     ;
; -16.913 ; rx1_freq[20] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.519     ;
; -16.913 ; rx1_freq[21] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.519     ;
; -16.913 ; rx1_freq[22] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.519     ;
; -16.913 ; rx1_freq[23] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.519     ;
; -16.913 ; rx1_freq[24] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.519     ;
; -16.913 ; rx1_freq[25] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.519     ;
; -16.913 ; rx1_freq[26] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.519     ;
; -16.913 ; rx1_freq[27] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.519     ;
; -16.913 ; rx1_freq[28] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.519     ;
; -16.913 ; rx1_freq[29] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.519     ;
; -16.913 ; rx1_freq[30] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.519     ;
; -16.913 ; rx1_freq[31] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.519     ;
; -16.890 ; rx1_freq[0]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.491     ;
; -16.890 ; rx1_freq[1]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.491     ;
; -16.890 ; rx1_freq[2]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.491     ;
; -16.890 ; rx1_freq[3]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.491     ;
; -16.890 ; rx1_freq[4]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.491     ;
; -16.890 ; rx1_freq[5]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.491     ;
; -16.890 ; rx1_freq[6]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.491     ;
; -16.890 ; rx1_freq[7]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.491     ;
; -16.890 ; rx1_freq[8]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.491     ;
; -16.890 ; rx1_freq[9]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.491     ;
; -16.890 ; rx1_freq[10] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.491     ;
; -16.890 ; rx1_freq[11] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.491     ;
; -16.890 ; rx1_freq[12] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.491     ;
; -16.890 ; rx1_freq[13] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.491     ;
; -16.890 ; rx1_freq[14] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.491     ;
; -16.890 ; rx1_freq[15] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.491     ;
; -16.890 ; rx1_freq[16] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.491     ;
; -16.890 ; rx1_freq[17] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.491     ;
; -16.725 ; rx1_freq[18] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.331     ;
; -16.725 ; rx1_freq[19] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.331     ;
; -16.725 ; rx1_freq[20] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.331     ;
; -16.725 ; rx1_freq[21] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.331     ;
; -16.725 ; rx1_freq[22] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.331     ;
; -16.725 ; rx1_freq[23] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.331     ;
; -16.725 ; rx1_freq[24] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.331     ;
; -16.725 ; rx1_freq[25] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.331     ;
; -16.725 ; rx1_freq[26] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.331     ;
; -16.725 ; rx1_freq[27] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.331     ;
; -16.725 ; rx1_freq[28] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.331     ;
; -16.725 ; rx1_freq[29] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.331     ;
; -16.725 ; rx1_freq[30] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.331     ;
; -16.725 ; rx1_freq[31] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.385     ; 17.331     ;
; -16.702 ; rx1_freq[0]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.303     ;
; -16.702 ; rx1_freq[1]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.303     ;
; -16.702 ; rx1_freq[2]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.303     ;
; -16.702 ; rx1_freq[3]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.303     ;
; -16.702 ; rx1_freq[4]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.303     ;
; -16.702 ; rx1_freq[5]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.303     ;
; -16.702 ; rx1_freq[6]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.303     ;
; -16.702 ; rx1_freq[7]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.303     ;
; -16.702 ; rx1_freq[8]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.303     ;
; -16.702 ; rx1_freq[9]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.303     ;
; -16.702 ; rx1_freq[10] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.303     ;
; -16.702 ; rx1_freq[11] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.303     ;
; -16.702 ; rx1_freq[12] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.303     ;
; -16.702 ; rx1_freq[13] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.303     ;
; -16.702 ; rx1_freq[14] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.303     ;
; -16.702 ; rx1_freq[15] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.303     ;
; -16.702 ; rx1_freq[16] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.303     ;
; -16.702 ; rx1_freq[17] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.390     ; 17.303     ;
; -16.492 ; rx1_freq[18] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.099     ;
; -16.492 ; rx1_freq[19] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.099     ;
; -16.492 ; rx1_freq[20] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.099     ;
; -16.492 ; rx1_freq[21] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.099     ;
; -16.492 ; rx1_freq[22] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.099     ;
; -16.492 ; rx1_freq[23] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.099     ;
; -16.492 ; rx1_freq[24] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.099     ;
; -16.492 ; rx1_freq[25] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.099     ;
; -16.492 ; rx1_freq[26] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.099     ;
; -16.492 ; rx1_freq[27] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.099     ;
; -16.492 ; rx1_freq[28] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.099     ;
; -16.492 ; rx1_freq[29] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.099     ;
; -16.492 ; rx1_freq[30] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.099     ;
; -16.492 ; rx1_freq[31] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.099     ;
; -16.487 ; rx1_freq[18] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
; -16.487 ; rx1_freq[18] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
; -16.487 ; rx1_freq[19] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
; -16.487 ; rx1_freq[20] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
; -16.487 ; rx1_freq[21] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
; -16.487 ; rx1_freq[22] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
; -16.487 ; rx1_freq[23] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
; -16.487 ; rx1_freq[24] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
; -16.487 ; rx1_freq[25] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
; -16.487 ; rx1_freq[26] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
; -16.487 ; rx1_freq[27] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
; -16.487 ; rx1_freq[28] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
; -16.487 ; rx1_freq[29] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
; -16.487 ; rx1_freq[30] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
; -16.487 ; rx1_freq[31] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
; -16.487 ; rx1_freq[19] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
; -16.487 ; rx1_freq[20] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
; -16.487 ; rx1_freq[21] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
; -16.487 ; rx1_freq[22] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
; -16.487 ; rx1_freq[23] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
; -16.487 ; rx1_freq[24] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
; -16.487 ; rx1_freq[25] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.384     ; 17.094     ;
+---------+--------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ad9866_clk'                                                                                                                                   ;
+---------+--------------+---------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node    ; To Node                                                 ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------+---------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -13.055 ; rx1_freq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.753     ;
; -13.055 ; rx1_freq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.753     ;
; -13.055 ; rx1_freq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.753     ;
; -13.055 ; rx1_freq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.753     ;
; -13.055 ; rx1_freq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.753     ;
; -13.055 ; rx1_freq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.753     ;
; -13.055 ; rx1_freq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.753     ;
; -13.055 ; rx1_freq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.753     ;
; -13.055 ; rx1_freq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.753     ;
; -13.055 ; rx1_freq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.753     ;
; -13.055 ; rx1_freq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.753     ;
; -13.055 ; rx1_freq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.753     ;
; -13.055 ; rx1_freq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.753     ;
; -13.055 ; rx1_freq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.753     ;
; -13.023 ; rx1_freq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.721     ;
; -13.023 ; rx1_freq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.721     ;
; -13.023 ; rx1_freq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.721     ;
; -13.023 ; rx1_freq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.721     ;
; -13.023 ; rx1_freq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.721     ;
; -13.023 ; rx1_freq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.721     ;
; -13.023 ; rx1_freq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.721     ;
; -13.023 ; rx1_freq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.721     ;
; -13.023 ; rx1_freq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.721     ;
; -13.023 ; rx1_freq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.721     ;
; -13.023 ; rx1_freq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.721     ;
; -13.023 ; rx1_freq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.721     ;
; -13.023 ; rx1_freq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.721     ;
; -13.023 ; rx1_freq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.721     ;
; -13.019 ; rx1_freq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.712     ;
; -13.019 ; rx1_freq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.712     ;
; -13.019 ; rx1_freq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.712     ;
; -13.019 ; rx1_freq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.712     ;
; -13.019 ; rx1_freq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.712     ;
; -13.019 ; rx1_freq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.712     ;
; -13.019 ; rx1_freq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.712     ;
; -13.019 ; rx1_freq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.712     ;
; -13.019 ; rx1_freq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.712     ;
; -13.019 ; rx1_freq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.712     ;
; -13.019 ; rx1_freq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.712     ;
; -13.019 ; rx1_freq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.712     ;
; -13.019 ; rx1_freq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.712     ;
; -13.019 ; rx1_freq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.712     ;
; -13.019 ; rx1_freq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.712     ;
; -13.019 ; rx1_freq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.712     ;
; -13.019 ; rx1_freq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.712     ;
; -13.019 ; rx1_freq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.712     ;
; -12.987 ; rx1_freq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.680     ;
; -12.987 ; rx1_freq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.680     ;
; -12.987 ; rx1_freq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.680     ;
; -12.987 ; rx1_freq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.680     ;
; -12.987 ; rx1_freq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.680     ;
; -12.987 ; rx1_freq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.680     ;
; -12.987 ; rx1_freq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.680     ;
; -12.987 ; rx1_freq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.680     ;
; -12.987 ; rx1_freq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.680     ;
; -12.987 ; rx1_freq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.680     ;
; -12.987 ; rx1_freq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.680     ;
; -12.987 ; rx1_freq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.680     ;
; -12.987 ; rx1_freq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.680     ;
; -12.987 ; rx1_freq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.680     ;
; -12.987 ; rx1_freq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.680     ;
; -12.987 ; rx1_freq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.680     ;
; -12.987 ; rx1_freq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.680     ;
; -12.987 ; rx1_freq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.702      ; 14.680     ;
; -12.944 ; rx2_freq[18] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.488     ;
; -12.944 ; rx2_freq[19] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.488     ;
; -12.944 ; rx2_freq[20] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.488     ;
; -12.944 ; rx2_freq[21] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.488     ;
; -12.944 ; rx2_freq[22] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.488     ;
; -12.944 ; rx2_freq[23] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.488     ;
; -12.944 ; rx2_freq[24] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.488     ;
; -12.944 ; rx2_freq[25] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.488     ;
; -12.944 ; rx2_freq[26] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.488     ;
; -12.944 ; rx2_freq[27] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.488     ;
; -12.944 ; rx2_freq[28] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.488     ;
; -12.944 ; rx2_freq[29] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.488     ;
; -12.944 ; rx2_freq[30] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.488     ;
; -12.944 ; rx2_freq[31] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.488     ;
; -12.939 ; rx2_freq[18] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.483     ;
; -12.939 ; rx2_freq[19] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.483     ;
; -12.939 ; rx2_freq[20] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.483     ;
; -12.939 ; rx2_freq[21] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.483     ;
; -12.939 ; rx2_freq[22] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.483     ;
; -12.939 ; rx2_freq[23] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.483     ;
; -12.939 ; rx2_freq[24] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.483     ;
; -12.939 ; rx2_freq[25] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.483     ;
; -12.939 ; rx2_freq[26] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.483     ;
; -12.939 ; rx2_freq[27] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.483     ;
; -12.939 ; rx2_freq[28] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.483     ;
; -12.939 ; rx2_freq[29] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.483     ;
; -12.939 ; rx2_freq[30] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.483     ;
; -12.939 ; rx2_freq[31] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.553      ; 14.483     ;
; -12.842 ; rx1_freq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.540     ;
; -12.842 ; rx1_freq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.540     ;
; -12.842 ; rx1_freq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.540     ;
; -12.842 ; rx1_freq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.540     ;
; -12.842 ; rx1_freq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.540     ;
; -12.842 ; rx1_freq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.540     ;
; -12.842 ; rx1_freq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.540     ;
; -12.842 ; rx1_freq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.707      ; 14.540     ;
+---------+--------------+---------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_sck'                                                                                                                     ;
+--------+------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.798 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 7.009      ;
; -6.798 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 7.009      ;
; -6.798 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 7.009      ;
; -6.798 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 7.009      ;
; -6.798 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 7.009      ;
; -6.798 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 7.009      ;
; -6.798 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 7.009      ;
; -6.789 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 7.000      ;
; -6.789 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 7.000      ;
; -6.789 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 7.000      ;
; -6.789 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 7.000      ;
; -6.789 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 7.000      ;
; -6.789 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 7.000      ;
; -6.789 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 7.000      ;
; -6.779 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.993      ;
; -6.779 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.993      ;
; -6.779 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.993      ;
; -6.779 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.993      ;
; -6.779 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.993      ;
; -6.779 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.993      ;
; -6.779 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.993      ;
; -6.779 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.993      ;
; -6.779 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.993      ;
; -6.779 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.993      ;
; -6.779 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.993      ;
; -6.779 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.993      ;
; -6.779 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.993      ;
; -6.779 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.993      ;
; -6.779 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.993      ;
; -6.779 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.993      ;
; -6.770 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.984      ;
; -6.770 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.984      ;
; -6.770 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.984      ;
; -6.770 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.984      ;
; -6.770 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.984      ;
; -6.770 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.984      ;
; -6.770 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.984      ;
; -6.770 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.984      ;
; -6.770 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.984      ;
; -6.770 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.984      ;
; -6.770 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.984      ;
; -6.770 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.984      ;
; -6.770 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.984      ;
; -6.770 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.984      ;
; -6.770 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.984      ;
; -6.770 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.984      ;
; -6.755 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; 0.097      ; 7.873      ;
; -6.755 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; 0.097      ; 7.873      ;
; -6.746 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; 0.097      ; 7.864      ;
; -6.746 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; 0.097      ; 7.864      ;
; -6.715 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 6.926      ;
; -6.715 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 6.926      ;
; -6.715 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 6.926      ;
; -6.715 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 6.926      ;
; -6.715 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 6.926      ;
; -6.715 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 6.926      ;
; -6.715 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 6.926      ;
; -6.696 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.910      ;
; -6.696 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.910      ;
; -6.696 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.910      ;
; -6.696 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.910      ;
; -6.696 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.910      ;
; -6.696 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.910      ;
; -6.696 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.910      ;
; -6.696 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.910      ;
; -6.696 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.910      ;
; -6.696 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.910      ;
; -6.696 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.910      ;
; -6.696 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.910      ;
; -6.696 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.910      ;
; -6.696 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.910      ;
; -6.696 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.910      ;
; -6.696 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.807     ; 6.910      ;
; -6.678 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; -0.703     ; 6.996      ;
; -6.678 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; -0.703     ; 6.996      ;
; -6.678 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; -0.703     ; 6.996      ;
; -6.678 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; -0.703     ; 6.996      ;
; -6.678 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_sck      ; spi_sck     ; 1.000        ; -0.703     ; 6.996      ;
; -6.678 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; -0.703     ; 6.996      ;
; -6.678 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; -0.703     ; 6.996      ;
; -6.672 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; 0.097      ; 7.790      ;
; -6.672 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; 0.097      ; 7.790      ;
; -6.669 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; -0.703     ; 6.987      ;
; -6.669 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; -0.703     ; 6.987      ;
; -6.669 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; -0.703     ; 6.987      ;
; -6.669 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; -0.703     ; 6.987      ;
; -6.669 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_sck      ; spi_sck     ; 1.000        ; -0.703     ; 6.987      ;
; -6.669 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; -0.703     ; 6.987      ;
; -6.669 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; -0.703     ; 6.987      ;
; -6.595 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; -0.703     ; 6.913      ;
; -6.595 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; -0.703     ; 6.913      ;
; -6.595 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; -0.703     ; 6.913      ;
; -6.595 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; -0.703     ; 6.913      ;
; -6.595 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_sck      ; spi_sck     ; 1.000        ; -0.703     ; 6.913      ;
; -6.595 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; -0.703     ; 6.913      ;
; -6.595 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; -0.703     ; 6.913      ;
; -6.560 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 6.771      ;
; -6.560 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 6.771      ;
; -6.560 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 6.771      ;
; -6.560 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; -0.810     ; 6.771      ;
+--------+------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce[0]'                                                                                                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.684 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.144     ; 3.476      ;
; -2.684 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.144     ; 3.476      ;
; -2.684 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.144     ; 3.476      ;
; -2.684 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.144     ; 3.476      ;
; -2.684 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.144     ; 3.476      ;
; -2.684 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.144     ; 3.476      ;
; -2.684 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.144     ; 3.476      ;
; -2.684 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.144     ; 3.476      ;
; -2.683 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.143     ; 3.476      ;
; -2.683 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.143     ; 3.476      ;
; -2.683 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.143     ; 3.476      ;
; -2.683 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.143     ; 3.476      ;
; -2.682 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.142     ; 3.476      ;
; -2.682 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.142     ; 3.476      ;
; -2.682 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.142     ; 3.476      ;
; -2.682 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.142     ; 3.476      ;
; -2.682 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.142     ; 3.476      ;
; -2.682 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.142     ; 3.476      ;
; -2.682 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.142     ; 3.476      ;
; -2.682 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.142     ; 3.476      ;
; -2.682 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.142     ; 3.476      ;
; -2.682 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.142     ; 3.476      ;
; -2.682 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.142     ; 3.476      ;
; -2.682 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.142     ; 3.476      ;
; -2.676 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.136     ; 3.476      ;
; -2.676 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.136     ; 3.476      ;
; -2.676 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.136     ; 3.476      ;
; -2.676 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.136     ; 3.476      ;
; -2.676 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.136     ; 3.476      ;
; -2.676 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.136     ; 3.476      ;
; -2.676 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.136     ; 3.476      ;
; -2.676 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.136     ; 3.476      ;
; -2.675 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.135     ; 3.476      ;
; -2.675 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.135     ; 3.476      ;
; -2.675 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.135     ; 3.476      ;
; -2.675 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.135     ; 3.476      ;
; -2.674 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.134     ; 3.476      ;
; -2.674 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.134     ; 3.476      ;
; -2.674 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.134     ; 3.476      ;
; -2.674 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.134     ; 3.476      ;
; -2.672 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.132     ; 3.476      ;
; -2.672 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.132     ; 3.476      ;
; -2.672 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.132     ; 3.476      ;
; -2.672 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.132     ; 3.476      ;
; -2.671 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.131     ; 3.476      ;
; -2.671 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.131     ; 3.476      ;
; -2.671 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.131     ; 3.476      ;
; -2.671 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.131     ; 3.476      ;
; -1.876 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.056     ; 2.841      ;
; -1.820 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.056     ; 2.785      ;
; -1.794 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.056     ; 2.759      ;
; -1.738 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.056     ; 2.703      ;
; -1.675 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.034     ; 2.709      ;
; -1.672 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.056     ; 2.637      ;
; -1.648 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.215     ; 2.501      ;
; -1.639 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.172     ; 2.535      ;
; -1.636 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.375      ;
; -1.635 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.374      ;
; -1.626 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.365      ;
; -1.613 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.092     ; 2.589      ;
; -1.612 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.056     ; 2.577      ;
; -1.606 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.125     ; 2.549      ;
; -1.590 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.056     ; 2.555      ;
; -1.580 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.319      ;
; -1.579 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.318      ;
; -1.570 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.309      ;
; -1.565 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.125     ; 2.508      ;
; -1.559 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.298      ;
; -1.558 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.297      ;
; -1.553 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.034     ; 2.587      ;
; -1.550 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.289      ;
; -1.526 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.073      ; 2.620      ;
; -1.519 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.056     ; 2.484      ;
; -1.497 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.038      ; 2.603      ;
; -1.480 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.219      ; 2.767      ;
; -1.433 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.073      ; 2.527      ;
; -1.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.171      ;
; -1.431 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.170      ;
; -1.422 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.161      ;
; -1.404 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.093      ; 2.565      ;
; -1.398 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.137      ;
; -1.397 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.136      ;
; -1.390 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.274      ; 2.732      ;
; -1.387 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.126      ;
; -1.386 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.125      ;
; -1.373 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.034     ; 2.407      ;
; -1.358 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.219      ; 2.645      ;
; -1.357 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.096      ;
; -1.326 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.009      ; 2.403      ;
; -1.296 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.053     ; 2.264      ;
; -1.295 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.053     ; 2.263      ;
; -1.287 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.053     ; 2.255      ;
; -1.286 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.053     ; 2.254      ;
; -1.286 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.053     ; 2.254      ;
; -1.281 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.020      ;
; -1.280 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.019      ;
; -1.277 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.053     ; 2.245      ;
; -1.269 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.215     ; 2.122      ;
; -1.269 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.282     ; 2.008      ;
; -1.268 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.274      ; 2.610      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_ce[1]'                                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.650 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.090     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -2.649 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.089     ; 3.476      ;
; -1.667 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.278      ; 2.993      ;
; -1.659 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.277      ; 2.984      ;
; -1.618 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.280      ; 2.946      ;
; -1.600 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.280      ; 2.928      ;
; -1.590 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.289      ; 2.927      ;
; -1.509 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.278      ; 2.835      ;
; -1.499 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.281      ; 2.828      ;
; -1.483 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.262      ; 2.793      ;
; -1.469 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.110     ; 2.360      ;
; -1.466 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.110     ; 2.357      ;
; -1.457 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.110     ; 2.348      ;
; -1.447 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.259      ; 2.754      ;
; -1.413 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.080     ; 2.334      ;
; -1.411 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.080     ; 2.332      ;
; -1.410 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.080     ; 2.331      ;
; -1.409 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.080     ; 2.330      ;
; -1.398 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.080     ; 2.319      ;
; -1.382 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.280      ; 2.710      ;
; -1.375 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.110     ; 2.266      ;
; -1.374 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.080     ; 2.295      ;
; -1.370 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.080     ; 2.291      ;
; -1.367 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.110     ; 2.258      ;
; -1.367 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.286      ; 2.701      ;
; -1.365 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.080     ; 2.286      ;
; -1.364 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.110     ; 2.255      ;
; -1.361 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.287      ; 2.696      ;
; -1.348 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.080     ; 2.269      ;
; -1.345 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.288      ; 2.681      ;
; -1.345 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.279      ; 2.672      ;
; -1.342 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.080     ; 2.263      ;
; -1.338 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.080     ; 2.259      ;
; -1.337 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.284      ; 2.669      ;
; -1.330 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.110     ; 2.221      ;
; -1.330 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.252      ;
; -1.327 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.278      ; 2.653      ;
; -1.326 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.110     ; 2.217      ;
; -1.320 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.110     ; 2.211      ;
; -1.319 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.277      ; 2.644      ;
; -1.310 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.292      ; 2.650      ;
; -1.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.280      ; 2.636      ;
; -1.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.290      ; 2.646      ;
; -1.290 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.279      ; 2.617      ;
; -1.285 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.110     ; 2.176      ;
; -1.284 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.110     ; 2.175      ;
; -1.280 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.088     ; 2.193      ;
; -1.279 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.088     ; 2.192      ;
; -1.278 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.088     ; 2.191      ;
; -1.278 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.280      ; 2.606      ;
; -1.270 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.192      ;
; -1.267 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.189      ;
; -1.265 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.187      ;
; -1.265 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.079     ; 2.187      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+--------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; -1.381 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.066     ; 2.306      ;
; -1.314 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.015      ; 2.320      ;
; -1.237 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.238     ; 1.741      ;
; -1.230 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.235     ; 1.737      ;
; -1.164 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.171     ; 1.735      ;
; -1.148 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.171     ; 1.719      ;
; -1.005 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.013      ; 2.009      ;
; -1.003 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.262     ; 1.483      ;
; -1.000 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.055     ; 1.936      ;
; -0.979 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.262     ; 1.459      ;
; -0.978 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.262     ; 1.458      ;
; -0.967 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.235     ; 1.474      ;
; -0.966 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.238     ; 1.470      ;
; -0.963 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.262     ; 1.443      ;
; -0.962 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.262     ; 1.442      ;
; -0.961 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.262     ; 1.441      ;
; -0.955 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.238     ; 1.459      ;
; -0.945 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.238     ; 1.449      ;
; -0.943 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.235     ; 1.450      ;
; -0.940 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.238     ; 1.444      ;
; -0.938 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.238     ; 1.442      ;
; -0.922 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.235     ; 1.429      ;
; -0.918 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.238     ; 1.422      ;
; -0.917 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.235     ; 1.424      ;
; -0.917 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.235     ; 1.424      ;
; -0.913 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.235     ; 1.420      ;
; -0.909 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.237     ; 1.414      ;
; -0.884 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.171     ; 1.455      ;
; -0.872 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.237     ; 1.377      ;
; -0.868 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.158     ; 1.452      ;
; -0.864 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.223     ; 1.383      ;
; -0.864 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.171     ; 1.435      ;
; -0.863 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.131     ; 1.474      ;
; -0.861 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.171     ; 1.432      ;
; -0.860 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.171     ; 1.431      ;
; -0.857 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.171     ; 1.428      ;
; -0.856 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.052     ; 1.795      ;
; -0.855 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.096     ; 1.750      ;
; -0.853 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.156     ; 1.439      ;
; -0.851 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.237     ; 1.356      ;
; -0.849 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.055     ; 1.785      ;
; -0.833 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.055     ; 1.769      ;
; -0.830 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.131     ; 1.441      ;
; -0.818 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.129     ; 1.431      ;
; -0.815 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.066     ; 1.740      ;
; -0.810 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.131     ; 1.421      ;
; -0.808 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.156     ; 1.394      ;
; -0.805 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.069     ; 1.727      ;
; -0.805 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.055     ; 1.741      ;
; -0.803 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.015      ; 1.809      ;
; -0.798 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.131     ; 1.409      ;
; -0.780 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.129     ; 1.393      ;
; -0.763 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.129     ; 1.376      ;
; -0.763 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.055     ; 1.699      ;
; -0.760 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.066     ; 1.685      ;
; -0.749 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.039      ; 1.779      ;
; -0.745 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.644     ; 1.092      ;
; -0.722 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.644     ; 1.069      ;
; -0.715 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.039      ; 1.745      ;
; -0.714 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.093     ; 1.612      ;
; -0.712 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.039      ; 1.742      ;
; -0.700 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.039      ; 1.730      ;
; -0.695 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.015      ; 1.701      ;
; -0.675 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.093     ; 1.573      ;
; -0.664 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.264     ; 1.142      ;
; -0.664 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.096     ; 1.559      ;
; -0.660 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.264     ; 1.138      ;
; -0.658 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.093     ; 1.556      ;
; -0.651 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.264     ; 1.129      ;
; -0.637 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.055     ; 1.573      ;
; -0.627 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.094     ; 1.524      ;
; -0.624 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.094     ; 1.521      ;
; -0.619 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.264     ; 1.097      ;
; -0.618 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.093     ; 1.516      ;
; -0.617 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.093     ; 1.515      ;
; -0.617 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.237     ; 1.122      ;
; -0.616 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.223     ; 1.135      ;
; -0.608 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.066     ; 1.533      ;
; -0.608 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.066     ; 1.533      ;
; -0.606 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.264     ; 1.084      ;
; -0.601 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.223     ; 1.120      ;
; -0.600 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.223     ; 1.119      ;
; -0.598 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.264     ; 1.076      ;
; -0.591 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.066     ; 1.516      ;
; -0.588 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.015      ; 1.594      ;
; -0.587 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.223     ; 1.106      ;
; -0.587 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.094     ; 1.484      ;
; -0.585 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.015      ; 1.591      ;
; -0.578 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.237     ; 1.083      ;
; -0.574 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.223     ; 1.093      ;
; -0.574 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.096     ; 1.469      ;
; -0.572 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.223     ; 1.091      ;
; -0.570 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.237     ; 1.075      ;
; -0.563 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.237     ; 1.068      ;
; -0.563 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.096     ; 1.458      ;
; -0.561 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.015      ; 1.567      ;
; -0.546 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.015      ; 1.552      ;
; -0.534 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.156     ; 1.120      ;
; -0.511 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.156     ; 1.097      ;
; -0.509 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.156     ; 1.095      ;
+--------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+--------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -0.864 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.328      ; 1.934      ;
; -0.707 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.567      ; 2.016      ;
; -0.581 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.433      ; 1.756      ;
; -0.561 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.435      ; 1.738      ;
; -0.531 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.435      ; 1.708      ;
; -0.529 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.435      ; 1.706      ;
; -0.507 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.562      ; 1.811      ;
; -0.504 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.433      ; 1.679      ;
; -0.475 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.562      ; 1.779      ;
; -0.473 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.562      ; 1.777      ;
; -0.472 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.562      ; 1.776      ;
; -0.466 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.562      ; 1.770      ;
; -0.465 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.562      ; 1.769      ;
; -0.465 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.562      ; 1.769      ;
; -0.456 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.564      ; 1.762      ;
; -0.455 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.564      ; 1.761      ;
; -0.455 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.564      ; 1.761      ;
; -0.452 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.565      ; 1.759      ;
; -0.447 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.562      ; 1.751      ;
; -0.428 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.564      ; 1.734      ;
; -0.407 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.562      ; 1.711      ;
; -0.401 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.564      ; 1.707      ;
; -0.396 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.564      ; 1.702      ;
; -0.395 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.564      ; 1.701      ;
; -0.393 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.564      ; 1.699      ;
; -0.387 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.564      ; 1.693      ;
; -0.378 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.562      ; 1.682      ;
; -0.377 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.564      ; 1.683      ;
; -0.376 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.562      ; 1.680      ;
; -0.373 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.562      ; 1.677      ;
; -0.373 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.564      ; 1.679      ;
; -0.370 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.564      ; 1.676      ;
; -0.357 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.564      ; 1.663      ;
; -0.343 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.330      ; 1.415      ;
; -0.338 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.235     ; 1.094      ;
; -0.336 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.235     ; 1.092      ;
; -0.334 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.330      ; 1.406      ;
; -0.319 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.564      ; 1.625      ;
; -0.318 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.435      ; 1.495      ;
; -0.277 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.328      ; 1.347      ;
; -0.232 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.435      ; 1.409      ;
; -0.231 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.435      ; 1.408      ;
; -0.230 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.435      ; 1.407      ;
; -0.208 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.433      ; 1.383      ;
; -0.200 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.433      ; 1.375      ;
; -0.195 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.562      ; 1.499      ;
; -0.175 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.433      ; 1.350      ;
; -0.155 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.565      ; 1.462      ;
; -0.151 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.565      ; 1.458      ;
; -0.145 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.565      ; 1.452      ;
; -0.145 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.565      ; 1.452      ;
; -0.145 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.562      ; 1.449      ;
; -0.144 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.433      ; 1.319      ;
; -0.141 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.433      ; 1.316      ;
; -0.129 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.562      ; 1.433      ;
; -0.124 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.562      ; 1.428      ;
; -0.117 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.567      ; 1.426      ;
; -0.116 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.565      ; 1.423      ;
; -0.068 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.567      ; 1.377      ;
; -0.062 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.567      ; 1.371      ;
; -0.059 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.567      ; 1.368      ;
; -0.055 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.564      ; 1.361      ;
; -0.053 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.567      ; 1.362      ;
; -0.032 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.567      ; 1.341      ;
; -0.029 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.565      ; 1.336      ;
; -0.004 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.564      ; 1.310      ;
+--------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_sck'                                                                                                                                                                                                                                 ;
+--------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                         ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.211 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.950      ; 4.242      ;
; -0.161 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.177      ; 4.561      ;
; -0.160 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.170      ; 4.555      ;
; -0.160 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_we_reg       ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.170      ; 4.555      ;
; -0.151 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.124      ; 4.518      ;
; -0.150 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.841      ; 4.194      ;
; -0.150 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.841      ; 4.194      ;
; -0.150 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.841      ; 4.194      ;
; -0.150 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.841      ; 4.194      ;
; -0.150 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.841      ; 4.194      ;
; -0.150 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.841      ; 4.194      ;
; -0.150 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.117      ; 4.512      ;
; -0.150 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_we_reg       ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.117      ; 4.512      ;
; -0.121 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.122      ; 4.546      ;
; -0.120 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.133      ; 4.558      ;
; -0.120 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.115      ; 4.540      ;
; -0.120 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_we_reg        ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.115      ; 4.540      ;
; -0.119 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.126      ; 4.552      ;
; -0.119 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_we_reg        ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.126      ; 4.552      ;
; -0.114 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.220      ; 4.651      ;
; -0.113 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.213      ; 4.645      ;
; -0.113 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_we_reg       ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.213      ; 4.645      ;
; -0.112 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.950      ; 4.341      ;
; -0.094 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.950      ; 4.359      ;
; -0.064 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.024      ; 4.505      ;
; -0.063 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.017      ; 4.499      ;
; -0.063 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_we_reg       ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.017      ; 4.499      ;
; -0.029 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.950      ; 4.424      ;
; -0.017 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.950      ; 4.436      ;
; -0.003 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.950      ; 4.450      ;
; 0.019  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.950      ; 4.472      ;
; 0.022  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[8]                                                                                             ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.465      ; 3.729      ;
; 0.022  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[9]                                                                                             ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.465      ; 3.729      ;
; 0.022  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[10]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.465      ; 3.729      ;
; 0.022  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[11]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.465      ; 3.729      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[1]                                                                                             ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.495      ; 3.761      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[2]                                                                                             ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.495      ; 3.761      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[3]                                                                                             ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.495      ; 3.761      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[4]                                                                                             ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.495      ; 3.761      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[5]                                                                                             ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.495      ; 3.761      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[6]                                                                                             ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.495      ; 3.761      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[7]                                                                                             ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.495      ; 3.761      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[12]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.495      ; 3.761      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[13]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.495      ; 3.761      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[14]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.495      ; 3.761      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[15]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.495      ; 3.761      ;
; 0.026  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.908      ; 4.437      ;
; 0.040  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[36]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 4.029      ; 4.311      ;
; 0.040  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[37]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 4.029      ; 4.311      ;
; 0.040  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[38]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 4.029      ; 4.311      ;
; 0.040  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[39]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 4.029      ; 4.311      ;
; 0.054  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_we_reg       ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 4.170      ; 4.269      ;
; 0.058  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_we_reg        ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.115      ; 4.718      ;
; 0.066  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[28]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 4.014      ; 4.322      ;
; 0.066  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[29]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 4.014      ; 4.322      ;
; 0.067  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.044      ; 4.656      ;
; 0.068  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.037      ; 4.650      ;
; 0.068  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_we_reg       ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.037      ; 4.650      ;
; 0.092  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 4.124      ; 4.261      ;
; 0.095  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 4.117      ; 4.257      ;
; 0.095  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_we_reg       ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 4.117      ; 4.257      ;
; 0.103  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[30]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.938      ; 4.283      ;
; 0.103  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[31]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.938      ; 4.283      ;
; 0.103  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[32]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.938      ; 4.283      ;
; 0.103  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[33]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.938      ; 4.283      ;
; 0.103  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[34]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.938      ; 4.283      ;
; 0.105  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[35]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.988      ; 4.335      ;
; 0.105  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[16]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.444      ; 3.791      ;
; 0.105  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[17]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.444      ; 3.791      ;
; 0.105  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[18]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.444      ; 3.791      ;
; 0.105  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[19]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.444      ; 3.791      ;
; 0.105  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[20]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.444      ; 3.791      ;
; 0.105  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[21]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.444      ; 3.791      ;
; 0.105  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[22]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.444      ; 3.791      ;
; 0.105  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[23]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.444      ; 3.791      ;
; 0.105  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[24]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.444      ; 3.791      ;
; 0.105  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[25]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.444      ; 3.791      ;
; 0.105  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[26]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.444      ; 3.791      ;
; 0.105  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[27]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.444      ; 3.791      ;
; 0.105  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[28]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.444      ; 3.791      ;
; 0.105  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[29]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.444      ; 3.791      ;
; 0.105  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[30]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.444      ; 3.791      ;
; 0.112  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[44]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 4.090      ; 4.444      ;
; 0.112  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[45]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 4.090      ; 4.444      ;
; 0.112  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[46]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 4.090      ; 4.444      ;
; 0.112  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[47]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 4.090      ; 4.444      ;
; 0.113  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 4.177      ; 4.335      ;
; 0.116  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 4.170      ; 4.331      ;
; 0.118  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[24]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.968      ; 4.328      ;
; 0.118  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[25]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.968      ; 4.328      ;
; 0.118  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[26]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.968      ; 4.328      ;
; 0.118  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[27]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.968      ; 4.328      ;
; 0.130  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 4.024      ; 4.199      ;
; 0.133  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 4.017      ; 4.195      ;
; 0.133  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_we_reg       ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 4.017      ; 4.195      ;
; 0.136  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[6]                                                                                            ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.968      ; 4.346      ;
; 0.136  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[7]                                                                                            ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.968      ; 4.346      ;
; 0.138  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[44]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.584      ; 3.964      ;
; 0.138  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[45]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.584      ; 3.964      ;
; 0.138  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[46]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.584      ; 3.964      ;
+--------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                               ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                          ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.032 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]   ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.503      ; 1.277      ;
; 0.133 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]     ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.368      ; 1.243      ;
; 0.137 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.569      ; 1.448      ;
; 0.143 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]   ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.569      ; 1.454      ;
; 0.167 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.569      ; 1.478      ;
; 0.167 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]   ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.569      ; 1.478      ;
; 0.167 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]   ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.428      ; 1.337      ;
; 0.183 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]   ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.503      ; 1.428      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]   ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.472      ; 1.400      ;
; 0.188 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]     ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.299      ; 1.229      ;
; 0.188 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]     ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.299      ; 1.229      ;
; 0.190 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]   ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.472      ; 1.404      ;
; 0.201 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]   ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.503      ; 1.446      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]     ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.299      ; 1.242      ;
; 0.233 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]   ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.503      ; 1.478      ;
; 0.263 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.231      ; 1.236      ;
; 0.277 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.231      ; 1.250      ;
; 0.310 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[3]                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.298      ; 0.820      ;
; 0.310 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]   ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.428      ; 1.480      ;
; 0.331 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]     ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.163      ; 1.236      ;
; 0.333 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]     ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.163      ; 1.238      ;
; 0.336 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]     ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.163      ; 1.241      ;
; 0.337 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]     ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.163      ; 1.242      ;
; 0.341 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]     ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.163      ; 1.246      ;
; 0.376 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[1]                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.230      ; 0.818      ;
; 0.378 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]     ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.299      ; 1.419      ;
; 0.393 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[8][6]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[9][6]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.367      ; 0.972      ;
; 0.394 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[2]                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.230      ; 0.836      ;
; 0.396 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.211      ; 0.819      ;
; 0.438 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[11]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.153      ; 0.803      ;
; 0.440 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.169      ; 0.821      ;
; 0.447 ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[3]                                      ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.367      ; 1.026      ;
; 0.449 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[27]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[27]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.338      ; 0.999      ;
; 0.463 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[6]                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.153      ; 0.828      ;
; 0.466 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.169      ; 0.847      ;
; 0.474 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[35]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[35]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.338      ; 1.024      ;
; 0.475 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.108      ; 0.795      ;
; 0.485 ; agc_nearclip                                                                                                                       ; agc_nearclip                                                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.746      ;
; 0.488 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[28]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[28]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.338      ; 1.038      ;
; 0.493 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.108      ; 0.813      ;
; 0.493 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.108      ; 0.813      ;
; 0.497 ; agc_delaycnt[0]                                                                                                                    ; agc_delaycnt[0]                                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.049      ; 0.758      ;
; 0.511 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[12][1]                                                                             ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][2]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.054      ; 0.777      ;
; 0.513 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][1]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.053      ; 0.778      ;
; 0.515 ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.100      ; 0.827      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.794      ;
; 0.524 ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][2]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][2]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.057      ; 0.793      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7]  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.056      ; 0.793      ;
; 0.525 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10] ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.058      ; 0.795      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce[1]'                                                                                                                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 0.746      ;
; 0.455 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.746      ;
; 0.521 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.450      ; 1.225      ;
; 0.522 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.450      ; 1.226      ;
; 0.529 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 0.821      ;
; 0.554 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.450      ; 1.258      ;
; 0.572 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.458      ; 1.284      ;
; 0.576 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.450      ; 1.280      ;
; 0.663 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.954      ;
; 0.670 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.961      ;
; 0.683 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 0.975      ;
; 0.695 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 0.986      ;
; 0.722 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.088      ; 1.022      ;
; 0.722 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 1.014      ;
; 0.722 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 1.014      ;
; 0.739 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.030      ;
; 0.757 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.048      ;
; 0.758 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 1.050      ;
; 0.765 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.056      ;
; 0.772 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.450      ; 1.476      ;
; 0.790 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.480      ; 1.524      ;
; 0.791 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 1.083      ;
; 0.794 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.480      ; 1.528      ;
; 0.799 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.110      ; 1.121      ;
; 0.801 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 1.093      ;
; 0.807 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.454      ; 1.515      ;
; 0.815 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.454      ; 1.523      ;
; 0.819 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.480      ; 1.553      ;
; 0.821 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 1.113      ;
; 0.825 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.454      ; 1.533      ;
; 0.828 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.459      ; 1.541      ;
; 0.833 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.451      ; 1.538      ;
; 0.835 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.454      ; 1.543      ;
; 0.840 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 1.132      ;
; 0.841 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.451      ; 1.546      ;
; 0.846 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.451      ; 1.551      ;
; 0.854 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.451      ; 1.559      ;
; 0.859 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 1.151      ;
; 0.860 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.480      ; 1.594      ;
; 0.862 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.446      ; 1.562      ;
; 0.865 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.449      ; 1.568      ;
; 0.872 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.462      ; 1.588      ;
; 0.873 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.451      ; 1.578      ;
; 0.878 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.446      ; 1.578      ;
; 0.894 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.185      ;
; 0.896 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.448      ; 1.598      ;
; 0.902 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.449      ; 1.605      ;
; 0.903 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.449      ; 1.606      ;
; 0.905 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.448      ; 1.607      ;
; 0.906 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.446      ; 1.606      ;
; 0.912 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.203      ;
; 0.914 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.458      ; 1.626      ;
; 0.931 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.448      ; 1.633      ;
; 0.943 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.442      ; 1.639      ;
; 0.945 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.446      ; 1.645      ;
; 0.947 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 1.239      ;
; 0.950 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.442      ; 1.646      ;
; 0.954 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.457      ; 1.665      ;
; 0.960 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.456      ; 1.670      ;
; 0.963 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.254      ;
; 0.973 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.481      ; 1.708      ;
; 0.982 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.481      ; 1.717      ;
; 0.985 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.454      ; 1.693      ;
; 0.997 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.450      ; 1.701      ;
; 1.009 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.078      ; 1.299      ;
; 1.013 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.304      ;
; 1.016 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 1.308      ;
; 1.024 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.480      ; 1.758      ;
; 1.032 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 1.324      ;
; 1.043 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.334      ;
; 1.045 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.450      ; 1.749      ;
; 1.053 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.480      ; 1.787      ;
; 1.064 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.449      ; 1.767      ;
; 1.071 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.449      ; 1.774      ;
; 1.073 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.448      ; 1.775      ;
; 1.074 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.079      ; 1.365      ;
; 1.081 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.459      ; 1.794      ;
; 1.082 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.479      ; 1.815      ;
; 1.093 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.481      ; 1.828      ;
; 1.098 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.110      ; 1.420      ;
; 1.098 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 1.390      ;
; 1.099 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.110      ; 1.421      ;
; 1.101 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.078      ; 1.391      ;
; 1.107 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.479      ; 1.840      ;
; 1.107 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.450      ; 1.811      ;
; 1.108 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.450      ; 1.812      ;
; 1.114 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.080      ; 1.406      ;
; 1.119 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.110      ; 1.441      ;
; 1.128 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.481      ; 1.863      ;
; 1.129 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.449      ; 1.832      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk_10mhz'                                                                                                                                               ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.455 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.455 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.746      ;
; 0.467 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.758      ;
; 0.512 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.803      ;
; 0.515 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.806      ;
; 0.699 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.990      ;
; 0.700 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.991      ;
; 0.701 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.992      ;
; 0.702 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.993      ;
; 0.702 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.993      ;
; 0.703 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 0.994      ;
; 0.737 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.737 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.028      ;
; 0.738 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.738 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.029      ;
; 0.739 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.739 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.030      ;
; 0.740 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.740 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.031      ;
; 0.741 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.741 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.032      ;
; 0.742 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.742 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.033      ;
; 0.743 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.034      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.745 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.036      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.747 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.038      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.748 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.039      ;
; 0.749 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.040      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.041      ;
; 0.750 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.041      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.751 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.042      ;
; 0.752 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.043      ;
; 0.764 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.055      ;
; 0.765 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.056      ;
; 0.766 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.057      ;
; 0.767 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.058      ;
; 0.768 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.059      ;
; 0.768 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.059      ;
; 0.801 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.092      ;
; 0.811 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.102      ;
; 0.816 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.107      ;
; 0.817 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.108      ;
; 0.822 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.113      ;
; 0.822 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.113      ;
; 0.830 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.121      ;
; 0.875 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.097      ; 1.184      ;
; 0.891 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.097      ; 1.200      ;
; 0.891 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.182      ;
; 0.909 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.200      ;
; 0.910 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.201      ;
; 0.916 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.207      ;
; 0.918 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.209      ;
; 0.929 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|sclk                            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.220      ;
; 0.954 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.246      ;
; 0.965 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.256      ;
; 0.970 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.261      ;
; 0.971 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.262      ;
; 1.010 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.301      ;
; 1.015 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.306      ;
; 1.022 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.313      ;
; 1.022 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.313      ;
; 1.049 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.340      ;
; 1.091 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.080      ; 1.383      ;
; 1.092 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.092 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.383      ;
; 1.093 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.093 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.384      ;
; 1.094 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.094 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.094 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.385      ;
; 1.095 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.386      ;
; 1.095 ; counter[21]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.386      ;
; 1.101 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
; 1.101 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.079      ; 1.392      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_ce[0]'                                                                                                                                                                                                                                                                                           ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.049      ; 0.746      ;
; 0.511 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 0.779      ;
; 0.542 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 0.810      ;
; 0.546 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 0.814      ;
; 0.546 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 0.814      ;
; 0.548 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.282      ; 1.042      ;
; 0.562 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.053      ; 0.827      ;
; 0.567 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 0.835      ;
; 0.568 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 0.836      ;
; 0.640 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.355      ; 1.249      ;
; 0.649 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 0.917      ;
; 0.705 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.282      ; 1.199      ;
; 0.723 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 0.991      ;
; 0.730 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.282      ; 1.224      ;
; 0.753 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.551      ; 1.558      ;
; 0.755 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.053      ; 1.020      ;
; 0.757 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.551      ; 1.562      ;
; 0.763 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 1.031      ;
; 0.780 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 1.048      ;
; 0.789 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.181      ; 1.224      ;
; 0.800 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.053      ; 1.065      ;
; 0.803 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.053      ; 1.068      ;
; 0.807 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.181      ; 1.242      ;
; 0.812 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.354      ; 1.378      ;
; 0.813 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 1.081      ;
; 0.820 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.551      ; 1.625      ;
; 0.832 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 1.100      ;
; 0.833 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 1.101      ;
; 0.834 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 1.102      ;
; 0.836 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 1.104      ;
; 0.837 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.181      ; 1.272      ;
; 0.846 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.282      ; 1.340      ;
; 0.848 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.181      ; 1.283      ;
; 0.872 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 1.140      ;
; 0.880 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.491      ; 1.625      ;
; 0.881 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.354      ; 1.447      ;
; 0.884 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.522      ; 1.660      ;
; 0.901 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 1.169      ;
; 0.903 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 1.171      ;
; 0.925 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 1.193      ;
; 0.942 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.377      ; 1.573      ;
; 0.951 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.315      ; 1.520      ;
; 0.953 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.348      ; 1.555      ;
; 0.954 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.377      ; 1.585      ;
; 0.972 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.317      ; 1.543      ;
; 0.976 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.315      ; 1.545      ;
; 0.978 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.348      ; 1.580      ;
; 0.984 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.350      ; 1.588      ;
; 0.986 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.350      ; 1.590      ;
; 0.987 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.315      ; 1.556      ;
; 0.999 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.377      ; 1.630      ;
; 1.006 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 1.274      ;
; 1.006 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.355      ; 1.615      ;
; 1.013 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.315      ; 1.582      ;
; 1.028 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.348      ; 1.630      ;
; 1.030 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.354      ; 1.596      ;
; 1.031 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.180      ; 1.423      ;
; 1.034 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.317      ; 1.605      ;
; 1.037 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.317      ; 1.608      ;
; 1.037 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.322      ; 1.613      ;
; 1.053 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.317      ; 1.624      ;
; 1.053 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.315      ; 1.622      ;
; 1.057 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.315      ; 1.626      ;
; 1.068 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.315      ; 1.637      ;
; 1.086 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 1.354      ;
; 1.087 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.489      ; 1.830      ;
; 1.088 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.315      ; 1.657      ;
; 1.093 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.266      ; 1.613      ;
; 1.099 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.282      ; 1.593      ;
; 1.100 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.355      ; 1.709      ;
; 1.110 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.282      ; 1.604      ;
; 1.126 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.543      ; 1.923      ;
; 1.135 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.176      ; 1.565      ;
; 1.141 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.355      ; 1.750      ;
; 1.143 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.176      ; 1.573      ;
; 1.149 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.181      ; 1.584      ;
; 1.155 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.522      ; 1.931      ;
; 1.160 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.176      ; 1.590      ;
; 1.162 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; -0.030     ; 1.344      ;
; 1.162 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.486      ; 1.902      ;
; 1.164 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.141      ; 1.559      ;
; 1.166 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.148      ; 1.568      ;
; 1.171 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.056      ; 1.439      ;
; 1.173 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.141      ; 1.568      ;
; 1.176 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.491      ; 1.921      ;
; 1.177 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.489      ; 1.920      ;
; 1.177 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.282      ; 1.671      ;
; 1.188 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.148      ; 1.590      ;
; 1.190 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.489      ; 1.933      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.496 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.918      ; 1.223      ;
; 0.505 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.919      ; 1.233      ;
; 0.515 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.920      ; 1.244      ;
; 0.544 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.920      ; 1.273      ;
; 0.550 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.920      ; 1.279      ;
; 0.550 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.920      ; 1.279      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.918      ; 1.278      ;
; 0.564 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.920      ; 1.293      ;
; 0.591 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.920      ; 1.320      ;
; 0.609 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.919      ; 1.337      ;
; 0.614 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.916      ; 1.339      ;
; 0.619 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.916      ; 1.344      ;
; 0.630 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.793      ; 1.232      ;
; 0.632 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.793      ; 1.234      ;
; 0.634 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.916      ; 1.359      ;
; 0.635 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.116      ; 0.993      ;
; 0.635 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.919      ; 1.363      ;
; 0.636 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.116      ; 0.994      ;
; 0.638 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.919      ; 1.366      ;
; 0.638 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.919      ; 1.366      ;
; 0.638 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.919      ; 1.366      ;
; 0.662 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.793      ; 1.264      ;
; 0.679 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.916      ; 1.404      ;
; 0.688 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.793      ; 1.290      ;
; 0.699 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.793      ; 1.301      ;
; 0.712 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.794      ; 1.315      ;
; 0.719 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.794      ; 1.322      ;
; 0.721 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.794      ; 1.324      ;
; 0.740 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.691      ; 1.240      ;
; 0.752 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.918      ; 1.479      ;
; 0.802 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.794      ; 1.405      ;
; 0.804 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.918      ; 1.531      ;
; 0.806 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.916      ; 1.531      ;
; 0.811 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.918      ; 1.538      ;
; 0.815 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.916      ; 1.540      ;
; 0.818 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.918      ; 1.545      ;
; 0.819 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.918      ; 1.546      ;
; 0.819 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.918      ; 1.546      ;
; 0.820 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.693      ; 1.322      ;
; 0.821 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.918      ; 1.548      ;
; 0.824 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.916      ; 1.549      ;
; 0.830 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.693      ; 1.332      ;
; 0.830 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.918      ; 1.557      ;
; 0.837 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.918      ; 1.564      ;
; 0.840 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.916      ; 1.565      ;
; 0.840 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.918      ; 1.567      ;
; 0.852 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.919      ; 1.580      ;
; 0.852 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.918      ; 1.579      ;
; 0.863 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.918      ; 1.590      ;
; 0.873 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.918      ; 1.600      ;
; 0.874 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.916      ; 1.599      ;
; 0.878 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.916      ; 1.603      ;
; 0.886 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.916      ; 1.611      ;
; 0.892 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.916      ; 1.617      ;
; 0.894 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.916      ; 1.619      ;
; 0.896 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.918      ; 1.623      ;
; 0.898 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.916      ; 1.623      ;
; 0.900 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.916      ; 1.625      ;
; 0.921 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.916      ; 1.646      ;
; 0.937 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.793      ; 1.539      ;
; 0.951 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.794      ; 1.554      ;
; 0.955 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.794      ; 1.558      ;
; 0.964 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.794      ; 1.567      ;
; 0.987 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.793      ; 1.589      ;
; 1.072 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.920      ; 1.801      ;
; 1.231 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.691      ; 1.731      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.729 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.229      ; 1.200      ;
; 0.746 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.230      ; 1.218      ;
; 0.775 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.230      ; 1.247      ;
; 0.779 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.229      ; 1.250      ;
; 0.782 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.229      ; 1.253      ;
; 0.785 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.229      ; 1.256      ;
; 0.789 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.227      ; 1.258      ;
; 0.798 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.227      ; 1.267      ;
; 0.832 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.166      ; 1.240      ;
; 0.899 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.335      ; 1.476      ;
; 0.905 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.229      ; 1.376      ;
; 0.907 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.335      ; 1.484      ;
; 0.921 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.335      ; 1.498      ;
; 0.925 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.335      ; 1.502      ;
; 0.931 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.356      ; 1.529      ;
; 0.933 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.335      ; 1.510      ;
; 0.938 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.356      ; 1.536      ;
; 0.941 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.356      ; 1.539      ;
; 0.942 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.255      ; 1.439      ;
; 0.954 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.356      ; 1.552      ;
; 0.959 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 0.999      ;
; 0.961 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.255      ; 1.458      ;
; 0.963 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.230      ; 1.435      ;
; 0.963 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.230      ; 1.435      ;
; 0.967 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.255      ; 1.464      ;
; 0.968 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.229      ; 1.439      ;
; 0.972 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.229      ; 1.443      ;
; 0.975 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.267      ; 1.484      ;
; 0.985 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.206      ; 1.000      ;
; 0.995 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.300     ; 0.937      ;
; 0.997 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.267      ; 1.506      ;
; 0.998 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.255      ; 1.495      ;
; 0.999 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.230      ; 1.471      ;
; 1.005 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.206      ; 1.020      ;
; 1.007 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.206      ; 1.022      ;
; 1.007 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.227      ; 1.476      ;
; 1.011 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.206      ; 1.026      ;
; 1.015 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.206      ; 1.030      ;
; 1.025 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.252      ; 1.519      ;
; 1.026 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.230      ; 1.498      ;
; 1.027 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.267      ; 1.536      ;
; 1.028 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.255      ; 1.525      ;
; 1.034 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.206      ; 1.049      ;
; 1.050 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.300     ; 0.992      ;
; 1.052 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.267      ; 1.561      ;
; 1.060 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.230      ; 1.532      ;
; 1.062 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.270      ; 1.574      ;
; 1.064 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.126      ; 0.999      ;
; 1.068 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.335      ; 1.645      ;
; 1.073 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.141      ; 1.023      ;
; 1.080 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.141      ; 1.030      ;
; 1.080 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.267      ; 1.589      ;
; 1.081 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.126      ; 1.016      ;
; 1.088 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.141      ; 1.038      ;
; 1.088 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.126      ; 1.023      ;
; 1.088 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.227      ; 1.557      ;
; 1.095 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.101      ; 1.005      ;
; 1.102 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.141      ; 1.052      ;
; 1.106 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.141      ; 1.056      ;
; 1.111 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.141      ; 1.061      ;
; 1.112 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.101      ; 1.022      ;
; 1.118 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.101      ; 1.028      ;
; 1.122 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.126      ; 1.057      ;
; 1.148 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.101      ; 1.058      ;
; 1.158 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.101      ; 1.068      ;
; 1.160 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.101      ; 1.070      ;
; 1.205 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.332      ; 1.779      ;
; 1.248 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 1.288      ;
; 1.263 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 1.303      ;
; 1.276 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.267      ; 1.785      ;
; 1.292 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.206      ; 1.307      ;
; 1.292 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.231      ; 1.332      ;
; 1.306 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.228      ; 1.343      ;
; 1.313 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.228      ; 1.350      ;
; 1.325 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.206      ; 1.340      ;
; 1.327 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.228      ; 1.364      ;
; 1.332 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.126      ; 1.267      ;
; 1.337 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.126      ; 1.272      ;
; 1.346 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.141      ; 1.296      ;
; 1.351 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.191      ; 1.351      ;
; 1.353 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.191      ; 1.353      ;
; 1.355 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.191      ; 1.355      ;
; 1.356 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.203      ; 1.368      ;
; 1.364 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.228      ; 1.401      ;
; 1.367 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.191      ; 1.367      ;
; 1.374 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.191      ; 1.374      ;
; 1.382 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.126      ; 1.317      ;
; 1.398 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.126      ; 1.333      ;
; 1.403 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.129      ; 1.341      ;
; 1.411 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.129      ; 1.349      ;
; 1.420 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.129      ; 1.358      ;
; 1.421 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.129      ; 1.359      ;
; 1.435 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.126      ; 1.370      ;
; 1.439 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.126      ; 1.374      ;
; 1.440 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.129      ; 1.378      ;
; 1.442 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.104      ; 1.355      ;
; 1.443 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.129      ; 1.381      ;
; 1.447 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.335      ; 2.024      ;
; 1.448 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.126      ; 1.383      ;
; 1.455 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.126      ; 1.390      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spi_ce[0]'                                                                                                                                                                                                             ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.365 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.484      ; 5.255      ;
; -4.365 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.484      ; 5.255      ;
; -4.365 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.484      ; 5.255      ;
; -4.365 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.484      ; 5.255      ;
; -4.334 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.527      ; 5.267      ;
; -4.334 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.527      ; 5.267      ;
; -4.334 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.527      ; 5.267      ;
; -4.334 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.527      ; 5.267      ;
; -4.284 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.574      ; 5.264      ;
; -4.284 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.574      ; 5.264      ;
; -4.284 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.574      ; 5.264      ;
; -4.284 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.574      ; 5.264      ;
; -4.280 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.580      ; 5.266      ;
; -4.280 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.580      ; 5.266      ;
; -4.280 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.580      ; 5.266      ;
; -4.280 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.580      ; 5.266      ;
; -4.249 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.607      ; 5.262      ;
; -4.249 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.607      ; 5.262      ;
; -4.249 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.607      ; 5.262      ;
; -4.249 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.607      ; 5.262      ;
; -4.240 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.612      ; 5.258      ;
; -4.240 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.612      ; 5.258      ;
; -4.240 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.612      ; 5.258      ;
; -4.240 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.612      ; 5.258      ;
; -4.228 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.491      ; 5.257      ;
; -4.197 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.534      ; 5.269      ;
; -4.147 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.581      ; 5.266      ;
; -4.143 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.587      ; 5.268      ;
; -4.112 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.614      ; 5.264      ;
; -4.105 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.737      ; 5.248      ;
; -4.105 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.737      ; 5.248      ;
; -4.105 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.737      ; 5.248      ;
; -4.105 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.737      ; 5.248      ;
; -4.103 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.619      ; 5.260      ;
; -4.099 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.740      ; 5.245      ;
; -4.099 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.740      ; 5.245      ;
; -4.099 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.740      ; 5.245      ;
; -4.099 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.740      ; 5.245      ;
; -4.093 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.742      ; 5.241      ;
; -4.093 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.742      ; 5.241      ;
; -4.093 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.742      ; 5.241      ;
; -4.093 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.742      ; 5.241      ;
; -4.064 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.772      ; 5.242      ;
; -4.064 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.772      ; 5.242      ;
; -4.064 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.772      ; 5.242      ;
; -4.064 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.772      ; 5.242      ;
; -4.047 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.792      ; 5.245      ;
; -4.047 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.792      ; 5.245      ;
; -4.047 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.792      ; 5.245      ;
; -4.047 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.792      ; 5.245      ;
; -4.039 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.800      ; 5.245      ;
; -4.039 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.800      ; 5.245      ;
; -4.039 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.800      ; 5.245      ;
; -4.039 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.800      ; 5.245      ;
; -3.968 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.744      ; 5.250      ;
; -3.962 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.747      ; 5.247      ;
; -3.956 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.749      ; 5.243      ;
; -3.927 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.779      ; 5.244      ;
; -3.910 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.799      ; 5.247      ;
; -3.909 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.347      ; 4.747      ;
; -3.902 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.807      ; 5.247      ;
; -3.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.393      ; 4.740      ;
; -3.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.393      ; 4.740      ;
; -3.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.393      ; 4.740      ;
; -3.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.393      ; 4.740      ;
; -3.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.393      ; 4.740      ;
; -3.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.393      ; 4.740      ;
; -3.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.393      ; 4.740      ;
; -3.812 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.423      ; 4.726      ;
; -3.812 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.423      ; 4.726      ;
; -3.812 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.423      ; 4.726      ;
; -3.812 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.423      ; 4.726      ;
; -3.682 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.567      ; 4.740      ;
; -3.682 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.567      ; 4.740      ;
; -3.682 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.567      ; 4.740      ;
; -3.682 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.567      ; 4.740      ;
; -3.682 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.567      ; 4.740      ;
; -3.682 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.567      ; 4.740      ;
; -3.682 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.567      ; 4.740      ;
; -3.682 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.567      ; 4.740      ;
; -3.682 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.567      ; 4.740      ;
; -3.682 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.567      ; 4.740      ;
; -3.682 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.567      ; 4.740      ;
; -3.611 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.625      ; 4.727      ;
; -3.611 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.625      ; 4.727      ;
; -3.611 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.625      ; 4.727      ;
; -3.611 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.625      ; 4.727      ;
; -3.611 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.625      ; 4.727      ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spi_sck'                                                                                                                     ;
+--------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.256 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.478     ; 4.769      ;
; -4.256 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.478     ; 4.769      ;
; -4.256 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.478     ; 4.769      ;
; -4.256 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.478     ; 4.769      ;
; -4.256 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.478     ; 4.769      ;
; -4.256 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.478     ; 4.769      ;
; -4.256 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[12] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.478     ; 4.769      ;
; -4.256 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[13] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.478     ; 4.769      ;
; -4.256 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[14] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.478     ; 4.769      ;
; -4.256 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[15] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.478     ; 4.769      ;
; -4.256 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[24] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.478     ; 4.769      ;
; -4.256 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[25] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.478     ; 4.769      ;
; -4.256 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[26] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.478     ; 4.769      ;
; -4.248 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[0]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.482     ; 4.757      ;
; -4.248 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.482     ; 4.757      ;
; -4.248 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[27] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.482     ; 4.757      ;
; -4.248 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[28] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.482     ; 4.757      ;
; -4.248 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[29] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.482     ; 4.757      ;
; -4.218 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.441     ; 4.768      ;
; -4.218 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.441     ; 4.768      ;
; -4.218 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.441     ; 4.768      ;
; -4.218 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.441     ; 4.768      ;
; -4.218 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.441     ; 4.768      ;
; -4.218 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.441     ; 4.768      ;
; -4.218 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.441     ; 4.768      ;
; -4.218 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.441     ; 4.768      ;
; -4.218 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.441     ; 4.768      ;
; -4.218 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.441     ; 4.768      ;
; -4.218 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.441     ; 4.768      ;
; -4.218 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.441     ; 4.768      ;
; -4.218 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.441     ; 4.768      ;
; -4.218 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.441     ; 4.768      ;
; -4.218 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.441     ; 4.768      ;
; -4.218 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.441     ; 4.768      ;
; -4.216 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.438     ; 4.769      ;
; -4.216 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.438     ; 4.769      ;
; -4.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[19] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.428     ; 4.758      ;
; -4.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[20] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.428     ; 4.758      ;
; -4.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[21] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.428     ; 4.758      ;
; -4.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[22] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.428     ; 4.758      ;
; -4.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[23] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.428     ; 4.758      ;
; -4.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[30] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.428     ; 4.758      ;
; -4.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[31] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.428     ; 4.758      ;
; -4.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[32] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.428     ; 4.758      ;
; -4.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[33] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.428     ; 4.758      ;
; -4.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[34] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.428     ; 4.758      ;
; -4.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[35] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.428     ; 4.758      ;
; -4.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[36] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.428     ; 4.758      ;
; -4.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[37] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.428     ; 4.758      ;
; -4.195 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[38] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.428     ; 4.758      ;
; -4.187 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.409     ; 4.769      ;
; -4.187 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.409     ; 4.769      ;
; -4.187 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[10] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.409     ; 4.769      ;
; -4.187 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[11] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.409     ; 4.769      ;
; -4.187 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[16] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.409     ; 4.769      ;
; -4.187 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[17] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.409     ; 4.769      ;
; -4.187 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[18] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.409     ; 4.769      ;
; -4.183 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.417     ; 4.757      ;
; -4.183 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.417     ; 4.757      ;
; -4.183 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.417     ; 4.757      ;
; -4.183 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.417     ; 4.757      ;
; -4.183 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[13]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.417     ; 4.757      ;
; -4.183 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.417     ; 4.757      ;
; -4.183 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[15]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.417     ; 4.757      ;
; -4.183 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.417     ; 4.757      ;
; -4.183 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.417     ; 4.757      ;
; -4.183 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.417     ; 4.757      ;
; -4.183 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.417     ; 4.757      ;
; -4.165 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[39] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.386     ; 4.770      ;
; -4.165 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[40] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.386     ; 4.770      ;
; -4.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.372     ; 4.770      ;
; -4.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.372     ; 4.770      ;
; -4.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.372     ; 4.770      ;
; -4.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.372     ; 4.770      ;
; -4.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[24]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.372     ; 4.770      ;
; -4.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[25]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.372     ; 4.770      ;
; -4.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[26]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.372     ; 4.770      ;
; -4.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[27]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.372     ; 4.770      ;
; -4.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[28]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.372     ; 4.770      ;
; -4.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[29]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.372     ; 4.770      ;
; -4.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[30]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.372     ; 4.770      ;
; -4.151 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[31]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.372     ; 4.770      ;
; -3.960 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.296      ; 4.747      ;
; -3.906 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.326      ; 4.723      ;
; -3.906 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.326      ; 4.723      ;
; -3.906 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.326      ; 4.723      ;
; -3.906 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.326      ; 4.723      ;
; -3.881 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.374      ; 4.746      ;
; -3.881 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.374      ; 4.746      ;
; -3.881 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.374      ; 4.746      ;
; -3.881 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.374      ; 4.746      ;
; -3.880 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.355      ; 4.726      ;
; -3.880 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.355      ; 4.726      ;
; -3.880 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.355      ; 4.726      ;
; -3.880 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.355      ; 4.726      ;
; -3.880 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.355      ; 4.726      ;
; -3.880 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.355      ; 4.726      ;
; -3.880 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.355      ; 4.726      ;
; -3.880 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.355      ; 4.726      ;
; -3.880 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.355      ; 4.726      ;
+--------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'spi_ce[1]'                                                                                                                                                                                                               ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.609      ; 5.250      ;
; -4.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.609      ; 5.250      ;
; -4.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.609      ; 5.250      ;
; -4.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.609      ; 5.250      ;
; -4.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.631      ; 5.272      ;
; -4.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.631      ; 5.272      ;
; -4.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.631      ; 5.272      ;
; -4.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.631      ; 5.272      ;
; -4.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.630      ; 5.271      ;
; -4.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.630      ; 5.271      ;
; -4.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.630      ; 5.271      ;
; -4.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.630      ; 5.271      ;
; -4.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.629      ; 5.270      ;
; -4.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.629      ; 5.270      ;
; -4.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.629      ; 5.270      ;
; -4.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.629      ; 5.270      ;
; -4.244 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.612      ; 5.252      ;
; -4.244 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.612      ; 5.252      ;
; -4.244 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.612      ; 5.252      ;
; -4.244 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.612      ; 5.252      ;
; -4.244 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.631      ; 5.271      ;
; -4.244 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.631      ; 5.271      ;
; -4.244 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.631      ; 5.271      ;
; -4.244 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.631      ; 5.271      ;
; -4.243 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.619      ; 5.258      ;
; -4.243 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.619      ; 5.258      ;
; -4.243 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.619      ; 5.258      ;
; -4.243 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.619      ; 5.258      ;
; -4.243 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.620      ; 5.259      ;
; -4.243 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.620      ; 5.259      ;
; -4.243 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.620      ; 5.259      ;
; -4.243 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.620      ; 5.259      ;
; -4.243 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.616      ; 5.255      ;
; -4.243 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.616      ; 5.255      ;
; -4.243 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.616      ; 5.255      ;
; -4.243 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.616      ; 5.255      ;
; -4.243 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.618      ; 5.257      ;
; -4.243 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.618      ; 5.257      ;
; -4.243 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.618      ; 5.257      ;
; -4.243 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.618      ; 5.257      ;
; -4.243 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.621      ; 5.260      ;
; -4.243 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.621      ; 5.260      ;
; -4.243 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.621      ; 5.260      ;
; -4.243 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.621      ; 5.260      ;
; -4.241 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.624      ; 5.261      ;
; -4.241 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.624      ; 5.261      ;
; -4.241 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.624      ; 5.261      ;
; -4.241 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.624      ; 5.261      ;
; -4.108 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.616      ; 5.252      ;
; -4.108 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.638      ; 5.274      ;
; -4.108 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.637      ; 5.273      ;
; -4.108 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.636      ; 5.272      ;
; -4.107 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.619      ; 5.254      ;
; -4.107 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.638      ; 5.273      ;
; -4.106 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.626      ; 5.260      ;
; -4.106 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.627      ; 5.261      ;
; -4.106 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.623      ; 5.257      ;
; -4.106 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.625      ; 5.259      ;
; -4.106 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.628      ; 5.262      ;
; -4.104 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.631      ; 5.263      ;
; -4.005 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.259      ; 4.745      ;
; -4.005 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.259      ; 4.745      ;
; -4.005 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.259      ; 4.745      ;
; -4.005 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.270      ; 4.756      ;
; -4.005 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.270      ; 4.756      ;
; -4.005 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.270      ; 4.756      ;
; -4.005 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.259      ; 4.745      ;
; -4.005 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.270      ; 4.756      ;
; -4.005 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.259      ; 4.745      ;
; -4.005 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.259      ; 4.745      ;
; -4.005 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.259      ; 4.745      ;
; -4.005 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.259      ; 4.745      ;
; -4.005 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.259      ; 4.745      ;
; -4.005 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.270      ; 4.756      ;
; -4.005 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.270      ; 4.756      ;
; -4.005 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.257      ; 4.743      ;
; -4.005 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.257      ; 4.743      ;
; -4.004 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.259      ; 4.744      ;
; -4.004 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.259      ; 4.744      ;
; -4.004 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.259      ; 4.744      ;
; -4.004 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.258      ; 4.743      ;
; -4.004 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.258      ; 4.743      ;
; -4.004 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.258      ; 4.743      ;
; -4.004 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.258      ; 4.743      ;
; -4.004 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.259      ; 4.744      ;
; -4.004 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.259      ; 4.744      ;
; -4.004 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.259      ; 4.744      ;
; -4.004 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.259      ; 4.744      ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'clk_10mhz'                                                                                                                 ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.830 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.082     ; 4.749      ;
; -3.830 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.082     ; 4.749      ;
; -3.830 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.082     ; 4.749      ;
; -3.830 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.082     ; 4.749      ;
; -3.830 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.082     ; 4.749      ;
; -3.830 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.082     ; 4.749      ;
; -3.830 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.082     ; 4.749      ;
; -3.830 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.081     ; 4.750      ;
; -3.830 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.081     ; 4.750      ;
; -3.817 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.083     ; 4.735      ;
; -3.817 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.083     ; 4.735      ;
; -3.817 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.083     ; 4.735      ;
; -3.817 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.083     ; 4.735      ;
; -3.817 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.083     ; 4.735      ;
; -3.817 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.083     ; 4.735      ;
; -3.395 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; 0.354      ; 4.750      ;
; -3.395 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; 0.354      ; 4.750      ;
; -3.394 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; 0.354      ; 4.749      ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'ad9866_clk'                                                                                                                                                                                                               ;
+--------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.933 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[15]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.426      ; 5.265      ;
; -2.933 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[14]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.426      ; 5.265      ;
; -2.933 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[13]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.426      ; 5.265      ;
; -2.933 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[12]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.426      ; 5.265      ;
; -2.915 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[23]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.436      ; 5.257      ;
; -2.915 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[22]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.436      ; 5.257      ;
; -2.915 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[21]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.436      ; 5.257      ;
; -2.915 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[20]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.436      ; 5.257      ;
; -2.899 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[27]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.450      ; 5.255      ;
; -2.899 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[26]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.450      ; 5.255      ;
; -2.899 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[25]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.450      ; 5.255      ;
; -2.899 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[24]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.450      ; 5.255      ;
; -2.899 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[3]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.446      ; 5.251      ;
; -2.899 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[2]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.446      ; 5.251      ;
; -2.899 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[1]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.446      ; 5.251      ;
; -2.899 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[0]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.446      ; 5.251      ;
; -2.884 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[31]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.475      ; 5.265      ;
; -2.884 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[30]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.475      ; 5.265      ;
; -2.884 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[29]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.475      ; 5.265      ;
; -2.884 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[28]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.475      ; 5.265      ;
; -2.857 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[11]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.486      ; 5.249      ;
; -2.857 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[10]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.486      ; 5.249      ;
; -2.857 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[9]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.486      ; 5.249      ;
; -2.857 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[8]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.486      ; 5.249      ;
; -2.840 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[7]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.517      ; 5.263      ;
; -2.840 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[6]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.517      ; 5.263      ;
; -2.840 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[5]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.517      ; 5.263      ;
; -2.840 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[4]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.517      ; 5.263      ;
; -2.801 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[19]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.539      ; 5.246      ;
; -2.801 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[18]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.539      ; 5.246      ;
; -2.801 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[17]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.539      ; 5.246      ;
; -2.801 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[16]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.539      ; 5.246      ;
; -2.796 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~portb_address_reg0    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.433      ; 5.267      ;
; -2.778 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~portb_address_reg0    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.443      ; 5.259      ;
; -2.762 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~portb_address_reg0    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.457      ; 5.257      ;
; -2.762 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~portb_address_reg0     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.453      ; 5.253      ;
; -2.747 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~portb_address_reg0    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.482      ; 5.267      ;
; -2.720 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~portb_address_reg0     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.493      ; 5.251      ;
; -2.703 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~portb_address_reg0     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.524      ; 5.265      ;
; -2.664 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~portb_address_reg0    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.546      ; 5.248      ;
; -2.309 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                       ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.447      ; 4.747      ;
; -2.309 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                       ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.447      ; 4.747      ;
; -2.309 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                       ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.447      ; 4.747      ;
; -2.309 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                       ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.447      ; 4.747      ;
; -2.305 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.444      ; 4.740      ;
; -2.305 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.444      ; 4.740      ;
; -2.305 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.444      ; 4.740      ;
; -2.305 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.444      ; 4.740      ;
; -2.301 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[10]                                                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.437      ; 4.729      ;
; -2.295 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.455      ; 4.741      ;
; -2.295 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.455      ; 4.741      ;
; -2.295 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.455      ; 4.741      ;
; -2.295 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.455      ; 4.741      ;
; -2.261 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.503      ; 4.755      ;
; -2.261 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.503      ; 4.755      ;
; -2.261 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]                ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.505      ; 4.757      ;
; -2.261 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]                ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.505      ; 4.757      ;
; -2.261 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[11]                                                ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.505      ; 4.757      ;
; -2.261 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[10]                                                ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.505      ; 4.757      ;
; -2.261 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[9]                                                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.505      ; 4.757      ;
; -2.261 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[8]                                                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.505      ; 4.757      ;
; -2.261 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[7]                                                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.505      ; 4.757      ;
; -2.261 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[6]                                                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.505      ; 4.757      ;
; -2.261 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[5]                                                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.505      ; 4.757      ;
; -2.261 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[4]                                                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.505      ; 4.757      ;
; -2.259 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.507      ; 4.757      ;
; -2.259 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.507      ; 4.757      ;
; -2.259 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.507      ; 4.757      ;
; -2.259 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.507      ; 4.757      ;
; -2.259 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.507      ; 4.757      ;
; -2.258 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.508      ; 4.757      ;
; -2.258 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.508      ; 4.757      ;
; -2.258 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.508      ; 4.757      ;
; -2.258 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.508      ; 4.757      ;
; -2.257 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.508      ; 4.756      ;
; -2.257 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.508      ; 4.756      ;
; -2.255 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.501      ; 4.747      ;
; -2.255 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.501      ; 4.747      ;
; -2.255 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                          ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.501      ; 4.747      ;
; -2.255 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[5]                                                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.501      ; 4.747      ;
; -2.255 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[4]                                                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.501      ; 4.747      ;
; -2.255 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[2]                                                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.501      ; 4.747      ;
; -2.255 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[1]                                                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.501      ; 4.747      ;
; -2.250 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.515      ; 4.756      ;
; -2.250 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6] ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.515      ; 4.756      ;
; -2.250 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.515      ; 4.756      ;
; -2.250 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7] ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.515      ; 4.756      ;
; -2.244 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.515      ; 4.750      ;
; -2.244 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                       ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.515      ; 4.750      ;
; -2.244 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[0]                                                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.515      ; 4.750      ;
; -2.244 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.515      ; 4.750      ;
; -2.240 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.519      ; 4.750      ;
; -2.240 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.519      ; 4.750      ;
; -2.240 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.519      ; 4.750      ;
; -2.240 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.519      ; 4.750      ;
; -2.230 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.533      ; 4.754      ;
; -2.230 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.533      ; 4.754      ;
; -2.230 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.533      ; 4.754      ;
; -2.230 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.533      ; 4.754      ;
; -2.224 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                       ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.532      ; 4.747      ;
+--------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'ad9866_clk'                                                                                                                                                                                                                ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.224 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.934      ; 4.400      ;
; 2.224 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.934      ; 4.400      ;
; 2.224 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.934      ; 4.400      ;
; 2.224 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.934      ; 4.400      ;
; 2.224 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.934      ; 4.400      ;
; 2.224 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.934      ; 4.400      ;
; 2.224 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.934      ; 4.400      ;
; 2.224 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.934      ; 4.400      ;
; 2.231 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.908      ; 4.381      ;
; 2.231 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.908      ; 4.381      ;
; 2.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.895      ; 4.382      ;
; 2.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.895      ; 4.382      ;
; 2.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.895      ; 4.382      ;
; 2.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.895      ; 4.382      ;
; 2.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.895      ; 4.382      ;
; 2.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.895      ; 4.382      ;
; 2.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.895      ; 4.382      ;
; 2.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.895      ; 4.382      ;
; 2.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.895      ; 4.382      ;
; 2.245 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.895      ; 4.382      ;
; 2.258 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.882      ; 4.382      ;
; 2.274 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.865      ; 4.381      ;
; 2.274 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[11]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.865      ; 4.381      ;
; 2.274 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[9]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.865      ; 4.381      ;
; 2.275 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.880      ; 4.397      ;
; 2.277 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.870      ; 4.389      ;
; 2.287 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[3]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.868      ; 4.397      ;
; 2.287 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[2]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.868      ; 4.397      ;
; 2.287 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[4]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.868      ; 4.397      ;
; 2.287 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.868      ; 4.397      ;
; 2.288 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.855      ; 4.385      ;
; 2.288 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.855      ; 4.385      ;
; 2.288 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.855      ; 4.385      ;
; 2.290 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.869      ; 4.401      ;
; 2.290 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.869      ; 4.401      ;
; 2.290 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.869      ; 4.401      ;
; 2.290 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.869      ; 4.401      ;
; 2.290 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.869      ; 4.401      ;
; 2.290 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.869      ; 4.401      ;
; 2.290 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.869      ; 4.401      ;
; 2.290 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.869      ; 4.401      ;
; 2.293 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.871      ; 4.406      ;
; 2.293 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[3]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.871      ; 4.406      ;
; 2.293 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[0]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.871      ; 4.406      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.870      ; 4.413      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.870      ; 4.413      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                         ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.870      ; 4.413      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[3]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.870      ; 4.413      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[2]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.870      ; 4.413      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[1]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.870      ; 4.413      ;
; 2.301 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[0]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.870      ; 4.413      ;
; 2.304 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.864      ; 4.410      ;
; 2.304 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.864      ; 4.410      ;
; 2.304 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.864      ; 4.410      ;
; 2.304 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.864      ; 4.410      ;
; 2.304 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.864      ; 4.410      ;
; 2.304 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.864      ; 4.410      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.829      ; 4.382      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.829      ; 4.382      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.829      ; 4.382      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.829      ; 4.382      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.829      ; 4.382      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.829      ; 4.382      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.829      ; 4.382      ;
; 2.311 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.829      ; 4.382      ;
; 2.318 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.851      ; 4.411      ;
; 2.318 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.851      ; 4.411      ;
; 2.318 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.851      ; 4.411      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.836      ; 4.399      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.836      ; 4.399      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.836      ; 4.399      ;
; 2.321 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.836      ; 4.399      ;
; 2.329 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.839      ; 4.410      ;
; 2.329 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                           ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.839      ; 4.410      ;
; 2.329 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.839      ; 4.410      ;
; 2.329 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.839      ; 4.410      ;
; 2.329 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.839      ; 4.410      ;
; 2.329 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.839      ; 4.410      ;
; 2.330 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[8]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.813      ; 4.385      ;
; 2.330 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[7]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.813      ; 4.385      ;
; 2.330 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[6]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.813      ; 4.385      ;
; 2.333 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.822      ; 4.397      ;
; 2.333 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.835      ; 4.410      ;
; 2.333 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.835      ; 4.410      ;
; 2.333 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.835      ; 4.410      ;
; 2.333 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.835      ; 4.410      ;
; 2.333 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.835      ; 4.410      ;
; 2.333 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.822      ; 4.397      ;
; 2.333 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.822      ; 4.397      ;
; 2.333 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.822      ; 4.397      ;
; 2.333 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.835      ; 4.410      ;
; 2.333 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.822      ; 4.397      ;
; 2.333 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.822      ; 4.397      ;
; 2.333 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.835      ; 4.410      ;
; 2.344 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.822      ; 4.408      ;
; 2.344 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.822      ; 4.408      ;
; 2.344 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.822      ; 4.408      ;
; 2.349 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.823      ; 4.414      ;
; 2.349 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.823      ; 4.414      ;
; 2.349 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.823      ; 4.414      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spi_sck'                                                                                                                                                                                                 ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.714 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[40]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.434      ; 4.390      ;
; 2.714 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[41]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.434      ; 4.390      ;
; 2.856 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[41]                                                                            ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.304      ; 4.402      ;
; 2.856 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[40]                                                                            ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.304      ; 4.402      ;
; 3.075 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.098      ; 4.415      ;
; 3.075 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.098      ; 4.415      ;
; 3.075 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.098      ; 4.415      ;
; 3.075 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.098      ; 4.415      ;
; 3.075 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.098      ; 4.415      ;
; 3.075 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.098      ; 4.415      ;
; 3.075 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.098      ; 4.415      ;
; 3.075 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.098      ; 4.415      ;
; 3.075 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.098      ; 4.415      ;
; 3.100 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[0]                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.044      ; 4.386      ;
; 3.100 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[1]                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.044      ; 4.386      ;
; 3.100 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[2]                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.044      ; 4.386      ;
; 3.100 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[3]                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.044      ; 4.386      ;
; 3.100 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[5]                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.044      ; 4.386      ;
; 3.100 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[6]                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.044      ; 4.386      ;
; 3.100 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[4]                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.044      ; 4.386      ;
; 3.117 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.056      ; 4.415      ;
; 3.146 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.027      ; 4.415      ;
; 3.146 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                         ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.027      ; 4.415      ;
; 3.146 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                         ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.027      ; 4.415      ;
; 3.146 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.027      ; 4.415      ;
; 3.146 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.027      ; 4.415      ;
; 3.146 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.027      ; 4.415      ;
; 3.169 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.003      ; 4.414      ;
; 3.169 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.003      ; 4.414      ;
; 3.169 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.003      ; 4.414      ;
; 3.169 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.003      ; 4.414      ;
; 3.184 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.989      ; 4.415      ;
; 3.184 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.989      ; 4.415      ;
; 3.184 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.989      ; 4.415      ;
; 3.184 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.989      ; 4.415      ;
; 3.184 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.989      ; 4.415      ;
; 3.184 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.989      ; 4.415      ;
; 3.201 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.971      ; 4.414      ;
; 3.201 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.971      ; 4.414      ;
; 3.201 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.971      ; 4.414      ;
; 3.201 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.971      ; 4.414      ;
; 3.203 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[38]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.964      ; 4.409      ;
; 3.207 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.965      ; 4.414      ;
; 3.207 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.965      ; 4.414      ;
; 3.207 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.965      ; 4.414      ;
; 3.207 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.965      ; 4.414      ;
; 3.207 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.965      ; 4.414      ;
; 3.207 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.965      ; 4.414      ;
; 3.207 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.965      ; 4.414      ;
; 3.207 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.965      ; 4.414      ;
; 3.207 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.965      ; 4.414      ;
; 3.207 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.965      ; 4.414      ;
; 3.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[0]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.440      ; 4.411      ;
; 3.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[1]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.440      ; 4.411      ;
; 3.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[2]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.440      ; 4.411      ;
; 3.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[3]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.440      ; 4.411      ;
; 3.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[8]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.440      ; 4.411      ;
; 3.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[9]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.440      ; 4.411      ;
; 3.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[10]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.440      ; 4.411      ;
; 3.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[11]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.440      ; 4.411      ;
; 3.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[12]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.440      ; 4.411      ;
; 3.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[13]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.440      ; 4.411      ;
; 3.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[14]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.440      ; 4.411      ;
; 3.229 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[15]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.440      ; 4.411      ;
; 3.270 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[32]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.900      ; 4.412      ;
; 3.270 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[33]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.900      ; 4.412      ;
; 3.270 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[34]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.900      ; 4.412      ;
; 3.270 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[35]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.900      ; 4.412      ;
; 3.270 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[36]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.900      ; 4.412      ;
; 3.270 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[37]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.900      ; 4.412      ;
; 3.278 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.899      ; 4.419      ;
; 3.278 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.899      ; 4.419      ;
; 3.278 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                              ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.899      ; 4.419      ;
; 3.278 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                              ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.899      ; 4.419      ;
; 3.278 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                              ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.899      ; 4.419      ;
; 3.278 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                              ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.899      ; 4.419      ;
; 3.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.870      ; 4.420      ;
; 3.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.870      ; 4.420      ;
; 3.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.870      ; 4.420      ;
; 3.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.870      ; 4.420      ;
; 3.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.870      ; 4.420      ;
; 3.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.870      ; 4.420      ;
; 3.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.870      ; 4.420      ;
; 3.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.872      ; 4.422      ;
; 3.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.872      ; 4.422      ;
; 3.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.872      ; 4.422      ;
; 3.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                              ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.872      ; 4.422      ;
; 3.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                              ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.872      ; 4.422      ;
; 3.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                              ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.872      ; 4.422      ;
; 3.308 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                              ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.872      ; 4.422      ;
; 3.337 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[4]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.331      ; 4.410      ;
; 3.337 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[5]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.331      ; 4.410      ;
; 3.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.803      ; 4.422      ;
; 3.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.803      ; 4.422      ;
; 3.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.803      ; 4.422      ;
; 3.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.803      ; 4.422      ;
; 3.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.803      ; 4.422      ;
; 3.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.803      ; 4.422      ;
; 3.377 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.803      ; 4.422      ;
; 3.389 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.793      ; 4.424      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'clk_10mhz'                                                                                                                 ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.668 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.530      ; 4.410      ;
; 3.668 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.530      ; 4.410      ;
; 3.668 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.530      ; 4.410      ;
; 4.105 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.075      ; 4.392      ;
; 4.105 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.075      ; 4.392      ;
; 4.105 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.075      ; 4.392      ;
; 4.105 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.075      ; 4.392      ;
; 4.105 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.075      ; 4.392      ;
; 4.105 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.075      ; 4.392      ;
; 4.121 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 4.410      ;
; 4.121 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 4.410      ;
; 4.121 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 4.410      ;
; 4.121 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 4.410      ;
; 4.121 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 4.410      ;
; 4.121 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 4.410      ;
; 4.121 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 4.410      ;
; 4.121 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 4.410      ;
; 4.121 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 4.410      ;
; 4.121 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 4.410      ;
; 4.121 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 4.410      ;
; 4.121 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 4.410      ;
; 4.121 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.077      ; 4.410      ;
; 4.122 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.076      ; 4.410      ;
; 4.122 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.076      ; 4.410      ;
; 4.122 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.076      ; 4.410      ;
; 4.122 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.076      ; 4.410      ;
; 4.122 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.076      ; 4.410      ;
; 4.122 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.076      ; 4.410      ;
; 4.122 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.076      ; 4.410      ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spi_ce[0]'                                                                                                                                                                                                             ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.767 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.873      ; 4.382      ;
; 3.767 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.873      ; 4.382      ;
; 3.767 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.873      ; 4.382      ;
; 3.767 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.873      ; 4.382      ;
; 3.767 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.873      ; 4.382      ;
; 3.847 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.813      ; 4.402      ;
; 3.847 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.813      ; 4.402      ;
; 3.847 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.813      ; 4.402      ;
; 3.847 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.813      ; 4.402      ;
; 3.847 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.813      ; 4.402      ;
; 3.847 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.813      ; 4.402      ;
; 3.847 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.813      ; 4.402      ;
; 3.847 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.813      ; 4.402      ;
; 3.847 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.813      ; 4.402      ;
; 3.847 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.813      ; 4.402      ;
; 3.847 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.813      ; 4.402      ;
; 3.977 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.663      ; 4.382      ;
; 3.977 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.663      ; 4.382      ;
; 3.977 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.663      ; 4.382      ;
; 3.977 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.663      ; 4.382      ;
; 4.028 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.632      ; 4.402      ;
; 4.028 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.632      ; 4.402      ;
; 4.028 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.632      ; 4.402      ;
; 4.028 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.632      ; 4.402      ;
; 4.028 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.632      ; 4.402      ;
; 4.028 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.632      ; 4.402      ;
; 4.028 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.632      ; 4.402      ;
; 4.034 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.043      ; 4.818      ;
; 4.034 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.043      ; 4.818      ;
; 4.034 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.043      ; 4.818      ;
; 4.034 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.043      ; 4.818      ;
; 4.045 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.051      ; 4.880      ;
; 4.045 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.035      ; 4.821      ;
; 4.045 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.035      ; 4.821      ;
; 4.045 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.035      ; 4.821      ;
; 4.045 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.035      ; 4.821      ;
; 4.056 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.043      ; 4.883      ;
; 4.061 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.014      ; 4.816      ;
; 4.061 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.014      ; 4.816      ;
; 4.061 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.014      ; 4.816      ;
; 4.061 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.014      ; 4.816      ;
; 4.072 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.022      ; 4.878      ;
; 4.082 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.584      ; 4.408      ;
; 4.092 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.983      ; 4.816      ;
; 4.092 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.983      ; 4.816      ;
; 4.092 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.983      ; 4.816      ;
; 4.092 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.983      ; 4.816      ;
; 4.095 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.981      ; 4.817      ;
; 4.095 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.981      ; 4.817      ;
; 4.095 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.981      ; 4.817      ;
; 4.095 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.981      ; 4.817      ;
; 4.103 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.978      ; 4.822      ;
; 4.103 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.978      ; 4.822      ;
; 4.103 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.978      ; 4.822      ;
; 4.103 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.978      ; 4.822      ;
; 4.103 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.991      ; 4.878      ;
; 4.106 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.989      ; 4.879      ;
; 4.114 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.986      ; 4.884      ;
; 4.249 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.847      ; 4.837      ;
; 4.249 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.847      ; 4.837      ;
; 4.249 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.847      ; 4.837      ;
; 4.249 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.847      ; 4.837      ;
; 4.257 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.842      ; 4.840      ;
; 4.257 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.842      ; 4.840      ;
; 4.257 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.842      ; 4.840      ;
; 4.257 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.842      ; 4.840      ;
; 4.260 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.855      ; 4.899      ;
; 4.268 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.850      ; 4.902      ;
; 4.287 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.814      ; 4.842      ;
; 4.287 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.814      ; 4.842      ;
; 4.287 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.814      ; 4.842      ;
; 4.287 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.814      ; 4.842      ;
; 4.293 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.807      ; 4.841      ;
; 4.293 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.807      ; 4.841      ;
; 4.293 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.807      ; 4.841      ;
; 4.293 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.807      ; 4.841      ;
; 4.298 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.822      ; 4.904      ;
; 4.304 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.815      ; 4.903      ;
; 4.344 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.758      ; 4.843      ;
; 4.344 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.758      ; 4.843      ;
; 4.344 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.758      ; 4.843      ;
; 4.344 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.758      ; 4.843      ;
; 4.355 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.766      ; 4.905      ;
; 4.373 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.714      ; 4.828      ;
; 4.373 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.714      ; 4.828      ;
; 4.373 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.714      ; 4.828      ;
; 4.373 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.714      ; 4.828      ;
; 4.384 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.722      ; 4.890      ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'spi_ce[1]'                                                                                                                                                                                                               ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.165 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.484      ; 4.401      ;
; 4.165 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.484      ; 4.401      ;
; 4.165 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.484      ; 4.401      ;
; 4.165 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.495      ; 4.412      ;
; 4.165 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.495      ; 4.412      ;
; 4.165 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.495      ; 4.412      ;
; 4.165 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.484      ; 4.401      ;
; 4.165 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.495      ; 4.412      ;
; 4.165 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.484      ; 4.401      ;
; 4.165 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.484      ; 4.401      ;
; 4.165 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.484      ; 4.401      ;
; 4.165 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.484      ; 4.401      ;
; 4.165 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.484      ; 4.401      ;
; 4.165 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.495      ; 4.412      ;
; 4.165 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.495      ; 4.412      ;
; 4.166 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.483      ; 4.401      ;
; 4.166 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.483      ; 4.401      ;
; 4.166 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.483      ; 4.401      ;
; 4.166 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.482      ; 4.400      ;
; 4.166 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.482      ; 4.400      ;
; 4.166 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.482      ; 4.400      ;
; 4.166 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.482      ; 4.400      ;
; 4.166 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.481      ; 4.399      ;
; 4.166 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.481      ; 4.399      ;
; 4.166 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.483      ; 4.401      ;
; 4.166 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.483      ; 4.401      ;
; 4.166 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.483      ; 4.401      ;
; 4.166 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.483      ; 4.401      ;
; 4.233 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.850      ; 4.834      ;
; 4.233 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.850      ; 4.834      ;
; 4.233 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.850      ; 4.834      ;
; 4.233 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.850      ; 4.834      ;
; 4.235 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.856      ; 4.842      ;
; 4.235 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.856      ; 4.842      ;
; 4.235 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.856      ; 4.842      ;
; 4.235 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.856      ; 4.842      ;
; 4.235 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.858      ; 4.844      ;
; 4.235 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.858      ; 4.844      ;
; 4.235 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.858      ; 4.844      ;
; 4.235 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.858      ; 4.844      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.845      ; 4.832      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.845      ; 4.832      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.845      ; 4.832      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.845      ; 4.832      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.846      ; 4.833      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.846      ; 4.833      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.846      ; 4.833      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.846      ; 4.833      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.842      ; 4.829      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.842      ; 4.829      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.842      ; 4.829      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.842      ; 4.829      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.838      ; 4.825      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.838      ; 4.825      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.838      ; 4.825      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.838      ; 4.825      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.844      ; 4.831      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.844      ; 4.831      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.844      ; 4.831      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.844      ; 4.831      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.847      ; 4.834      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.847      ; 4.834      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.847      ; 4.834      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.847      ; 4.834      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.858      ; 4.845      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.858      ; 4.845      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.858      ; 4.845      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.858      ; 4.845      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.857      ; 4.844      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.857      ; 4.844      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.857      ; 4.844      ;
; 4.236 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.857      ; 4.844      ;
; 4.237 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.835      ; 4.823      ;
; 4.237 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.835      ; 4.823      ;
; 4.237 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.835      ; 4.823      ;
; 4.237 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.835      ; 4.823      ;
; 4.244 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.858      ; 4.896      ;
; 4.246 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.864      ; 4.904      ;
; 4.246 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.866      ; 4.906      ;
; 4.247 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.853      ; 4.894      ;
; 4.247 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.854      ; 4.895      ;
; 4.247 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.850      ; 4.891      ;
; 4.247 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.846      ; 4.887      ;
; 4.247 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.852      ; 4.893      ;
; 4.247 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.855      ; 4.896      ;
; 4.247 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.866      ; 4.907      ;
; 4.247 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.865      ; 4.906      ;
; 4.248 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.843      ; 4.885      ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                ;
+--------+--------------+----------------+------------+------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------+------------+------------+------------------------------------------------------------------------+
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[0]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[10]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[11]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[12]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[13]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[14]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[15]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[16]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[17]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[1]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[2]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[3]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[4]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[5]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[6]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[7]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[8]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[9]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[0]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[10]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[11]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[12]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[13]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[14]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[15]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[16]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[17]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[18]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[19]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[1]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[20]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[21]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[22]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[23]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[24]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[25]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[26]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[27]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[28]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[29]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[2]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[30]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[31]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[32]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[33]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[34]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[35]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[3]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[4]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[5]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[6]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[7]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[8]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[9]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[0]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[10]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[11]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[12]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[13]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[14]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[15]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[16]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[17]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[1]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[2]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[3]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[4]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[5]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_1  ;
+--------+--------------+----------------+------------+------------+------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                   ;
+--------+--------------+----------------+------------+----------------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------+----------------------------------+------------+---------------------------+
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[0]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[1]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[2]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[3]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[4]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; dither                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; randomize                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_2  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_2  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_2  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_2  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_2  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_2  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_2  ;
+--------+--------------+----------------+------------+----------------------------------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'                                                        ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                    ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]~_Duplicate_1  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_speed[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_speed[1]              ;
; 0.063  ; 0.464        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; 0.063  ; 0.464        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; 0.063  ; 0.464        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; 0.063  ; 0.464        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; 0.063  ; 0.464        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; 0.063  ; 0.464        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; 0.063  ; 0.464        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; 0.063  ; 0.464        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; 0.063  ; 0.464        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; 0.063  ; 0.464        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
; 0.063  ; 0.464        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]~_Duplicate_1  ;
; 0.063  ; 0.464        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]~_Duplicate_1  ;
; 0.063  ; 0.464        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]~_Duplicate_1  ;
; 0.063  ; 0.464        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]~_Duplicate_1  ;
; 0.063  ; 0.464        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]~_Duplicate_1  ;
; 0.063  ; 0.464        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]~_Duplicate_1  ;
; 0.063  ; 0.464        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]~_Duplicate_1  ;
; 0.063  ; 0.464        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]~_Duplicate_1  ;
; 0.064  ; 0.465        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]              ;
; 0.064  ; 0.465        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; 0.064  ; 0.465        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]              ;
; 0.064  ; 0.465        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; 0.064  ; 0.465        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]              ;
; 0.064  ; 0.465        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; 0.064  ; 0.465        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]              ;
; 0.064  ; 0.465        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; 0.064  ; 0.465        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]              ;
; 0.064  ; 0.465        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; 0.064  ; 0.465        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]              ;
; 0.064  ; 0.465        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; 0.064  ; 0.465        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]              ;
; 0.064  ; 0.465        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; 0.064  ; 0.465        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]              ;
; 0.064  ; 0.465        ; 0.401          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_sck'                                                                                                                                                         ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_we_reg        ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; spi_sck ; Rise       ; spi_sck                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|done                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[0]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[1]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[2]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[3]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[4]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[5]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[6]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[10]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[11]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[12]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[13]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[14]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[15]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[16]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[17]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[18]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[19]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[20]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[21]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[22]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[23]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[24]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[25]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[26]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[27]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[28]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[29]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[30]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[31]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[3]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[40]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[41]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[4]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[5]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[6]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[7]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[8]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[9]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[10]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[11]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[12]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[13]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[14]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[15]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[16]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[17]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[18]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[19]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[20]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[21]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[22]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[23]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[24]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[25]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[26]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[27]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[28]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[29]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[30]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[31]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[32]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[33]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[34]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[35]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[36]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[37]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[38]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[39]                                                                                           ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce[0]'                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; spi_ce[0] ; Rise       ; spi_ce[0]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; 0.171  ; 0.406        ; 0.235          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ;
; 0.176  ; 0.411        ; 0.235          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ;
; 0.176  ; 0.411        ; 0.235          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ;
; 0.176  ; 0.411        ; 0.235          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ;
; 0.176  ; 0.411        ; 0.235          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ;
; 0.181  ; 0.416        ; 0.235          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ;
; 0.182  ; 0.417        ; 0.235          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ;
; 0.183  ; 0.418        ; 0.235          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ;
; 0.185  ; 0.420        ; 0.235          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ;
; 0.186  ; 0.421        ; 0.235          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ;
; 0.186  ; 0.421        ; 0.235          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'spi_ce[1]'                                                                                                                                                                 ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; spi_ce[1] ; Rise       ; spi_ce[1]                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; 0.130  ; 0.365        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ;
; 0.131  ; 0.366        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; 0.131  ; 0.366        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ;
; 0.131  ; 0.366        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ;
; 0.131  ; 0.366        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ;
; 0.131  ; 0.366        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ;
; 0.131  ; 0.366        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ;
; 0.132  ; 0.367        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 0.132  ; 0.367        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ;
; 0.132  ; 0.367        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ;
; 0.132  ; 0.367        ; 0.235          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'clk_10mhz'                                                                                 ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_10mhz ; Rise       ; clk_10mhz                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[0]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[10]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[11]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[12]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[13]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[14]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[15]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[16]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[17]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[18]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[19]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[1]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[20]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[21]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[22]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[23]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[2]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[3]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[4]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[5]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[6]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[7]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[8]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[9]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]  ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+------------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+-------+-------+------------+----------------------------------+
; ad9866_adio[*]   ; ad9866_clk                       ; 2.559 ; 2.757 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[0]  ; ad9866_clk                       ; 1.148 ; 1.475 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[1]  ; ad9866_clk                       ; 1.076 ; 1.352 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[2]  ; ad9866_clk                       ; 1.646 ; 1.909 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[3]  ; ad9866_clk                       ; 0.176 ; 0.499 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[4]  ; ad9866_clk                       ; 2.559 ; 2.757 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[5]  ; ad9866_clk                       ; 1.990 ; 2.236 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[6]  ; ad9866_clk                       ; 1.998 ; 2.176 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[7]  ; ad9866_clk                       ; 2.267 ; 2.462 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[8]  ; ad9866_clk                       ; 0.088 ; 0.395 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[9]  ; ad9866_clk                       ; 0.398 ; 0.663 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[10] ; ad9866_clk                       ; 2.172 ; 2.414 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[11] ; ad9866_clk                       ; 1.725 ; 2.012 ; Rise       ; ad9866_clk                       ;
; ptt_in           ; ad9866_clk                       ; 3.707 ; 3.903 ; Rise       ; ad9866_clk                       ;
; ptt_in           ; ad9866_clk                       ; 2.953 ; 3.244 ; Fall       ; ad9866_clk                       ;
; ad9866_sdo       ; clk_10mhz                        ; 2.950 ; 3.305 ; Rise       ; clk_10mhz                        ;
; ptt_in           ; spi_sck                          ; 5.142 ; 5.203 ; Rise       ; spi_sck                          ;
; spi_ce[*]        ; spi_sck                          ; 1.765 ; 1.979 ; Rise       ; spi_sck                          ;
;  spi_ce[0]       ; spi_sck                          ; 1.765 ; 1.979 ; Rise       ; spi_sck                          ;
;  spi_ce[1]       ; spi_sck                          ; 1.315 ; 1.470 ; Rise       ; spi_sck                          ;
; spi_mosi         ; spi_sck                          ; 3.351 ; 3.570 ; Rise       ; spi_sck                          ;
; spi_ce[*]        ; spi_sck                          ; 0.552 ; 0.607 ; Fall       ; spi_sck                          ;
;  spi_ce[0]       ; spi_sck                          ; 0.552 ; 0.607 ; Fall       ; spi_sck                          ;
;  spi_ce[1]       ; spi_sck                          ; 0.549 ; 0.591 ; Fall       ; spi_sck                          ;
; ptt_in           ; spi_slave:spi_slave_rx_inst|done ; 4.576 ; 4.609 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+------------------+----------------------------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; ad9866_adio[*]   ; ad9866_clk                       ; 0.447  ; 0.164  ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[0]  ; ad9866_clk                       ; -0.688 ; -0.990 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[1]  ; ad9866_clk                       ; -0.588 ; -0.840 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[2]  ; ad9866_clk                       ; -1.152 ; -1.392 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[3]  ; ad9866_clk                       ; 0.328  ; 0.030  ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[4]  ; ad9866_clk                       ; -2.040 ; -2.218 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[5]  ; ad9866_clk                       ; -1.482 ; -1.717 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[6]  ; ad9866_clk                       ; -1.451 ; -1.609 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[7]  ; ad9866_clk                       ; -1.737 ; -1.912 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[8]  ; ad9866_clk                       ; 0.447  ; 0.164  ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[9]  ; ad9866_clk                       ; 0.150  ; -0.093 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[10] ; ad9866_clk                       ; -1.632 ; -1.864 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[11] ; ad9866_clk                       ; -1.205 ; -1.480 ; Rise       ; ad9866_clk                       ;
; ptt_in           ; ad9866_clk                       ; -1.794 ; -1.987 ; Rise       ; ad9866_clk                       ;
; ptt_in           ; ad9866_clk                       ; -0.939 ; -1.224 ; Fall       ; ad9866_clk                       ;
; ad9866_sdo       ; clk_10mhz                        ; -2.408 ; -2.753 ; Rise       ; clk_10mhz                        ;
; ptt_in           ; spi_sck                          ; -3.935 ; -3.964 ; Rise       ; spi_sck                          ;
; spi_ce[*]        ; spi_sck                          ; -0.552 ; -0.409 ; Rise       ; spi_sck                          ;
;  spi_ce[0]       ; spi_sck                          ; -0.845 ; -0.972 ; Rise       ; spi_sck                          ;
;  spi_ce[1]       ; spi_sck                          ; -0.552 ; -0.409 ; Rise       ; spi_sck                          ;
; spi_mosi         ; spi_sck                          ; -1.227 ; -1.528 ; Rise       ; spi_sck                          ;
; spi_ce[*]        ; spi_sck                          ; -0.025 ; -0.052 ; Fall       ; spi_sck                          ;
;  spi_ce[0]       ; spi_sck                          ; -0.032 ; -0.052 ; Fall       ; spi_sck                          ;
;  spi_ce[1]       ; spi_sck                          ; -0.025 ; -0.070 ; Fall       ; spi_sck                          ;
; ptt_in           ; spi_slave:spi_slave_rx_inst|done ; -2.446 ; -2.639 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; DEBUG_LED4       ; ad9866_clk                       ; 11.299 ; 10.957 ; Rise       ; ad9866_clk                       ;
; ad9866_pga[*]    ; ad9866_clk                       ; 14.419 ; 14.268 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[0]   ; ad9866_clk                       ; 11.205 ; 10.917 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[1]   ; ad9866_clk                       ; 10.792 ; 10.445 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[2]   ; ad9866_clk                       ; 11.541 ; 11.297 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[3]   ; ad9866_clk                       ; 14.419 ; 14.268 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[4]   ; ad9866_clk                       ; 10.108 ; 9.963  ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[5]   ; ad9866_clk                       ; 10.021 ; 9.965  ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk     ; ad9866_clk                       ; 6.703  ; 6.995  ; Rise       ; ad9866_clk                       ;
; ad9866_txclk     ; ad9866_clk                       ; 6.703  ; 6.995  ; Rise       ; ad9866_clk                       ;
; rx1_FIFOEmpty    ; ad9866_clk                       ; 13.751 ; 14.038 ; Rise       ; ad9866_clk                       ;
; rx2_FIFOEmpty    ; ad9866_clk                       ; 15.805 ; 16.348 ; Rise       ; ad9866_clk                       ;
; txFIFOFull       ; ad9866_clk                       ; 13.464 ; 13.721 ; Rise       ; ad9866_clk                       ;
; ad9866_adio[*]   ; ad9866_clk                       ; 10.359 ; 10.561 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[0]  ; ad9866_clk                       ; 8.372  ; 8.263  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[1]  ; ad9866_clk                       ; 7.909  ; 7.859  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[2]  ; ad9866_clk                       ; 7.982  ; 7.919  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[3]  ; ad9866_clk                       ; 9.139  ; 9.016  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[4]  ; ad9866_clk                       ; 8.669  ; 8.569  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[5]  ; ad9866_clk                       ; 8.447  ; 8.367  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[6]  ; ad9866_clk                       ; 8.364  ; 8.243  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[7]  ; ad9866_clk                       ; 8.554  ; 8.442  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[8]  ; ad9866_clk                       ; 9.100  ; 8.962  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[9]  ; ad9866_clk                       ; 8.922  ; 8.744  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[10] ; ad9866_clk                       ; 10.359 ; 10.561 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[11] ; ad9866_clk                       ; 8.847  ; 8.745  ; Fall       ; ad9866_clk                       ;
; ad9866_rxclk     ; ad9866_clk                       ; 6.703  ; 6.995  ; Fall       ; ad9866_clk                       ;
; ad9866_txclk     ; ad9866_clk                       ; 6.703  ; 6.995  ; Fall       ; ad9866_clk                       ;
; DEBUG_LED1       ; clk_10mhz                        ; 8.624  ; 8.233  ; Rise       ; clk_10mhz                        ;
; DEBUG_LED2       ; clk_10mhz                        ; 7.476  ; 7.284  ; Rise       ; clk_10mhz                        ;
; ad9866_rst_n     ; clk_10mhz                        ; 9.370  ; 9.000  ; Rise       ; clk_10mhz                        ;
; ad9866_sclk      ; clk_10mhz                        ; 8.332  ; 8.178  ; Rise       ; clk_10mhz                        ;
; ad9866_sdio      ; clk_10mhz                        ; 8.313  ; 8.147  ; Rise       ; clk_10mhz                        ;
; ad9866_sen_n     ; clk_10mhz                        ; 11.005 ; 10.995 ; Rise       ; clk_10mhz                        ;
; filter[*]        ; clk_10mhz                        ; 10.035 ; 10.179 ; Rise       ; clk_10mhz                        ;
;  filter[0]       ; clk_10mhz                        ; 8.519  ; 8.301  ; Rise       ; clk_10mhz                        ;
;  filter[1]       ; clk_10mhz                        ; 8.874  ; 8.743  ; Rise       ; clk_10mhz                        ;
;  filter[2]       ; clk_10mhz                        ; 8.189  ; 8.013  ; Rise       ; clk_10mhz                        ;
;  filter[3]       ; clk_10mhz                        ; 10.035 ; 10.179 ; Rise       ; clk_10mhz                        ;
;  filter[4]       ; clk_10mhz                        ; 8.295  ; 8.051  ; Rise       ; clk_10mhz                        ;
;  filter[5]       ; clk_10mhz                        ; 8.263  ; 8.040  ; Rise       ; clk_10mhz                        ;
;  filter[6]       ; clk_10mhz                        ; 8.268  ; 8.035  ; Rise       ; clk_10mhz                        ;
; spi_miso         ; spi_ce[0]                        ; 12.419 ; 12.878 ; Rise       ; spi_ce[0]                        ;
; spi_miso         ; spi_ce[0]                        ; 12.419 ; 12.878 ; Fall       ; spi_ce[0]                        ;
; spi_miso         ; spi_ce[1]                        ; 12.484 ; 12.937 ; Rise       ; spi_ce[1]                        ;
; spi_miso         ; spi_ce[1]                        ; 12.484 ; 12.937 ; Fall       ; spi_ce[1]                        ;
; spi_miso         ; spi_sck                          ; 14.040 ; 13.969 ; Fall       ; spi_sck                          ;
; DEBUG_LED3       ; spi_slave:spi_slave_rx_inst|done ; 13.257 ; 12.587 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
; ad9866_pga[*]    ; spi_slave:spi_slave_rx_inst|done ; 13.662 ; 13.499 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[0]   ; spi_slave:spi_slave_rx_inst|done ; 10.716 ; 10.389 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[1]   ; spi_slave:spi_slave_rx_inst|done ; 10.103 ; 9.915  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[2]   ; spi_slave:spi_slave_rx_inst|done ; 11.335 ; 11.212 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[3]   ; spi_slave:spi_slave_rx_inst|done ; 13.662 ; 13.499 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[4]   ; spi_slave:spi_slave_rx_inst|done ; 10.190 ; 10.097 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[5]   ; spi_slave:spi_slave_rx_inst|done ; 9.812  ; 9.733  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; DEBUG_LED4       ; ad9866_clk                       ; 10.830 ; 10.504 ; Rise       ; ad9866_clk                       ;
; ad9866_pga[*]    ; ad9866_clk                       ; 9.666  ; 9.598  ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[0]   ; ad9866_clk                       ; 10.842 ; 10.555 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[1]   ; ad9866_clk                       ; 10.468 ; 10.134 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[2]   ; ad9866_clk                       ; 11.188 ; 10.952 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[3]   ; ad9866_clk                       ; 14.039 ; 13.894 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[4]   ; ad9866_clk                       ; 9.813  ; 9.670  ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[5]   ; ad9866_clk                       ; 9.666  ; 9.598  ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk     ; ad9866_clk                       ; 6.552  ; 6.834  ; Rise       ; ad9866_clk                       ;
; ad9866_txclk     ; ad9866_clk                       ; 6.552  ; 6.834  ; Rise       ; ad9866_clk                       ;
; rx1_FIFOEmpty    ; ad9866_clk                       ; 10.019 ; 10.228 ; Rise       ; ad9866_clk                       ;
; rx2_FIFOEmpty    ; ad9866_clk                       ; 11.986 ; 12.475 ; Rise       ; ad9866_clk                       ;
; txFIFOFull       ; ad9866_clk                       ; 11.308 ; 11.662 ; Rise       ; ad9866_clk                       ;
; ad9866_adio[*]   ; ad9866_clk                       ; 7.709  ; 7.661  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[0]  ; ad9866_clk                       ; 8.155  ; 8.049  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[1]  ; ad9866_clk                       ; 7.709  ; 7.661  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[2]  ; ad9866_clk                       ; 7.780  ; 7.719  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[3]  ; ad9866_clk                       ; 8.891  ; 8.772  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[4]  ; ad9866_clk                       ; 8.439  ; 8.343  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[5]  ; ad9866_clk                       ; 8.227  ; 8.150  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[6]  ; ad9866_clk                       ; 8.141  ; 8.024  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[7]  ; ad9866_clk                       ; 8.330  ; 8.222  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[8]  ; ad9866_clk                       ; 8.854  ; 8.720  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[9]  ; ad9866_clk                       ; 8.676  ; 8.504  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[10] ; ad9866_clk                       ; 10.166 ; 10.368 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[11] ; ad9866_clk                       ; 8.612  ; 8.513  ; Fall       ; ad9866_clk                       ;
; ad9866_rxclk     ; ad9866_clk                       ; 6.552  ; 6.834  ; Fall       ; ad9866_clk                       ;
; ad9866_txclk     ; ad9866_clk                       ; 6.552  ; 6.834  ; Fall       ; ad9866_clk                       ;
; DEBUG_LED1       ; clk_10mhz                        ; 8.397  ; 8.017  ; Rise       ; clk_10mhz                        ;
; DEBUG_LED2       ; clk_10mhz                        ; 7.295  ; 7.105  ; Rise       ; clk_10mhz                        ;
; ad9866_rst_n     ; clk_10mhz                        ; 9.111  ; 8.754  ; Rise       ; clk_10mhz                        ;
; ad9866_sclk      ; clk_10mhz                        ; 8.115  ; 7.965  ; Rise       ; clk_10mhz                        ;
; ad9866_sdio      ; clk_10mhz                        ; 8.097  ; 7.936  ; Rise       ; clk_10mhz                        ;
; ad9866_sen_n     ; clk_10mhz                        ; 10.797 ; 10.780 ; Rise       ; clk_10mhz                        ;
; filter[*]        ; clk_10mhz                        ; 7.977  ; 7.806  ; Rise       ; clk_10mhz                        ;
;  filter[0]       ; clk_10mhz                        ; 8.294  ; 8.083  ; Rise       ; clk_10mhz                        ;
;  filter[1]       ; clk_10mhz                        ; 8.635  ; 8.507  ; Rise       ; clk_10mhz                        ;
;  filter[2]       ; clk_10mhz                        ; 7.977  ; 7.806  ; Rise       ; clk_10mhz                        ;
;  filter[3]       ; clk_10mhz                        ; 9.860  ; 10.005 ; Rise       ; clk_10mhz                        ;
;  filter[4]       ; clk_10mhz                        ; 8.080  ; 7.843  ; Rise       ; clk_10mhz                        ;
;  filter[5]       ; clk_10mhz                        ; 8.048  ; 7.833  ; Rise       ; clk_10mhz                        ;
;  filter[6]       ; clk_10mhz                        ; 8.054  ; 7.828  ; Rise       ; clk_10mhz                        ;
; spi_miso         ; spi_ce[0]                        ; 12.133 ; 12.543 ; Rise       ; spi_ce[0]                        ;
; spi_miso         ; spi_ce[0]                        ; 12.133 ; 12.543 ; Fall       ; spi_ce[0]                        ;
; spi_miso         ; spi_ce[1]                        ; 12.150 ; 12.562 ; Rise       ; spi_ce[1]                        ;
; spi_miso         ; spi_ce[1]                        ; 12.150 ; 12.562 ; Fall       ; spi_ce[1]                        ;
; spi_miso         ; spi_sck                          ; 11.018 ; 11.098 ; Fall       ; spi_sck                          ;
; DEBUG_LED3       ; spi_slave:spi_slave_rx_inst|done ; 9.396  ; 8.985  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
; ad9866_pga[*]    ; spi_slave:spi_slave_rx_inst|done ; 8.771  ; 8.571  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[0]   ; spi_slave:spi_slave_rx_inst|done ; 9.833  ; 9.561  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[1]   ; spi_slave:spi_slave_rx_inst|done ; 9.408  ; 9.226  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[2]   ; spi_slave:spi_slave_rx_inst|done ; 10.401 ; 10.305 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[3]   ; spi_slave:spi_slave_rx_inst|done ; 13.182 ; 12.995 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[4]   ; spi_slave:spi_slave_rx_inst|done ; 9.403  ; 9.191  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[5]   ; spi_slave:spi_slave_rx_inst|done ; 8.771  ; 8.571  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 10.950 ; 10.736 ; 11.265 ; 11.044 ;
; ptt_in     ; ad9866_adio[0]  ; 8.356  ; 7.972  ; 8.602  ; 8.218  ;
; ptt_in     ; ad9866_adio[1]  ; 8.369  ; 7.985  ; 8.617  ; 8.233  ;
; ptt_in     ; ad9866_adio[2]  ; 8.361  ; 7.977  ; 8.610  ; 8.226  ;
; ptt_in     ; ad9866_adio[3]  ; 8.361  ; 7.977  ; 8.610  ; 8.226  ;
; ptt_in     ; ad9866_adio[4]  ; 8.811  ; 8.427  ; 9.077  ; 8.693  ;
; ptt_in     ; ad9866_adio[5]  ; 8.811  ; 8.427  ; 9.077  ; 8.693  ;
; ptt_in     ; ad9866_adio[6]  ; 8.482  ; 8.098  ; 8.782  ; 8.398  ;
; ptt_in     ; ad9866_adio[7]  ; 8.482  ; 8.098  ; 8.782  ; 8.398  ;
; ptt_in     ; ad9866_adio[8]  ; 8.858  ; 8.474  ; 9.115  ; 8.731  ;
; ptt_in     ; ad9866_adio[9]  ; 8.858  ; 8.474  ; 9.115  ; 8.731  ;
; ptt_in     ; ad9866_adio[10] ; 8.837  ; 8.453  ; 9.117  ; 8.733  ;
; ptt_in     ; ad9866_adio[11] ; 8.791  ; 8.407  ; 9.061  ; 8.677  ;
; ptt_in     ; ad9866_rxen     ;        ; 11.100 ; 11.514 ;        ;
; ptt_in     ; ad9866_txen     ; 8.516  ;        ;        ; 8.726  ;
; ptt_in     ; ptt_out         ; 7.951  ;        ;        ; 8.123  ;
+------------+-----------------+--------+--------+--------+--------+


+------------------------------------------------------------------+
; Minimum Propagation Delay                                        ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 10.638 ; 10.428 ; 10.940 ; 10.722 ;
; ptt_in     ; ad9866_adio[0]  ; 8.054  ; 7.686  ; 8.290  ; 7.922  ;
; ptt_in     ; ad9866_adio[1]  ; 8.067  ; 7.699  ; 8.304  ; 7.936  ;
; ptt_in     ; ad9866_adio[2]  ; 8.058  ; 7.690  ; 8.297  ; 7.929  ;
; ptt_in     ; ad9866_adio[3]  ; 8.058  ; 7.690  ; 8.297  ; 7.929  ;
; ptt_in     ; ad9866_adio[4]  ; 8.491  ; 8.123  ; 8.746  ; 8.378  ;
; ptt_in     ; ad9866_adio[5]  ; 8.491  ; 8.123  ; 8.746  ; 8.378  ;
; ptt_in     ; ad9866_adio[6]  ; 8.175  ; 7.807  ; 8.463  ; 8.095  ;
; ptt_in     ; ad9866_adio[7]  ; 8.175  ; 7.807  ; 8.463  ; 8.095  ;
; ptt_in     ; ad9866_adio[8]  ; 8.536  ; 8.168  ; 8.783  ; 8.415  ;
; ptt_in     ; ad9866_adio[9]  ; 8.536  ; 8.168  ; 8.783  ; 8.415  ;
; ptt_in     ; ad9866_adio[10] ; 8.517  ; 8.149  ; 8.785  ; 8.417  ;
; ptt_in     ; ad9866_adio[11] ; 8.473  ; 8.105  ; 8.731  ; 8.363  ;
; ptt_in     ; ad9866_rxen     ;        ; 10.888 ; 11.293 ;        ;
; ptt_in     ; ad9866_txen     ; 8.304  ;        ;        ; 8.505  ;
; ptt_in     ; ptt_out         ; 7.756  ;        ;        ; 7.920  ;
+------------+-----------------+--------+--------+--------+--------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 8.168 ; 7.784 ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 8.168 ; 7.784 ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 8.566 ; 8.182 ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 8.566 ; 8.182 ; Fall       ; spi_ce[1]       ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 7.873 ; 7.505 ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 7.873 ; 7.505 ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 8.254 ; 7.886 ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 8.254 ; 7.886 ; Fall       ; spi_ce[1]       ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 7.382     ; 7.766     ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 7.382     ; 7.766     ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 7.875     ; 8.259     ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 7.875     ; 8.259     ; Fall       ; spi_ce[1]       ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 7.115     ; 7.483     ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 7.115     ; 7.483     ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 7.589     ; 7.957     ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 7.589     ; 7.957     ; Fall       ; spi_ce[1]       ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                               ; Worst-Case MTBF (Years) ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -6.244         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;                ;              ;                  ; -0.909       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5] ;                ;              ;                  ; -5.335       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -6.215         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;                ;              ;                  ; -0.551       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4] ;                ;              ;                  ; -5.664       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -6.153         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;                ;              ;                  ; -0.411       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2] ;                ;              ;                  ; -5.742       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -6.007         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;                ;              ;                  ; -0.431       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9] ;                ;              ;                  ; -5.576       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.884         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;                ;              ;                  ; -0.498       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8] ;                ;              ;                  ; -5.386       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -5.836         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                          ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;                ;              ;                  ; -1.567       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11] ;                ;              ;                  ; -4.269       ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.757         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;                ;              ;                  ; -0.687       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6] ;                ;              ;                  ; -5.070       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.595         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;                ;              ;                  ; 0.084        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7] ;                ;              ;                  ; -5.679       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.460         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;                ;              ;                  ; -0.127       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3] ;                ;              ;                  ; -5.333       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -5.277         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                          ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;                ;              ;                  ; -1.143       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10] ;                ;              ;                  ; -4.134       ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.211         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;                ;              ;                  ; -0.493       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1] ;                ;              ;                  ; -4.718       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.123         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;                ;              ;                  ; -0.995       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0] ;                ;              ;                  ; -4.128       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.131         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ;                ;              ;                  ; -0.131       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.129         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ;                ;              ;                  ; -0.129       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -0.128         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ;                ;              ;                  ; -0.128       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -0.128         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ;                ;              ;                  ; -0.128       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; -0.128         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                  ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]  ;                ;              ;                  ; -0.128       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11] ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.128         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ;                ;              ;                  ; -0.128       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.128         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ;                ;              ;                  ; -0.128       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -0.126         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ;                ;              ;                  ; -0.126       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -0.126         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ;                ;              ;                  ; -0.126       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -0.126         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ;                ;              ;                  ; -0.126       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.126         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ;                ;              ;                  ; -0.126       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -0.125         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]  ;                ;              ;                  ; -0.125       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11] ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 0.081          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                  ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]  ;                ;              ;                  ; 0.081        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10] ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.082          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ;                ;              ;                  ; 0.082        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.082          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ;                ;              ;                  ; 0.082        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.083          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ;                ;              ;                  ; 0.083        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.083          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ;                ;              ;                  ; 0.083        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.083          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ;                ;              ;                  ; 0.083        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.083          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ;                ;              ;                  ; 0.083        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.083          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ;                ;              ;                  ; 0.083        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.084          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ;                ;              ;                  ; 0.084        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.084          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ;                ;              ;                  ; 0.084        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.084          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ;                ;              ;                  ; 0.084        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 0.085          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]  ;                ;              ;                  ; 0.085        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10] ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                           ;
+------------+-----------------+------------+------------------------------------------------+
; 118.5 MHz  ; 118.5 MHz       ; ad9866_clk ;                                                ;
; 130.79 MHz ; 130.79 MHz      ; spi_sck    ;                                                ;
; 241.72 MHz ; 241.72 MHz      ; clk_10mhz  ;                                                ;
; 299.85 MHz ; 238.04 MHz      ; spi_ce[0]  ; limit due to minimum period restriction (tmin) ;
; 302.3 MHz  ; 238.04 MHz      ; spi_ce[1]  ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                          ;
+-----------------------------------+---------+---------------+
; Clock                             ; Slack   ; End Point TNS ;
+-----------------------------------+---------+---------------+
; clk_10mhz                         ; -15.365 ; -296.085      ;
; ad9866_clk                        ; -11.653 ; -41411.084    ;
; spi_sck                           ; -6.236  ; -833.859      ;
; spi_ce[0]                         ; -2.335  ; -145.918      ;
; spi_ce[1]                         ; -2.308  ; -146.518      ;
; spi_slave:spi_slave_rx_inst|done  ; -1.404  ; -88.375       ;
; spi_slave:spi_slave_rx2_inst|done ; -0.918  ; -24.843       ;
+-----------------------------------+---------+---------------+


+------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; spi_sck                           ; -0.213 ; -4.272        ;
; ad9866_clk                        ; -0.127 ; -0.313        ;
; clk_10mhz                         ; 0.403  ; 0.000         ;
; spi_ce[1]                         ; 0.405  ; 0.000         ;
; spi_ce[0]                         ; 0.432  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 0.537  ; 0.000         ;
; spi_slave:spi_slave_rx_inst|done  ; 0.828  ; 0.000         ;
+-----------------------------------+--------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+------------+--------+-----------------+
; Clock      ; Slack  ; End Point TNS   ;
+------------+--------+-----------------+
; spi_ce[0]  ; -3.957 ; -320.761        ;
; spi_ce[1]  ; -3.858 ; -332.377        ;
; spi_sck    ; -3.764 ; -975.090        ;
; clk_10mhz  ; -3.454 ; -98.876         ;
; ad9866_clk ; -2.475 ; -377.708        ;
+------------+--------+-----------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; ad9866_clk ; 1.741 ; 0.000           ;
; spi_sck    ; 2.241 ; 0.000           ;
; clk_10mhz  ; 3.267 ; 0.000           ;
; spi_ce[0]  ; 3.394 ; 0.000           ;
; spi_ce[1]  ; 3.771 ; 0.000           ;
+------------+-------+-----------------+


+------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ad9866_clk                        ; -4.000 ; -22140.022    ;
; spi_slave:spi_slave_rx_inst|done  ; -4.000 ; -325.889      ;
; spi_slave:spi_slave_rx2_inst|done ; -4.000 ; -258.974      ;
; spi_sck                           ; -3.201 ; -539.307      ;
; spi_ce[0]                         ; -3.201 ; -236.696      ;
; spi_ce[1]                         ; -3.201 ; -236.696      ;
; clk_10mhz                         ; -3.000 ; -138.317      ;
+-----------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                  ;
+---------+--------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node    ; To Node                               ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -15.365 ; rx1_freq[18] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 16.032     ;
; -15.365 ; rx1_freq[19] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 16.032     ;
; -15.365 ; rx1_freq[20] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 16.032     ;
; -15.365 ; rx1_freq[21] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 16.032     ;
; -15.365 ; rx1_freq[22] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 16.032     ;
; -15.365 ; rx1_freq[23] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 16.032     ;
; -15.365 ; rx1_freq[24] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 16.032     ;
; -15.365 ; rx1_freq[25] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 16.032     ;
; -15.365 ; rx1_freq[26] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 16.032     ;
; -15.365 ; rx1_freq[27] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 16.032     ;
; -15.365 ; rx1_freq[28] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 16.032     ;
; -15.365 ; rx1_freq[29] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 16.032     ;
; -15.365 ; rx1_freq[30] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 16.032     ;
; -15.365 ; rx1_freq[31] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 16.032     ;
; -15.360 ; rx1_freq[0]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 16.023     ;
; -15.360 ; rx1_freq[1]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 16.023     ;
; -15.360 ; rx1_freq[2]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 16.023     ;
; -15.360 ; rx1_freq[3]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 16.023     ;
; -15.360 ; rx1_freq[4]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 16.023     ;
; -15.360 ; rx1_freq[5]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 16.023     ;
; -15.360 ; rx1_freq[6]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 16.023     ;
; -15.360 ; rx1_freq[7]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 16.023     ;
; -15.360 ; rx1_freq[8]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 16.023     ;
; -15.360 ; rx1_freq[9]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 16.023     ;
; -15.360 ; rx1_freq[10] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 16.023     ;
; -15.360 ; rx1_freq[11] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 16.023     ;
; -15.360 ; rx1_freq[12] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 16.023     ;
; -15.360 ; rx1_freq[13] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 16.023     ;
; -15.360 ; rx1_freq[14] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 16.023     ;
; -15.360 ; rx1_freq[15] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 16.023     ;
; -15.360 ; rx1_freq[16] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 16.023     ;
; -15.360 ; rx1_freq[17] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 16.023     ;
; -15.277 ; rx1_freq[18] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 15.944     ;
; -15.277 ; rx1_freq[19] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 15.944     ;
; -15.277 ; rx1_freq[20] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 15.944     ;
; -15.277 ; rx1_freq[21] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 15.944     ;
; -15.277 ; rx1_freq[22] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 15.944     ;
; -15.277 ; rx1_freq[23] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 15.944     ;
; -15.277 ; rx1_freq[24] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 15.944     ;
; -15.277 ; rx1_freq[25] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 15.944     ;
; -15.277 ; rx1_freq[26] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 15.944     ;
; -15.277 ; rx1_freq[27] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 15.944     ;
; -15.277 ; rx1_freq[28] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 15.944     ;
; -15.277 ; rx1_freq[29] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 15.944     ;
; -15.277 ; rx1_freq[30] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 15.944     ;
; -15.277 ; rx1_freq[31] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.325     ; 15.944     ;
; -15.272 ; rx1_freq[0]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 15.935     ;
; -15.272 ; rx1_freq[1]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 15.935     ;
; -15.272 ; rx1_freq[2]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 15.935     ;
; -15.272 ; rx1_freq[3]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 15.935     ;
; -15.272 ; rx1_freq[4]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 15.935     ;
; -15.272 ; rx1_freq[5]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 15.935     ;
; -15.272 ; rx1_freq[6]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 15.935     ;
; -15.272 ; rx1_freq[7]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 15.935     ;
; -15.272 ; rx1_freq[8]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 15.935     ;
; -15.272 ; rx1_freq[9]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 15.935     ;
; -15.272 ; rx1_freq[10] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 15.935     ;
; -15.272 ; rx1_freq[11] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 15.935     ;
; -15.272 ; rx1_freq[12] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 15.935     ;
; -15.272 ; rx1_freq[13] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 15.935     ;
; -15.272 ; rx1_freq[14] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 15.935     ;
; -15.272 ; rx1_freq[15] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 15.935     ;
; -15.272 ; rx1_freq[16] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 15.935     ;
; -15.272 ; rx1_freq[17] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.329     ; 15.935     ;
; -15.018 ; rx1_freq[18] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.686     ;
; -15.018 ; rx1_freq[19] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.686     ;
; -15.018 ; rx1_freq[20] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.686     ;
; -15.018 ; rx1_freq[21] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.686     ;
; -15.018 ; rx1_freq[22] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.686     ;
; -15.018 ; rx1_freq[23] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.686     ;
; -15.018 ; rx1_freq[24] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.686     ;
; -15.018 ; rx1_freq[25] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.686     ;
; -15.018 ; rx1_freq[26] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.686     ;
; -15.018 ; rx1_freq[27] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.686     ;
; -15.018 ; rx1_freq[28] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.686     ;
; -15.018 ; rx1_freq[29] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.686     ;
; -15.018 ; rx1_freq[30] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.686     ;
; -15.018 ; rx1_freq[31] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.686     ;
; -15.017 ; rx1_freq[18] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
; -15.017 ; rx1_freq[18] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
; -15.017 ; rx1_freq[19] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
; -15.017 ; rx1_freq[20] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
; -15.017 ; rx1_freq[21] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
; -15.017 ; rx1_freq[22] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
; -15.017 ; rx1_freq[23] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
; -15.017 ; rx1_freq[24] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
; -15.017 ; rx1_freq[25] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
; -15.017 ; rx1_freq[26] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
; -15.017 ; rx1_freq[27] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
; -15.017 ; rx1_freq[28] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
; -15.017 ; rx1_freq[29] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
; -15.017 ; rx1_freq[30] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
; -15.017 ; rx1_freq[31] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
; -15.017 ; rx1_freq[19] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
; -15.017 ; rx1_freq[20] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
; -15.017 ; rx1_freq[21] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
; -15.017 ; rx1_freq[22] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
; -15.017 ; rx1_freq[23] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
; -15.017 ; rx1_freq[24] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
; -15.017 ; rx1_freq[25] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.324     ; 15.685     ;
+---------+--------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                    ;
+---------+--------------+---------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node    ; To Node                                                 ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+--------------+---------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -11.653 ; rx1_freq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.470     ;
; -11.653 ; rx1_freq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.470     ;
; -11.653 ; rx1_freq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.470     ;
; -11.653 ; rx1_freq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.470     ;
; -11.653 ; rx1_freq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.470     ;
; -11.653 ; rx1_freq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.470     ;
; -11.653 ; rx1_freq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.470     ;
; -11.653 ; rx1_freq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.470     ;
; -11.653 ; rx1_freq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.470     ;
; -11.653 ; rx1_freq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.470     ;
; -11.653 ; rx1_freq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.470     ;
; -11.653 ; rx1_freq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.470     ;
; -11.653 ; rx1_freq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.470     ;
; -11.653 ; rx1_freq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.470     ;
; -11.648 ; rx1_freq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.461     ;
; -11.648 ; rx1_freq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.461     ;
; -11.648 ; rx1_freq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.461     ;
; -11.648 ; rx1_freq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.461     ;
; -11.648 ; rx1_freq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.461     ;
; -11.648 ; rx1_freq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.461     ;
; -11.648 ; rx1_freq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.461     ;
; -11.648 ; rx1_freq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.461     ;
; -11.648 ; rx1_freq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.461     ;
; -11.648 ; rx1_freq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.461     ;
; -11.648 ; rx1_freq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.461     ;
; -11.648 ; rx1_freq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.461     ;
; -11.648 ; rx1_freq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.461     ;
; -11.648 ; rx1_freq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.461     ;
; -11.648 ; rx1_freq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.461     ;
; -11.648 ; rx1_freq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.461     ;
; -11.648 ; rx1_freq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.461     ;
; -11.648 ; rx1_freq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.461     ;
; -11.534 ; rx1_freq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.351     ;
; -11.534 ; rx1_freq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.351     ;
; -11.534 ; rx1_freq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.351     ;
; -11.534 ; rx1_freq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.351     ;
; -11.534 ; rx1_freq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.351     ;
; -11.534 ; rx1_freq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.351     ;
; -11.534 ; rx1_freq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.351     ;
; -11.534 ; rx1_freq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.351     ;
; -11.534 ; rx1_freq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.351     ;
; -11.534 ; rx1_freq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.351     ;
; -11.534 ; rx1_freq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.351     ;
; -11.534 ; rx1_freq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.351     ;
; -11.534 ; rx1_freq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.351     ;
; -11.534 ; rx1_freq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.351     ;
; -11.529 ; rx1_freq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.342     ;
; -11.529 ; rx1_freq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.342     ;
; -11.529 ; rx1_freq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.342     ;
; -11.529 ; rx1_freq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.342     ;
; -11.529 ; rx1_freq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.342     ;
; -11.529 ; rx1_freq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.342     ;
; -11.529 ; rx1_freq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.342     ;
; -11.529 ; rx1_freq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.342     ;
; -11.529 ; rx1_freq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.342     ;
; -11.529 ; rx1_freq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.342     ;
; -11.529 ; rx1_freq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.342     ;
; -11.529 ; rx1_freq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.342     ;
; -11.529 ; rx1_freq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.342     ;
; -11.529 ; rx1_freq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.342     ;
; -11.529 ; rx1_freq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.342     ;
; -11.529 ; rx1_freq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.342     ;
; -11.529 ; rx1_freq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.342     ;
; -11.529 ; rx1_freq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.342     ;
; -11.479 ; rx2_freq[18] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.678      ; 13.149     ;
; -11.479 ; rx2_freq[19] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.678      ; 13.149     ;
; -11.479 ; rx2_freq[20] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.678      ; 13.149     ;
; -11.479 ; rx2_freq[21] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.678      ; 13.149     ;
; -11.479 ; rx2_freq[22] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.678      ; 13.149     ;
; -11.479 ; rx2_freq[23] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.678      ; 13.149     ;
; -11.479 ; rx2_freq[24] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.678      ; 13.149     ;
; -11.479 ; rx2_freq[25] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.678      ; 13.149     ;
; -11.479 ; rx2_freq[26] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.678      ; 13.149     ;
; -11.479 ; rx2_freq[27] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.678      ; 13.149     ;
; -11.479 ; rx2_freq[28] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.678      ; 13.149     ;
; -11.479 ; rx2_freq[29] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.678      ; 13.149     ;
; -11.479 ; rx2_freq[30] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.678      ; 13.149     ;
; -11.479 ; rx2_freq[31] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.678      ; 13.149     ;
; -11.428 ; rx1_freq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.245     ;
; -11.428 ; rx1_freq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.245     ;
; -11.428 ; rx1_freq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.245     ;
; -11.428 ; rx1_freq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.245     ;
; -11.428 ; rx1_freq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.245     ;
; -11.428 ; rx1_freq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.245     ;
; -11.428 ; rx1_freq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.245     ;
; -11.428 ; rx1_freq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.245     ;
; -11.428 ; rx1_freq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.245     ;
; -11.428 ; rx1_freq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.245     ;
; -11.428 ; rx1_freq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.245     ;
; -11.428 ; rx1_freq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.245     ;
; -11.428 ; rx1_freq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.245     ;
; -11.428 ; rx1_freq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.825      ; 13.245     ;
; -11.423 ; rx1_freq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.236     ;
; -11.423 ; rx1_freq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.236     ;
; -11.423 ; rx1_freq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.236     ;
; -11.423 ; rx1_freq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.236     ;
; -11.423 ; rx1_freq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.236     ;
; -11.423 ; rx1_freq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.236     ;
; -11.423 ; rx1_freq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.236     ;
; -11.423 ; rx1_freq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[29]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.821      ; 13.236     ;
+---------+--------------+---------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_sck'                                                                                                                      ;
+--------+------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -6.236 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.485      ;
; -6.236 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.485      ;
; -6.236 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.485      ;
; -6.236 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.485      ;
; -6.236 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.485      ;
; -6.236 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.485      ;
; -6.236 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.485      ;
; -6.229 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.478      ;
; -6.229 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.478      ;
; -6.229 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.478      ;
; -6.229 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.478      ;
; -6.229 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.478      ;
; -6.229 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.478      ;
; -6.229 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.478      ;
; -6.188 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.455      ;
; -6.188 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.455      ;
; -6.188 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.455      ;
; -6.188 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.455      ;
; -6.188 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.455      ;
; -6.188 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.455      ;
; -6.188 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.455      ;
; -6.188 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.455      ;
; -6.188 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.455      ;
; -6.188 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.455      ;
; -6.188 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.455      ;
; -6.188 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.455      ;
; -6.188 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.455      ;
; -6.188 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.455      ;
; -6.188 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.455      ;
; -6.188 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.455      ;
; -6.181 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.448      ;
; -6.181 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.448      ;
; -6.181 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.448      ;
; -6.181 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.448      ;
; -6.181 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.448      ;
; -6.181 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.448      ;
; -6.181 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.448      ;
; -6.181 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.448      ;
; -6.181 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.448      ;
; -6.181 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.448      ;
; -6.181 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.448      ;
; -6.181 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.448      ;
; -6.181 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.448      ;
; -6.181 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.448      ;
; -6.181 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.448      ;
; -6.181 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.448      ;
; -6.161 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.410      ;
; -6.161 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.410      ;
; -6.161 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.410      ;
; -6.161 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.410      ;
; -6.161 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.410      ;
; -6.161 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.410      ;
; -6.161 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.410      ;
; -6.129 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; 0.105      ; 7.256      ;
; -6.129 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; 0.105      ; 7.256      ;
; -6.122 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; 0.105      ; 7.249      ;
; -6.122 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; 0.105      ; 7.249      ;
; -6.116 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; -0.664     ; 6.474      ;
; -6.116 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; -0.664     ; 6.474      ;
; -6.116 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; -0.664     ; 6.474      ;
; -6.116 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; -0.664     ; 6.474      ;
; -6.116 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_sck      ; spi_sck     ; 1.000        ; -0.664     ; 6.474      ;
; -6.116 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; -0.664     ; 6.474      ;
; -6.116 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; -0.664     ; 6.474      ;
; -6.115 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.382      ;
; -6.115 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.382      ;
; -6.115 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.382      ;
; -6.115 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.382      ;
; -6.115 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.382      ;
; -6.115 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.382      ;
; -6.115 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.382      ;
; -6.115 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.382      ;
; -6.115 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.382      ;
; -6.115 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.382      ;
; -6.115 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.382      ;
; -6.115 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.382      ;
; -6.115 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.382      ;
; -6.115 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.382      ;
; -6.115 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.382      ;
; -6.115 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.755     ; 6.382      ;
; -6.109 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; -0.664     ; 6.467      ;
; -6.109 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; -0.664     ; 6.467      ;
; -6.109 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; -0.664     ; 6.467      ;
; -6.109 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; -0.664     ; 6.467      ;
; -6.109 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_sck      ; spi_sck     ; 1.000        ; -0.664     ; 6.467      ;
; -6.109 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; -0.664     ; 6.467      ;
; -6.109 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; -0.664     ; 6.467      ;
; -6.068 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; 0.105      ; 7.195      ;
; -6.068 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; 0.105      ; 7.195      ;
; -6.041 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; -0.664     ; 6.399      ;
; -6.041 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; -0.664     ; 6.399      ;
; -6.041 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; -0.664     ; 6.399      ;
; -6.041 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; -0.664     ; 6.399      ;
; -6.041 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_sck      ; spi_sck     ; 1.000        ; -0.664     ; 6.399      ;
; -6.041 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; -0.664     ; 6.399      ;
; -6.041 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; -0.664     ; 6.399      ;
; -6.025 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.274      ;
; -6.025 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.274      ;
; -6.025 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.274      ;
; -6.025 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; -0.773     ; 6.274      ;
+--------+------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce[0]'                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.335 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.122     ; 3.157      ;
; -2.335 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.122     ; 3.157      ;
; -2.335 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.122     ; 3.157      ;
; -2.335 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.122     ; 3.157      ;
; -2.335 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.122     ; 3.157      ;
; -2.335 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.122     ; 3.157      ;
; -2.335 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.122     ; 3.157      ;
; -2.335 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.122     ; 3.157      ;
; -2.335 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.122     ; 3.157      ;
; -2.335 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.122     ; 3.157      ;
; -2.335 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.122     ; 3.157      ;
; -2.335 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.122     ; 3.157      ;
; -2.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.121     ; 3.157      ;
; -2.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.121     ; 3.157      ;
; -2.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.121     ; 3.157      ;
; -2.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.121     ; 3.157      ;
; -2.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.121     ; 3.157      ;
; -2.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.121     ; 3.157      ;
; -2.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.121     ; 3.157      ;
; -2.334 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.121     ; 3.157      ;
; -2.333 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.120     ; 3.157      ;
; -2.333 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.120     ; 3.157      ;
; -2.333 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.120     ; 3.157      ;
; -2.333 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.120     ; 3.157      ;
; -2.329 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.116     ; 3.157      ;
; -2.329 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.116     ; 3.157      ;
; -2.329 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.116     ; 3.157      ;
; -2.329 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.116     ; 3.157      ;
; -2.328 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.115     ; 3.157      ;
; -2.328 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.115     ; 3.157      ;
; -2.328 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.115     ; 3.157      ;
; -2.328 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.115     ; 3.157      ;
; -2.327 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.114     ; 3.157      ;
; -2.327 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.114     ; 3.157      ;
; -2.327 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.114     ; 3.157      ;
; -2.327 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.114     ; 3.157      ;
; -2.327 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.114     ; 3.157      ;
; -2.327 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.114     ; 3.157      ;
; -2.327 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.114     ; 3.157      ;
; -2.327 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.114     ; 3.157      ;
; -2.325 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.112     ; 3.157      ;
; -2.325 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.112     ; 3.157      ;
; -2.325 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.112     ; 3.157      ;
; -2.325 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.112     ; 3.157      ;
; -2.323 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.110     ; 3.157      ;
; -2.323 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.110     ; 3.157      ;
; -2.323 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.110     ; 3.157      ;
; -2.323 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.110     ; 3.157      ;
; -1.642 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.048     ; 2.616      ;
; -1.593 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.048     ; 2.567      ;
; -1.572 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.048     ; 2.546      ;
; -1.525 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.026     ; 2.558      ;
; -1.523 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.048     ; 2.497      ;
; -1.469 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.048     ; 2.443      ;
; -1.462 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.174     ; 2.347      ;
; -1.457 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.117     ; 2.399      ;
; -1.449 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.052     ; 2.456      ;
; -1.437 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.083     ; 2.413      ;
; -1.415 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.238     ; 2.199      ;
; -1.415 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.238     ; 2.199      ;
; -1.411 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.026     ; 2.444      ;
; -1.407 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.238     ; 2.191      ;
; -1.399 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.048     ; 2.373      ;
; -1.383 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.083     ; 2.359      ;
; -1.375 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.053      ; 2.450      ;
; -1.366 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.238     ; 2.150      ;
; -1.366 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.238     ; 2.150      ;
; -1.358 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.238     ; 2.142      ;
; -1.348 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.238     ; 2.132      ;
; -1.346 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.238     ; 2.130      ;
; -1.341 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.048     ; 2.315      ;
; -1.340 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.238     ; 2.124      ;
; -1.336 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.209      ; 2.604      ;
; -1.322 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.061      ; 2.442      ;
; -1.291 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.053      ; 2.366      ;
; -1.269 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.048     ; 2.243      ;
; -1.253 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.026     ; 2.286      ;
; -1.242 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.268      ; 2.569      ;
; -1.242 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.238     ; 2.026      ;
; -1.242 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.238     ; 2.026      ;
; -1.234 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.238     ; 2.018      ;
; -1.225 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.120      ; 2.404      ;
; -1.222 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.209      ; 2.490      ;
; -1.212 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.238     ; 1.996      ;
; -1.210 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.238     ; 1.994      ;
; -1.192 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.238     ; 1.976      ;
; -1.190 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.238     ; 1.974      ;
; -1.172 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.031      ; 2.262      ;
; -1.148 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.238     ; 1.932      ;
; -1.131 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.061      ; 2.251      ;
; -1.129 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.174     ; 2.014      ;
; -1.128 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.268      ; 2.455      ;
; -1.124 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.128      ; 2.311      ;
; -1.112 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.238     ; 1.896      ;
; -1.112 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.238     ; 1.896      ;
; -1.104 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.047     ; 2.079      ;
; -1.104 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.047     ; 2.079      ;
; -1.104 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.238     ; 1.888      ;
; -1.101 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.087     ; 2.073      ;
; -1.100 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.096      ; 2.255      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_ce[1]'                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.308 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.075     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -2.307 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.074     ; 3.157      ;
; -1.564 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.262      ; 2.865      ;
; -1.544 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.259      ; 2.842      ;
; -1.521 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.264      ; 2.824      ;
; -1.515 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.271      ; 2.825      ;
; -1.506 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.263      ; 2.808      ;
; -1.375 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.246      ; 2.660      ;
; -1.354 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.259      ; 2.652      ;
; -1.344 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.262      ; 2.645      ;
; -1.343 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.244      ; 2.626      ;
; -1.289 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.262      ; 2.590      ;
; -1.274 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.096     ; 2.180      ;
; -1.271 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.096     ; 2.177      ;
; -1.269 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.269      ; 2.577      ;
; -1.268 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.269      ; 2.576      ;
; -1.262 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.096     ; 2.168      ;
; -1.251 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.270      ; 2.560      ;
; -1.244 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.264      ; 2.547      ;
; -1.232 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.262      ; 2.533      ;
; -1.232 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.262      ; 2.533      ;
; -1.221 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.096     ; 2.127      ;
; -1.220 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.096     ; 2.126      ;
; -1.219 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.273      ; 2.531      ;
; -1.217 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.096     ; 2.123      ;
; -1.212 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.259      ; 2.510      ;
; -1.211 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.263      ; 2.513      ;
; -1.207 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.263      ; 2.509      ;
; -1.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 2.137      ;
; -1.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 2.133      ;
; -1.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 2.133      ;
; -1.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 2.133      ;
; -1.193 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 2.126      ;
; -1.191 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 2.124      ;
; -1.189 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.264      ; 2.492      ;
; -1.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.271      ; 2.496      ;
; -1.183 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.271      ; 2.493      ;
; -1.174 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.263      ; 2.476      ;
; -1.174 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 2.107      ;
; -1.170 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 2.103      ;
; -1.168 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.262      ; 2.469      ;
; -1.167 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.262      ; 2.468      ;
; -1.166 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 2.099      ;
; -1.152 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 2.085      ;
; -1.145 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 2.078      ;
; -1.143 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.096     ; 2.049      ;
; -1.143 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.096     ; 2.049      ;
; -1.141 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 2.074      ;
; -1.138 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.096     ; 2.044      ;
; -1.134 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.096     ; 2.040      ;
; -1.130 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.096     ; 2.036      ;
; -1.130 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 2.063      ;
; -1.126 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 2.059      ;
; -1.126 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.069     ; 2.059      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+--------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack  ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; -1.404 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.205     ; 2.191      ;
; -1.384 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.135     ; 2.241      ;
; -1.263 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.373     ; 1.649      ;
; -1.257 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.368     ; 1.648      ;
; -1.191 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.316     ; 1.634      ;
; -1.184 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.316     ; 1.627      ;
; -1.074 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.142     ; 1.924      ;
; -1.037 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.190     ; 1.839      ;
; -1.036 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.402     ; 1.393      ;
; -1.021 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.402     ; 1.378      ;
; -1.015 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.402     ; 1.372      ;
; -0.999 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.402     ; 1.356      ;
; -0.998 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.373     ; 1.384      ;
; -0.998 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.402     ; 1.355      ;
; -0.995 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.402     ; 1.352      ;
; -0.992 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.368     ; 1.383      ;
; -0.984 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.368     ; 1.375      ;
; -0.976 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.373     ; 1.362      ;
; -0.970 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.368     ; 1.361      ;
; -0.964 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.368     ; 1.355      ;
; -0.963 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.368     ; 1.354      ;
; -0.957 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.373     ; 1.343      ;
; -0.953 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.376     ; 1.336      ;
; -0.951 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.373     ; 1.337      ;
; -0.949 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.373     ; 1.335      ;
; -0.948 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.373     ; 1.334      ;
; -0.945 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.368     ; 1.336      ;
; -0.931 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.237     ; 1.686      ;
; -0.925 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.316     ; 1.368      ;
; -0.923 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.313     ; 1.369      ;
; -0.918 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.376     ; 1.301      ;
; -0.917 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.285     ; 1.391      ;
; -0.916 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.306     ; 1.369      ;
; -0.910 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.358     ; 1.311      ;
; -0.904 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.316     ; 1.347      ;
; -0.904 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.316     ; 1.347      ;
; -0.902 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.316     ; 1.345      ;
; -0.900 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.376     ; 1.283      ;
; -0.899 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.187     ; 1.704      ;
; -0.897 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.316     ; 1.340      ;
; -0.896 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.190     ; 1.698      ;
; -0.885 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.282     ; 1.362      ;
; -0.883 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.190     ; 1.685      ;
; -0.880 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.285     ; 1.354      ;
; -0.868 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.306     ; 1.321      ;
; -0.867 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.135     ; 1.724      ;
; -0.864 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.205     ; 1.651      ;
; -0.862 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.285     ; 1.336      ;
; -0.852 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.285     ; 1.326      ;
; -0.848 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.190     ; 1.650      ;
; -0.847 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.208     ; 1.631      ;
; -0.844 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.282     ; 1.321      ;
; -0.830 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.282     ; 1.307      ;
; -0.815 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.115     ; 1.692      ;
; -0.808 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.190     ; 1.610      ;
; -0.807 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.205     ; 1.594      ;
; -0.798 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.115     ; 1.675      ;
; -0.782 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.115     ; 1.659      ;
; -0.764 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.115     ; 1.641      ;
; -0.759 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.232     ; 1.519      ;
; -0.759 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.748     ; 1.003      ;
; -0.742 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.135     ; 1.599      ;
; -0.725 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.748     ; 0.969      ;
; -0.725 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.234     ; 1.483      ;
; -0.721 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.232     ; 1.481      ;
; -0.716 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.237     ; 1.471      ;
; -0.695 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.405     ; 1.049      ;
; -0.693 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.405     ; 1.047      ;
; -0.685 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.233     ; 1.444      ;
; -0.685 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.405     ; 1.039      ;
; -0.683 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.233     ; 1.442      ;
; -0.676 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.232     ; 1.436      ;
; -0.674 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.190     ; 1.476      ;
; -0.673 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.232     ; 1.433      ;
; -0.666 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.205     ; 1.453      ;
; -0.663 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.205     ; 1.450      ;
; -0.654 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.405     ; 1.008      ;
; -0.651 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.376     ; 1.034      ;
; -0.649 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.135     ; 1.506      ;
; -0.648 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.205     ; 1.435      ;
; -0.647 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.405     ; 1.001      ;
; -0.646 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.135     ; 1.503      ;
; -0.645 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.235     ; 1.402      ;
; -0.640 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.358     ; 1.041      ;
; -0.635 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.358     ; 1.036      ;
; -0.634 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.405     ; 0.988      ;
; -0.634 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.135     ; 1.491      ;
; -0.632 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.358     ; 1.033      ;
; -0.621 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.358     ; 1.022      ;
; -0.617 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.135     ; 1.474      ;
; -0.616 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.376     ; 0.999      ;
; -0.610 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.376     ; 0.993      ;
; -0.609 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.358     ; 1.010      ;
; -0.601 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.358     ; 1.002      ;
; -0.597 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.376     ; 0.980      ;
; -0.576 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.306     ; 1.029      ;
; -0.572 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.237     ; 1.327      ;
; -0.566 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.237     ; 1.321      ;
; -0.556 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.233     ; 1.315      ;
; -0.556 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.306     ; 1.009      ;
+--------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+--------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -0.918 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.191      ; 1.868      ;
; -0.744 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.420      ; 1.923      ;
; -0.624 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.286      ; 1.669      ;
; -0.604 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.288      ; 1.651      ;
; -0.586 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.288      ; 1.633      ;
; -0.585 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.288      ; 1.632      ;
; -0.573 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.400      ; 1.732      ;
; -0.559 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.286      ; 1.604      ;
; -0.539 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.400      ; 1.698      ;
; -0.536 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.400      ; 1.695      ;
; -0.531 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 1.692      ;
; -0.528 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.400      ; 1.687      ;
; -0.526 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.400      ; 1.685      ;
; -0.525 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.400      ; 1.684      ;
; -0.515 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.400      ; 1.674      ;
; -0.514 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 1.675      ;
; -0.511 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 1.672      ;
; -0.507 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.400      ; 1.666      ;
; -0.506 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 1.667      ;
; -0.498 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.418      ; 1.675      ;
; -0.477 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.400      ; 1.636      ;
; -0.475 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 1.636      ;
; -0.470 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 1.631      ;
; -0.468 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 1.629      ;
; -0.455 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 1.616      ;
; -0.454 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 1.615      ;
; -0.445 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.400      ; 1.604      ;
; -0.444 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 1.605      ;
; -0.441 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.400      ; 1.600      ;
; -0.441 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 1.602      ;
; -0.440 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.400      ; 1.599      ;
; -0.440 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 1.601      ;
; -0.428 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 1.589      ;
; -0.391 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 1.552      ;
; -0.382 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.193      ; 1.334      ;
; -0.375 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.193      ; 1.327      ;
; -0.370 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.288      ; 1.417      ;
; -0.362 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.349     ; 1.005      ;
; -0.360 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; -0.349     ; 1.003      ;
; -0.328 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.191      ; 1.278      ;
; -0.282 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.288      ; 1.329      ;
; -0.281 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.288      ; 1.328      ;
; -0.281 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.288      ; 1.328      ;
; -0.273 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.286      ; 1.318      ;
; -0.269 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.286      ; 1.314      ;
; -0.261 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.400      ; 1.420      ;
; -0.242 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.286      ; 1.287      ;
; -0.213 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.286      ; 1.258      ;
; -0.208 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.286      ; 1.253      ;
; -0.208 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.400      ; 1.367      ;
; -0.207 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.418      ; 1.384      ;
; -0.203 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.418      ; 1.380      ;
; -0.200 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.400      ; 1.359      ;
; -0.193 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.418      ; 1.370      ;
; -0.193 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.418      ; 1.370      ;
; -0.191 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.400      ; 1.350      ;
; -0.178 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.420      ; 1.357      ;
; -0.165 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.418      ; 1.342      ;
; -0.143 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 1.304      ;
; -0.133 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.420      ; 1.312      ;
; -0.124 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.420      ; 1.303      ;
; -0.124 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.420      ; 1.303      ;
; -0.123 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.420      ; 1.302      ;
; -0.093 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.418      ; 1.270      ;
; -0.093 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.420      ; 1.272      ;
; -0.087 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 1.248      ;
+--------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_sck'                                                                                                                                                                                                                                  ;
+--------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                         ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.213 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.790      ; 4.042      ;
; -0.190 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.696      ; 3.971      ;
; -0.190 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.696      ; 3.971      ;
; -0.190 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.696      ; 3.971      ;
; -0.190 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.696      ; 3.971      ;
; -0.190 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.696      ; 3.971      ;
; -0.190 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.696      ; 3.971      ;
; -0.169 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.959      ; 4.290      ;
; -0.168 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.953      ; 4.285      ;
; -0.168 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_we_reg       ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.953      ; 4.285      ;
; -0.165 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.919      ; 4.254      ;
; -0.164 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.913      ; 4.249      ;
; -0.164 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_we_reg       ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.913      ; 4.249      ;
; -0.146 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.914      ; 4.268      ;
; -0.145 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.908      ; 4.263      ;
; -0.145 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_we_reg        ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.908      ; 4.263      ;
; -0.144 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                    ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.790      ; 4.111      ;
; -0.136 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.011      ; 4.375      ;
; -0.135 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.005      ; 4.370      ;
; -0.135 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_we_reg       ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 4.005      ; 4.370      ;
; -0.133 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.921      ; 4.288      ;
; -0.132 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.915      ; 4.283      ;
; -0.132 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_we_reg        ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.915      ; 4.283      ;
; -0.125 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                    ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.790      ; 4.130      ;
; -0.089 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.829      ; 4.240      ;
; -0.088 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.823      ; 4.235      ;
; -0.088 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_we_reg       ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.823      ; 4.235      ;
; -0.085 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.790      ; 3.670      ;
; -0.084 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_we_reg       ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.953      ; 3.869      ;
; -0.082 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.919      ; 3.837      ;
; -0.079 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.913      ; 3.834      ;
; -0.079 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_we_reg       ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.913      ; 3.834      ;
; -0.067 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                   ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.790      ; 4.188      ;
; -0.049 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                   ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.790      ; 4.206      ;
; -0.034 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 4.011      ; 3.977      ;
; -0.031 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 4.005      ; 3.974      ;
; -0.031 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_we_reg       ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 4.005      ; 3.974      ;
; -0.028 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                    ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.790      ; 4.227      ;
; -0.025 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.959      ; 3.934      ;
; -0.024 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.829      ; 3.805      ;
; -0.022 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.953      ; 3.931      ;
; -0.021 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.823      ; 3.802      ;
; -0.021 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_we_reg       ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.823      ; 3.802      ;
; -0.019 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.914      ; 3.895      ;
; -0.016 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.908      ; 3.892      ;
; -0.016 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_we_reg        ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.908      ; 3.892      ;
; -0.010 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.696      ; 3.651      ;
; -0.010 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                               ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.696      ; 3.651      ;
; -0.010 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                               ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.696      ; 3.651      ;
; -0.010 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.696      ; 3.651      ;
; -0.010 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.696      ; 3.651      ;
; -0.010 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                                ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.696      ; 3.651      ;
; -0.008 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.921      ; 3.913      ;
; -0.005 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.915      ; 3.910      ;
; -0.005 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_we_reg        ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.915      ; 3.910      ;
; -0.004 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.790      ; 4.251      ;
; 0.010  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.746      ; 4.221      ;
; 0.024  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.850      ; 4.374      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[1]                                                                                             ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.229      ; 3.478      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[2]                                                                                             ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.229      ; 3.478      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[3]                                                                                             ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.229      ; 3.478      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[4]                                                                                             ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.229      ; 3.478      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[5]                                                                                             ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.229      ; 3.478      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[6]                                                                                             ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.229      ; 3.478      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[7]                                                                                             ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.229      ; 3.478      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[12]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.229      ; 3.478      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[13]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.229      ; 3.478      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[14]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.229      ; 3.478      ;
; 0.024  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[15]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.229      ; 3.478      ;
; 0.025  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.844      ; 4.369      ;
; 0.025  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_we_reg       ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.844      ; 4.369      ;
; 0.036  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[8]                                                                                             ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.183      ; 3.444      ;
; 0.036  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[9]                                                                                             ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.183      ; 3.444      ;
; 0.036  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[10]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.183      ; 3.444      ;
; 0.036  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[11]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.183      ; 3.444      ;
; 0.043  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                    ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.790      ; 3.798      ;
; 0.054  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[28]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.697      ; 3.976      ;
; 0.054  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[29]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.697      ; 3.976      ;
; 0.058  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[36]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.701      ; 3.984      ;
; 0.058  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[37]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.701      ; 3.984      ;
; 0.058  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[38]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.701      ; 3.984      ;
; 0.058  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[39]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.701      ; 3.984      ;
; 0.059  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_we_reg        ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 3.915      ; 4.474      ;
; 0.079  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_we_reg        ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.915      ; 3.994      ;
; 0.096  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[30]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.628      ; 3.949      ;
; 0.096  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[31]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.628      ; 3.949      ;
; 0.096  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[32]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.628      ; 3.949      ;
; 0.096  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[33]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.628      ; 3.949      ;
; 0.096  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[34]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.628      ; 3.949      ;
; 0.102  ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]               ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; -0.500       ; 3.746      ; 3.813      ;
; 0.108  ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[35]                                                                                           ; spi_ce[1]                        ; spi_sck     ; 0.000        ; 3.661      ; 3.994      ;
; 0.110  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[16]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.186      ; 3.521      ;
; 0.110  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[17]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.186      ; 3.521      ;
; 0.110  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[18]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.186      ; 3.521      ;
; 0.110  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[19]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.186      ; 3.521      ;
; 0.110  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[20]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.186      ; 3.521      ;
; 0.110  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[21]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.186      ; 3.521      ;
; 0.110  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[22]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.186      ; 3.521      ;
; 0.110  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[23]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.186      ; 3.521      ;
; 0.110  ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[24]                                                                                            ; spi_ce[0]                        ; spi_sck     ; 0.000        ; 3.186      ; 3.521      ;
+--------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.127 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.540      ; 1.138      ;
; -0.056 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.644      ; 1.313      ;
; -0.051 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.644      ; 1.318      ;
; -0.029 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11] ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.644      ; 1.340      ;
; -0.029 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.644      ; 1.340      ;
; -0.021 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.410      ; 1.114      ;
; 0.000  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.474      ; 1.199      ;
; 0.007  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.360      ; 1.092      ;
; 0.016  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.540      ; 1.281      ;
; 0.021  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.360      ; 1.106      ;
; 0.028  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.360      ; 1.113      ;
; 0.029  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.503      ; 1.257      ;
; 0.032  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.503      ; 1.260      ;
; 0.047  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.540      ; 1.312      ;
; 0.075  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.540      ; 1.340      ;
; 0.112  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]   ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.282      ; 1.119      ;
; 0.116  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                               ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]   ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.282      ; 1.123      ;
; 0.130  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                              ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ; spi_ce[1]    ; ad9866_clk  ; -0.500       ; 1.474      ; 1.329      ;
; 0.158  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.230      ; 1.113      ;
; 0.162  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.230      ; 1.117      ;
; 0.163  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.230      ; 1.118      ;
; 0.165  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.230      ; 1.120      ;
; 0.172  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.230      ; 1.127      ;
; 0.199  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]    ; spi_ce[0]    ; ad9866_clk  ; -0.500       ; 1.360      ; 1.284      ;
; 0.273  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[3]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.292      ; 0.760      ;
; 0.323  ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[8][6]                                                           ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[9][6]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.353      ; 0.871      ;
; 0.350  ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[3]                   ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.376      ; 0.921      ;
; 0.356  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[1]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.212      ; 0.763      ;
; 0.356  ; reset_handler:reset_handler_inst|reset                                                                          ; transmitter:transmitter_inst|pulsegen:pulse_inst|p1                                                                                ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.845      ; 2.426      ;
; 0.369  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.196      ; 0.760      ;
; 0.378  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[2]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.212      ; 0.785      ;
; 0.384  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[27]              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[27]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.319      ; 0.898      ;
; 0.396  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.168      ; 0.759      ;
; 0.398  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.196      ; 0.789      ;
; 0.402  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[11]                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.150      ; 0.747      ;
; 0.404  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[35]              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[35]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.319      ; 0.918      ;
; 0.418  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[28]              ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[28]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.319      ; 0.932      ;
; 0.419  ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[21]                        ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[21]                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.281      ; 0.895      ;
; 0.428  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[6]                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.150      ; 0.773      ;
; 0.428  ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[26]                        ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[26]                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.281      ; 0.904      ;
; 0.430  ; agc_nearclip                                                                                                    ; agc_nearclip                                                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                   ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                   ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                               ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                               ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                    ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                    ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                     ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                             ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                       ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.669      ;
; 0.430  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.105      ; 0.730      ;
; 0.441  ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[1].cic_comb_inst|out_data[15]                        ; receiver:receiver_inst|cic:cic_inst_Q2|cic_comb:cic_stages[2].cic_comb_inst|prev_data[15]                                          ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.281      ; 0.917      ;
; 0.445  ; agc_delaycnt[0]                                                                                                 ; agc_delaycnt[0]                                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.684      ;
; 0.447  ; transmitter:transmitter_inst|CicInterpM5:in2|q4[8]                                                              ; transmitter:transmitter_inst|CicInterpM5:in2|dq4[8]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.331      ; 0.973      ;
; 0.452  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.105      ; 0.752      ;
; 0.457  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10   ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.105      ; 0.757      ;
; 0.460  ; receiver:receiver_inst|cordic:cordic_inst|X[12][17]                                                             ; receiver:receiver_inst|cordic:cordic_inst|X[13][17]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.460      ; 1.115      ;
; 0.470  ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[12][1]                                                          ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[13][2]                                                                             ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.050      ; 0.715      ;
; 0.472  ; transmitter:transmitter_inst|tx_IQ_data[6]                                                                      ; transmitter:transmitter_inst|fir_q[6]                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.200      ; 0.867      ;
+--------+-----------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.403 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.669      ;
; 0.418 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.684      ;
; 0.471 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.737      ;
; 0.474 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.740      ;
; 0.646 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.912      ;
; 0.646 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.912      ;
; 0.647 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.913      ;
; 0.647 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.913      ;
; 0.648 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.914      ;
; 0.649 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.915      ;
; 0.675 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.941      ;
; 0.684 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.684 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.950      ;
; 0.685 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.685 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.951      ;
; 0.686 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.952      ;
; 0.687 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.687 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.953      ;
; 0.688 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.688 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.954      ;
; 0.689 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.689 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.955      ;
; 0.690 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.690 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.956      ;
; 0.691 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.691 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.957      ;
; 0.692 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.958      ;
; 0.693 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.693 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.959      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.695 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.961      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.696 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.962      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.697 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.963      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.698 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.964      ;
; 0.699 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.965      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.701 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.967      ;
; 0.710 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.976      ;
; 0.713 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.979      ;
; 0.714 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.980      ;
; 0.714 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.980      ;
; 0.715 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.981      ;
; 0.718 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 0.984      ;
; 0.747 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.013      ;
; 0.755 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.021      ;
; 0.761 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.027      ;
; 0.770 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.036      ;
; 0.773 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.039      ;
; 0.774 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.040      ;
; 0.779 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.045      ;
; 0.812 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.078      ;
; 0.816 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.088      ; 1.099      ;
; 0.826 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.087      ; 1.108      ;
; 0.838 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.104      ;
; 0.840 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.106      ;
; 0.840 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.106      ;
; 0.845 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.111      ;
; 0.848 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.115      ;
; 0.865 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.131      ;
; 0.865 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.131      ;
; 0.870 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|sclk                            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.136      ;
; 0.884 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.150      ;
; 0.916 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.182      ;
; 0.920 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.186      ;
; 0.937 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.203      ;
; 0.949 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.215      ;
; 0.965 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.231      ;
; 1.004 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 1.272      ;
; 1.005 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.072      ; 1.272      ;
; 1.005 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.073      ; 1.273      ;
; 1.006 ; counter[12]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.006 ; counter[2]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.272      ;
; 1.007 ; counter[10]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.007 ; counter[18]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.273      ;
; 1.008 ; counter[8]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
; 1.008 ; counter[0]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.071      ; 1.274      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce[1]'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.669      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.669      ;
; 0.476 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.407      ; 1.113      ;
; 0.484 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.407      ; 1.121      ;
; 0.496 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.760      ;
; 0.505 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.407      ; 1.142      ;
; 0.524 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.414      ; 1.168      ;
; 0.542 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.407      ; 1.179      ;
; 0.618 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.882      ;
; 0.622 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.886      ;
; 0.632 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.896      ;
; 0.635 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.899      ;
; 0.655 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.919      ;
; 0.657 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.921      ;
; 0.665 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.076      ; 0.936      ;
; 0.669 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.933      ;
; 0.686 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.950      ;
; 0.687 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.951      ;
; 0.691 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.955      ;
; 0.701 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.406      ; 1.337      ;
; 0.718 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.096      ; 1.009      ;
; 0.721 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.433      ; 1.384      ;
; 0.725 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.433      ; 1.388      ;
; 0.735 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 0.999      ;
; 0.747 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.433      ; 1.410      ;
; 0.749 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.414      ; 1.393      ;
; 0.749 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.410      ; 1.389      ;
; 0.750 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.410      ; 1.390      ;
; 0.755 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.410      ; 1.395      ;
; 0.755 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 1.019      ;
; 0.757 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.407      ; 1.394      ;
; 0.757 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.410      ; 1.397      ;
; 0.768 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 1.032      ;
; 0.771 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.407      ; 1.408      ;
; 0.773 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.407      ; 1.410      ;
; 0.777 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.407      ; 1.414      ;
; 0.780 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 1.044      ;
; 0.781 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.433      ; 1.444      ;
; 0.782 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 1.046      ;
; 0.789 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.417      ; 1.436      ;
; 0.791 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.406      ; 1.427      ;
; 0.791 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.407      ; 1.428      ;
; 0.806 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.400      ; 1.436      ;
; 0.807 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.400      ; 1.437      ;
; 0.817 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.406      ; 1.453      ;
; 0.819 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 1.083      ;
; 0.820 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.405      ; 1.455      ;
; 0.821 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.406      ; 1.457      ;
; 0.824 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.414      ; 1.468      ;
; 0.839 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.400      ; 1.469      ;
; 0.839 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.405      ; 1.474      ;
; 0.852 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.405      ; 1.487      ;
; 0.858 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 1.122      ;
; 0.858 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 1.122      ;
; 0.862 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.413      ; 1.505      ;
; 0.866 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.400      ; 1.496      ;
; 0.867 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.412      ; 1.509      ;
; 0.867 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.398      ; 1.495      ;
; 0.874 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.398      ; 1.502      ;
; 0.879 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.434      ; 1.543      ;
; 0.888 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.434      ; 1.552      ;
; 0.891 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 1.155      ;
; 0.900 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 1.163      ;
; 0.911 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.407      ; 1.548      ;
; 0.918 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.405      ; 1.553      ;
; 0.931 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 1.195      ;
; 0.932 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.433      ; 1.595      ;
; 0.933 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 1.197      ;
; 0.941 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 1.205      ;
; 0.945 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 1.209      ;
; 0.951 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.433      ; 1.614      ;
; 0.962 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.405      ; 1.597      ;
; 0.964 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.405      ; 1.599      ;
; 0.966 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.407      ; 1.603      ;
; 0.966 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 1.230      ;
; 0.967 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.414      ; 1.611      ;
; 0.972 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.406      ; 1.608      ;
; 0.980 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.432      ; 1.642      ;
; 0.982 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.068      ; 1.245      ;
; 0.984 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 1.248      ;
; 0.993 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.434      ; 1.657      ;
; 0.995 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.096      ; 1.286      ;
; 1.000 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.096      ; 1.291      ;
; 1.000 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.432      ; 1.662      ;
; 1.003 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.407      ; 1.640      ;
; 1.018 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.406      ; 1.654      ;
; 1.021 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.096      ; 1.312      ;
; 1.023 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.434      ; 1.687      ;
; 1.025 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.069      ; 1.289      ;
; 1.031 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.407      ; 1.668      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_ce[0]'                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.432 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.042      ; 0.669      ;
; 0.473 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 0.716      ;
; 0.501 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 0.744      ;
; 0.503 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.238      ; 0.936      ;
; 0.503 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 0.746      ;
; 0.506 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 0.749      ;
; 0.524 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 0.767      ;
; 0.524 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 0.767      ;
; 0.524 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.047      ; 0.766      ;
; 0.598 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.323      ; 1.151      ;
; 0.602 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 0.845      ;
; 0.659 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.238      ; 1.092      ;
; 0.672 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.047      ; 0.914      ;
; 0.675 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 0.918      ;
; 0.687 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.238      ; 1.120      ;
; 0.692 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.506      ; 1.428      ;
; 0.697 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.506      ; 1.433      ;
; 0.707 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 0.950      ;
; 0.711 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 0.954      ;
; 0.721 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.180      ; 1.131      ;
; 0.729 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.324      ; 1.248      ;
; 0.742 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.180      ; 1.152      ;
; 0.743 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.047      ; 0.985      ;
; 0.746 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.047      ; 0.988      ;
; 0.756 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 0.999      ;
; 0.758 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.506      ; 1.494      ;
; 0.760 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.180      ; 1.170      ;
; 0.762 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.180      ; 1.172      ;
; 0.768 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.238      ; 1.201      ;
; 0.776 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 1.019      ;
; 0.776 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 1.019      ;
; 0.780 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 1.023      ;
; 0.782 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 1.025      ;
; 0.788 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.324      ; 1.307      ;
; 0.793 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.452      ; 1.475      ;
; 0.814 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.480      ; 1.524      ;
; 0.820 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 1.063      ;
; 0.837 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 1.080      ;
; 0.839 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 1.082      ;
; 0.847 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 1.090      ;
; 0.850 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.337      ; 1.417      ;
; 0.851 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.363      ; 1.444      ;
; 0.859 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.306      ; 1.395      ;
; 0.860 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.363      ; 1.453      ;
; 0.862 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.306      ; 1.398      ;
; 0.872 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.306      ; 1.408      ;
; 0.889 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.309      ; 1.428      ;
; 0.894 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.337      ; 1.461      ;
; 0.894 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.320      ; 1.444      ;
; 0.898 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.363      ; 1.491      ;
; 0.906 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.181      ; 1.282      ;
; 0.906 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.320      ; 1.456      ;
; 0.923 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.337      ; 1.490      ;
; 0.926 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 1.169      ;
; 0.927 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.309      ; 1.466      ;
; 0.928 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.324      ; 1.447      ;
; 0.930 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.309      ; 1.469      ;
; 0.932 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.306      ; 1.468      ;
; 0.936 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.323      ; 1.489      ;
; 0.939 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.287      ; 1.456      ;
; 0.946 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.309      ; 1.485      ;
; 0.949 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.306      ; 1.485      ;
; 0.968 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.283      ; 1.481      ;
; 0.974 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.449      ; 1.653      ;
; 0.979 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.238      ; 1.412      ;
; 0.986 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.287      ; 1.503      ;
; 0.987 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.323      ; 1.540      ;
; 1.001 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.287      ; 1.518      ;
; 1.001 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.251      ; 1.482      ;
; 1.008 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.177      ; 1.415      ;
; 1.013 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 1.256      ;
; 1.022 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; -0.014     ; 1.203      ;
; 1.027 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.177      ; 1.434      ;
; 1.028 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.498      ; 1.756      ;
; 1.037 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.480      ; 1.747      ;
; 1.038 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.177      ; 1.445      ;
; 1.039 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.144      ; 1.413      ;
; 1.046 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.144      ; 1.420      ;
; 1.047 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.048      ; 1.290      ;
; 1.047 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.238      ; 1.480      ;
; 1.056 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.238      ; 1.489      ;
; 1.059 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.140      ; 1.429      ;
; 1.063 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.323      ; 1.616      ;
; 1.065 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.177      ; 1.472      ;
; 1.067 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.180      ; 1.477      ;
; 1.071 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.437      ; 1.738      ;
; 1.077 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.452      ; 1.759      ;
; 1.079 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.449      ; 1.758      ;
; 1.081 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.140      ; 1.451      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                         ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.537 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.743      ; 1.109      ;
; 0.542 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.727      ; 1.098      ;
; 0.546 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.744      ; 1.119      ;
; 0.571 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.744      ; 1.144      ;
; 0.575 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.744      ; 1.148      ;
; 0.577 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.744      ; 1.150      ;
; 0.577 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.744      ; 1.150      ;
; 0.589 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.727      ; 1.145      ;
; 0.613 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.744      ; 1.186      ;
; 0.627 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.743      ; 1.199      ;
; 0.652 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.725      ; 1.206      ;
; 0.655 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.743      ; 1.227      ;
; 0.655 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.743      ; 1.227      ;
; 0.656 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.725      ; 1.210      ;
; 0.657 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.743      ; 1.229      ;
; 0.658 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.743      ; 1.230      ;
; 0.660 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.617      ; 1.106      ;
; 0.661 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.617      ; 1.107      ;
; 0.669 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.725      ; 1.223      ;
; 0.690 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.617      ; 1.136      ;
; 0.710 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.725      ; 1.264      ;
; 0.712 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.023     ; 0.914      ;
; 0.713 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; -0.023     ; 0.915      ;
; 0.714 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.617      ; 1.160      ;
; 0.720 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.617      ; 1.166      ;
; 0.736 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.618      ; 1.183      ;
; 0.738 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.618      ; 1.185      ;
; 0.745 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.618      ; 1.192      ;
; 0.761 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.525      ; 1.115      ;
; 0.770 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.727      ; 1.326      ;
; 0.813 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.727      ; 1.369      ;
; 0.817 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.618      ; 1.264      ;
; 0.818 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.725      ; 1.372      ;
; 0.820 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.725      ; 1.374      ;
; 0.820 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.727      ; 1.376      ;
; 0.826 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.727      ; 1.382      ;
; 0.826 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.727      ; 1.382      ;
; 0.832 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.727      ; 1.388      ;
; 0.833 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.727      ; 1.389      ;
; 0.834 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.527      ; 1.190      ;
; 0.835 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.727      ; 1.391      ;
; 0.841 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.527      ; 1.197      ;
; 0.845 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.743      ; 1.417      ;
; 0.845 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.725      ; 1.399      ;
; 0.846 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.727      ; 1.402      ;
; 0.848 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.725      ; 1.402      ;
; 0.851 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.727      ; 1.407      ;
; 0.861 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.727      ; 1.417      ;
; 0.868 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.727      ; 1.424      ;
; 0.875 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.727      ; 1.431      ;
; 0.884 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.725      ; 1.438      ;
; 0.891 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.725      ; 1.445      ;
; 0.892 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.725      ; 1.446      ;
; 0.893 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.725      ; 1.447      ;
; 0.896 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.725      ; 1.450      ;
; 0.898 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.727      ; 1.454      ;
; 0.899 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.725      ; 1.453      ;
; 0.917 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.725      ; 1.471      ;
; 0.922 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.725      ; 1.476      ;
; 0.931 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.617      ; 1.377      ;
; 0.945 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.618      ; 1.392      ;
; 0.948 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.618      ; 1.395      ;
; 0.961 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.618      ; 1.408      ;
; 0.979 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.617      ; 1.425      ;
; 1.042 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.744      ; 1.615      ;
; 1.197 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.525      ; 1.551      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.828 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.066      ; 1.119      ;
; 0.830 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.066      ; 1.121      ;
; 0.834 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.067      ; 1.126      ;
; 0.851 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.067      ; 1.143      ;
; 0.859 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.061      ; 1.145      ;
; 0.860 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.066      ; 1.151      ;
; 0.860 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.066      ; 1.151      ;
; 0.869 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.061      ; 1.155      ;
; 0.898 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.013      ; 1.136      ;
; 0.947 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.160      ; 1.332      ;
; 0.953 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.064      ; 1.242      ;
; 0.955 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.160      ; 1.340      ;
; 0.958 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.179      ; 1.362      ;
; 0.963 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.179      ; 1.367      ;
; 0.965 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.160      ; 1.350      ;
; 0.972 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.179      ; 1.376      ;
; 0.976 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.160      ; 1.361      ;
; 0.979 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.160      ; 1.364      ;
; 0.980 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.179      ; 1.384      ;
; 0.984 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.092      ; 1.301      ;
; 1.004 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.092      ; 1.321      ;
; 1.008 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.067      ; 1.300      ;
; 1.008 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.067      ; 1.300      ;
; 1.008 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.066      ; 1.299      ;
; 1.010 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.092      ; 1.327      ;
; 1.010 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.108      ; 1.343      ;
; 1.011 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.066      ; 1.302      ;
; 1.011 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.108      ; 1.344      ;
; 1.023 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.092      ; 1.340      ;
; 1.030 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.064      ; 1.319      ;
; 1.040 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.108      ; 1.373      ;
; 1.046 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.089      ; 1.360      ;
; 1.047 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.048      ; 0.924      ;
; 1.048 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.092      ; 1.365      ;
; 1.050 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.061      ; 1.336      ;
; 1.057 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.108      ; 1.390      ;
; 1.065 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.067      ; 1.357      ;
; 1.066 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.111      ; 1.402      ;
; 1.073 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.430     ; 0.868      ;
; 1.074 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.022      ; 0.925      ;
; 1.081 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.026      ; 0.936      ;
; 1.085 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.026      ; 0.940      ;
; 1.085 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.108      ; 1.418      ;
; 1.089 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.160      ; 1.474      ;
; 1.091 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.026      ; 0.946      ;
; 1.093 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.026      ; 0.948      ;
; 1.094 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.067      ; 1.386      ;
; 1.097 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.061      ; 1.383      ;
; 1.112 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.026      ; 0.967      ;
; 1.118 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.430     ; 0.913      ;
; 1.135 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.042     ; 0.922      ;
; 1.137 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.023     ; 0.943      ;
; 1.139 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.023     ; 0.945      ;
; 1.142 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.042     ; 0.929      ;
; 1.147 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.042     ; 0.934      ;
; 1.152 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.023     ; 0.958      ;
; 1.163 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.023     ; 0.969      ;
; 1.163 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.023     ; 0.969      ;
; 1.173 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.070     ; 0.932      ;
; 1.175 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.023     ; 0.981      ;
; 1.178 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.070     ; 0.937      ;
; 1.181 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.042     ; 0.968      ;
; 1.190 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.070     ; 0.949      ;
; 1.218 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.070     ; 0.977      ;
; 1.226 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.070     ; 0.985      ;
; 1.227 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.153      ; 1.605      ;
; 1.229 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.070     ; 0.988      ;
; 1.273 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.108      ; 1.606      ;
; 1.279 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.048      ; 1.156      ;
; 1.294 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.048      ; 1.171      ;
; 1.318 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.048      ; 1.195      ;
; 1.320 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.026      ; 1.175      ;
; 1.349 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.045      ; 1.223      ;
; 1.351 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.026      ; 1.206      ;
; 1.352 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.042     ; 1.139      ;
; 1.355 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.045      ; 1.229      ;
; 1.358 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.023     ; 1.164      ;
; 1.360 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.042     ; 1.147      ;
; 1.369 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.045      ; 1.243      ;
; 1.371 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.016      ; 1.216      ;
; 1.385 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.016      ; 1.230      ;
; 1.385 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.016      ; 1.230      ;
; 1.388 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.019      ; 1.236      ;
; 1.392 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.016      ; 1.237      ;
; 1.396 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.016      ; 1.241      ;
; 1.399 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.042     ; 1.186      ;
; 1.402 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.045      ; 1.276      ;
; 1.406 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.033     ; 1.202      ;
; 1.411 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.160      ; 1.796      ;
; 1.431 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.039     ; 1.221      ;
; 1.437 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.039     ; 1.227      ;
; 1.441 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.039     ; 1.231      ;
; 1.445 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.039     ; 1.235      ;
; 1.449 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.033     ; 1.245      ;
; 1.454 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.033     ; 1.250      ;
; 1.459 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.067     ; 1.221      ;
; 1.462 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.033     ; 1.258      ;
; 1.462 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.039     ; 1.252      ;
; 1.465 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.039     ; 1.255      ;
; 1.469 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.033     ; 1.265      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spi_ce[0]'                                                                                                                                                                                                              ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.957 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.459      ; 4.830      ;
; -3.957 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.459      ; 4.830      ;
; -3.957 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.459      ; 4.830      ;
; -3.957 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.459      ; 4.830      ;
; -3.908 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.516      ; 4.838      ;
; -3.908 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.516      ; 4.838      ;
; -3.908 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.516      ; 4.838      ;
; -3.908 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.516      ; 4.838      ;
; -3.877 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.546      ; 4.837      ;
; -3.877 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.546      ; 4.837      ;
; -3.877 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.546      ; 4.837      ;
; -3.877 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.546      ; 4.837      ;
; -3.872 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.550      ; 4.836      ;
; -3.872 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.550      ; 4.836      ;
; -3.872 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.550      ; 4.836      ;
; -3.872 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.550      ; 4.836      ;
; -3.839 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.581      ; 4.834      ;
; -3.839 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.581      ; 4.834      ;
; -3.839 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.581      ; 4.834      ;
; -3.839 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.581      ; 4.834      ;
; -3.839 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.466      ; 4.834      ;
; -3.833 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.585      ; 4.832      ;
; -3.833 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.585      ; 4.832      ;
; -3.833 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.585      ; 4.832      ;
; -3.833 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.585      ; 4.832      ;
; -3.790 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.523      ; 4.842      ;
; -3.759 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.553      ; 4.841      ;
; -3.754 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.557      ; 4.840      ;
; -3.721 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.588      ; 4.838      ;
; -3.715 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.694      ; 4.823      ;
; -3.715 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.694      ; 4.823      ;
; -3.715 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.694      ; 4.823      ;
; -3.715 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.694      ; 4.823      ;
; -3.715 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.592      ; 4.836      ;
; -3.702 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.705      ; 4.821      ;
; -3.702 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.705      ; 4.821      ;
; -3.702 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.705      ; 4.821      ;
; -3.702 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.705      ; 4.821      ;
; -3.695 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.708      ; 4.817      ;
; -3.695 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.708      ; 4.817      ;
; -3.695 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.708      ; 4.817      ;
; -3.695 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.708      ; 4.817      ;
; -3.669 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.735      ; 4.818      ;
; -3.669 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.735      ; 4.818      ;
; -3.669 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.735      ; 4.818      ;
; -3.669 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.735      ; 4.818      ;
; -3.655 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.753      ; 4.822      ;
; -3.655 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.753      ; 4.822      ;
; -3.655 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.753      ; 4.822      ;
; -3.655 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.753      ; 4.822      ;
; -3.646 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.761      ; 4.821      ;
; -3.646 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.761      ; 4.821      ;
; -3.646 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.761      ; 4.821      ;
; -3.646 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.761      ; 4.821      ;
; -3.597 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.701      ; 4.827      ;
; -3.584 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.712      ; 4.825      ;
; -3.577 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.715      ; 4.821      ;
; -3.554 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.334      ; 4.380      ;
; -3.551 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.742      ; 4.822      ;
; -3.537 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.760      ; 4.826      ;
; -3.528 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.768      ; 4.825      ;
; -3.506 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.377      ; 4.375      ;
; -3.506 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.377      ; 4.375      ;
; -3.506 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.377      ; 4.375      ;
; -3.506 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.377      ; 4.375      ;
; -3.506 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.377      ; 4.375      ;
; -3.506 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.377      ; 4.375      ;
; -3.506 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.377      ; 4.375      ;
; -3.466 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.405      ; 4.363      ;
; -3.466 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.405      ; 4.363      ;
; -3.466 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.405      ; 4.363      ;
; -3.466 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.405      ; 4.363      ;
; -3.362 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.520      ; 4.374      ;
; -3.362 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.520      ; 4.374      ;
; -3.362 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.520      ; 4.374      ;
; -3.362 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.520      ; 4.374      ;
; -3.362 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.520      ; 4.374      ;
; -3.362 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.520      ; 4.374      ;
; -3.362 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.520      ; 4.374      ;
; -3.362 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.520      ; 4.374      ;
; -3.362 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.520      ; 4.374      ;
; -3.362 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.520      ; 4.374      ;
; -3.362 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.520      ; 4.374      ;
; -3.279 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.593      ; 4.364      ;
; -3.279 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.593      ; 4.364      ;
; -3.279 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.593      ; 4.364      ;
; -3.279 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.593      ; 4.364      ;
; -3.279 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.593      ; 4.364      ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spi_ce[1]'                                                                                                                                                                                                                ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.858 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.569      ; 4.831      ;
; -3.858 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.569      ; 4.831      ;
; -3.858 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.569      ; 4.831      ;
; -3.858 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.569      ; 4.831      ;
; -3.858 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.567      ; 4.829      ;
; -3.858 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.567      ; 4.829      ;
; -3.858 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.567      ; 4.829      ;
; -3.858 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.567      ; 4.829      ;
; -3.858 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.564      ; 4.826      ;
; -3.858 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.564      ; 4.826      ;
; -3.858 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.564      ; 4.826      ;
; -3.858 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.564      ; 4.826      ;
; -3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.586      ; 4.847      ;
; -3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.586      ; 4.847      ;
; -3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.586      ; 4.847      ;
; -3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.586      ; 4.847      ;
; -3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.585      ; 4.846      ;
; -3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.585      ; 4.846      ;
; -3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.585      ; 4.846      ;
; -3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.585      ; 4.846      ;
; -3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.584      ; 4.845      ;
; -3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.584      ; 4.845      ;
; -3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.584      ; 4.845      ;
; -3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.584      ; 4.845      ;
; -3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.585      ; 4.846      ;
; -3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.585      ; 4.846      ;
; -3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.585      ; 4.846      ;
; -3.857 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.585      ; 4.846      ;
; -3.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.574      ; 4.834      ;
; -3.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.574      ; 4.834      ;
; -3.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.574      ; 4.834      ;
; -3.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.574      ; 4.834      ;
; -3.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.575      ; 4.835      ;
; -3.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.575      ; 4.835      ;
; -3.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.575      ; 4.835      ;
; -3.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.575      ; 4.835      ;
; -3.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.576      ; 4.836      ;
; -3.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.576      ; 4.836      ;
; -3.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.576      ; 4.836      ;
; -3.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.576      ; 4.836      ;
; -3.855 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.574      ; 4.833      ;
; -3.855 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.574      ; 4.833      ;
; -3.855 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.574      ; 4.833      ;
; -3.855 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.574      ; 4.833      ;
; -3.855 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.578      ; 4.837      ;
; -3.855 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.578      ; 4.837      ;
; -3.855 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.578      ; 4.837      ;
; -3.855 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.578      ; 4.837      ;
; -3.740 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.576      ; 4.835      ;
; -3.740 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.574      ; 4.833      ;
; -3.740 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.571      ; 4.830      ;
; -3.739 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.593      ; 4.851      ;
; -3.739 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.592      ; 4.850      ;
; -3.739 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.591      ; 4.849      ;
; -3.739 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.592      ; 4.850      ;
; -3.738 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.581      ; 4.838      ;
; -3.738 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.582      ; 4.839      ;
; -3.738 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.583      ; 4.840      ;
; -3.737 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.581      ; 4.837      ;
; -3.737 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.585      ; 4.841      ;
; -3.658 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.253      ; 4.393      ;
; -3.658 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.253      ; 4.393      ;
; -3.658 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.253      ; 4.393      ;
; -3.658 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.253      ; 4.393      ;
; -3.658 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.253      ; 4.393      ;
; -3.658 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.253      ; 4.393      ;
; -3.658 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.239      ; 4.379      ;
; -3.658 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.239      ; 4.379      ;
; -3.657 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.243      ; 4.382      ;
; -3.657 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.243      ; 4.382      ;
; -3.657 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.243      ; 4.382      ;
; -3.657 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.243      ; 4.382      ;
; -3.657 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.243      ; 4.382      ;
; -3.657 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.243      ; 4.382      ;
; -3.657 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.243      ; 4.382      ;
; -3.657 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.243      ; 4.382      ;
; -3.657 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.243      ; 4.382      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.243      ; 4.381      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.243      ; 4.381      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.243      ; 4.381      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.242      ; 4.380      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.242      ; 4.380      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.242      ; 4.380      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.242      ; 4.380      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.243      ; 4.381      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.243      ; 4.381      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.243      ; 4.381      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.243      ; 4.381      ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                      ;
+--------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.764 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[1]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.356     ; 4.400      ;
; -3.764 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[2]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.356     ; 4.400      ;
; -3.764 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[3]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.356     ; 4.400      ;
; -3.764 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[4]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.356     ; 4.400      ;
; -3.764 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[6]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.356     ; 4.400      ;
; -3.764 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[7]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.356     ; 4.400      ;
; -3.764 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[12] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.356     ; 4.400      ;
; -3.764 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[13] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.356     ; 4.400      ;
; -3.764 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[14] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.356     ; 4.400      ;
; -3.764 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[15] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.356     ; 4.400      ;
; -3.764 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[24] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.356     ; 4.400      ;
; -3.764 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[25] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.356     ; 4.400      ;
; -3.764 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[26] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.356     ; 4.400      ;
; -3.760 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[0]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.359     ; 4.393      ;
; -3.760 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[5]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.359     ; 4.393      ;
; -3.760 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[27] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.359     ; 4.393      ;
; -3.760 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[28] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.359     ; 4.393      ;
; -3.760 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[29] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.359     ; 4.393      ;
; -3.728 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.399      ;
; -3.728 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.399      ;
; -3.728 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.399      ;
; -3.728 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.399      ;
; -3.728 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.399      ;
; -3.728 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.399      ;
; -3.728 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.399      ;
; -3.728 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.399      ;
; -3.728 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.399      ;
; -3.728 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.399      ;
; -3.728 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.399      ;
; -3.728 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.399      ;
; -3.728 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.399      ;
; -3.728 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.399      ;
; -3.728 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.399      ;
; -3.728 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.321     ; 4.399      ;
; -3.725 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.317     ; 4.400      ;
; -3.725 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.317     ; 4.400      ;
; -3.708 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[19] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.306     ; 4.394      ;
; -3.708 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[20] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.306     ; 4.394      ;
; -3.708 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[21] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.306     ; 4.394      ;
; -3.708 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[22] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.306     ; 4.394      ;
; -3.708 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[23] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.306     ; 4.394      ;
; -3.708 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[30] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.306     ; 4.394      ;
; -3.708 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[31] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.306     ; 4.394      ;
; -3.708 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[32] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.306     ; 4.394      ;
; -3.708 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[33] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.306     ; 4.394      ;
; -3.708 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[34] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.306     ; 4.394      ;
; -3.708 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[35] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.306     ; 4.394      ;
; -3.708 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[36] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.306     ; 4.394      ;
; -3.708 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[37] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.306     ; 4.394      ;
; -3.708 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[38] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.306     ; 4.394      ;
; -3.696 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[8]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.288     ; 4.400      ;
; -3.696 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[9]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.288     ; 4.400      ;
; -3.696 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[10] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.288     ; 4.400      ;
; -3.696 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[11] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.288     ; 4.400      ;
; -3.696 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[16] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.288     ; 4.400      ;
; -3.696 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[17] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.288     ; 4.400      ;
; -3.696 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[18] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.288     ; 4.400      ;
; -3.694 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.293     ; 4.393      ;
; -3.694 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.293     ; 4.393      ;
; -3.694 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.293     ; 4.393      ;
; -3.694 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.293     ; 4.393      ;
; -3.694 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[13]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.293     ; 4.393      ;
; -3.694 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.293     ; 4.393      ;
; -3.694 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[15]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.293     ; 4.393      ;
; -3.694 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.293     ; 4.393      ;
; -3.694 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.293     ; 4.393      ;
; -3.694 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.293     ; 4.393      ;
; -3.694 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.293     ; 4.393      ;
; -3.669 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[39] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.259     ; 4.402      ;
; -3.669 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[40] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.259     ; 4.402      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.247     ; 4.401      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.247     ; 4.401      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.247     ; 4.401      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.247     ; 4.401      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[24]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.247     ; 4.401      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[25]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.247     ; 4.401      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[26]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.247     ; 4.401      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[27]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.247     ; 4.401      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[28]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.247     ; 4.401      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[29]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.247     ; 4.401      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[30]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.247     ; 4.401      ;
; -3.656 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[31]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.247     ; 4.401      ;
; -3.610 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[0]   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.278      ; 4.380      ;
; -3.548 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[36]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.319      ; 4.359      ;
; -3.548 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[37]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.319      ; 4.359      ;
; -3.548 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[38]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.319      ; 4.359      ;
; -3.548 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[39]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.319      ; 4.359      ;
; -3.544 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[8]   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.343      ; 4.379      ;
; -3.544 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[9]   ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.343      ; 4.379      ;
; -3.544 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[10]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.343      ; 4.379      ;
; -3.544 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[11]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.343      ; 4.379      ;
; -3.526 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[16]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.345      ; 4.363      ;
; -3.526 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[17]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.345      ; 4.363      ;
; -3.526 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[18]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.345      ; 4.363      ;
; -3.526 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[19]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.345      ; 4.363      ;
; -3.526 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[20]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.345      ; 4.363      ;
; -3.526 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[21]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.345      ; 4.363      ;
; -3.526 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[22]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.345      ; 4.363      ;
; -3.526 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[23]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.345      ; 4.363      ;
; -3.526 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[24]  ; clk_10mhz    ; spi_sck     ; 0.500        ; 0.345      ; 4.363      ;
+--------+----------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                  ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.454 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.074     ; 4.382      ;
; -3.454 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.074     ; 4.382      ;
; -3.454 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.074     ; 4.382      ;
; -3.454 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.074     ; 4.382      ;
; -3.454 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.074     ; 4.382      ;
; -3.454 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.074     ; 4.382      ;
; -3.454 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.074     ; 4.382      ;
; -3.453 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.073     ; 4.382      ;
; -3.453 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.073     ; 4.382      ;
; -3.453 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.073     ; 4.382      ;
; -3.453 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.073     ; 4.382      ;
; -3.453 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.073     ; 4.382      ;
; -3.453 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.073     ; 4.382      ;
; -3.453 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.073     ; 4.382      ;
; -3.453 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.073     ; 4.382      ;
; -3.453 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.073     ; 4.382      ;
; -3.453 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.073     ; 4.382      ;
; -3.453 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.073     ; 4.382      ;
; -3.453 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.073     ; 4.382      ;
; -3.453 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.073     ; 4.382      ;
; -3.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.075     ; 4.372      ;
; -3.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.075     ; 4.372      ;
; -3.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.075     ; 4.372      ;
; -3.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.075     ; 4.372      ;
; -3.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.075     ; 4.372      ;
; -3.445 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.075     ; 4.372      ;
; -3.047 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; 0.333      ; 4.382      ;
; -3.046 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; 0.334      ; 4.382      ;
; -3.046 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; 0.334      ; 4.382      ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'ad9866_clk'                                                                                                                                                                                                                ;
+--------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.475 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[15]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.451      ; 4.840      ;
; -2.475 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[14]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.451      ; 4.840      ;
; -2.475 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[13]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.451      ; 4.840      ;
; -2.475 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[12]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.451      ; 4.840      ;
; -2.459 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[23]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.460      ; 4.833      ;
; -2.459 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[22]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.460      ; 4.833      ;
; -2.459 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[21]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.460      ; 4.833      ;
; -2.459 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[20]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.460      ; 4.833      ;
; -2.440 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[3]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.474      ; 4.828      ;
; -2.440 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[2]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.474      ; 4.828      ;
; -2.440 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[1]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.474      ; 4.828      ;
; -2.440 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[0]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.474      ; 4.828      ;
; -2.439 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[27]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.478      ; 4.831      ;
; -2.439 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[26]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.478      ; 4.831      ;
; -2.439 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[25]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.478      ; 4.831      ;
; -2.439 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[24]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.478      ; 4.831      ;
; -2.436 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[31]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.488      ; 4.838      ;
; -2.436 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[30]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.488      ; 4.838      ;
; -2.436 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[29]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.488      ; 4.838      ;
; -2.436 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[28]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.488      ; 4.838      ;
; -2.418 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[11]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.493      ; 4.825      ;
; -2.418 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[10]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.493      ; 4.825      ;
; -2.418 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[9]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.493      ; 4.825      ;
; -2.418 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[8]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.493      ; 4.825      ;
; -2.397 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[7]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.528      ; 4.839      ;
; -2.397 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[6]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.528      ; 4.839      ;
; -2.397 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[5]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.528      ; 4.839      ;
; -2.397 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[4]                              ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.528      ; 4.839      ;
; -2.358 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~portb_address_reg0    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.457      ; 4.844      ;
; -2.350 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[19]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.559      ; 4.823      ;
; -2.350 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[18]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.559      ; 4.823      ;
; -2.350 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[17]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.559      ; 4.823      ;
; -2.350 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[16]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.559      ; 4.823      ;
; -2.342 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~portb_address_reg0    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.466      ; 4.837      ;
; -2.323 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~portb_address_reg0     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.480      ; 4.832      ;
; -2.322 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~portb_address_reg0    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.484      ; 4.835      ;
; -2.319 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~portb_address_reg0    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.494      ; 4.842      ;
; -2.301 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~portb_address_reg0     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.499      ; 4.829      ;
; -2.280 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~portb_address_reg0     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.534      ; 4.843      ;
; -2.233 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~portb_address_reg0    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.565      ; 4.827      ;
; -1.914 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                       ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.474      ; 4.380      ;
; -1.914 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                       ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.474      ; 4.380      ;
; -1.914 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                       ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.474      ; 4.380      ;
; -1.914 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                       ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.474      ; 4.380      ;
; -1.898 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.488      ; 4.378      ;
; -1.898 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.488      ; 4.378      ;
; -1.898 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.488      ; 4.378      ;
; -1.898 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.488      ; 4.378      ;
; -1.892 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.491      ; 4.375      ;
; -1.892 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.491      ; 4.375      ;
; -1.892 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.491      ; 4.375      ;
; -1.892 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.491      ; 4.375      ;
; -1.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[10]                                                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.483      ; 4.366      ;
; -1.868 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.520      ; 4.380      ;
; -1.868 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.520      ; 4.380      ;
; -1.868 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                          ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.520      ; 4.380      ;
; -1.868 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[5]                                                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.520      ; 4.380      ;
; -1.868 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[4]                                                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.520      ; 4.380      ;
; -1.868 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[2]                                                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.520      ; 4.380      ;
; -1.868 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[1]                                                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.520      ; 4.380      ;
; -1.860 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.541      ; 4.393      ;
; -1.860 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.541      ; 4.393      ;
; -1.860 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.541      ; 4.393      ;
; -1.860 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.541      ; 4.393      ;
; -1.860 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.541      ; 4.393      ;
; -1.858 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.543      ; 4.393      ;
; -1.858 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.543      ; 4.393      ;
; -1.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.545      ; 4.393      ;
; -1.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.545      ; 4.393      ;
; -1.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.545      ; 4.393      ;
; -1.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.545      ; 4.393      ;
; -1.853 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.542      ; 4.387      ;
; -1.853 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.542      ; 4.387      ;
; -1.853 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]                ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.548      ; 4.393      ;
; -1.853 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]                ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.548      ; 4.393      ;
; -1.853 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[11]                                                ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.548      ; 4.393      ;
; -1.853 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[10]                                                ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.548      ; 4.393      ;
; -1.853 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[9]                                                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.548      ; 4.393      ;
; -1.853 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[8]                                                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.548      ; 4.393      ;
; -1.853 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[7]                                                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.548      ; 4.393      ;
; -1.853 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[6]                                                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.548      ; 4.393      ;
; -1.853 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[5]                                                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.548      ; 4.393      ;
; -1.853 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[4]                                                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.548      ; 4.393      ;
; -1.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.556      ; 4.393      ;
; -1.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6] ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.556      ; 4.393      ;
; -1.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.556      ; 4.393      ;
; -1.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7] ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.556      ; 4.393      ;
; -1.838 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.554      ; 4.384      ;
; -1.838 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                       ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.554      ; 4.384      ;
; -1.838 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[0]                                                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.554      ; 4.384      ;
; -1.838 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.554      ; 4.384      ;
; -1.834 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[8]                                                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.540      ; 4.366      ;
; -1.834 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[7]                                                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.540      ; 4.366      ;
; -1.834 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[6]                                                   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.540      ; 4.366      ;
; -1.829 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.566      ; 4.387      ;
; -1.829 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.566      ; 4.387      ;
; -1.829 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.566      ; 4.387      ;
; -1.829 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8]    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.566      ; 4.387      ;
; -1.817 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.570      ; 4.379      ;
; -1.817 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4] ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 1.570      ; 4.379      ;
+--------+----------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'ad9866_clk'                                                                                                                                                                                                                 ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.741 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.981      ; 3.947      ;
; 1.741 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.981      ; 3.947      ;
; 1.741 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.981      ; 3.947      ;
; 1.741 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.981      ; 3.947      ;
; 1.741 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.981      ; 3.947      ;
; 1.741 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.981      ; 3.947      ;
; 1.741 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.981      ; 3.947      ;
; 1.741 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.981      ; 3.947      ;
; 1.774 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.929      ; 3.928      ;
; 1.774 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.929      ; 3.928      ;
; 1.782 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.928      ; 3.935      ;
; 1.787 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.918      ; 3.930      ;
; 1.787 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.918      ; 3.930      ;
; 1.787 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.918      ; 3.930      ;
; 1.787 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.918      ; 3.930      ;
; 1.787 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.918      ; 3.930      ;
; 1.787 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.918      ; 3.930      ;
; 1.787 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.918      ; 3.930      ;
; 1.787 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.918      ; 3.930      ;
; 1.787 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.918      ; 3.930      ;
; 1.787 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.918      ; 3.930      ;
; 1.799 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.918      ; 3.942      ;
; 1.800 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.905      ; 3.930      ;
; 1.818 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.885      ; 3.928      ;
; 1.818 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[11]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.885      ; 3.928      ;
; 1.818 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[9]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.885      ; 3.928      ;
; 1.842 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.889      ; 3.956      ;
; 1.842 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.889      ; 3.956      ;
; 1.842 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.889      ; 3.956      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.860      ; 3.930      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.860      ; 3.930      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.860      ; 3.930      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.860      ; 3.930      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.860      ; 3.930      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.860      ; 3.930      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.860      ; 3.930      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.860      ; 3.930      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.878      ; 3.948      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.878      ; 3.948      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.878      ; 3.948      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.878      ; 3.948      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.878      ; 3.948      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.878      ; 3.948      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.878      ; 3.948      ;
; 1.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.878      ; 3.948      ;
; 1.846 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.885      ; 3.956      ;
; 1.846 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                           ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.885      ; 3.956      ;
; 1.846 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[3]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.871      ; 3.942      ;
; 1.846 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[2]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.871      ; 3.942      ;
; 1.846 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.885      ; 3.956      ;
; 1.846 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.885      ; 3.956      ;
; 1.846 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[4]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.871      ; 3.942      ;
; 1.846 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.871      ; 3.942      ;
; 1.846 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.885      ; 3.956      ;
; 1.846 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.885      ; 3.956      ;
; 1.849 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.878      ; 3.952      ;
; 1.849 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[3]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.878      ; 3.952      ;
; 1.849 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[0]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.878      ; 3.952      ;
; 1.859 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.858      ; 3.942      ;
; 1.859 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.858      ; 3.942      ;
; 1.859 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.858      ; 3.942      ;
; 1.859 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.858      ; 3.942      ;
; 1.859 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.858      ; 3.942      ;
; 1.859 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.858      ; 3.942      ;
; 1.860 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.871      ; 3.956      ;
; 1.860 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.871      ; 3.956      ;
; 1.860 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.871      ; 3.956      ;
; 1.860 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.871      ; 3.956      ;
; 1.860 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.871      ; 3.956      ;
; 1.860 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.871      ; 3.956      ;
; 1.860 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.848      ; 3.933      ;
; 1.860 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.848      ; 3.933      ;
; 1.860 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.848      ; 3.933      ;
; 1.863 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.871      ; 3.959      ;
; 1.863 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.871      ; 3.959      ;
; 1.863 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                         ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.871      ; 3.959      ;
; 1.863 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[3]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.871      ; 3.959      ;
; 1.863 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[2]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.871      ; 3.959      ;
; 1.863 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[1]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.871      ; 3.959      ;
; 1.863 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[0]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.871      ; 3.959      ;
; 1.882 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.837      ; 3.944      ;
; 1.882 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.837      ; 3.944      ;
; 1.882 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.837      ; 3.944      ;
; 1.882 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.837      ; 3.944      ;
; 1.886 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.845      ; 3.956      ;
; 1.886 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.845      ; 3.956      ;
; 1.886 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.845      ; 3.956      ;
; 1.886 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.845      ; 3.956      ;
; 1.887 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.844      ; 3.956      ;
; 1.887 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.844      ; 3.956      ;
; 1.887 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.844      ; 3.956      ;
; 1.887 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.844      ; 3.956      ;
; 1.887 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.844      ; 3.956      ;
; 1.887 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.844      ; 3.956      ;
; 1.887 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.844      ; 3.956      ;
; 1.889 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.839      ; 3.953      ;
; 1.889 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.839      ; 3.953      ;
; 1.889 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.839      ; 3.953      ;
; 1.901 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.832      ; 3.958      ;
; 1.901 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 1.832      ; 3.958      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spi_sck'                                                                                                                                                                                                  ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.241 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[40]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.471      ; 3.937      ;
; 2.241 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[41]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.471      ; 3.937      ;
; 2.366 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[41]                                                                            ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.358      ; 3.949      ;
; 2.366 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[40]                                                                            ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.358      ; 3.949      ;
; 2.576 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.959      ;
; 2.576 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.959      ;
; 2.576 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.959      ;
; 2.576 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.959      ;
; 2.576 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.959      ;
; 2.576 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.959      ;
; 2.576 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.959      ;
; 2.576 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.959      ;
; 2.576 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10     ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.158      ; 3.959      ;
; 2.607 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[0]                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.100      ; 3.932      ;
; 2.607 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[1]                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.100      ; 3.932      ;
; 2.607 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[2]                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.100      ; 3.932      ;
; 2.607 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[3]                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.100      ; 3.932      ;
; 2.607 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[5]                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.100      ; 3.932      ;
; 2.607 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[6]                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.100      ; 3.932      ;
; 2.607 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[4]                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.100      ; 3.932      ;
; 2.620 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.114      ; 3.959      ;
; 2.632 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.102      ; 3.959      ;
; 2.632 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                         ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.102      ; 3.959      ;
; 2.632 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                         ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.102      ; 3.959      ;
; 2.632 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.102      ; 3.959      ;
; 2.632 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.102      ; 3.959      ;
; 2.632 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.102      ; 3.959      ;
; 2.665 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.069      ; 3.959      ;
; 2.665 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.069      ; 3.959      ;
; 2.665 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.069      ; 3.959      ;
; 2.665 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.069      ; 3.959      ;
; 2.670 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[1]                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.064      ; 3.959      ;
; 2.670 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[10]                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.064      ; 3.959      ;
; 2.670 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[11]                                 ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.064      ; 3.959      ;
; 2.670 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[2]                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.064      ; 3.959      ;
; 2.670 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[8]                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.064      ; 3.959      ;
; 2.670 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[9]                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.064      ; 3.959      ;
; 2.691 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.042      ; 3.958      ;
; 2.691 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.042      ; 3.958      ;
; 2.691 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.042      ; 3.958      ;
; 2.691 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.042      ; 3.958      ;
; 2.703 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 3.959      ;
; 2.703 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0] ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 3.959      ;
; 2.703 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5         ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 3.959      ;
; 2.703 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0      ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 3.959      ;
; 2.703 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[0]                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 3.959      ;
; 2.703 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[3]                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 3.959      ;
; 2.703 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[6]                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 3.959      ;
; 2.703 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[7]                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 3.959      ;
; 2.703 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[5]                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 3.959      ;
; 2.703 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|wrptr_g[4]                                  ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.031      ; 3.959      ;
; 2.707 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[38]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 1.021      ; 3.953      ;
; 2.764 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[32]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.967      ; 3.956      ;
; 2.764 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[33]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.967      ; 3.956      ;
; 2.764 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[34]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.967      ; 3.956      ;
; 2.764 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[35]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.967      ; 3.956      ;
; 2.764 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[36]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.967      ; 3.956      ;
; 2.764 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[37]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.967      ; 3.956      ;
; 2.765 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[15]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.972      ; 3.962      ;
; 2.765 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[12]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.972      ; 3.962      ;
; 2.765 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[9]                                                                              ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.972      ; 3.962      ;
; 2.765 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[6]                                                                              ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.972      ; 3.962      ;
; 2.765 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[5]                                                                              ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.972      ; 3.962      ;
; 2.765 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[2]                                                                              ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.972      ; 3.962      ;
; 2.797 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[17]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.943      ; 3.965      ;
; 2.797 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[14]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.943      ; 3.965      ;
; 2.797 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[10]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.943      ; 3.965      ;
; 2.797 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[8]                                                                              ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.943      ; 3.965      ;
; 2.797 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[7]                                                                              ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.943      ; 3.965      ;
; 2.797 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[3]                                                                              ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.943      ; 3.965      ;
; 2.797 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[1]                                                                              ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.943      ; 3.965      ;
; 2.805 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[30]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.933      ; 3.963      ;
; 2.805 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[27]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.933      ; 3.963      ;
; 2.805 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[24]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.933      ; 3.963      ;
; 2.805 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[23]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.933      ; 3.963      ;
; 2.805 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[22]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.933      ; 3.963      ;
; 2.805 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[20]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.933      ; 3.963      ;
; 2.805 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[18]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.933      ; 3.963      ;
; 2.859 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[31]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.881      ; 3.965      ;
; 2.859 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[29]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.881      ; 3.965      ;
; 2.859 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[28]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.881      ; 3.965      ;
; 2.859 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[26]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.881      ; 3.965      ;
; 2.859 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[25]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.881      ; 3.965      ;
; 2.859 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[21]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.881      ; 3.965      ;
; 2.859 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[19]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.881      ; 3.965      ;
; 2.863 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[11]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.880      ; 3.968      ;
; 2.888 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[16]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.852      ; 3.965      ;
; 2.888 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[13]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.852      ; 3.965      ;
; 2.888 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[4]                                                                              ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.852      ; 3.965      ;
; 2.888 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[0]                                                                              ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.852      ; 3.965      ;
; 2.919 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[0]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.313      ; 3.957      ;
; 2.919 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[1]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.313      ; 3.957      ;
; 2.919 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[2]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.313      ; 3.957      ;
; 2.919 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[3]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.313      ; 3.957      ;
; 2.919 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[8]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.313      ; 3.957      ;
; 2.919 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[9]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.313      ; 3.957      ;
; 2.919 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[10]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.313      ; 3.957      ;
; 2.919 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[11]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.313      ; 3.957      ;
; 2.919 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[12]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.313      ; 3.957      ;
; 2.919 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[13]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.313      ; 3.957      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                  ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.267 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.492      ; 3.954      ;
; 3.267 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.492      ; 3.954      ;
; 3.267 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.492      ; 3.954      ;
; 3.676 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.067      ; 3.938      ;
; 3.676 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.067      ; 3.938      ;
; 3.676 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.067      ; 3.938      ;
; 3.676 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.067      ; 3.938      ;
; 3.676 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.067      ; 3.938      ;
; 3.676 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.067      ; 3.938      ;
; 3.690 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.069      ; 3.954      ;
; 3.690 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.069      ; 3.954      ;
; 3.690 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.069      ; 3.954      ;
; 3.690 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.069      ; 3.954      ;
; 3.690 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.069      ; 3.954      ;
; 3.690 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.069      ; 3.954      ;
; 3.690 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.069      ; 3.954      ;
; 3.690 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.069      ; 3.954      ;
; 3.690 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.069      ; 3.954      ;
; 3.690 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.069      ; 3.954      ;
; 3.690 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.069      ; 3.954      ;
; 3.690 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.069      ; 3.954      ;
; 3.690 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.069      ; 3.954      ;
; 3.691 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.954      ;
; 3.691 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.954      ;
; 3.691 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.954      ;
; 3.691 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.954      ;
; 3.691 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.954      ;
; 3.691 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.954      ;
; 3.691 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.068      ; 3.954      ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spi_ce[0]'                                                                                                                                                                                                              ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.394 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.811      ; 3.930      ;
; 3.394 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.811      ; 3.930      ;
; 3.394 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.811      ; 3.930      ;
; 3.394 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.811      ; 3.930      ;
; 3.394 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.811      ; 3.930      ;
; 3.485 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.735      ; 3.945      ;
; 3.485 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.735      ; 3.945      ;
; 3.485 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.735      ; 3.945      ;
; 3.485 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.735      ; 3.945      ;
; 3.485 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.735      ; 3.945      ;
; 3.485 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.735      ; 3.945      ;
; 3.485 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.735      ; 3.945      ;
; 3.485 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.735      ; 3.945      ;
; 3.485 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.735      ; 3.945      ;
; 3.485 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.735      ; 3.945      ;
; 3.485 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.735      ; 3.945      ;
; 3.589 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.616      ; 3.930      ;
; 3.589 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.616      ; 3.930      ;
; 3.589 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.616      ; 3.930      ;
; 3.589 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.616      ; 3.930      ;
; 3.634 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.587      ; 3.946      ;
; 3.634 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.587      ; 3.946      ;
; 3.634 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.587      ; 3.946      ;
; 3.634 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.587      ; 3.946      ;
; 3.634 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.587      ; 3.946      ;
; 3.634 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.587      ; 3.946      ;
; 3.634 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.587      ; 3.946      ;
; 3.639 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.969      ; 4.328      ;
; 3.639 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.969      ; 4.328      ;
; 3.639 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.969      ; 4.328      ;
; 3.639 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.969      ; 4.328      ;
; 3.649 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.961      ; 4.330      ;
; 3.649 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.961      ; 4.330      ;
; 3.649 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.961      ; 4.330      ;
; 3.649 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.961      ; 4.330      ;
; 3.650 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.978      ; 4.388      ;
; 3.660 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.970      ; 4.390      ;
; 3.663 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.943      ; 4.326      ;
; 3.663 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.943      ; 4.326      ;
; 3.663 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.943      ; 4.326      ;
; 3.663 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.943      ; 4.326      ;
; 3.674 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.952      ; 4.386      ;
; 3.686 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.542      ; 3.953      ;
; 3.690 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.915      ; 4.325      ;
; 3.690 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.915      ; 4.325      ;
; 3.690 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.915      ; 4.325      ;
; 3.690 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.915      ; 4.325      ;
; 3.696 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.912      ; 4.328      ;
; 3.696 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.912      ; 4.328      ;
; 3.696 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.912      ; 4.328      ;
; 3.696 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.912      ; 4.328      ;
; 3.701 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.924      ; 4.385      ;
; 3.707 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.921      ; 4.388      ;
; 3.711 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.900      ; 4.331      ;
; 3.711 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.900      ; 4.331      ;
; 3.711 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.900      ; 4.331      ;
; 3.711 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.900      ; 4.331      ;
; 3.722 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.909      ; 4.391      ;
; 3.838 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.786      ; 4.344      ;
; 3.838 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.786      ; 4.344      ;
; 3.838 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.786      ; 4.344      ;
; 3.838 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.786      ; 4.344      ;
; 3.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.783      ; 4.348      ;
; 3.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.783      ; 4.348      ;
; 3.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.783      ; 4.348      ;
; 3.845 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.783      ; 4.348      ;
; 3.849 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.795      ; 4.404      ;
; 3.856 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.792      ; 4.408      ;
; 3.880 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.750      ; 4.350      ;
; 3.880 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.750      ; 4.350      ;
; 3.880 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.750      ; 4.350      ;
; 3.880 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.750      ; 4.350      ;
; 3.885 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.746      ; 4.351      ;
; 3.885 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.746      ; 4.351      ;
; 3.885 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.746      ; 4.351      ;
; 3.885 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.746      ; 4.351      ;
; 3.891 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.759      ; 4.410      ;
; 3.896 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.755      ; 4.411      ;
; 3.918 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.714      ; 4.352      ;
; 3.918 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.714      ; 4.352      ;
; 3.918 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.714      ; 4.352      ;
; 3.918 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.714      ; 4.352      ;
; 3.929 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.723      ; 4.412      ;
; 3.964 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.655      ; 4.339      ;
; 3.964 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.655      ; 4.339      ;
; 3.964 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.655      ; 4.339      ;
; 3.964 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.655      ; 4.339      ;
; 3.975 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.664      ; 4.399      ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'spi_ce[1]'                                                                                                                                                                                                                ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.442      ; 3.948      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.442      ; 3.948      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.442      ; 3.948      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.442      ; 3.948      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.452      ; 3.958      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.452      ; 3.958      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.452      ; 3.958      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.442      ; 3.948      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.452      ; 3.958      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.442      ; 3.948      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.442      ; 3.948      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.442      ; 3.948      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.442      ; 3.948      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.442      ; 3.948      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.442      ; 3.948      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.442      ; 3.948      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.441      ; 3.947      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.441      ; 3.947      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.441      ; 3.947      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.441      ; 3.947      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.452      ; 3.958      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.452      ; 3.958      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.442      ; 3.948      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.442      ; 3.948      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.442      ; 3.948      ;
; 3.771 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.442      ; 3.948      ;
; 3.772 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.437      ; 3.944      ;
; 3.772 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.437      ; 3.944      ;
; 3.840 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.774      ; 4.344      ;
; 3.840 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.774      ; 4.344      ;
; 3.840 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.774      ; 4.344      ;
; 3.840 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.774      ; 4.344      ;
; 3.842 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.770      ; 4.342      ;
; 3.842 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.770      ; 4.342      ;
; 3.842 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.770      ; 4.342      ;
; 3.842 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.770      ; 4.342      ;
; 3.842 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 4.343      ;
; 3.842 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 4.343      ;
; 3.842 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 4.343      ;
; 3.842 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 4.343      ;
; 3.842 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.781      ; 4.353      ;
; 3.842 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.781      ; 4.353      ;
; 3.842 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.781      ; 4.353      ;
; 3.842 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.781      ; 4.353      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.762      ; 4.335      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.762      ; 4.335      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.762      ; 4.335      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.762      ; 4.335      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.759      ; 4.332      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.759      ; 4.332      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.759      ; 4.332      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.759      ; 4.332      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.769      ; 4.342      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.769      ; 4.342      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.769      ; 4.342      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.769      ; 4.342      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 4.344      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 4.344      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 4.344      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 4.344      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.781      ; 4.354      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.781      ; 4.354      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.781      ; 4.354      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.781      ; 4.354      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.780      ; 4.353      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.780      ; 4.353      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.780      ; 4.353      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.780      ; 4.353      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.779      ; 4.352      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.779      ; 4.352      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.779      ; 4.352      ;
; 3.843 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.779      ; 4.352      ;
; 3.844 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.764      ; 4.338      ;
; 3.844 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.764      ; 4.338      ;
; 3.844 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.764      ; 4.338      ;
; 3.844 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.764      ; 4.338      ;
; 3.851 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.783      ; 4.404      ;
; 3.853 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.779      ; 4.402      ;
; 3.853 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.780      ; 4.403      ;
; 3.853 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.790      ; 4.413      ;
; 3.854 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 4.395      ;
; 3.854 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.768      ; 4.392      ;
; 3.854 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.778      ; 4.402      ;
; 3.854 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.780      ; 4.404      ;
; 3.854 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.790      ; 4.414      ;
; 3.854 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.789      ; 4.413      ;
; 3.854 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.788      ; 4.412      ;
; 3.855 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.773      ; 4.398      ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                 ;
+--------+--------------+----------------+------------+------------+------------+------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                 ;
+--------+--------------+----------------+------------+------------+------------+------------------------------------------------------------------------+
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[0]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[0]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[10]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[10]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[11]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[11]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[12]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[12]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[13]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[13]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[14]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[14]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[15]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[15]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[16]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[16]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[17]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[17]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[1]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[1]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[2]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[2]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[3]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[3]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[4]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[4]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[5]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[5]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[6]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[6]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[7]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[7]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[8]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[8]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[9]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_coef[9]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[0]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[10]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[11]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[12]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[13]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[14]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[15]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[16]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[17]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[18]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[19]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[1]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[20]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[21]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[22]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[23]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[24]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[25]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[26]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[27]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[28]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[29]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[2]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[30]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[31]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[32]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[33]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[34]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[35]                 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[3]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[4]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[5]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[6]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[7]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[8]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:A|reg_q[9]                  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[0]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[0]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[10]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[10]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[11]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[11]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[12]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[12]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[13]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[13]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[14]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[14]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[15]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[15]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[16]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[16]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[17]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[17]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[1]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[1]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[2]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[2]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[3]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[3]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[4]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[4]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[5]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|firX8R8:fir2|fir256:B|reg_coef[5]~_Duplicate_1  ;
+--------+--------------+----------------+------------+------------+------------+------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                    ;
+--------+--------------+----------------+------------+----------------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------+----------------------------------+------------+---------------------------+
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[9]~_Duplicate_1  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[0]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[1]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[2]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[3]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[4]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; dither                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; randomize                 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_2  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_2  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_2  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_2 ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_2  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_2  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_2  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_2  ;
+--------+--------------+----------------+------------+----------------------------------+------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------+
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]              ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]~_Duplicate_1 ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]~_Duplicate_1  ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]               ;
; -4.000 ; 1.000        ; 5.000          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]~_Duplicate_1  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_speed[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_speed[1]              ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]               ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]               ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]               ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]               ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]               ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]               ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]               ;
; 0.025  ; 0.407        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]               ;
; 0.026  ; 0.408        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; 0.026  ; 0.408        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; 0.026  ; 0.408        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; 0.026  ; 0.408        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; 0.026  ; 0.408        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; 0.026  ; 0.408        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; 0.026  ; 0.408        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; 0.026  ; 0.408        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; 0.026  ; 0.408        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; 0.026  ; 0.408        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]              ;
; 0.026  ; 0.408        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]              ;
; 0.026  ; 0.408        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
; 0.026  ; 0.408        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]              ;
; 0.026  ; 0.408        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]              ;
; 0.026  ; 0.408        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]              ;
; 0.026  ; 0.408        ; 0.382          ; High Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]              ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                                                                                                          ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_datain_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~porta_we_reg       ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~porta_we_reg        ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_datain_reg0   ;
; -3.201 ; 1.000        ; 4.201          ; Min Period ; spi_sck ; Rise       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~porta_we_reg        ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; spi_sck ; Rise       ; spi_sck                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|done                                                                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[0]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[1]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[2]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[3]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[4]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[5]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[6]                                                                                              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[0]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[10]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[11]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[12]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[13]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[14]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[15]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[16]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[17]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[18]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[19]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[1]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[20]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[21]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[22]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[23]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[24]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[25]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[26]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[27]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[28]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[29]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[2]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[30]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[31]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[3]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[40]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[41]                                                                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[4]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[5]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[6]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[7]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[8]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[9]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[0]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[10]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[11]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[12]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[13]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[14]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[15]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[16]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[17]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[18]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[19]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[1]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[20]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[21]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[22]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[23]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[24]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[25]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[26]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[27]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[28]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[29]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[2]                                                                                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[30]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[31]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[32]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[33]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[34]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[35]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[36]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[37]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[38]                                                                                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[39]                                                                                           ;
+--------+--------------+----------------+------------+---------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce[0]'                                                                                                                                                               ;
+--------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; spi_ce[0] ; Rise       ; spi_ce[0]                                                                                                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ;
; 0.144  ; 0.328        ; 0.184          ; Low Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ;
+--------+--------------+----------------+-----------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'spi_ce[1]'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ;
; -3.201 ; 1.000        ; 4.201          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ;
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; spi_ce[1] ; Rise       ; spi_ce[1]                                                                                                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; 0.128  ; 0.358        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ;
; 0.129  ; 0.359        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; 0.129  ; 0.359        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ;
; 0.129  ; 0.359        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ;
; 0.129  ; 0.359        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ;
; 0.129  ; 0.359        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ;
; 0.129  ; 0.359        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ;
; 0.129  ; 0.359        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ;
; 0.130  ; 0.360        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ;
; 0.130  ; 0.360        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ;
; 0.130  ; 0.360        ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                  ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_10mhz ; Rise       ; clk_10mhz                                          ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[0]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[10]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[11]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[12]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[13]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[14]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[15]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[16]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[17]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[18]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[19]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[1]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[20]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[21]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[22]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[23]                                        ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[2]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[3]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[4]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[5]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[6]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[7]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[8]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; counter[9]                                         ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]              ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[0]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[1]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[2]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[3]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[4]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[5]                                       ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23] ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]  ;
; -1.487 ; 1.000        ; 2.487          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]  ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; 0.252  ; 0.436        ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; prev_gain[0]                                       ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+------------------+----------------------------------+--------+-------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise   ; Fall  ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+--------+-------+------------+----------------------------------+
; ad9866_adio[*]   ; ad9866_clk                       ; 2.225  ; 2.285 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[0]  ; ad9866_clk                       ; 0.867  ; 1.106 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[1]  ; ad9866_clk                       ; 0.820  ; 0.957 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[2]  ; ad9866_clk                       ; 1.363  ; 1.487 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[3]  ; ad9866_clk                       ; -0.083 ; 0.145 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[4]  ; ad9866_clk                       ; 2.225  ; 2.285 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[5]  ; ad9866_clk                       ; 1.661  ; 1.802 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[6]  ; ad9866_clk                       ; 1.673  ; 1.707 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[7]  ; ad9866_clk                       ; 1.946  ; 1.954 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[8]  ; ad9866_clk                       ; -0.176 ; 0.034 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[9]  ; ad9866_clk                       ; 0.132  ; 0.265 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[10] ; ad9866_clk                       ; 1.827  ; 1.910 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[11] ; ad9866_clk                       ; 1.394  ; 1.527 ; Rise       ; ad9866_clk                       ;
; ptt_in           ; ad9866_clk                       ; 3.178  ; 3.316 ; Rise       ; ad9866_clk                       ;
; ptt_in           ; ad9866_clk                       ; 2.796  ; 2.739 ; Fall       ; ad9866_clk                       ;
; ad9866_sdo       ; clk_10mhz                        ; 2.699  ; 2.846 ; Rise       ; clk_10mhz                        ;
; ptt_in           ; spi_sck                          ; 4.653  ; 4.438 ; Rise       ; spi_sck                          ;
; spi_ce[*]        ; spi_sck                          ; 1.741  ; 1.801 ; Rise       ; spi_sck                          ;
;  spi_ce[0]       ; spi_sck                          ; 1.741  ; 1.801 ; Rise       ; spi_sck                          ;
;  spi_ce[1]       ; spi_sck                          ; 1.229  ; 1.289 ; Rise       ; spi_sck                          ;
; spi_mosi         ; spi_sck                          ; 3.005  ; 3.023 ; Rise       ; spi_sck                          ;
; spi_ce[*]        ; spi_sck                          ; 0.702  ; 0.581 ; Fall       ; spi_sck                          ;
;  spi_ce[0]       ; spi_sck                          ; 0.652  ; 0.581 ; Fall       ; spi_sck                          ;
;  spi_ce[1]       ; spi_sck                          ; 0.702  ; 0.552 ; Fall       ; spi_sck                          ;
; ptt_in           ; spi_slave:spi_slave_rx_inst|done ; 4.276  ; 4.037 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+------------------+----------------------------------+--------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; ad9866_adio[*]   ; ad9866_clk                       ; 0.665  ; 0.472  ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[0]  ; ad9866_clk                       ; -0.452 ; -0.673 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[1]  ; ad9866_clk                       ; -0.375 ; -0.498 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[2]  ; ad9866_clk                       ; -0.913 ; -1.024 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[3]  ; ad9866_clk                       ; 0.541  ; 0.331  ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[4]  ; ad9866_clk                       ; -1.753 ; -1.803 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[5]  ; ad9866_clk                       ; -1.199 ; -1.334 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[6]  ; ad9866_clk                       ; -1.172 ; -1.196 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[7]  ; ad9866_clk                       ; -1.463 ; -1.463 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[8]  ; ad9866_clk                       ; 0.665  ; 0.472  ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[9]  ; ad9866_clk                       ; 0.369  ; 0.250  ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[10] ; ad9866_clk                       ; -1.334 ; -1.415 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[11] ; ad9866_clk                       ; -0.920 ; -1.049 ; Rise       ; ad9866_clk                       ;
; ptt_in           ; ad9866_clk                       ; -1.460 ; -1.520 ; Rise       ; ad9866_clk                       ;
; ptt_in           ; ad9866_clk                       ; -0.881 ; -0.981 ; Fall       ; ad9866_clk                       ;
; ad9866_sdo       ; clk_10mhz                        ; -2.210 ; -2.356 ; Rise       ; clk_10mhz                        ;
; ptt_in           ; spi_sck                          ; -3.546 ; -3.345 ; Rise       ; spi_sck                          ;
; spi_ce[*]        ; spi_sck                          ; -0.556 ; -0.265 ; Rise       ; spi_sck                          ;
;  spi_ce[0]       ; spi_sck                          ; -0.729 ; -0.811 ; Rise       ; spi_sck                          ;
;  spi_ce[1]       ; spi_sck                          ; -0.556 ; -0.265 ; Rise       ; spi_sck                          ;
; spi_mosi         ; spi_sck                          ; -0.946 ; -1.095 ; Rise       ; spi_sck                          ;
; spi_ce[*]        ; spi_sck                          ; -0.149 ; -0.054 ; Fall       ; spi_sck                          ;
;  spi_ce[0]       ; spi_sck                          ; -0.149 ; -0.054 ; Fall       ; spi_sck                          ;
;  spi_ce[1]       ; spi_sck                          ; -0.196 ; -0.084 ; Fall       ; spi_sck                          ;
; ptt_in           ; spi_slave:spi_slave_rx_inst|done ; -2.245 ; -2.275 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; DEBUG_LED4       ; ad9866_clk                       ; 11.002 ; 10.226 ; Rise       ; ad9866_clk                       ;
; ad9866_pga[*]    ; ad9866_clk                       ; 14.038 ; 13.618 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[0]   ; ad9866_clk                       ; 10.830 ; 10.306 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[1]   ; ad9866_clk                       ; 10.477 ; 9.834  ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[2]   ; ad9866_clk                       ; 11.171 ; 10.637 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[3]   ; ad9866_clk                       ; 14.038 ; 13.618 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[4]   ; ad9866_clk                       ; 9.779  ; 9.445  ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[5]   ; ad9866_clk                       ; 9.687  ; 9.437  ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk     ; ad9866_clk                       ; 6.293  ; 6.470  ; Rise       ; ad9866_clk                       ;
; ad9866_txclk     ; ad9866_clk                       ; 6.293  ; 6.470  ; Rise       ; ad9866_clk                       ;
; rx1_FIFOEmpty    ; ad9866_clk                       ; 12.965 ; 13.522 ; Rise       ; ad9866_clk                       ;
; rx2_FIFOEmpty    ; ad9866_clk                       ; 14.909 ; 15.758 ; Rise       ; ad9866_clk                       ;
; txFIFOFull       ; ad9866_clk                       ; 12.752 ; 13.097 ; Rise       ; ad9866_clk                       ;
; ad9866_adio[*]   ; ad9866_clk                       ; 9.954  ; 10.125 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[0]  ; ad9866_clk                       ; 7.936  ; 7.746  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[1]  ; ad9866_clk                       ; 7.493  ; 7.386  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[2]  ; ad9866_clk                       ; 7.567  ; 7.440  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[3]  ; ad9866_clk                       ; 8.660  ; 8.479  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[4]  ; ad9866_clk                       ; 8.214  ; 8.046  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[5]  ; ad9866_clk                       ; 7.981  ; 7.840  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[6]  ; ad9866_clk                       ; 7.893  ; 7.714  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[7]  ; ad9866_clk                       ; 8.081  ; 7.913  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[8]  ; ad9866_clk                       ; 8.620  ; 8.397  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[9]  ; ad9866_clk                       ; 8.451  ; 8.182  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[10] ; ad9866_clk                       ; 9.954  ; 10.125 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[11] ; ad9866_clk                       ; 8.361  ; 8.190  ; Fall       ; ad9866_clk                       ;
; ad9866_rxclk     ; ad9866_clk                       ; 6.293  ; 6.470  ; Fall       ; ad9866_clk                       ;
; ad9866_txclk     ; ad9866_clk                       ; 6.293  ; 6.470  ; Fall       ; ad9866_clk                       ;
; DEBUG_LED1       ; clk_10mhz                        ; 8.280  ; 7.710  ; Rise       ; clk_10mhz                        ;
; DEBUG_LED2       ; clk_10mhz                        ; 7.175  ; 6.824  ; Rise       ; clk_10mhz                        ;
; ad9866_rst_n     ; clk_10mhz                        ; 8.982  ; 8.406  ; Rise       ; clk_10mhz                        ;
; ad9866_sclk      ; clk_10mhz                        ; 7.978  ; 7.654  ; Rise       ; clk_10mhz                        ;
; ad9866_sdio      ; clk_10mhz                        ; 7.958  ; 7.628  ; Rise       ; clk_10mhz                        ;
; ad9866_sen_n     ; clk_10mhz                        ; 10.497 ; 10.642 ; Rise       ; clk_10mhz                        ;
; filter[*]        ; clk_10mhz                        ; 9.713  ; 9.775  ; Rise       ; clk_10mhz                        ;
;  filter[0]       ; clk_10mhz                        ; 8.182  ; 7.787  ; Rise       ; clk_10mhz                        ;
;  filter[1]       ; clk_10mhz                        ; 8.480  ; 8.185  ; Rise       ; clk_10mhz                        ;
;  filter[2]       ; clk_10mhz                        ; 7.843  ; 7.525  ; Rise       ; clk_10mhz                        ;
;  filter[3]       ; clk_10mhz                        ; 9.713  ; 9.775  ; Rise       ; clk_10mhz                        ;
;  filter[4]       ; clk_10mhz                        ; 7.920  ; 7.593  ; Rise       ; clk_10mhz                        ;
;  filter[5]       ; clk_10mhz                        ; 7.899  ; 7.577  ; Rise       ; clk_10mhz                        ;
;  filter[6]       ; clk_10mhz                        ; 7.897  ; 7.583  ; Rise       ; clk_10mhz                        ;
; spi_miso         ; spi_ce[0]                        ; 11.887 ; 12.045 ; Rise       ; spi_ce[0]                        ;
; spi_miso         ; spi_ce[0]                        ; 11.887 ; 12.045 ; Fall       ; spi_ce[0]                        ;
; spi_miso         ; spi_ce[1]                        ; 11.955 ; 12.089 ; Rise       ; spi_ce[1]                        ;
; spi_miso         ; spi_ce[1]                        ; 11.955 ; 12.089 ; Fall       ; spi_ce[1]                        ;
; spi_miso         ; spi_sck                          ; 13.503 ; 13.224 ; Fall       ; spi_sck                          ;
; DEBUG_LED3       ; spi_slave:spi_slave_rx_inst|done ; 12.706 ; 11.692 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
; ad9866_pga[*]    ; spi_slave:spi_slave_rx_inst|done ; 13.178 ; 12.840 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[0]   ; spi_slave:spi_slave_rx_inst|done ; 10.243 ; 9.737  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[1]   ; spi_slave:spi_slave_rx_inst|done ; 9.587  ; 9.288  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[2]   ; spi_slave:spi_slave_rx_inst|done ; 10.724 ; 10.501 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[3]   ; spi_slave:spi_slave_rx_inst|done ; 13.178 ; 12.840 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[4]   ; spi_slave:spi_slave_rx_inst|done ; 9.660  ; 9.482  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[5]   ; spi_slave:spi_slave_rx_inst|done ; 9.303  ; 9.139  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                         ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; DEBUG_LED4       ; ad9866_clk                       ; 10.547 ; 9.823  ; Rise       ; ad9866_clk                       ;
; ad9866_pga[*]    ; ad9866_clk                       ; 9.354  ; 9.096  ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[0]   ; ad9866_clk                       ; 10.483 ; 9.976  ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[1]   ; ad9866_clk                       ; 10.170 ; 9.549  ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[2]   ; ad9866_clk                       ; 10.835 ; 10.321 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[3]   ; ad9866_clk                       ; 13.671 ; 13.274 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[4]   ; ad9866_clk                       ; 9.499  ; 9.176  ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[5]   ; ad9866_clk                       ; 9.354  ; 9.096  ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk     ; ad9866_clk                       ; 6.161  ; 6.335  ; Rise       ; ad9866_clk                       ;
; ad9866_txclk     ; ad9866_clk                       ; 6.161  ; 6.335  ; Rise       ; ad9866_clk                       ;
; rx1_FIFOEmpty    ; ad9866_clk                       ; 9.488  ; 9.911  ; Rise       ; ad9866_clk                       ;
; rx2_FIFOEmpty    ; ad9866_clk                       ; 11.285 ; 12.047 ; Rise       ; ad9866_clk                       ;
; txFIFOFull       ; ad9866_clk                       ; 10.716 ; 11.245 ; Rise       ; ad9866_clk                       ;
; ad9866_adio[*]   ; ad9866_clk                       ; 7.316  ; 7.213  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[0]  ; ad9866_clk                       ; 7.741  ; 7.559  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[1]  ; ad9866_clk                       ; 7.316  ; 7.213  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[2]  ; ad9866_clk                       ; 7.387  ; 7.265  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[3]  ; ad9866_clk                       ; 8.437  ; 8.262  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[4]  ; ad9866_clk                       ; 8.009  ; 7.847  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[5]  ; ad9866_clk                       ; 7.785  ; 7.650  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[6]  ; ad9866_clk                       ; 7.693  ; 7.520  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[7]  ; ad9866_clk                       ; 7.881  ; 7.720  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[8]  ; ad9866_clk                       ; 8.399  ; 8.184  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[9]  ; ad9866_clk                       ; 8.229  ; 7.970  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[10] ; ad9866_clk                       ; 9.783  ; 9.955  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[11] ; ad9866_clk                       ; 8.151  ; 7.986  ; Fall       ; ad9866_clk                       ;
; ad9866_rxclk     ; ad9866_clk                       ; 6.161  ; 6.335  ; Fall       ; ad9866_clk                       ;
; ad9866_txclk     ; ad9866_clk                       ; 6.161  ; 6.335  ; Fall       ; ad9866_clk                       ;
; DEBUG_LED1       ; clk_10mhz                        ; 8.069  ; 7.517  ; Rise       ; clk_10mhz                        ;
; DEBUG_LED2       ; clk_10mhz                        ; 7.007  ; 6.666  ; Rise       ; clk_10mhz                        ;
; ad9866_rst_n     ; clk_10mhz                        ; 8.740  ; 8.186  ; Rise       ; clk_10mhz                        ;
; ad9866_sclk      ; clk_10mhz                        ; 7.777  ; 7.464  ; Rise       ; clk_10mhz                        ;
; ad9866_sdio      ; clk_10mhz                        ; 7.758  ; 7.440  ; Rise       ; clk_10mhz                        ;
; ad9866_sen_n     ; clk_10mhz                        ; 10.311 ; 10.443 ; Rise       ; clk_10mhz                        ;
; filter[*]        ; clk_10mhz                        ; 7.648  ; 7.341  ; Rise       ; clk_10mhz                        ;
;  filter[0]       ; clk_10mhz                        ; 7.973  ; 7.593  ; Rise       ; clk_10mhz                        ;
;  filter[1]       ; clk_10mhz                        ; 8.259  ; 7.974  ; Rise       ; clk_10mhz                        ;
;  filter[2]       ; clk_10mhz                        ; 7.648  ; 7.341  ; Rise       ; clk_10mhz                        ;
;  filter[3]       ; clk_10mhz                        ; 9.553  ; 9.620  ; Rise       ; clk_10mhz                        ;
;  filter[4]       ; clk_10mhz                        ; 7.721  ; 7.406  ; Rise       ; clk_10mhz                        ;
;  filter[5]       ; clk_10mhz                        ; 7.701  ; 7.390  ; Rise       ; clk_10mhz                        ;
;  filter[6]       ; clk_10mhz                        ; 7.699  ; 7.396  ; Rise       ; clk_10mhz                        ;
; spi_miso         ; spi_ce[0]                        ; 11.622 ; 11.755 ; Rise       ; spi_ce[0]                        ;
; spi_miso         ; spi_ce[0]                        ; 11.622 ; 11.755 ; Fall       ; spi_ce[0]                        ;
; spi_miso         ; spi_ce[1]                        ; 11.652 ; 11.757 ; Rise       ; spi_ce[1]                        ;
; spi_miso         ; spi_ce[1]                        ; 11.652 ; 11.757 ; Fall       ; spi_ce[1]                        ;
; spi_miso         ; spi_sck                          ; 10.665 ; 10.592 ; Fall       ; spi_sck                          ;
; DEBUG_LED3       ; spi_slave:spi_slave_rx_inst|done ; 8.961  ; 8.383  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
; ad9866_pga[*]    ; spi_slave:spi_slave_rx_inst|done ; 8.341  ; 8.025  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[0]   ; spi_slave:spi_slave_rx_inst|done ; 9.365  ; 8.920  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[1]   ; spi_slave:spi_slave_rx_inst|done ; 8.983  ; 8.581  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[2]   ; spi_slave:spi_slave_rx_inst|done ; 9.915  ; 9.594  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[3]   ; spi_slave:spi_slave_rx_inst|done ; 12.663 ; 12.350 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[4]   ; spi_slave:spi_slave_rx_inst|done ; 8.917  ; 8.615  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[5]   ; spi_slave:spi_slave_rx_inst|done ; 8.341  ; 8.025  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+


+------------------------------------------------------------------+
; Propagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 10.417 ; 9.932  ; 10.577 ; 10.086 ;
; ptt_in     ; ad9866_adio[0]  ; 7.861  ; 7.485  ; 7.894  ; 7.518  ;
; ptt_in     ; ad9866_adio[1]  ; 7.868  ; 7.492  ; 7.916  ; 7.540  ;
; ptt_in     ; ad9866_adio[2]  ; 7.858  ; 7.482  ; 7.914  ; 7.538  ;
; ptt_in     ; ad9866_adio[3]  ; 7.858  ; 7.482  ; 7.914  ; 7.538  ;
; ptt_in     ; ad9866_adio[4]  ; 8.296  ; 7.920  ; 8.320  ; 7.944  ;
; ptt_in     ; ad9866_adio[5]  ; 8.296  ; 7.920  ; 8.320  ; 7.944  ;
; ptt_in     ; ad9866_adio[6]  ; 7.986  ; 7.610  ; 8.058  ; 7.682  ;
; ptt_in     ; ad9866_adio[7]  ; 7.986  ; 7.610  ; 8.058  ; 7.682  ;
; ptt_in     ; ad9866_adio[8]  ; 8.337  ; 7.961  ; 8.351  ; 7.975  ;
; ptt_in     ; ad9866_adio[9]  ; 8.337  ; 7.961  ; 8.351  ; 7.975  ;
; ptt_in     ; ad9866_adio[10] ; 8.314  ; 7.938  ; 8.369  ; 7.993  ;
; ptt_in     ; ad9866_adio[11] ; 8.288  ; 7.912  ; 8.301  ; 7.925  ;
; ptt_in     ; ad9866_rxen     ;        ; 10.639 ; 10.834 ;        ;
; ptt_in     ; ad9866_txen     ; 8.055  ;        ;        ; 8.046  ;
; ptt_in     ; ptt_out         ; 7.508  ;        ;        ; 7.470  ;
+------------+-----------------+--------+--------+--------+--------+


+-----------------------------------------------------------------+
; Minimum Propagation Delay                                       ;
+------------+-----------------+--------+--------+--------+-------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF    ;
+------------+-----------------+--------+--------+--------+-------+
; ptt_in     ; DEBUG_LED4      ; 10.127 ; 9.656  ; 10.282 ; 9.806 ;
; ptt_in     ; ad9866_adio[0]  ; 7.580  ; 7.219  ; 7.613  ; 7.252 ;
; ptt_in     ; ad9866_adio[1]  ; 7.586  ; 7.225  ; 7.633  ; 7.272 ;
; ptt_in     ; ad9866_adio[2]  ; 7.576  ; 7.215  ; 7.631  ; 7.270 ;
; ptt_in     ; ad9866_adio[3]  ; 7.576  ; 7.215  ; 7.631  ; 7.270 ;
; ptt_in     ; ad9866_adio[4]  ; 7.997  ; 7.636  ; 8.021  ; 7.660 ;
; ptt_in     ; ad9866_adio[5]  ; 7.997  ; 7.636  ; 8.021  ; 7.660 ;
; ptt_in     ; ad9866_adio[6]  ; 7.699  ; 7.338  ; 7.770  ; 7.409 ;
; ptt_in     ; ad9866_adio[7]  ; 7.699  ; 7.338  ; 7.770  ; 7.409 ;
; ptt_in     ; ad9866_adio[8]  ; 8.037  ; 7.676  ; 8.051  ; 7.690 ;
; ptt_in     ; ad9866_adio[9]  ; 8.037  ; 7.676  ; 8.051  ; 7.690 ;
; ptt_in     ; ad9866_adio[10] ; 8.015  ; 7.654  ; 8.069  ; 7.708 ;
; ptt_in     ; ad9866_adio[11] ; 7.990  ; 7.629  ; 8.003  ; 7.642 ;
; ptt_in     ; ad9866_rxen     ;        ; 10.446 ; 10.642 ;       ;
; ptt_in     ; ad9866_txen     ; 7.862  ;        ;        ; 7.854 ;
; ptt_in     ; ptt_out         ; 7.332  ;        ;        ; 7.295 ;
+------------+-----------------+--------+--------+--------+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 7.563 ; 7.187 ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 7.563 ; 7.187 ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 7.923 ; 7.547 ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 7.923 ; 7.547 ; Fall       ; spi_ce[1]       ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 7.295 ; 6.934 ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 7.295 ; 6.934 ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 7.641 ; 7.280 ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 7.641 ; 7.280 ; Fall       ; spi_ce[1]       ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 6.851     ; 7.227     ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 6.851     ; 7.227     ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 7.335     ; 7.711     ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 7.335     ; 7.711     ; Fall       ; spi_ce[1]       ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 6.606     ; 6.967     ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 6.606     ; 6.967     ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 7.072     ; 7.433     ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 7.072     ; 7.433     ; Fall       ; spi_ce[1]       ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                               ; Worst-Case MTBF (Years) ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.703         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;                ;              ;                  ; -0.796       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5] ;                ;              ;                  ; -4.907       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.670         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;                ;              ;                  ; -0.447       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4] ;                ;              ;                  ; -5.223       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.593         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;                ;              ;                  ; -0.323       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2] ;                ;              ;                  ; -5.270       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.459         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;                ;              ;                  ; -0.352       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9] ;                ;              ;                  ; -5.107       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -5.458         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                          ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;                ;              ;                  ; -1.457       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11] ;                ;              ;                  ; -4.001       ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.396         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;                ;              ;                  ; -0.422       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8] ;                ;              ;                  ; -4.974       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.258         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;                ;              ;                  ; -0.601       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6] ;                ;              ;                  ; -4.657       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -5.093         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;                ;              ;                  ; 0.177        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7] ;                ;              ;                  ; -5.270       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -4.927         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;                ;              ;                  ; -0.031       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3] ;                ;              ;                  ; -4.896       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -4.873         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                          ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;                ;              ;                  ; -0.998       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10] ;                ;              ;                  ; -3.875       ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -4.807         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;                ;              ;                  ; -0.414       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1] ;                ;              ;                  ; -4.393       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -4.700         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;                ;              ;                  ; -0.889       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0] ;                ;              ;                  ; -3.811       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.035         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ;                ;              ;                  ; -0.035       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.034         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ;                ;              ;                  ; -0.034       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -0.033         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ;                ;              ;                  ; -0.033       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -0.032         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ;                ;              ;                  ; -0.032       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.032         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ;                ;              ;                  ; -0.032       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.032         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ;                ;              ;                  ; -0.032       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; -0.032         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ;                ;              ;                  ; -0.032       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -0.031         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ;                ;              ;                  ; -0.031       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -0.031         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ;                ;              ;                  ; -0.031       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; -0.031         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                  ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]  ;                ;              ;                  ; -0.031       ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11] ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -0.030         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ;                ;              ;                  ; -0.030       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; -0.029         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]  ;                ;              ;                  ; -0.029       ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11] ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.173          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ;                ;              ;                  ; 0.173        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.174          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ;                ;              ;                  ; 0.174        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.175          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ;                ;              ;                  ; 0.175        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 0.175          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                  ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]  ;                ;              ;                  ; 0.175        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10] ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.175          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ;                ;              ;                  ; 0.175        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.175          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ;                ;              ;                  ; 0.175        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.175          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ;                ;              ;                  ; 0.175        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.176          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ;                ;              ;                  ; 0.176        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.176          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ;                ;              ;                  ; 0.176        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.176          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ;                ;              ;                  ; 0.176        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.177          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ;                ;              ;                  ; 0.177        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 0.178          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]  ;                ;              ;                  ; 0.178        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10] ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                         ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; clk_10mhz                         ; -6.847 ; -94.331       ;
; ad9866_clk                        ; -5.321 ; -13483.143    ;
; spi_sck                           ; -2.453 ; -276.450      ;
; spi_ce[0]                         ; -0.350 ; -18.794       ;
; spi_ce[1]                         ; -0.340 ; -18.485       ;
; spi_slave:spi_slave_rx_inst|done  ; 0.081  ; 0.000         ;
; spi_slave:spi_slave_rx2_inst|done ; 0.367  ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                          ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; spi_sck                           ; -0.255 ; -19.474       ;
; ad9866_clk                        ; -0.130 ; -0.130        ;
; spi_slave:spi_slave_rx2_inst|done ; -0.020 ; -0.025        ;
; spi_slave:spi_slave_rx_inst|done  ; 0.070  ; 0.000         ;
; spi_ce[0]                         ; 0.180  ; 0.000         ;
; spi_ce[1]                         ; 0.185  ; 0.000         ;
; clk_10mhz                         ; 0.187  ; 0.000         ;
+-----------------------------------+--------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+------------+--------+-----------------+
; Clock      ; Slack  ; End Point TNS   ;
+------------+--------+-----------------+
; spi_sck    ; -1.578 ; -358.444        ;
; clk_10mhz  ; -1.292 ; -36.886         ;
; spi_ce[0]  ; -1.233 ; -93.642         ;
; spi_ce[1]  ; -1.185 ; -101.734        ;
; ad9866_clk ; -0.930 ; -137.809        ;
+------------+--------+-----------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+------------+-------+-----------------+
; Clock      ; Slack ; End Point TNS   ;
+------------+-------+-----------------+
; ad9866_clk ; 1.079 ; 0.000           ;
; spi_sck    ; 1.101 ; 0.000           ;
; spi_ce[0]  ; 1.365 ; 0.000           ;
; spi_ce[1]  ; 1.597 ; 0.000           ;
; clk_10mhz  ; 1.691 ; 0.000           ;
+------------+-------+-----------------+


+------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary           ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; ad9866_clk                        ; -3.000 ; -18228.110    ;
; spi_sck                           ; -3.000 ; -513.709      ;
; spi_ce[0]                         ; -3.000 ; -132.307      ;
; clk_10mhz                         ; -3.000 ; -120.041      ;
; spi_ce[1]                         ; -3.000 ; -118.220      ;
; spi_slave:spi_slave_rx_inst|done  ; -1.000 ; -111.000      ;
; spi_slave:spi_slave_rx2_inst|done ; -1.000 ; -66.000       ;
+-----------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk_10mhz'                                                                                                                 ;
+--------+--------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                               ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -6.847 ; rx1_freq[18] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.558      ;
; -6.847 ; rx1_freq[19] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.558      ;
; -6.847 ; rx1_freq[20] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.558      ;
; -6.847 ; rx1_freq[21] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.558      ;
; -6.847 ; rx1_freq[22] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.558      ;
; -6.847 ; rx1_freq[23] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.558      ;
; -6.847 ; rx1_freq[24] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.558      ;
; -6.847 ; rx1_freq[25] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.558      ;
; -6.847 ; rx1_freq[26] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.558      ;
; -6.847 ; rx1_freq[27] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.558      ;
; -6.847 ; rx1_freq[28] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.558      ;
; -6.847 ; rx1_freq[29] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.558      ;
; -6.847 ; rx1_freq[30] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.558      ;
; -6.847 ; rx1_freq[31] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.558      ;
; -6.831 ; rx1_freq[0]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.540      ;
; -6.831 ; rx1_freq[1]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.540      ;
; -6.831 ; rx1_freq[2]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.540      ;
; -6.831 ; rx1_freq[3]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.540      ;
; -6.831 ; rx1_freq[4]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.540      ;
; -6.831 ; rx1_freq[5]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.540      ;
; -6.831 ; rx1_freq[6]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.540      ;
; -6.831 ; rx1_freq[7]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.540      ;
; -6.831 ; rx1_freq[8]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.540      ;
; -6.831 ; rx1_freq[9]  ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.540      ;
; -6.831 ; rx1_freq[10] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.540      ;
; -6.831 ; rx1_freq[11] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.540      ;
; -6.831 ; rx1_freq[12] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.540      ;
; -6.831 ; rx1_freq[13] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.540      ;
; -6.831 ; rx1_freq[14] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.540      ;
; -6.831 ; rx1_freq[15] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.540      ;
; -6.831 ; rx1_freq[16] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.540      ;
; -6.831 ; rx1_freq[17] ; filter:filter_inst|selected_filter[1] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.540      ;
; -6.749 ; rx1_freq[18] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.460      ;
; -6.749 ; rx1_freq[19] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.460      ;
; -6.749 ; rx1_freq[20] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.460      ;
; -6.749 ; rx1_freq[21] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.460      ;
; -6.749 ; rx1_freq[22] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.460      ;
; -6.749 ; rx1_freq[23] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.460      ;
; -6.749 ; rx1_freq[24] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.460      ;
; -6.749 ; rx1_freq[25] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.460      ;
; -6.749 ; rx1_freq[26] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.460      ;
; -6.749 ; rx1_freq[27] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.460      ;
; -6.749 ; rx1_freq[28] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.460      ;
; -6.749 ; rx1_freq[29] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.460      ;
; -6.749 ; rx1_freq[30] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.460      ;
; -6.749 ; rx1_freq[31] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.266     ; 7.460      ;
; -6.733 ; rx1_freq[0]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.442      ;
; -6.733 ; rx1_freq[1]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.442      ;
; -6.733 ; rx1_freq[2]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.442      ;
; -6.733 ; rx1_freq[3]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.442      ;
; -6.733 ; rx1_freq[4]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.442      ;
; -6.733 ; rx1_freq[5]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.442      ;
; -6.733 ; rx1_freq[6]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.442      ;
; -6.733 ; rx1_freq[7]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.442      ;
; -6.733 ; rx1_freq[8]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.442      ;
; -6.733 ; rx1_freq[9]  ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.442      ;
; -6.733 ; rx1_freq[10] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.442      ;
; -6.733 ; rx1_freq[11] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.442      ;
; -6.733 ; rx1_freq[12] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.442      ;
; -6.733 ; rx1_freq[13] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.442      ;
; -6.733 ; rx1_freq[14] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.442      ;
; -6.733 ; rx1_freq[15] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.442      ;
; -6.733 ; rx1_freq[16] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.442      ;
; -6.733 ; rx1_freq[17] ; filter:filter_inst|selected_filter[3] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.268     ; 7.442      ;
; -6.698 ; rx1_freq[18] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[18] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[18] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[19] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[20] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[21] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[22] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[23] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[24] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[25] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[26] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[27] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[28] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[29] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[30] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[31] ; filter:filter_inst|selected_filter[4] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[19] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[20] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[21] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[22] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[23] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[24] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[25] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[26] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[27] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[28] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[29] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[30] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[31] ; filter:filter_inst|selected_filter[5] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[19] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[20] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[21] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[22] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[23] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[24] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
; -6.698 ; rx1_freq[25] ; filter:filter_inst|selected_filter[6] ; spi_slave:spi_slave_rx_inst|done ; clk_10mhz   ; 1.000        ; -0.265     ; 7.410      ;
+--------+--------------+---------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ad9866_clk'                                                                                                                                   ;
+--------+--------------+---------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node                                                 ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+---------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -5.321 ; rx2_freq[18] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.351      ;
; -5.321 ; rx2_freq[19] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.351      ;
; -5.321 ; rx2_freq[20] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.351      ;
; -5.321 ; rx2_freq[21] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.351      ;
; -5.321 ; rx2_freq[22] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.351      ;
; -5.321 ; rx2_freq[23] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.351      ;
; -5.321 ; rx2_freq[24] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.351      ;
; -5.321 ; rx2_freq[25] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.351      ;
; -5.321 ; rx2_freq[26] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.351      ;
; -5.321 ; rx2_freq[27] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.351      ;
; -5.321 ; rx2_freq[28] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.351      ;
; -5.321 ; rx2_freq[29] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.351      ;
; -5.321 ; rx2_freq[30] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.351      ;
; -5.321 ; rx2_freq[31] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.351      ;
; -5.309 ; rx2_freq[18] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.339      ;
; -5.309 ; rx2_freq[19] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.339      ;
; -5.309 ; rx2_freq[20] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.339      ;
; -5.309 ; rx2_freq[21] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.339      ;
; -5.309 ; rx2_freq[22] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.339      ;
; -5.309 ; rx2_freq[23] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.339      ;
; -5.309 ; rx2_freq[24] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.339      ;
; -5.309 ; rx2_freq[25] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.339      ;
; -5.309 ; rx2_freq[26] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.339      ;
; -5.309 ; rx2_freq[27] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.339      ;
; -5.309 ; rx2_freq[28] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.339      ;
; -5.309 ; rx2_freq[29] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.339      ;
; -5.309 ; rx2_freq[30] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.339      ;
; -5.309 ; rx2_freq[31] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.053      ; 6.339      ;
; -5.297 ; rx1_freq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.450      ;
; -5.297 ; rx1_freq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.450      ;
; -5.297 ; rx1_freq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.450      ;
; -5.297 ; rx1_freq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.450      ;
; -5.297 ; rx1_freq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.450      ;
; -5.297 ; rx1_freq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.450      ;
; -5.297 ; rx1_freq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.450      ;
; -5.297 ; rx1_freq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.450      ;
; -5.297 ; rx1_freq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.450      ;
; -5.297 ; rx1_freq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.450      ;
; -5.297 ; rx1_freq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.450      ;
; -5.297 ; rx1_freq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.450      ;
; -5.297 ; rx1_freq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.450      ;
; -5.297 ; rx1_freq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.450      ;
; -5.293 ; rx1_freq[18] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.446      ;
; -5.293 ; rx1_freq[19] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.446      ;
; -5.293 ; rx1_freq[20] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.446      ;
; -5.293 ; rx1_freq[21] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.446      ;
; -5.293 ; rx1_freq[22] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.446      ;
; -5.293 ; rx1_freq[23] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.446      ;
; -5.293 ; rx1_freq[24] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.446      ;
; -5.293 ; rx1_freq[25] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.446      ;
; -5.293 ; rx1_freq[26] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.446      ;
; -5.293 ; rx1_freq[27] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.446      ;
; -5.293 ; rx1_freq[28] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.446      ;
; -5.293 ; rx1_freq[29] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.446      ;
; -5.293 ; rx1_freq[30] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.446      ;
; -5.293 ; rx1_freq[31] ; receiver:receiver_inst|cordic:cordic_inst|phase[30]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.176      ; 6.446      ;
; -5.290 ; rx2_freq[0]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.323      ;
; -5.290 ; rx2_freq[1]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.323      ;
; -5.290 ; rx2_freq[2]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.323      ;
; -5.290 ; rx2_freq[3]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.323      ;
; -5.290 ; rx2_freq[4]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.323      ;
; -5.290 ; rx2_freq[5]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.323      ;
; -5.290 ; rx2_freq[6]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.323      ;
; -5.290 ; rx2_freq[7]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.323      ;
; -5.290 ; rx2_freq[8]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.323      ;
; -5.290 ; rx2_freq[9]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.323      ;
; -5.290 ; rx2_freq[10] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.323      ;
; -5.290 ; rx2_freq[11] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.323      ;
; -5.290 ; rx2_freq[12] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.323      ;
; -5.290 ; rx2_freq[13] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.323      ;
; -5.290 ; rx2_freq[14] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.323      ;
; -5.290 ; rx2_freq[15] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.323      ;
; -5.290 ; rx2_freq[16] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.323      ;
; -5.290 ; rx2_freq[17] ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[31] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.323      ;
; -5.281 ; rx1_freq[0]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.432      ;
; -5.281 ; rx1_freq[1]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.432      ;
; -5.281 ; rx1_freq[2]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.432      ;
; -5.281 ; rx1_freq[3]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.432      ;
; -5.281 ; rx1_freq[4]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.432      ;
; -5.281 ; rx1_freq[5]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.432      ;
; -5.281 ; rx1_freq[6]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.432      ;
; -5.281 ; rx1_freq[7]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.432      ;
; -5.281 ; rx1_freq[8]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.432      ;
; -5.281 ; rx1_freq[9]  ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.432      ;
; -5.281 ; rx1_freq[10] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.432      ;
; -5.281 ; rx1_freq[11] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.432      ;
; -5.281 ; rx1_freq[12] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.432      ;
; -5.281 ; rx1_freq[13] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.432      ;
; -5.281 ; rx1_freq[14] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.432      ;
; -5.281 ; rx1_freq[15] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.432      ;
; -5.281 ; rx1_freq[16] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.432      ;
; -5.281 ; rx1_freq[17] ; receiver:receiver_inst|cordic:cordic_inst|phase[31]     ; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk  ; 1.000        ; 0.174      ; 6.432      ;
; -5.278 ; rx2_freq[0]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.311      ;
; -5.278 ; rx2_freq[1]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.311      ;
; -5.278 ; rx2_freq[2]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.311      ;
; -5.278 ; rx2_freq[3]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.311      ;
; -5.278 ; rx2_freq[4]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.311      ;
; -5.278 ; rx2_freq[5]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.311      ;
; -5.278 ; rx2_freq[6]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.311      ;
; -5.278 ; rx2_freq[7]  ; receiver:receiver_rx2_inst|cordic:cordic_inst|phase[30] ; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk  ; 1.000        ; 0.056      ; 6.311      ;
+--------+--------------+---------------------------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_sck'                                                                                                                      ;
+--------+------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.453 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.059      ;
; -2.453 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.059      ;
; -2.453 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.059      ;
; -2.453 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.059      ;
; -2.453 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.059      ;
; -2.453 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.059      ;
; -2.453 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.059      ;
; -2.453 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.059      ;
; -2.453 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.059      ;
; -2.453 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.059      ;
; -2.453 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.059      ;
; -2.453 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.059      ;
; -2.453 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.059      ;
; -2.453 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.059      ;
; -2.453 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.059      ;
; -2.453 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.059      ;
; -2.451 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.388     ; 3.070      ;
; -2.451 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.388     ; 3.070      ;
; -2.451 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.388     ; 3.070      ;
; -2.451 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; -0.388     ; 3.070      ;
; -2.451 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; -0.388     ; 3.070      ;
; -2.451 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; -0.388     ; 3.070      ;
; -2.451 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; -0.388     ; 3.070      ;
; -2.449 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.055      ;
; -2.449 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.055      ;
; -2.449 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.055      ;
; -2.449 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.055      ;
; -2.449 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.055      ;
; -2.449 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.055      ;
; -2.449 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.055      ;
; -2.449 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.055      ;
; -2.449 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.055      ;
; -2.449 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.055      ;
; -2.449 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.055      ;
; -2.449 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.055      ;
; -2.449 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.055      ;
; -2.449 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.055      ;
; -2.449 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.055      ;
; -2.449 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.055      ;
; -2.447 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.388     ; 3.066      ;
; -2.447 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.388     ; 3.066      ;
; -2.447 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.388     ; 3.066      ;
; -2.447 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; -0.388     ; 3.066      ;
; -2.447 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; -0.388     ; 3.066      ;
; -2.447 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; -0.388     ; 3.066      ;
; -2.447 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; -0.388     ; 3.066      ;
; -2.431 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; 0.010      ; 3.448      ;
; -2.431 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; 0.010      ; 3.448      ;
; -2.429 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; -0.360     ; 3.076      ;
; -2.429 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; -0.360     ; 3.076      ;
; -2.429 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; -0.360     ; 3.076      ;
; -2.429 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; -0.360     ; 3.076      ;
; -2.429 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_sck      ; spi_sck     ; 1.000        ; -0.360     ; 3.076      ;
; -2.429 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; -0.360     ; 3.076      ;
; -2.429 ; spi_slave:spi_slave_rx2_inst|nb[3] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; -0.360     ; 3.076      ;
; -2.427 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; 0.010      ; 3.444      ;
; -2.427 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; 0.010      ; 3.444      ;
; -2.425 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; -0.360     ; 3.072      ;
; -2.425 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; -0.360     ; 3.072      ;
; -2.425 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; -0.360     ; 3.072      ;
; -2.425 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; -0.360     ; 3.072      ;
; -2.425 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_sck      ; spi_sck     ; 1.000        ; -0.360     ; 3.072      ;
; -2.425 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; -0.360     ; 3.072      ;
; -2.425 ; spi_slave:spi_slave_rx2_inst|nb[1] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; -0.360     ; 3.072      ;
; -2.408 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.014      ;
; -2.408 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.014      ;
; -2.408 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.014      ;
; -2.408 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.014      ;
; -2.408 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[13] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.014      ;
; -2.408 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[12] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.014      ;
; -2.408 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[11] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.014      ;
; -2.408 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[10] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.014      ;
; -2.408 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.014      ;
; -2.408 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.014      ;
; -2.408 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.014      ;
; -2.408 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.014      ;
; -2.408 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.014      ;
; -2.408 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.014      ;
; -2.408 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.014      ;
; -2.408 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 3.014      ;
; -2.406 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[31] ; spi_sck      ; spi_sck     ; 1.000        ; -0.388     ; 3.025      ;
; -2.406 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[30] ; spi_sck      ; spi_sck     ; 1.000        ; -0.388     ; 3.025      ;
; -2.406 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[29] ; spi_sck      ; spi_sck     ; 1.000        ; -0.388     ; 3.025      ;
; -2.406 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[28] ; spi_sck      ; spi_sck     ; 1.000        ; -0.388     ; 3.025      ;
; -2.406 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[27] ; spi_sck      ; spi_sck     ; 1.000        ; -0.388     ; 3.025      ;
; -2.406 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[26] ; spi_sck      ; spi_sck     ; 1.000        ; -0.388     ; 3.025      ;
; -2.406 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[25] ; spi_sck      ; spi_sck     ; 1.000        ; -0.388     ; 3.025      ;
; -2.386 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[41] ; spi_sck      ; spi_sck     ; 1.000        ; 0.010      ; 3.403      ;
; -2.386 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[40] ; spi_sck      ; spi_sck     ; 1.000        ; 0.010      ; 3.403      ;
; -2.384 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[24] ; spi_sck      ; spi_sck     ; 1.000        ; -0.360     ; 3.031      ;
; -2.384 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[23] ; spi_sck      ; spi_sck     ; 1.000        ; -0.360     ; 3.031      ;
; -2.384 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[22] ; spi_sck      ; spi_sck     ; 1.000        ; -0.360     ; 3.031      ;
; -2.384 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[21] ; spi_sck      ; spi_sck     ; 1.000        ; -0.360     ; 3.031      ;
; -2.384 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[20] ; spi_sck      ; spi_sck     ; 1.000        ; -0.360     ; 3.031      ;
; -2.384 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[19] ; spi_sck      ; spi_sck     ; 1.000        ; -0.360     ; 3.031      ;
; -2.384 ; spi_slave:spi_slave_rx2_inst|nb[0] ; spi_slave:spi_slave_rx2_inst|rdata[18] ; spi_sck      ; spi_sck     ; 1.000        ; -0.360     ; 3.031      ;
; -2.338 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[17] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 2.944      ;
; -2.338 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[16] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 2.944      ;
; -2.338 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[15] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 2.944      ;
; -2.338 ; spi_slave:spi_slave_rx2_inst|nb[2] ; spi_slave:spi_slave_rx2_inst|rdata[14] ; spi_sck      ; spi_sck     ; 1.000        ; -0.401     ; 2.944      ;
+--------+------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce[0]'                                                                                                                                                                                                                                                                                                          ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                       ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.350 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.077     ; 1.248      ;
; -0.350 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.077     ; 1.248      ;
; -0.350 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.077     ; 1.248      ;
; -0.350 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.077     ; 1.248      ;
; -0.350 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.077     ; 1.248      ;
; -0.350 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.077     ; 1.248      ;
; -0.350 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.077     ; 1.248      ;
; -0.350 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.077     ; 1.248      ;
; -0.350 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.077     ; 1.248      ;
; -0.350 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.077     ; 1.248      ;
; -0.350 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.077     ; 1.248      ;
; -0.350 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.077     ; 1.248      ;
; -0.349 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.076     ; 1.248      ;
; -0.349 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.076     ; 1.248      ;
; -0.349 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.076     ; 1.248      ;
; -0.349 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.076     ; 1.248      ;
; -0.349 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.076     ; 1.248      ;
; -0.349 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.076     ; 1.248      ;
; -0.349 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.076     ; 1.248      ;
; -0.349 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.076     ; 1.248      ;
; -0.349 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.076     ; 1.248      ;
; -0.349 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.076     ; 1.248      ;
; -0.349 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.076     ; 1.248      ;
; -0.349 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.076     ; 1.248      ;
; -0.345 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.072     ; 1.248      ;
; -0.345 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.072     ; 1.248      ;
; -0.345 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.072     ; 1.248      ;
; -0.345 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.072     ; 1.248      ;
; -0.345 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.072     ; 1.248      ;
; -0.345 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.072     ; 1.248      ;
; -0.345 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.072     ; 1.248      ;
; -0.345 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.072     ; 1.248      ;
; -0.344 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.071     ; 1.248      ;
; -0.344 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.071     ; 1.248      ;
; -0.344 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.071     ; 1.248      ;
; -0.344 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.071     ; 1.248      ;
; -0.344 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.071     ; 1.248      ;
; -0.344 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.071     ; 1.248      ;
; -0.344 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.071     ; 1.248      ;
; -0.344 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.071     ; 1.248      ;
; -0.343 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.070     ; 1.248      ;
; -0.343 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.070     ; 1.248      ;
; -0.343 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.070     ; 1.248      ;
; -0.343 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.070     ; 1.248      ;
; -0.342 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.069     ; 1.248      ;
; -0.342 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.069     ; 1.248      ;
; -0.342 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.069     ; 1.248      ;
; -0.342 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.069     ; 1.248      ;
; -0.271 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.073     ; 1.227      ;
; -0.271 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.119     ; 1.181      ;
; -0.267 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.089     ; 1.207      ;
; -0.253 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.053     ; 1.229      ;
; -0.209 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.030     ; 1.186      ;
; -0.189 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.030     ; 1.166      ;
; -0.185 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.053     ; 1.161      ;
; -0.178 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.141     ; 1.066      ;
; -0.168 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.030     ; 1.145      ;
; -0.156 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.053     ; 1.132      ;
; -0.146 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.030     ; 1.123      ;
; -0.137 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.030     ; 1.114      ;
; -0.137 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.105      ; 1.271      ;
; -0.132 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.030     ; 1.109      ;
; -0.121 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.089     ; 1.061      ;
; -0.113 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.141     ; 1.001      ;
; -0.106 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.140     ; 0.973      ;
; -0.105 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.140     ; 0.972      ;
; -0.101 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.140     ; 0.968      ;
; -0.097 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.031     ; 1.095      ;
; -0.095 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.141     ; 0.983      ;
; -0.094 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.030     ; 1.071      ;
; -0.092 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.132      ; 1.253      ;
; -0.091 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.140     ; 0.958      ;
; -0.091 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.140     ; 0.958      ;
; -0.090 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.140     ; 0.957      ;
; -0.089 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.030     ; 1.066      ;
; -0.085 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.003     ; 1.111      ;
; -0.083 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.033      ; 1.123      ;
; -0.078 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.017      ; 1.124      ;
; -0.076 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.140     ; 0.943      ;
; -0.075 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.140     ; 0.942      ;
; -0.072 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.015      ; 1.116      ;
; -0.071 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.140     ; 0.938      ;
; -0.069 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.105      ; 1.203      ;
; -0.067 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.141     ; 0.955      ;
; -0.066 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.051      ; 1.146      ;
; -0.059 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.141     ; 0.947      ;
; -0.058 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.119     ; 0.968      ;
; -0.054 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.141     ; 0.942      ;
; -0.049 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.003     ; 1.075      ;
; -0.045 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.033      ; 1.085      ;
; -0.034 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.141     ; 0.922      ;
; -0.033 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.140     ; 0.900      ;
; -0.032 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.140     ; 0.899      ;
; -0.029 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.091     ; 0.967      ;
; -0.029 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.031     ; 1.027      ;
; -0.025 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.044      ; 1.098      ;
; -0.025 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.001     ; 1.053      ;
; -0.024 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.091     ; 0.962      ;
; -0.024 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; 0.132      ; 1.185      ;
; -0.022 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 1.000        ; -0.091     ; 0.960      ;
+--------+---------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_ce[1]'                                                                                                                                                                                                                                                                                                              ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                         ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.340 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.047     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.046     ; 1.248      ;
; -0.253 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.104      ; 1.366      ;
; -0.243 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.105      ; 1.357      ;
; -0.221 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.105      ; 1.335      ;
; -0.218 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.108      ; 1.335      ;
; -0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.107      ; 1.321      ;
; -0.200 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.113      ; 1.322      ;
; -0.173 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.098      ; 1.280      ;
; -0.164 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.096      ; 1.269      ;
; -0.148 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.104      ; 1.261      ;
; -0.129 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.106      ; 1.244      ;
; -0.128 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.106      ; 1.243      ;
; -0.123 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.105      ; 1.237      ;
; -0.115 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.110      ; 1.234      ;
; -0.107 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.108      ; 1.224      ;
; -0.105 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.113      ; 1.227      ;
; -0.102 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.112      ; 1.223      ;
; -0.101 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.111      ; 1.221      ;
; -0.090 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.115      ; 1.214      ;
; -0.084 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.104      ; 1.197      ;
; -0.082 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.104      ; 1.195      ;
; -0.082 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.115      ; 1.206      ;
; -0.078 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.054     ; 1.011      ;
; -0.077 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.107      ; 1.193      ;
; -0.074 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.105      ; 1.188      ;
; -0.073 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.113      ; 1.195      ;
; -0.071 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.054     ; 1.004      ;
; -0.067 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.054     ; 1.000      ;
; -0.064 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.107      ; 1.180      ;
; -0.059 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.054     ; 0.992      ;
; -0.055 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.054     ; 0.988      ;
; -0.055 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.105      ; 1.169      ;
; -0.054 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.054     ; 0.987      ;
; -0.049 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.108      ; 1.166      ;
; -0.037 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.087      ; 1.133      ;
; -0.036 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.107      ; 1.152      ;
; -0.036 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.986      ;
; -0.033 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.113      ; 1.155      ;
; -0.032 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.054     ; 0.965      ;
; -0.032 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.054     ; 0.965      ;
; -0.032 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.982      ;
; -0.032 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.982      ;
; -0.032 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.982      ;
; -0.032 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.982      ;
; -0.031 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.113      ; 1.153      ;
; -0.030 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.087      ; 1.126      ;
; -0.025 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.094      ; 1.128      ;
; -0.025 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.037     ; 0.975      ;
; -0.024 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.105      ; 1.138      ;
; -0.023 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.093      ; 1.125      ;
; -0.005 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; -0.054     ; 0.938      ;
; -0.005 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.108      ; 1.122      ;
; -0.003 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 1.000        ; 0.104      ; 1.116      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx_inst|done'                                                                                                       ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.081 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.140      ; 1.036      ;
; 0.170 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.182      ; 0.989      ;
; 0.178 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.085      ; 0.769      ;
; 0.182 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.080      ; 0.760      ;
; 0.218 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.115      ; 0.759      ;
; 0.221 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.115      ; 0.756      ;
; 0.265 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.067      ; 0.664      ;
; 0.271 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.174      ; 0.880      ;
; 0.273 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.067      ; 0.656      ;
; 0.281 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.067      ; 0.648      ;
; 0.281 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.067      ; 0.648      ;
; 0.283 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.067      ; 0.646      ;
; 0.285 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.067      ; 0.644      ;
; 0.289 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.085      ; 0.658      ;
; 0.291 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.085      ; 0.656      ;
; 0.297 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.085      ; 0.650      ;
; 0.298 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.080      ; 0.644      ;
; 0.298 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.080      ; 0.644      ;
; 0.301 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.080      ; 0.641      ;
; 0.302 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.085      ; 0.645      ;
; 0.302 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.150      ; 0.825      ;
; 0.303 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.085      ; 0.644      ;
; 0.303 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.080      ; 0.639      ;
; 0.311 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.085      ; 0.636      ;
; 0.311 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.080      ; 0.631      ;
; 0.315 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.080      ; 0.627      ;
; 0.322 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.115      ; 0.655      ;
; 0.330 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.115      ; 0.647      ;
; 0.332 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.114      ; 0.644      ;
; 0.336 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.115      ; 0.641      ;
; 0.339 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.115      ; 0.638      ;
; 0.339 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.134      ; 0.657      ;
; 0.339 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.080      ; 0.603      ;
; 0.340 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.152      ; 0.789      ;
; 0.344 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.115      ; 0.633      ;
; 0.352 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.138      ; 0.763      ;
; 0.354 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.092      ; 0.600      ;
; 0.354 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.134      ; 0.642      ;
; 0.357 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.150      ; 0.770      ;
; 0.359 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.080      ; 0.583      ;
; 0.360 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.080      ; 0.582      ;
; 0.360 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.140      ; 0.757      ;
; 0.362 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.150      ; 0.765      ;
; 0.362 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.150      ; 0.765      ;
; 0.364 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.134      ; 0.632      ;
; 0.365 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.134      ; 0.631      ;
; 0.371 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.122      ; 0.613      ;
; 0.373 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.155     ; 0.449      ;
; 0.374 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.140      ; 0.743      ;
; 0.374 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.125      ; 0.728      ;
; 0.378 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.150      ; 0.749      ;
; 0.382 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.122      ; 0.602      ;
; 0.384 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; -0.155     ; 0.438      ;
; 0.386 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.134      ; 0.610      ;
; 0.392 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.192      ; 0.777      ;
; 0.393 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.134      ; 0.603      ;
; 0.396 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.182      ; 0.763      ;
; 0.401 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.134      ; 0.595      ;
; 0.405 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.192      ; 0.764      ;
; 0.412 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.192      ; 0.757      ;
; 0.415 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.182      ; 0.744      ;
; 0.419 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.127      ; 0.685      ;
; 0.437 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.133      ; 0.673      ;
; 0.437 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.125      ; 0.665      ;
; 0.440 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.067      ; 0.489      ;
; 0.441 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.067      ; 0.488      ;
; 0.446 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.067      ; 0.483      ;
; 0.451 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.125      ; 0.651      ;
; 0.451 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.192      ; 0.718      ;
; 0.456 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.133      ; 0.654      ;
; 0.461 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.067      ; 0.468      ;
; 0.462 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.080      ; 0.480      ;
; 0.462 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.125      ; 0.640      ;
; 0.467 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.067      ; 0.462      ;
; 0.467 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.067      ; 0.462      ;
; 0.468 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.125      ; 0.634      ;
; 0.469 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.092      ; 0.485      ;
; 0.471 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.140      ; 0.646      ;
; 0.475 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.132      ; 0.634      ;
; 0.475 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.092      ; 0.479      ;
; 0.475 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.092      ; 0.479      ;
; 0.476 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.132      ; 0.633      ;
; 0.478 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.150      ; 0.649      ;
; 0.479 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.092      ; 0.475      ;
; 0.480 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.133      ; 0.630      ;
; 0.480 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.080      ; 0.462      ;
; 0.481 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.140      ; 0.636      ;
; 0.482 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.133      ; 0.628      ;
; 0.484 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.080      ; 0.458      ;
; 0.485 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.080      ; 0.457      ;
; 0.487 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.092      ; 0.467      ;
; 0.489 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.092      ; 0.465      ;
; 0.492 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.140      ; 0.625      ;
; 0.499 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.182      ; 0.660      ;
; 0.500 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.182      ; 0.659      ;
; 0.501 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.062      ; 0.538      ;
; 0.507 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.122      ; 0.477      ;
; 0.509 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.182      ; 0.650      ;
; 0.513 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.182      ; 0.646      ;
; 0.514 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 1.000        ; 0.122      ; 0.470      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                        ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; 0.367 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.330      ; 0.825      ;
; 0.448 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.443      ; 0.857      ;
; 0.513 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 0.751      ;
; 0.517 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.403      ; 0.748      ;
; 0.520 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.403      ; 0.745      ;
; 0.523 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.453      ; 0.792      ;
; 0.526 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.403      ; 0.739      ;
; 0.531 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 0.733      ;
; 0.532 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.453      ; 0.783      ;
; 0.541 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.453      ; 0.774      ;
; 0.541 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.455      ; 0.776      ;
; 0.547 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.453      ; 0.768      ;
; 0.549 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.453      ; 0.766      ;
; 0.551 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.453      ; 0.764      ;
; 0.552 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.442      ; 0.752      ;
; 0.553 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.455      ; 0.764      ;
; 0.554 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.453      ; 0.761      ;
; 0.557 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.453      ; 0.758      ;
; 0.562 ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.455      ; 0.755      ;
; 0.563 ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.453      ; 0.752      ;
; 0.571 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.332      ; 0.623      ;
; 0.571 ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.455      ; 0.746      ;
; 0.571 ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.455      ; 0.746      ;
; 0.573 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.455      ; 0.744      ;
; 0.575 ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.453      ; 0.740      ;
; 0.577 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.453      ; 0.738      ;
; 0.577 ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.332      ; 0.617      ;
; 0.578 ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.455      ; 0.739      ;
; 0.579 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.455      ; 0.738      ;
; 0.584 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.453      ; 0.731      ;
; 0.595 ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.455      ; 0.722      ;
; 0.600 ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.455      ; 0.717      ;
; 0.601 ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.455      ; 0.716      ;
; 0.602 ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.455      ; 0.715      ;
; 0.603 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.455      ; 0.714      ;
; 0.604 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.403      ; 0.661      ;
; 0.612 ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.076      ; 0.441      ;
; 0.614 ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.076      ; 0.439      ;
; 0.622 ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.330      ; 0.570      ;
; 0.629 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.455      ; 0.688      ;
; 0.644 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.403      ; 0.621      ;
; 0.646 ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.403      ; 0.619      ;
; 0.650 ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.403      ; 0.615      ;
; 0.655 ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.453      ; 0.660      ;
; 0.663 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.442      ; 0.641      ;
; 0.663 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.442      ; 0.641      ;
; 0.665 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.442      ; 0.639      ;
; 0.667 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.442      ; 0.637      ;
; 0.669 ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 0.595      ;
; 0.670 ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 0.594      ;
; 0.678 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.442      ; 0.626      ;
; 0.680 ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.453      ; 0.635      ;
; 0.683 ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 0.581      ;
; 0.684 ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.453      ; 0.631      ;
; 0.684 ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.453      ; 0.631      ;
; 0.697 ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 0.567      ;
; 0.697 ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.443      ; 0.608      ;
; 0.700 ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.402      ; 0.564      ;
; 0.714 ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.443      ; 0.591      ;
; 0.715 ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.443      ; 0.590      ;
; 0.716 ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.443      ; 0.589      ;
; 0.720 ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.443      ; 0.585      ;
; 0.731 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.455      ; 0.586      ;
; 0.731 ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.443      ; 0.574      ;
; 0.738 ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.442      ; 0.566      ;
; 0.754 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 1.000        ; 0.455      ; 0.563      ;
+-------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_sck'                                                                                                                                                                                                                                  ;
+--------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                        ; To Node                                                                                                                         ; Launch Clock                     ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+
; -0.255 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[28]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.363      ; 1.722      ;
; -0.255 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[29]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.363      ; 1.722      ;
; -0.247 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[36]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.382      ; 1.749      ;
; -0.247 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[37]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.382      ; 1.749      ;
; -0.247 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[38]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.382      ; 1.749      ;
; -0.247 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[39]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.382      ; 1.749      ;
; -0.226 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[6]                                                                                            ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.362      ; 1.750      ;
; -0.226 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[7]                                                                                            ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.362      ; 1.750      ;
; -0.217 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[30]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.314      ; 1.711      ;
; -0.217 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[31]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.314      ; 1.711      ;
; -0.217 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[32]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.314      ; 1.711      ;
; -0.217 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[33]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.314      ; 1.711      ;
; -0.217 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[34]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.314      ; 1.711      ;
; -0.207 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[0]                                                                                            ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.512      ; 1.919      ;
; -0.207 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[1]                                                                                            ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.512      ; 1.919      ;
; -0.207 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[2]                                                                                            ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.512      ; 1.919      ;
; -0.207 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[3]                                                                                            ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.512      ; 1.919      ;
; -0.207 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[8]                                                                                            ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.512      ; 1.919      ;
; -0.207 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[9]                                                                                            ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.512      ; 1.919      ;
; -0.207 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[10]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.512      ; 1.919      ;
; -0.207 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[11]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.512      ; 1.919      ;
; -0.207 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[12]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.512      ; 1.919      ;
; -0.207 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[13]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.512      ; 1.919      ;
; -0.207 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[14]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.512      ; 1.919      ;
; -0.207 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[15]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.512      ; 1.919      ;
; -0.207 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[35]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.341      ; 1.748      ;
; -0.206 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[44]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.406      ; 1.814      ;
; -0.206 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[45]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.406      ; 1.814      ;
; -0.206 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[46]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.406      ; 1.814      ;
; -0.206 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[47]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.406      ; 1.814      ;
; -0.196 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[24]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.340      ; 1.758      ;
; -0.196 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[25]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.340      ; 1.758      ;
; -0.196 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[26]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.340      ; 1.758      ;
; -0.196 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[27]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.340      ; 1.758      ;
; -0.195 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[4]                                                                                            ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.449      ; 1.868      ;
; -0.195 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[5]                                                                                            ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.449      ; 1.868      ;
; -0.194 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[1]                                                                                             ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.085      ; 1.505      ;
; -0.194 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[2]                                                                                             ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.085      ; 1.505      ;
; -0.194 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[3]                                                                                             ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.085      ; 1.505      ;
; -0.194 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[4]                                                                                             ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.085      ; 1.505      ;
; -0.194 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[5]                                                                                             ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.085      ; 1.505      ;
; -0.194 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[6]                                                                                             ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.085      ; 1.505      ;
; -0.194 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[7]                                                                                             ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.085      ; 1.505      ;
; -0.194 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[12]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.085      ; 1.505      ;
; -0.194 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[13]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.085      ; 1.505      ;
; -0.194 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[14]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.085      ; 1.505      ;
; -0.194 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[15]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.085      ; 1.505      ;
; -0.187 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[44]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.159      ; 1.586      ;
; -0.187 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[45]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.159      ; 1.586      ;
; -0.187 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[46]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.159      ; 1.586      ;
; -0.187 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[47]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.159      ; 1.586      ;
; -0.178 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[20]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.422      ; 1.858      ;
; -0.178 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[21]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.422      ; 1.858      ;
; -0.178 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[22]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.422      ; 1.858      ;
; -0.178 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[23]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.422      ; 1.858      ;
; -0.176 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[40]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.402      ; 1.840      ;
; -0.176 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[41]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.402      ; 1.840      ;
; -0.176 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[42]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.402      ; 1.840      ;
; -0.176 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[43]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.402      ; 1.840      ;
; -0.175 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[16]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.409      ; 1.848      ;
; -0.175 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[17]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.409      ; 1.848      ;
; -0.175 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[18]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.409      ; 1.848      ;
; -0.175 ; spi_ce[1]                        ; spi_slave:spi_slave_rx2_inst|treg[19]                                                                                           ; spi_ce[1]                        ; spi_sck     ; -0.500       ; 2.409      ; 1.848      ;
; -0.168 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[16]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.058      ; 1.504      ;
; -0.168 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[17]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.058      ; 1.504      ;
; -0.168 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[18]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.058      ; 1.504      ;
; -0.168 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[19]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.058      ; 1.504      ;
; -0.168 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[20]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.058      ; 1.504      ;
; -0.168 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[21]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.058      ; 1.504      ;
; -0.168 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[22]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.058      ; 1.504      ;
; -0.168 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[23]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.058      ; 1.504      ;
; -0.168 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[24]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.058      ; 1.504      ;
; -0.168 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[25]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.058      ; 1.504      ;
; -0.168 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[26]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.058      ; 1.504      ;
; -0.168 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[27]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.058      ; 1.504      ;
; -0.168 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[28]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.058      ; 1.504      ;
; -0.168 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[29]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.058      ; 1.504      ;
; -0.168 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[30]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.058      ; 1.504      ;
; -0.161 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[8]                                                                                             ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.057      ; 1.510      ;
; -0.161 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[9]                                                                                             ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.057      ; 1.510      ;
; -0.161 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[10]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.057      ; 1.510      ;
; -0.161 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[11]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.057      ; 1.510      ;
; -0.145 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                    ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 1.627      ; 1.701      ;
; -0.143 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[36]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.046      ; 1.517      ;
; -0.143 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[37]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.046      ; 1.517      ;
; -0.143 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[38]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.046      ; 1.517      ;
; -0.143 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[39]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.046      ; 1.517      ;
; -0.138 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[31]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.135      ; 1.611      ;
; -0.138 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[32]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.135      ; 1.611      ;
; -0.138 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[33]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.135      ; 1.611      ;
; -0.138 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[34]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.135      ; 1.611      ;
; -0.138 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[35]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.135      ; 1.611      ;
; -0.116 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[0]                                                                                             ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.028      ; 1.526      ;
; -0.091 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_address_reg0 ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 1.784      ; 1.932      ;
; -0.091 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_datain_reg0  ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 1.786      ; 1.934      ;
; -0.091 ; spi_slave:spi_slave_rx_inst|done ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~porta_we_reg       ; spi_slave:spi_slave_rx_inst|done ; spi_sck     ; 0.000        ; 1.784      ; 1.932      ;
; -0.080 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[40]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.144      ; 1.678      ;
; -0.080 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[41]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.144      ; 1.678      ;
; -0.080 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[42]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.144      ; 1.678      ;
; -0.080 ; spi_ce[0]                        ; spi_slave:spi_slave_rx_inst|treg[43]                                                                                            ; spi_ce[0]                        ; spi_sck     ; -0.500       ; 2.144      ; 1.678      ;
+--------+----------------------------------+---------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ad9866_clk'                                                                                                                                                                                                                                                                                                                                              ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                          ; To Node                                                                                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.130 ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[5]                                                                   ; transmitter:transmitter_inst|out_data[5]                                                                                                                         ; ad9866_clk   ; ad9866_clk  ; -0.500       ; 1.414      ; 0.868      ;
; 0.063  ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[7]                                                                   ; transmitter:transmitter_inst|out_data[7]                                                                                                                         ; ad9866_clk   ; ad9866_clk  ; -0.500       ; 1.228      ; 0.875      ;
; 0.068  ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[8]                                                                   ; transmitter:transmitter_inst|out_data[8]                                                                                                                         ; ad9866_clk   ; ad9866_clk  ; -0.500       ; 1.228      ; 0.880      ;
; 0.072  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[3]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.170      ; 0.326      ;
; 0.072  ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[9]                                                                   ; transmitter:transmitter_inst|out_data[9]                                                                                                                         ; ad9866_clk   ; ad9866_clk  ; -0.500       ; 1.228      ; 0.884      ;
; 0.078  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.163      ; 0.325      ;
; 0.103  ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[13]                                                                  ; transmitter:transmitter_inst|out_data[13]                                                                                                                        ; ad9866_clk   ; ad9866_clk  ; -0.500       ; 1.228      ; 0.915      ;
; 0.107  ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[12]                                                                  ; transmitter:transmitter_inst|out_data[12]                                                                                                                        ; ad9866_clk   ; ad9866_clk  ; -0.500       ; 1.194      ; 0.885      ;
; 0.140  ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[10]                                                                  ; transmitter:transmitter_inst|out_data[10]                                                                                                                        ; ad9866_clk   ; ad9866_clk  ; -0.500       ; 1.150      ; 0.874      ;
; 0.142  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[1]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.101      ; 0.327      ;
; 0.152  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[2]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.101      ; 0.337      ;
; 0.160  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[27]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[27]                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.143      ; 0.387      ;
; 0.161  ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[8][6]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[9][6]                                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.132      ; 0.377      ;
; 0.162  ; transmitter:transmitter_inst|fir_q[7]                                                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_hhn1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.157      ; 0.423      ;
; 0.163  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[11]                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.072      ; 0.319      ;
; 0.164  ; transmitter:transmitter_inst|fir_i[13]                                                                                             ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_hhn1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.157      ; 0.425      ;
; 0.168  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.155      ; 0.407      ;
; 0.168  ; transmitter:transmitter_inst|CicInterpM5:in2|y4[50]                                                                                ; transmitter:transmitter_inst|CicInterpM5:in2|y5[50]                                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.140      ; 0.392      ;
; 0.168  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[35]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[35]                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.143      ; 0.395      ;
; 0.172  ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[2]                                                                   ; transmitter:transmitter_inst|out_data[2]                                                                                                                         ; ad9866_clk   ; ad9866_clk  ; -0.500       ; 1.150      ; 0.906      ;
; 0.173  ; transmitter:transmitter_inst|fir_q[1]                                                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_hhn1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.157      ; 0.434      ;
; 0.175  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[6]                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.072      ; 0.331      ;
; 0.176  ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|out_data[28]                                 ; receiver:receiver_rx2_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[3].cic_comb_inst|prev_data[28]                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.143      ; 0.403      ;
; 0.177  ; transmitter:transmitter_inst|fir_q[0]                                                                                              ; transmitter:transmitter_inst|FirInterp8_1024:fi|firram36I_1024:ram|altsyncram:altsyncram_component|altsyncram_hhn1:auto_generated|ram_block1a0~porta_datain_reg0 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.157      ; 0.438      ;
; 0.182  ; transmitter:transmitter_inst|CicInterpM5:in2|q3[22]                                                                                ; transmitter:transmitter_inst|CicInterpM5:in2|q4[23]                                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.241      ; 0.507      ;
; 0.187  ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|rounded_I[4]                                                                   ; transmitter:transmitter_inst|out_data[4]                                                                                                                         ; ad9866_clk   ; ad9866_clk  ; -0.500       ; 1.150      ; 0.921      ;
; 0.193  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.321      ;
; 0.196  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.324      ;
; 0.198  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.044      ; 0.326      ;
; 0.200  ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[1].cic_comb_inst|out_data[3]                                      ; receiver:receiver_inst|varcic:varcic_inst_I1|cic_comb:cic_stages[2].cic_comb_inst|prev_data[3]                                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.113      ; 0.397      ;
; 0.201  ; agc_nearclip                                                                                                                       ; agc_nearclip                                                                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[1]                                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                      ; receiver:receiver_inst|firX8R8:fir2|wstate[3]                                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[3]                                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                  ; receiver:receiver_rx2_inst|firX8R8:fir2|wstate[1]                                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                   ; receiver:receiver_rx2_inst|firX8R8:fir2|waddr[0]                                                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                       ; receiver:receiver_inst|firX8R8:fir2|waddr[0]                                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[0]                                                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[1]                                                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|phase[2]                                                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                       ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rWait                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                        ; transmitter:transmitter_inst|FirInterp8_1024:fi|rstate.rRun                                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                ; transmitter:transmitter_inst|FirInterp8_1024:fi|req                                                                                                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                      ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                           ; transmitter:transmitter_inst|FirInterp8_1024:fi|waddr[0]                                                                                                         ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                 ; transmitter:transmitter_inst|FirInterp8_1024:fi|we                                                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                                                   ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                                                  ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.022      ; 0.307      ;
; 0.201  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                       ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.041      ; 0.326      ;
; 0.202  ; receiver:receiver_inst|cordic:cordic_inst|Z[3][0]                                                                                  ; receiver:receiver_inst|cordic:cordic_inst|Z[4][0]                                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.027      ; 0.313      ;
; 0.203  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.027      ; 0.314      ;
; 0.203  ; receiver:receiver_inst|cordic:cordic_inst|Z[2][0]                                                                                  ; receiver:receiver_inst|cordic:cordic_inst|Z[3][0]                                                                                                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.027      ; 0.314      ;
; 0.203  ; adc[3]                                                                                                                             ; adcpipe[0][3]                                                                                                                                                    ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.313      ;
; 0.204  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.204  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.027      ; 0.315      ;
; 0.204  ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[0][2]                                                                              ; receiver:receiver_rx2_inst|cordic:cordic_inst|Z[1][2]                                                                                                            ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.313      ;
; 0.205  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10]                              ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9]                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1]                                 ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205  ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]   ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10]                                ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205  ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[16][1]                                                                       ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[17][2]                                                                                                     ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205  ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][1]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[9][1]                                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.026      ; 0.315      ;
; 0.205  ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[7][0]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[8][0]                                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
; 0.205  ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[3][0]                                                                        ; transmitter:transmitter_inst|cpl_cordic:cordic_inst|Z[4][0]                                                                                                      ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.023      ; 0.312      ;
; 0.205  ; receiver:receiver_inst|cordic:cordic_inst|Z[10][0]                                                                                 ; receiver:receiver_inst|cordic:cordic_inst|Z[11][0]                                                                                                               ; ad9866_clk   ; ad9866_clk  ; 0.000        ; 0.025      ; 0.314      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx2_inst|done'                                                                                                          ;
+--------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                   ; Launch Clock ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+
; -0.020 ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.611      ; 0.498      ;
; -0.005 ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.611      ; 0.513      ;
; 0.003  ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.597      ; 0.507      ;
; 0.003  ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.599      ; 0.509      ;
; 0.012  ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.599      ; 0.518      ;
; 0.013  ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.599      ; 0.519      ;
; 0.013  ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.599      ; 0.519      ;
; 0.015  ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.599      ; 0.521      ;
; 0.031  ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.560      ; 0.498      ;
; 0.031  ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.599      ; 0.537      ;
; 0.033  ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.609      ; 0.549      ;
; 0.034  ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.560      ; 0.501      ;
; 0.034  ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.609      ; 0.550      ;
; 0.042  ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.609      ; 0.558      ;
; 0.044  ; spi_slave:spi_slave_rx2_inst|rdata[41] ; rx2_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.230      ; 0.388      ;
; 0.045  ; spi_slave:spi_slave_rx2_inst|rdata[40] ; rx2_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.230      ; 0.389      ;
; 0.045  ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.560      ; 0.512      ;
; 0.047  ; spi_slave:spi_slave_rx2_inst|rdata[30] ; rx2_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.597      ; 0.551      ;
; 0.055  ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.560      ; 0.522      ;
; 0.056  ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.560      ; 0.523      ;
; 0.056  ; spi_slave:spi_slave_rx2_inst|rdata[25] ; rx2_freq[25]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.597      ; 0.560      ;
; 0.056  ; spi_slave:spi_slave_rx2_inst|rdata[26] ; rx2_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.597      ; 0.560      ;
; 0.056  ; spi_slave:spi_slave_rx2_inst|rdata[28] ; rx2_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.597      ; 0.560      ;
; 0.057  ; spi_slave:spi_slave_rx2_inst|rdata[31] ; rx2_freq[31]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.597      ; 0.561      ;
; 0.058  ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.609      ; 0.574      ;
; 0.073  ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.562      ; 0.542      ;
; 0.075  ; spi_slave:spi_slave_rx2_inst|rdata[19] ; rx2_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.562      ; 0.544      ;
; 0.077  ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.562      ; 0.546      ;
; 0.094  ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; rx2_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.611      ; 0.612      ;
; 0.105  ; spi_slave:spi_slave_rx2_inst|rdata[20] ; rx2_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.562      ; 0.574      ;
; 0.111  ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.611      ; 0.629      ;
; 0.113  ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.491      ; 0.511      ;
; 0.115  ; spi_slave:spi_slave_rx2_inst|rdata[14] ; rx2_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.611      ; 0.633      ;
; 0.116  ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.611      ; 0.634      ;
; 0.119  ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.611      ; 0.637      ;
; 0.120  ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.611      ; 0.638      ;
; 0.123  ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.611      ; 0.641      ;
; 0.126  ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; rx2_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.609      ; 0.642      ;
; 0.131  ; spi_slave:spi_slave_rx2_inst|rdata[11] ; rx2_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.611      ; 0.649      ;
; 0.132  ; spi_slave:spi_slave_rx2_inst|rdata[16] ; rx2_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.609      ; 0.648      ;
; 0.133  ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.611      ; 0.651      ;
; 0.135  ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; rx2_freq[9]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.609      ; 0.651      ;
; 0.137  ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.611      ; 0.655      ;
; 0.139  ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.609      ; 0.655      ;
; 0.144  ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.493      ; 0.544      ;
; 0.146  ; spi_slave:spi_slave_rx2_inst|rdata[15] ; rx2_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.611      ; 0.664      ;
; 0.148  ; spi_slave:spi_slave_rx2_inst|rdata[1]  ; rx2_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.493      ; 0.548      ;
; 0.148  ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.611      ; 0.666      ;
; 0.152  ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; rx2_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.609      ; 0.668      ;
; 0.154  ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.611      ; 0.672      ;
; 0.155  ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; rx2_freq[5]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.609      ; 0.671      ;
; 0.155  ; spi_slave:spi_slave_rx2_inst|rdata[17] ; rx2_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.609      ; 0.671      ;
; 0.157  ; spi_slave:spi_slave_rx2_inst|rdata[12] ; rx2_freq[12]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.609      ; 0.673      ;
; 0.158  ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; rx2_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.611      ; 0.676      ;
; 0.159  ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; rx2_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.609      ; 0.675      ;
; 0.161  ; spi_slave:spi_slave_rx2_inst|rdata[13] ; rx2_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.609      ; 0.677      ;
; 0.162  ; spi_slave:spi_slave_rx2_inst|rdata[29] ; rx2_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.597      ; 0.666      ;
; 0.171  ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; rx2_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.609      ; 0.687      ;
; 0.180  ; spi_slave:spi_slave_rx2_inst|rdata[22] ; rx2_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.560      ; 0.647      ;
; 0.180  ; spi_slave:spi_slave_rx2_inst|rdata[10] ; rx2_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.609      ; 0.696      ;
; 0.182  ; spi_slave:spi_slave_rx2_inst|rdata[18] ; rx2_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.562      ; 0.651      ;
; 0.185  ; spi_slave:spi_slave_rx2_inst|rdata[24] ; rx2_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.562      ; 0.654      ;
; 0.194  ; spi_slave:spi_slave_rx2_inst|rdata[23] ; rx2_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.562      ; 0.663      ;
; 0.199  ; spi_slave:spi_slave_rx2_inst|rdata[21] ; rx2_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.560      ; 0.666      ;
; 0.255  ; spi_slave:spi_slave_rx2_inst|rdata[27] ; rx2_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.599      ; 0.761      ;
; 0.326  ; spi_slave:spi_slave_rx2_inst|rdata[2]  ; rx2_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx2_inst|done ; 0.000        ; 0.491      ; 0.724      ;
+--------+----------------------------------------+---------------------------+--------------+-----------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_slave:spi_slave_rx_inst|done'                                                                                                        ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                   ; Launch Clock ; Latch Clock                      ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+
; 0.070 ; spi_slave:spi_slave_rx_inst|rdata[32] ; tx_gain[0]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.275      ; 0.459      ;
; 0.078 ; spi_slave:spi_slave_rx_inst|rdata[36] ; att[4]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.275      ; 0.467      ;
; 0.083 ; spi_slave:spi_slave_rx_inst|rdata[33] ; tx_gain[1]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.275      ; 0.472      ;
; 0.084 ; spi_slave:spi_slave_rx_inst|rdata[35] ; att[3]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.275      ; 0.473      ;
; 0.085 ; spi_slave:spi_slave_rx_inst|rdata[35] ; tx_gain[3]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.275      ; 0.474      ;
; 0.111 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.268      ; 0.493      ;
; 0.114 ; spi_slave:spi_slave_rx_inst|rdata[36] ; tx_gain[4]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.275      ; 0.503      ;
; 0.116 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.268      ; 0.498      ;
; 0.131 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.323      ; 0.568      ;
; 0.131 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.323      ; 0.568      ;
; 0.145 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.323      ; 0.582      ;
; 0.146 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.323      ; 0.583      ;
; 0.150 ; spi_slave:spi_slave_rx_inst|rdata[38] ; randomize                 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.207      ; 0.471      ;
; 0.157 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.323      ; 0.594      ;
; 0.158 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.332      ; 0.604      ;
; 0.160 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.282      ; 0.556      ;
; 0.164 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.282      ; 0.560      ;
; 0.166 ; spi_slave:spi_slave_rx_inst|rdata[37] ; dither                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.275      ; 0.555      ;
; 0.166 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.332      ; 0.612      ;
; 0.168 ; spi_slave:spi_slave_rx_inst|rdata[34] ; att[2]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.275      ; 0.557      ;
; 0.169 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.292      ; 0.575      ;
; 0.170 ; spi_slave:spi_slave_rx_inst|rdata[34] ; tx_gain[2]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.275      ; 0.559      ;
; 0.170 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.282      ; 0.566      ;
; 0.172 ; spi_slave:spi_slave_rx_inst|rdata[37] ; tx_gain[5]                ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.275      ; 0.561      ;
; 0.174 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.332      ; 0.620      ;
; 0.176 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.332      ; 0.622      ;
; 0.186 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.268      ; 0.568      ;
; 0.191 ; spi_slave:spi_slave_rx_inst|rdata[33] ; att[1]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.275      ; 0.580      ;
; 0.193 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.268      ; 0.575      ;
; 0.193 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.292      ; 0.599      ;
; 0.194 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.269      ; 0.577      ;
; 0.200 ; spi_slave:spi_slave_rx_inst|rdata[32] ; att[0]                    ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.275      ; 0.589      ;
; 0.200 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.293      ; 0.400      ;
; 0.200 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.282      ; 0.596      ;
; 0.203 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.292      ; 0.609      ;
; 0.210 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.292      ; 0.616      ;
; 0.211 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.282      ; 0.607      ;
; 0.220 ; spi_slave:spi_slave_rx_inst|rdata[25] ; rx1_freq[25]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.282      ; 0.409      ;
; 0.220 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.282      ; 0.409      ;
; 0.220 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.274      ; 0.401      ;
; 0.221 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.282      ; 0.410      ;
; 0.221 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.323      ; 0.658      ;
; 0.224 ; spi_slave:spi_slave_rx_inst|rdata[31] ; rx1_freq[31]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.282      ; 0.413      ;
; 0.224 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.281      ; 0.619      ;
; 0.225 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.294      ; 0.633      ;
; 0.230 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.282      ; 0.419      ;
; 0.238 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_2  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.268      ; 0.620      ;
; 0.249 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.292      ; 0.655      ;
; 0.251 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.253      ; 0.411      ;
; 0.251 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.400      ;
; 0.252 ; spi_slave:spi_slave_rx_inst|rdata[23] ; rx1_freq[23]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.253      ; 0.412      ;
; 0.254 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.253      ; 0.414      ;
; 0.256 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.405      ;
; 0.260 ; spi_slave:spi_slave_rx_inst|rdata[14] ; rx1_freq[14]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.409      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.253      ; 0.421      ;
; 0.261 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.253      ; 0.421      ;
; 0.264 ; spi_slave:spi_slave_rx_inst|rdata[41] ; rx1_speed[1]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.002     ; 0.376      ;
; 0.265 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.253      ; 0.425      ;
; 0.267 ; spi_slave:spi_slave_rx_inst|rdata[5]  ; rx1_freq[5]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.229      ; 0.403      ;
; 0.273 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.229      ; 0.409      ;
; 0.273 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.422      ;
; 0.275 ; spi_slave:spi_slave_rx_inst|rdata[40] ; rx1_speed[0]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; -0.002     ; 0.387      ;
; 0.276 ; spi_slave:spi_slave_rx_inst|rdata[12] ; rx1_freq[12]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.229      ; 0.412      ;
; 0.287 ; spi_slave:spi_slave_rx_inst|rdata[6]  ; rx1_freq[6]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.229      ; 0.423      ;
; 0.291 ; spi_slave:spi_slave_rx_inst|rdata[9]  ; rx1_freq[9]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.229      ; 0.427      ;
; 0.292 ; spi_slave:spi_slave_rx_inst|rdata[15] ; rx1_freq[15]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.229      ; 0.428      ;
; 0.314 ; spi_slave:spi_slave_rx_inst|rdata[27] ; rx1_freq[27]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.292      ; 0.720      ;
; 0.323 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.293      ; 0.523      ;
; 0.326 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.314      ; 0.754      ;
; 0.329 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.293      ; 0.529      ;
; 0.339 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.293      ; 0.539      ;
; 0.340 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.282      ; 0.529      ;
; 0.355 ; spi_slave:spi_slave_rx_inst|rdata[16] ; rx1_freq[16]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.293      ; 0.555      ;
; 0.359 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.282      ; 0.548      ;
; 0.359 ; spi_slave:spi_slave_rx_inst|rdata[13] ; rx1_freq[13]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.293      ; 0.559      ;
; 0.367 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.253      ; 0.527      ;
; 0.368 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.517      ;
; 0.371 ; spi_slave:spi_slave_rx_inst|rdata[4]  ; rx1_freq[4]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.293      ; 0.571      ;
; 0.376 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.274      ; 0.557      ;
; 0.376 ; spi_slave:spi_slave_rx_inst|rdata[0]  ; rx1_freq[0]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.293      ; 0.576      ;
; 0.379 ; spi_slave:spi_slave_rx_inst|rdata[28] ; rx1_freq[28]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.274      ; 0.560      ;
; 0.379 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.528      ;
; 0.383 ; spi_slave:spi_slave_rx_inst|rdata[11] ; rx1_freq[11]~_Duplicate_1 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.274      ; 0.564      ;
; 0.384 ; spi_slave:spi_slave_rx_inst|rdata[29] ; rx1_freq[29]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.274      ; 0.565      ;
; 0.385 ; spi_slave:spi_slave_rx_inst|rdata[26] ; rx1_freq[26]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.274      ; 0.566      ;
; 0.386 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]~_Duplicate_1  ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.535      ;
; 0.388 ; spi_slave:spi_slave_rx_inst|rdata[19] ; rx1_freq[19]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.274      ; 0.569      ;
; 0.398 ; spi_slave:spi_slave_rx_inst|rdata[22] ; rx1_freq[22]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.245      ; 0.550      ;
; 0.410 ; spi_slave:spi_slave_rx_inst|rdata[3]  ; rx1_freq[3]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.559      ;
; 0.410 ; spi_slave:spi_slave_rx_inst|rdata[8]  ; rx1_freq[8]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.559      ;
; 0.411 ; spi_slave:spi_slave_rx_inst|rdata[17] ; rx1_freq[17]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.560      ;
; 0.416 ; spi_slave:spi_slave_rx_inst|rdata[18] ; rx1_freq[18]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.245      ; 0.568      ;
; 0.416 ; spi_slave:spi_slave_rx_inst|rdata[1]  ; rx1_freq[1]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.565      ;
; 0.419 ; spi_slave:spi_slave_rx_inst|rdata[20] ; rx1_freq[20]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.245      ; 0.571      ;
; 0.419 ; spi_slave:spi_slave_rx_inst|rdata[10] ; rx1_freq[10]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.568      ;
; 0.421 ; spi_slave:spi_slave_rx_inst|rdata[24] ; rx1_freq[24]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.245      ; 0.573      ;
; 0.421 ; spi_slave:spi_slave_rx_inst|rdata[30] ; rx1_freq[30]              ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.245      ; 0.573      ;
; 0.426 ; spi_slave:spi_slave_rx_inst|rdata[7]  ; rx1_freq[7]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.242      ; 0.575      ;
; 0.429 ; spi_slave:spi_slave_rx_inst|rdata[21] ; rx1_freq[21]~_Duplicate_2 ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.323      ; 0.866      ;
; 0.430 ; spi_slave:spi_slave_rx_inst|rdata[2]  ; rx1_freq[2]               ; spi_sck      ; spi_slave:spi_slave_rx_inst|done ; 0.000        ; 0.229      ; 0.566      ;
+-------+---------------------------------------+---------------------------+--------------+----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce[0]'                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                         ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.180 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.140      ; 0.404      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.199 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.024      ; 0.307      ;
; 0.201 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.315      ;
; 0.215 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.329      ;
; 0.217 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.028      ; 0.329      ;
; 0.219 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.333      ;
; 0.220 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.334      ;
; 0.227 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.341      ;
; 0.227 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.341      ;
; 0.244 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.140      ; 0.468      ;
; 0.253 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.155      ; 0.512      ;
; 0.257 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.140      ; 0.481      ;
; 0.258 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.372      ;
; 0.271 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.281      ; 0.656      ;
; 0.277 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.202      ; 0.563      ;
; 0.280 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.281      ; 0.665      ;
; 0.286 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.028      ; 0.398      ;
; 0.297 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.411      ;
; 0.298 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.412      ;
; 0.299 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.413      ;
; 0.299 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.140      ; 0.523      ;
; 0.303 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.281      ; 0.688      ;
; 0.306 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.202      ; 0.592      ;
; 0.319 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.028      ; 0.431      ;
; 0.320 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.028      ; 0.432      ;
; 0.322 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.251      ; 0.677      ;
; 0.323 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.437      ;
; 0.326 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.270      ; 0.700      ;
; 0.329 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.070      ; 0.503      ;
; 0.333 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.447      ;
; 0.337 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.451      ;
; 0.337 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.451      ;
; 0.339 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.453      ;
; 0.341 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.070      ; 0.515      ;
; 0.346 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.070      ; 0.520      ;
; 0.354 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.468      ;
; 0.357 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.070      ; 0.531      ;
; 0.359 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.202      ; 0.645      ;
; 0.365 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.196      ; 0.665      ;
; 0.365 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.185      ; 0.654      ;
; 0.368 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.482      ;
; 0.370 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.484      ;
; 0.370 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.196      ; 0.670      ;
; 0.374 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.159      ; 0.637      ;
; 0.381 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.159      ; 0.644      ;
; 0.384 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.185      ; 0.673      ;
; 0.386 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.500      ;
; 0.387 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.501      ;
; 0.388 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.117      ; 0.589      ;
; 0.389 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.166      ; 0.659      ;
; 0.389 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.159      ; 0.652      ;
; 0.401 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.196      ; 0.701      ;
; 0.406 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.140      ; 0.630      ;
; 0.409 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.152      ; 0.665      ;
; 0.411 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.185      ; 0.700      ;
; 0.415 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.166      ; 0.685      ;
; 0.418 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.166      ; 0.688      ;
; 0.418 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.152      ; 0.674      ;
; 0.418 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.159      ; 0.681      ;
; 0.421 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.244      ; 0.769      ;
; 0.422 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.155      ; 0.681      ;
; 0.422 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.140      ; 0.646      ;
; 0.424 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.166      ; 0.694      ;
; 0.427 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.159      ; 0.690      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.544      ;
; 0.430 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.140      ; 0.654      ;
; 0.437 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.135      ; 0.676      ;
; 0.441 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.270      ; 0.815      ;
; 0.445 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.274      ; 0.823      ;
; 0.446 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.133      ; 0.683      ;
; 0.449 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.135      ; 0.688      ;
; 0.450 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.030      ; 0.564      ;
; 0.450 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.155      ; 0.709      ;
; 0.456 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.009      ; 0.549      ;
; 0.459 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.135      ; 0.698      ;
; 0.476 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.067      ; 0.647      ;
; 0.476 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.104      ; 0.684      ;
; 0.478 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.274      ; 0.856      ;
; 0.478 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.155      ; 0.737      ;
; 0.481 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.246      ; 0.831      ;
; 0.484 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.067      ; 0.655      ;
; 0.484 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.244      ; 0.832      ;
; 0.486 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; -0.033     ; 0.537      ;
; 0.486 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; -0.033     ; 0.537      ;
; 0.488 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.251      ; 0.843      ;
; 0.489 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.270      ; 0.863      ;
; 0.489 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.050      ; 0.643      ;
; 0.490 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.117      ; 0.691      ;
; 0.491 ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[0]    ; spi_ce[0]   ; 0.000        ; 0.281      ; 0.876      ;
+-------+-------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_ce[1]'                                                                                                                                                                                                                                                                                                ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                           ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.038      ; 0.307      ;
; 0.185 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.038      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.307      ;
; 0.202 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.195      ; 0.501      ;
; 0.204 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.195      ; 0.503      ;
; 0.205 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.038      ; 0.327      ;
; 0.216 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.195      ; 0.515      ;
; 0.230 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.201      ; 0.535      ;
; 0.234 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.195      ; 0.533      ;
; 0.263 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.384      ;
; 0.271 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.392      ;
; 0.275 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.396      ;
; 0.277 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.398      ;
; 0.278 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.038      ; 0.400      ;
; 0.278 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2         ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.399      ;
; 0.280 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.043      ; 0.407      ;
; 0.280 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.401      ;
; 0.292 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.038      ; 0.414      ;
; 0.292 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.414      ;
; 0.305 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.054      ; 0.443      ;
; 0.317 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.438      ;
; 0.321 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.195      ; 0.620      ;
; 0.322 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.443      ;
; 0.329 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.038      ; 0.451      ;
; 0.329 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.450      ;
; 0.330 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.211      ; 0.645      ;
; 0.332 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.211      ; 0.647      ;
; 0.337 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.197      ; 0.638      ;
; 0.337 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.197      ; 0.638      ;
; 0.338 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.196      ; 0.638      ;
; 0.339 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.460      ;
; 0.343 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.211      ; 0.658      ;
; 0.343 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.196      ; 0.643      ;
; 0.343 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.464      ;
; 0.349 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.197      ; 0.650      ;
; 0.352 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.202      ; 0.658      ;
; 0.352 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.197      ; 0.653      ;
; 0.352 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.473      ;
; 0.356 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.196      ; 0.656      ;
; 0.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.194      ; 0.655      ;
; 0.357 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.196      ; 0.657      ;
; 0.361 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.196      ; 0.661      ;
; 0.361 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2] ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.482      ;
; 0.364 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.194      ; 0.662      ;
; 0.365 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.191      ; 0.660      ;
; 0.367 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.203      ; 0.674      ;
; 0.368 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.211      ; 0.683      ;
; 0.368 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.489      ;
; 0.376 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.201      ; 0.681      ;
; 0.376 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.194      ; 0.674      ;
; 0.376 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.192      ; 0.672      ;
; 0.377 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.191      ; 0.672      ;
; 0.384 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.192      ; 0.680      ;
; 0.392 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.191      ; 0.687      ;
; 0.392 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.192      ; 0.688      ;
; 0.397 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.518      ;
; 0.399 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.520      ;
; 0.399 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.520      ;
; 0.400 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.188      ; 0.692      ;
; 0.401 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.191      ; 0.696      ;
; 0.404 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.188      ; 0.696      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.212      ; 0.721      ;
; 0.405 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.200      ; 0.709      ;
; 0.407 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.038      ; 0.529      ;
; 0.407 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.036      ; 0.527      ;
; 0.408 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.198      ; 0.710      ;
; 0.413 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.212      ; 0.729      ;
; 0.415 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.536      ;
; 0.425 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.546      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.054      ; 0.565      ;
; 0.427 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.054      ; 0.565      ;
; 0.430 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.197      ; 0.731      ;
; 0.432 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.553      ;
; 0.434 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.054      ; 0.572      ;
; 0.436 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.194      ; 0.734      ;
; 0.438 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.211      ; 0.753      ;
; 0.440 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.202      ; 0.746      ;
; 0.446 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11     ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.195      ; 0.745      ;
; 0.447 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.211      ; 0.762      ;
; 0.451 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.036      ; 0.571      ;
; 0.452 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.194      ; 0.750      ;
; 0.457 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.194      ; 0.755      ;
; 0.466 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.192      ; 0.762      ;
; 0.468 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.210      ; 0.782      ;
; 0.468 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.195      ; 0.767      ;
; 0.469 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.037      ; 0.590      ;
; 0.470 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.210      ; 0.784      ;
; 0.475 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.212      ; 0.791      ;
; 0.477 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.195      ; 0.776      ;
; 0.479 ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7      ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; spi_ce[1]    ; spi_ce[1]   ; 0.000        ; 0.194      ; 0.777      ;
+-------+---------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk_10mhz'                                                                                                                                                ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                          ; To Node                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[0]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[2]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_bitcount[3]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; ad9866:ad9866_inst|sen_n                           ; ad9866:ad9866_inst|sen_n                           ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.314      ;
; 0.205 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.325      ;
; 0.209 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.329      ;
; 0.267 ; ad9866:ad9866_inst|dut2_data[7]                    ; ad9866:ad9866_inst|dut2_data[8]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; ad9866:ad9866_inst|dut2_data[9]                    ; ad9866:ad9866_inst|dut2_data[10]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.387      ;
; 0.267 ; ad9866:ad9866_inst|dut2_data[11]                   ; ad9866:ad9866_inst|dut2_data[12]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.387      ;
; 0.268 ; ad9866:ad9866_inst|dut2_data[6]                    ; ad9866:ad9866_inst|dut2_data[7]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; ad9866:ad9866_inst|dut2_data[10]                   ; ad9866:ad9866_inst|dut2_data[11]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; ad9866:ad9866_inst|dut2_data[8]                    ; ad9866:ad9866_inst|dut2_data[9]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.390      ;
; 0.292 ; counter[9]                                         ; counter[9]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; counter[11]                                        ; counter[11]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.292 ; ad9866:ad9866_inst|dut1_pc[5]                      ; ad9866:ad9866_inst|dut1_pc[5]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.412      ;
; 0.293 ; counter[1]                                         ; counter[1]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[7]                                         ; counter[7]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.293 ; counter[15]                                        ; counter[15]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; counter[2]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[3]                                         ; counter[3]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[5]                                         ; counter[5]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[12]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[13]                                        ; counter[13]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.294 ; counter[17]                                        ; counter[17]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.414      ;
; 0.295 ; counter[4]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[8]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[10]                                        ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[14]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[18]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[19]                                        ; counter[19]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.295 ; counter[21]                                        ; counter[21]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; counter[6]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[16]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; counter[20]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[12] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; ad9866:ad9866_inst|dut2_data[12]                   ; ad9866:ad9866_inst|dut2_data[13]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; ad9866:ad9866_inst|dut2_data[13]                   ; ad9866:ad9866_inst|dut2_data[14]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.297 ; ad9866:ad9866_inst|dut2_data[14]                   ; ad9866:ad9866_inst|dut2_data[15]                   ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[18] ; reset_handler:reset_handler_inst|reset_counter[18] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[2]  ; reset_handler:reset_handler_inst|reset_counter[2]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[6]  ; reset_handler:reset_handler_inst|reset_counter[6]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[8]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[9]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[10] ; reset_handler:reset_handler_inst|reset_counter[10] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; reset_handler:reset_handler_inst|reset_counter[11] ; reset_handler:reset_handler_inst|reset_counter[11] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[16] ; reset_handler:reset_handler_inst|reset_counter[16] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[17] ; reset_handler:reset_handler_inst|reset_counter[17] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[22] ; reset_handler:reset_handler_inst|reset_counter[22] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[4]  ; reset_handler:reset_handler_inst|reset_counter[4]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; reset_handler:reset_handler_inst|reset_counter[7]  ; reset_handler:reset_handler_inst|reset_counter[7]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[19] ; reset_handler:reset_handler_inst|reset_counter[19] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[20] ; reset_handler:reset_handler_inst|reset_counter[20] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[23] ; reset_handler:reset_handler_inst|reset_counter[23] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; reset_handler:reset_handler_inst|reset_counter[3]  ; reset_handler:reset_handler_inst|reset_counter[3]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.420      ;
; 0.304 ; reset_handler:reset_handler_inst|reset_counter[1]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.424      ;
; 0.306 ; counter[0]                                         ; counter[0]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; counter[23]                                        ; counter[23]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; reset_handler:reset_handler_inst|reset_counter[5]  ; reset_handler:reset_handler_inst|reset_counter[5]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.427      ;
; 0.308 ; reset_handler:reset_handler_inst|reset_counter[21] ; reset_handler:reset_handler_inst|reset_counter[21] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; counter[22]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.428      ;
; 0.323 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.443      ;
; 0.326 ; ad9866:ad9866_inst|dut2_data[0]                    ; ad9866:ad9866_inst|dut2_data[1]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.043      ; 0.453      ;
; 0.329 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.449      ;
; 0.330 ; ad9866:ad9866_inst|dut2_data[1]                    ; ad9866:ad9866_inst|dut2_data[2]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.043      ; 0.457      ;
; 0.331 ; ad9866:ad9866_inst|dut1_pc[0]                      ; ad9866:ad9866_inst|dut1_pc[0]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.451      ;
; 0.333 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[2]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.453      ;
; 0.335 ; ad9866:ad9866_inst|dut2_data[4]                    ; ad9866:ad9866_inst|dut2_data[5]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.455      ;
; 0.337 ; ad9866:ad9866_inst|dut2_data[3]                    ; ad9866:ad9866_inst|dut2_data[4]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.457      ;
; 0.338 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.458      ;
; 0.340 ; ad9866:ad9866_inst|dut2_data[5]                    ; ad9866:ad9866_inst|dut2_data[6]                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.460      ;
; 0.340 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[0]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.460      ;
; 0.341 ; ad9866:ad9866_inst|dut2_state.1                    ; ad9866:ad9866_inst|dut2_bitcount[1]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.461      ;
; 0.369 ; reset_handler:reset_handler_inst|reset_counter[0]  ; reset_handler:reset_handler_inst|reset_counter[1]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.490      ;
; 0.371 ; ad9866:ad9866_inst|sclk                            ; ad9866:ad9866_inst|sclk                            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.491      ;
; 0.372 ; reset_handler:reset_handler_inst|reset_counter[14] ; reset_handler:reset_handler_inst|reset_counter[14] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.492      ;
; 0.374 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.494      ;
; 0.375 ; reset_handler:reset_handler_inst|reset_counter[13] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.495      ;
; 0.375 ; reset_handler:reset_handler_inst|reset_counter[15] ; reset_handler:reset_handler_inst|reset_counter[15] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.495      ;
; 0.379 ; ad9866:ad9866_inst|dut2_bitcount[0]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.499      ;
; 0.394 ; ad9866:ad9866_inst|dut1_pc[2]                      ; ad9866:ad9866_inst|dut1_pc[2]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.514      ;
; 0.396 ; ad9866:ad9866_inst|dut1_pc[4]                      ; ad9866:ad9866_inst|dut1_pc[4]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.516      ;
; 0.400 ; ad9866:ad9866_inst|dut1_pc[3]                      ; ad9866:ad9866_inst|dut1_pc[3]                      ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.520      ;
; 0.426 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_bitcount[3]                ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.546      ;
; 0.430 ; ad9866:ad9866_inst|dut2_bitcount[1]                ; ad9866:ad9866_inst|dut2_state.1                    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.550      ;
; 0.440 ; counter[11]                                        ; counter[12]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.037      ; 0.561      ;
; 0.441 ; counter[9]                                         ; counter[10]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.561      ;
; 0.442 ; counter[1]                                         ; counter[2]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[7]                                         ; counter[8]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.442 ; counter[15]                                        ; counter[16]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.562      ;
; 0.443 ; counter[3]                                         ; counter[4]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[13]                                        ; counter[14]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[17]                                        ; counter[18]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.443 ; counter[5]                                         ; counter[6]                                         ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.563      ;
; 0.444 ; counter[19]                                        ; counter[20]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.564      ;
; 0.444 ; counter[21]                                        ; counter[22]                                        ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.564      ;
; 0.446 ; reset_handler:reset_handler_inst|reset_counter[12] ; reset_handler:reset_handler_inst|reset_counter[13] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; reset_handler:reset_handler_inst|reset_counter[8]  ; reset_handler:reset_handler_inst|reset_counter[9]  ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.036      ; 0.567      ;
+-------+----------------------------------------------------+----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spi_sck'                                                                                                                       ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.578 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[0]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.309     ; 2.246      ;
; -1.578 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[5]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.309     ; 2.246      ;
; -1.578 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[27]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.309     ; 2.246      ;
; -1.578 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[28]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.309     ; 2.246      ;
; -1.578 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[29]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.309     ; 2.246      ;
; -1.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[1]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.299     ; 2.254      ;
; -1.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[2]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.299     ; 2.254      ;
; -1.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[3]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.299     ; 2.254      ;
; -1.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[4]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.299     ; 2.254      ;
; -1.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[6]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.299     ; 2.254      ;
; -1.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[7]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.299     ; 2.254      ;
; -1.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[12]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.299     ; 2.254      ;
; -1.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[13]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.299     ; 2.254      ;
; -1.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[14]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.299     ; 2.254      ;
; -1.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[15]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.299     ; 2.254      ;
; -1.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[24]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.299     ; 2.254      ;
; -1.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[25]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.299     ; 2.254      ;
; -1.576 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[26]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.299     ; 2.254      ;
; -1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[19]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.288     ; 2.247      ;
; -1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[20]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.288     ; 2.247      ;
; -1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[21]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.288     ; 2.247      ;
; -1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[22]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.288     ; 2.247      ;
; -1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[23]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.288     ; 2.247      ;
; -1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[30]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.288     ; 2.247      ;
; -1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[31]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.288     ; 2.247      ;
; -1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[32]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.288     ; 2.247      ;
; -1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[33]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.288     ; 2.247      ;
; -1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[34]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.288     ; 2.247      ;
; -1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[35]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.288     ; 2.247      ;
; -1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[36]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.288     ; 2.247      ;
; -1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[37]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.288     ; 2.247      ;
; -1.558 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[38]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.288     ; 2.247      ;
; -1.557 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[4]    ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.280     ; 2.254      ;
; -1.557 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[5]    ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.280     ; 2.254      ;
; -1.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[0]    ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.279     ; 2.253      ;
; -1.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[1]    ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.279     ; 2.253      ;
; -1.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[2]    ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.279     ; 2.253      ;
; -1.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[3]    ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.279     ; 2.253      ;
; -1.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[6]    ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.279     ; 2.253      ;
; -1.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[7]    ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.279     ; 2.253      ;
; -1.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[8]    ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.279     ; 2.253      ;
; -1.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[20]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.279     ; 2.253      ;
; -1.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[21]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.279     ; 2.253      ;
; -1.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[22]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.279     ; 2.253      ;
; -1.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[23]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.279     ; 2.253      ;
; -1.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[36]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.279     ; 2.253      ;
; -1.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[37]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.279     ; 2.253      ;
; -1.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[38]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.279     ; 2.253      ;
; -1.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[39]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.279     ; 2.253      ;
; -1.555 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[40]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.279     ; 2.253      ;
; -1.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[9]    ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.285     ; 2.246      ;
; -1.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[10]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.285     ; 2.246      ;
; -1.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[11]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.285     ; 2.246      ;
; -1.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[12]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.285     ; 2.246      ;
; -1.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[13]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.285     ; 2.246      ;
; -1.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[14]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.285     ; 2.246      ;
; -1.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[15]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.285     ; 2.246      ;
; -1.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[32]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.285     ; 2.246      ;
; -1.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[33]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.285     ; 2.246      ;
; -1.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[34]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.285     ; 2.246      ;
; -1.554 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[35]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.285     ; 2.246      ;
; -1.548 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[39]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.270     ; 2.255      ;
; -1.548 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[40]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.270     ; 2.255      ;
; -1.547 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[8]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.270     ; 2.254      ;
; -1.547 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[9]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.270     ; 2.254      ;
; -1.547 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[10]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.270     ; 2.254      ;
; -1.547 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[11]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.270     ; 2.254      ;
; -1.547 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[16]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.270     ; 2.254      ;
; -1.547 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[17]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.270     ; 2.254      ;
; -1.547 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rreg[18]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.270     ; 2.254      ;
; -1.539 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[16]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.261     ; 2.255      ;
; -1.539 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[17]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.261     ; 2.255      ;
; -1.539 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[18]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.261     ; 2.255      ;
; -1.539 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[19]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.261     ; 2.255      ;
; -1.539 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[24]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.261     ; 2.255      ;
; -1.539 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[25]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.261     ; 2.255      ;
; -1.539 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[26]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.261     ; 2.255      ;
; -1.539 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[27]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.261     ; 2.255      ;
; -1.539 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[28]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.261     ; 2.255      ;
; -1.539 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[29]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.261     ; 2.255      ;
; -1.539 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[30]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.261     ; 2.255      ;
; -1.539 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rreg[31]   ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.261     ; 2.255      ;
; -1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[17] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.087     ; 2.245      ;
; -1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[16] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.087     ; 2.245      ;
; -1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[15] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.087     ; 2.245      ;
; -1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[14] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.087     ; 2.245      ;
; -1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[13] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.087     ; 2.245      ;
; -1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[12] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.087     ; 2.245      ;
; -1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[11] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.087     ; 2.245      ;
; -1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[10] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.087     ; 2.245      ;
; -1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[9]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.087     ; 2.245      ;
; -1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[8]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.087     ; 2.245      ;
; -1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[7]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.087     ; 2.245      ;
; -1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[6]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.087     ; 2.245      ;
; -1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[5]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.087     ; 2.245      ;
; -1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[4]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.087     ; 2.245      ;
; -1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[3]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.087     ; 2.245      ;
; -1.355 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[0]  ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.087     ; 2.245      ;
; -1.344 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[31] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.072     ; 2.249      ;
; -1.344 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[30] ; clk_10mhz    ; spi_sck     ; 1.000        ; -0.072     ; 2.249      ;
+--------+----------------------------------------+----------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'clk_10mhz'                                                                                                                  ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.292 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.038     ; 2.241      ;
; -1.292 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.038     ; 2.241      ;
; -1.283 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.039     ; 2.231      ;
; -1.283 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.039     ; 2.231      ;
; -1.283 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.039     ; 2.231      ;
; -1.283 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.039     ; 2.231      ;
; -1.283 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.039     ; 2.231      ;
; -1.283 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; -0.039     ; 2.231      ;
; -1.116 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; 0.138      ; 2.241      ;
; -1.116 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; 0.138      ; 2.241      ;
; -1.116 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 1.000        ; 0.138      ; 2.241      ;
+--------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spi_ce[0]'                                                                                                                                                                                                              ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.233 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.750      ; 2.428      ;
; -1.233 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.750      ; 2.428      ;
; -1.233 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.750      ; 2.428      ;
; -1.233 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.750      ; 2.428      ;
; -1.219 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.772      ; 2.436      ;
; -1.219 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.772      ; 2.436      ;
; -1.219 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.772      ; 2.436      ;
; -1.219 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.772      ; 2.436      ;
; -1.196 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.751      ; 2.446      ;
; -1.190 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.800      ; 2.435      ;
; -1.190 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.800      ; 2.435      ;
; -1.190 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.800      ; 2.435      ;
; -1.190 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.800      ; 2.435      ;
; -1.186 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.802      ; 2.433      ;
; -1.186 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.802      ; 2.433      ;
; -1.186 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.802      ; 2.433      ;
; -1.186 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.802      ; 2.433      ;
; -1.182 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.773      ; 2.454      ;
; -1.169 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.818      ; 2.432      ;
; -1.169 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.818      ; 2.432      ;
; -1.169 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.818      ; 2.432      ;
; -1.169 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.818      ; 2.432      ;
; -1.164 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.821      ; 2.430      ;
; -1.164 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.821      ; 2.430      ;
; -1.164 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.821      ; 2.430      ;
; -1.164 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.821      ; 2.430      ;
; -1.153 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.801      ; 2.453      ;
; -1.149 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.803      ; 2.451      ;
; -1.132 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.819      ; 2.450      ;
; -1.127 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.822      ; 2.448      ;
; -1.068 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.908      ; 2.421      ;
; -1.068 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.908      ; 2.421      ;
; -1.068 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.908      ; 2.421      ;
; -1.068 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.908      ; 2.421      ;
; -1.068 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.906      ; 2.419      ;
; -1.068 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.906      ; 2.419      ;
; -1.068 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.906      ; 2.419      ;
; -1.068 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.906      ; 2.419      ;
; -1.058 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.913      ; 2.416      ;
; -1.058 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.913      ; 2.416      ;
; -1.058 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.913      ; 2.416      ;
; -1.058 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.913      ; 2.416      ;
; -1.053 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.711      ; 2.241      ;
; -1.041 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.931      ; 2.417      ;
; -1.041 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.931      ; 2.417      ;
; -1.041 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.931      ; 2.417      ;
; -1.041 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.931      ; 2.417      ;
; -1.040 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.935      ; 2.420      ;
; -1.040 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.935      ; 2.420      ;
; -1.040 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.935      ; 2.420      ;
; -1.040 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.935      ; 2.420      ;
; -1.032 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.942      ; 2.419      ;
; -1.032 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.942      ; 2.419      ;
; -1.032 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.942      ; 2.419      ;
; -1.032 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.942      ; 2.419      ;
; -1.031 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.909      ; 2.439      ;
; -1.031 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.907      ; 2.437      ;
; -1.021 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.738      ; 2.236      ;
; -1.021 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.738      ; 2.236      ;
; -1.021 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.738      ; 2.236      ;
; -1.021 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.738      ; 2.236      ;
; -1.021 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.738      ; 2.236      ;
; -1.021 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.914      ; 2.434      ;
; -1.021 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.738      ; 2.236      ;
; -1.021 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.738      ; 2.236      ;
; -1.004 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.932      ; 2.435      ;
; -1.003 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.936      ; 2.438      ;
; -0.995 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.943      ; 2.437      ;
; -0.975 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.773      ; 2.225      ;
; -0.975 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.773      ; 2.225      ;
; -0.975 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.773      ; 2.225      ;
; -0.975 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.773      ; 2.225      ;
; -0.936 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.823      ; 2.236      ;
; -0.936 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.823      ; 2.236      ;
; -0.936 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.823      ; 2.236      ;
; -0.936 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.823      ; 2.236      ;
; -0.936 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.823      ; 2.236      ;
; -0.936 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.823      ; 2.236      ;
; -0.936 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.823      ; 2.236      ;
; -0.936 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.823      ; 2.236      ;
; -0.936 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.823      ; 2.236      ;
; -0.936 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.823      ; 2.236      ;
; -0.936 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.823      ; 2.236      ;
; -0.870 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.878      ; 2.225      ;
; -0.870 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.878      ; 2.225      ;
; -0.870 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.878      ; 2.225      ;
; -0.870 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.878      ; 2.225      ;
; -0.870 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[0]   ; 0.500        ; 0.878      ; 2.225      ;
+--------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'spi_ce[1]'                                                                                                                                                                                                                ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.185 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.809      ; 2.429      ;
; -1.185 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.809      ; 2.429      ;
; -1.185 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.809      ; 2.429      ;
; -1.185 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.809      ; 2.429      ;
; -1.185 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.806      ; 2.426      ;
; -1.185 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.806      ; 2.426      ;
; -1.185 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.806      ; 2.426      ;
; -1.185 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.806      ; 2.426      ;
; -1.185 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.811      ; 2.431      ;
; -1.185 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.811      ; 2.431      ;
; -1.185 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.811      ; 2.431      ;
; -1.185 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.811      ; 2.431      ;
; -1.185 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.814      ; 2.434      ;
; -1.185 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.814      ; 2.434      ;
; -1.185 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.814      ; 2.434      ;
; -1.185 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.814      ; 2.434      ;
; -1.185 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.816      ; 2.436      ;
; -1.185 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.816      ; 2.436      ;
; -1.185 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.816      ; 2.436      ;
; -1.185 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.816      ; 2.436      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.811      ; 2.430      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.811      ; 2.430      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.811      ; 2.430      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.811      ; 2.430      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.804      ; 2.423      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.804      ; 2.423      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.804      ; 2.423      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.804      ; 2.423      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.802      ; 2.421      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.802      ; 2.421      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.802      ; 2.421      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.802      ; 2.421      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.808      ; 2.427      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.808      ; 2.427      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.808      ; 2.427      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.808      ; 2.427      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.817      ; 2.436      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.817      ; 2.436      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.817      ; 2.436      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.817      ; 2.436      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.816      ; 2.435      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.816      ; 2.435      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.816      ; 2.435      ;
; -1.184 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.816      ; 2.435      ;
; -1.183 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.813      ; 2.431      ;
; -1.183 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.813      ; 2.431      ;
; -1.183 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.813      ; 2.431      ;
; -1.183 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.813      ; 2.431      ;
; -1.148 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.810      ; 2.447      ;
; -1.148 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.807      ; 2.444      ;
; -1.148 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.812      ; 2.449      ;
; -1.148 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.815      ; 2.452      ;
; -1.148 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.817      ; 2.454      ;
; -1.147 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.812      ; 2.448      ;
; -1.147 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.805      ; 2.441      ;
; -1.147 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.803      ; 2.439      ;
; -1.147 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.809      ; 2.445      ;
; -1.147 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.818      ; 2.454      ;
; -1.147 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.817      ; 2.453      ;
; -1.146 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.814      ; 2.449      ;
; -1.112 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.667      ; 2.246      ;
; -1.112 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.667      ; 2.246      ;
; -1.112 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.667      ; 2.246      ;
; -1.112 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.667      ; 2.246      ;
; -1.112 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.660      ; 2.239      ;
; -1.112 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.660      ; 2.239      ;
; -1.112 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.660      ; 2.239      ;
; -1.112 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.660      ; 2.239      ;
; -1.112 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.667      ; 2.246      ;
; -1.112 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.667      ; 2.246      ;
; -1.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.662      ; 2.240      ;
; -1.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.662      ; 2.240      ;
; -1.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.662      ; 2.240      ;
; -1.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.662      ; 2.240      ;
; -1.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.662      ; 2.240      ;
; -1.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.662      ; 2.240      ;
; -1.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.662      ; 2.240      ;
; -1.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.662      ; 2.240      ;
; -1.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.662      ; 2.240      ;
; -1.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.662      ; 2.240      ;
; -1.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.662      ; 2.240      ;
; -1.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.662      ; 2.240      ;
; -1.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.655      ; 2.233      ;
; -1.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.655      ; 2.233      ;
; -1.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.662      ; 2.240      ;
; -1.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.662      ; 2.240      ;
; -1.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.662      ; 2.240      ;
; -1.111 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[1]   ; 0.500        ; 0.662      ; 2.240      ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'ad9866_clk'                                                                                                                                                                                                               ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                              ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.930 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[15]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.554      ; 2.429      ;
; -0.930 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[14]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.554      ; 2.429      ;
; -0.930 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[13]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.554      ; 2.429      ;
; -0.930 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[12]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.554      ; 2.429      ;
; -0.918 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[23]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.560      ; 2.423      ;
; -0.918 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[22]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.560      ; 2.423      ;
; -0.918 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[21]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.560      ; 2.423      ;
; -0.918 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[20]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.560      ; 2.423      ;
; -0.912 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[27]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.568      ; 2.425      ;
; -0.912 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[26]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.568      ; 2.425      ;
; -0.912 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[25]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.568      ; 2.425      ;
; -0.912 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[24]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.568      ; 2.425      ;
; -0.911 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[3]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.566      ; 2.422      ;
; -0.911 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[2]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.566      ; 2.422      ;
; -0.911 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[1]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.566      ; 2.422      ;
; -0.911 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[0]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.566      ; 2.422      ;
; -0.894 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a12~portb_address_reg0   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.554      ; 2.447      ;
; -0.882 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a20~portb_address_reg0   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.560      ; 2.441      ;
; -0.881 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[31]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.606      ; 2.432      ;
; -0.881 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[30]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.606      ; 2.432      ;
; -0.881 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[29]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.606      ; 2.432      ;
; -0.881 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[28]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.606      ; 2.432      ;
; -0.876 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a24~portb_address_reg0   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.568      ; 2.443      ;
; -0.875 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a0~portb_address_reg0    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.566      ; 2.440      ;
; -0.858 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[11]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.617      ; 2.420      ;
; -0.858 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[10]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.617      ; 2.420      ;
; -0.858 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[9]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.617      ; 2.420      ;
; -0.858 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[8]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.617      ; 2.420      ;
; -0.851 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[19]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.622      ; 2.418      ;
; -0.851 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[18]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.622      ; 2.418      ;
; -0.851 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[17]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.622      ; 2.418      ;
; -0.851 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[16]                            ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.622      ; 2.418      ;
; -0.849 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[7]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.634      ; 2.428      ;
; -0.849 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[6]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.634      ; 2.428      ;
; -0.849 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[5]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.634      ; 2.428      ;
; -0.849 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|q_b[4]                             ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.634      ; 2.428      ;
; -0.845 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a28~portb_address_reg0   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.606      ; 2.450      ;
; -0.822 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a8~portb_address_reg0    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.617      ; 2.438      ;
; -0.815 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a16~portb_address_reg0   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.622      ; 2.436      ;
; -0.813 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|altsyncram_3l31:fifo_ram|ram_block3a4~portb_address_reg0    ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.634      ; 2.446      ;
; -0.737 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.528      ; 2.242      ;
; -0.737 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.528      ; 2.242      ;
; -0.737 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.528      ; 2.242      ;
; -0.737 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.528      ; 2.242      ;
; -0.722 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.543      ; 2.242      ;
; -0.722 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.543      ; 2.242      ;
; -0.722 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                         ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.543      ; 2.242      ;
; -0.722 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[5]                                                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.543      ; 2.242      ;
; -0.722 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[4]                                                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.543      ; 2.242      ;
; -0.722 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[2]                                                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.543      ; 2.242      ;
; -0.722 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[1]                                                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.543      ; 2.242      ;
; -0.705 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.554      ; 2.236      ;
; -0.705 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10] ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.554      ; 2.236      ;
; -0.705 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.554      ; 2.236      ;
; -0.705 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11] ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.554      ; 2.236      ;
; -0.694 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[10]                                                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.557      ; 2.228      ;
; -0.688 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.577      ; 2.242      ;
; -0.688 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                     ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.577      ; 2.242      ;
; -0.688 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.577      ; 2.242      ;
; -0.688 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.577      ; 2.242      ;
; -0.687 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[8]                                                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.564      ; 2.228      ;
; -0.687 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[7]                                                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.564      ; 2.228      ;
; -0.687 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[6]                                                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.564      ; 2.228      ;
; -0.686 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.572      ; 2.235      ;
; -0.686 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.572      ; 2.235      ;
; -0.686 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.572      ; 2.235      ;
; -0.686 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.572      ; 2.235      ;
; -0.686 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.572      ; 2.235      ;
; -0.686 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.572      ; 2.235      ;
; -0.683 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.582      ; 2.242      ;
; -0.683 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                         ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.582      ; 2.242      ;
; -0.683 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.586      ; 2.246      ;
; -0.683 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[6]                                                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.582      ; 2.242      ;
; -0.683 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[7]                                                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.582      ; 2.242      ;
; -0.683 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.586      ; 2.246      ;
; -0.683 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[8]                                                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.582      ; 2.242      ;
; -0.683 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[9]                                                  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.582      ; 2.242      ;
; -0.682 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.566      ; 2.225      ;
; -0.682 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.566      ; 2.225      ;
; -0.682 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.566      ; 2.225      ;
; -0.682 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.566      ; 2.225      ;
; -0.682 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.566      ; 2.225      ;
; -0.682 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.566      ; 2.225      ;
; -0.682 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.566      ; 2.225      ;
; -0.682 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.566      ; 2.225      ;
; -0.678 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11]  ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.575      ; 2.230      ;
; -0.673 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.592      ; 2.242      ;
; -0.673 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[10]                                                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.592      ; 2.242      ;
; -0.673 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[11]                                                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.592      ; 2.242      ;
; -0.672 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.579      ; 2.228      ;
; -0.672 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.579      ; 2.228      ;
; -0.672 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.579      ; 2.228      ;
; -0.668 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.590      ; 2.235      ;
; -0.666 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.593      ; 2.236      ;
; -0.666 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.593      ; 2.236      ;
; -0.666 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.593      ; 2.236      ;
; -0.666 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9]   ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.593      ; 2.236      ;
; -0.658 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                      ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.590      ; 2.225      ;
; -0.655 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.592      ; 2.224      ;
; -0.655 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[11]                                                 ; clk_10mhz    ; ad9866_clk  ; 1.000        ; 0.592      ; 2.224      ;
+--------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'ad9866_clk'                                                                                                                                                                                                                 ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.079 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[3]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.795      ; 1.988      ;
; 1.079 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[2]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.795      ; 1.988      ;
; 1.079 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[4]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.795      ; 1.988      ;
; 1.079 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[5]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.795      ; 1.988      ;
; 1.086 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.792      ; 1.992      ;
; 1.086 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.792      ; 1.992      ;
; 1.086 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.792      ; 1.992      ;
; 1.086 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.792      ; 1.992      ;
; 1.086 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.792      ; 1.992      ;
; 1.086 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.792      ; 1.992      ;
; 1.088 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.791      ; 1.993      ;
; 1.088 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.791      ; 1.993      ;
; 1.088 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.791      ; 1.993      ;
; 1.088 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.791      ; 1.993      ;
; 1.088 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.791      ; 1.993      ;
; 1.088 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.791      ; 1.993      ;
; 1.088 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.791      ; 1.993      ;
; 1.088 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.791      ; 1.993      ;
; 1.102 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.770      ; 1.986      ;
; 1.102 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.770      ; 1.986      ;
; 1.102 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.770      ; 1.986      ;
; 1.102 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.770      ; 1.986      ;
; 1.103 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.782      ; 1.999      ;
; 1.103 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[0]                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.782      ; 1.999      ;
; 1.103 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|parity5                         ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.782      ; 1.999      ;
; 1.103 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[3]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.782      ; 1.999      ;
; 1.103 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[2]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.782      ; 1.999      ;
; 1.103 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[1]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.782      ; 1.999      ;
; 1.103 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[0]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.782      ; 1.999      ;
; 1.120 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a0                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.758      ; 1.992      ;
; 1.120 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[3]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.758      ; 1.992      ;
; 1.120 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[0]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.758      ; 1.992      ;
; 1.121 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.756      ; 1.991      ;
; 1.121 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.756      ; 1.991      ;
; 1.121 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.756      ; 1.991      ;
; 1.124 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.739      ; 1.977      ;
; 1.124 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                       ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.739      ; 1.977      ;
; 1.126 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[1]                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.759      ; 1.999      ;
; 1.126 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.759      ; 1.999      ;
; 1.126 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[11]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.759      ; 1.999      ;
; 1.126 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[10]                                                 ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.759      ; 1.999      ;
; 1.126 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[9]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.759      ; 1.999      ;
; 1.126 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[8]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.759      ; 1.999      ;
; 1.126 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[7]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.759      ; 1.999      ;
; 1.126 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[6]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.759      ; 1.999      ;
; 1.126 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[5]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.759      ; 1.999      ;
; 1.126 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[4]                                                  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.759      ; 1.999      ;
; 1.127 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.755      ; 1.996      ;
; 1.127 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.755      ; 1.996      ;
; 1.127 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.755      ; 1.996      ;
; 1.127 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.755      ; 1.996      ;
; 1.127 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a6                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.758      ; 1.999      ;
; 1.127 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.758      ; 1.999      ;
; 1.127 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.758      ; 1.999      ;
; 1.127 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.758      ; 1.999      ;
; 1.127 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10                     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.758      ; 1.999      ;
; 1.127 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11                     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.758      ; 1.999      ;
; 1.132 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.746      ; 1.992      ;
; 1.132 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.746      ; 1.992      ;
; 1.132 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.746      ; 1.992      ;
; 1.132 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.746      ; 1.992      ;
; 1.132 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.746      ; 1.992      ;
; 1.132 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.746      ; 1.992      ;
; 1.132 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.746      ; 1.992      ;
; 1.132 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.733      ; 1.979      ;
; 1.132 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.733      ; 1.979      ;
; 1.132 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.733      ; 1.979      ;
; 1.132 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.733      ; 1.979      ;
; 1.132 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.733      ; 1.979      ;
; 1.132 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.733      ; 1.979      ;
; 1.132 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.733      ; 1.979      ;
; 1.132 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.733      ; 1.979      ;
; 1.132 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]     ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.733      ; 1.979      ;
; 1.132 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5]    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.733      ; 1.979      ;
; 1.133 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.752      ; 1.999      ;
; 1.133 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.752      ; 1.999      ;
; 1.133 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.752      ; 1.999      ;
; 1.133 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.752      ; 1.999      ;
; 1.133 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a5                      ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.752      ; 1.999      ;
; 1.134 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.744      ; 1.992      ;
; 1.134 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.744      ; 1.992      ;
; 1.134 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[0]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.744      ; 1.992      ;
; 1.134 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|rdptr_g[1]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.744      ; 1.992      ;
; 1.135 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.750      ; 1.999      ;
; 1.135 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.750      ; 1.999      ;
; 1.135 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.750      ; 1.999      ;
; 1.135 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.750      ; 1.999      ;
; 1.137 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.740      ; 1.991      ;
; 1.137 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.740      ; 1.991      ;
; 1.137 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.740      ; 1.991      ;
; 1.137 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11] ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.740      ; 1.991      ;
; 1.137 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.740      ; 1.991      ;
; 1.137 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.740      ; 1.991      ;
; 1.137 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.740      ; 1.991      ;
; 1.137 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9]  ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.740      ; 1.991      ;
; 1.139 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2]                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.724      ; 1.977      ;
; 1.139 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[11]                                                   ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.724      ; 1.977      ;
; 1.139 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|wrptr_g[9]                                                    ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.724      ; 1.977      ;
; 1.142 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.722      ; 1.978      ;
; 1.150 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                        ; clk_10mhz    ; ad9866_clk  ; 0.000        ; 0.725      ; 1.989      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spi_sck'                                                                                                                                                                                                  ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.101 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[0]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.283      ; 1.998      ;
; 1.101 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[1]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.283      ; 1.998      ;
; 1.101 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[2]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.283      ; 1.998      ;
; 1.101 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[3]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.283      ; 1.998      ;
; 1.101 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[8]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.283      ; 1.998      ;
; 1.101 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[9]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.283      ; 1.998      ;
; 1.101 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[10]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.283      ; 1.998      ;
; 1.101 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[11]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.283      ; 1.998      ;
; 1.101 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[12]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.283      ; 1.998      ;
; 1.101 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[13]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.283      ; 1.998      ;
; 1.101 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[14]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.283      ; 1.998      ;
; 1.101 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[15]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.283      ; 1.998      ;
; 1.162 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[4]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.220      ; 1.996      ;
; 1.162 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[5]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.220      ; 1.996      ;
; 1.184 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[20]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.193      ; 1.991      ;
; 1.184 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[21]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.193      ; 1.991      ;
; 1.184 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[22]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.193      ; 1.991      ;
; 1.184 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[23]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.193      ; 1.991      ;
; 1.197 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[16]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.180      ; 1.991      ;
; 1.197 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[17]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.180      ; 1.991      ;
; 1.197 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[18]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.180      ; 1.991      ;
; 1.197 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[19]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.180      ; 1.991      ;
; 1.200 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[44]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.177      ; 1.991      ;
; 1.200 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[45]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.177      ; 1.991      ;
; 1.200 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[46]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.177      ; 1.991      ;
; 1.200 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[47]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.177      ; 1.991      ;
; 1.203 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[40]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.173      ; 1.990      ;
; 1.203 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[41]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.173      ; 1.990      ;
; 1.203 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[42]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.173      ; 1.990      ;
; 1.203 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[43]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.173      ; 1.990      ;
; 1.218 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[36]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.153      ; 1.985      ;
; 1.218 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[37]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.153      ; 1.985      ;
; 1.218 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[38]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.153      ; 1.985      ;
; 1.218 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[39]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.153      ; 1.985      ;
; 1.233 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[28]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.134      ; 1.981      ;
; 1.233 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[29]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.134      ; 1.981      ;
; 1.250 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[6]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.133      ; 1.997      ;
; 1.250 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[7]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.133      ; 1.997      ;
; 1.257 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[35]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.112      ; 1.983      ;
; 1.265 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[24]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.111      ; 1.990      ;
; 1.265 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[25]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.111      ; 1.990      ;
; 1.265 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[26]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.111      ; 1.990      ;
; 1.265 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[27]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.111      ; 1.990      ;
; 1.281 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[30]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.085      ; 1.980      ;
; 1.281 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[31]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.085      ; 1.980      ;
; 1.281 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[32]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.085      ; 1.980      ;
; 1.281 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[33]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.085      ; 1.980      ;
; 1.281 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|treg[34]                                                                             ; clk_10mhz    ; spi_sck     ; -0.500       ; 1.085      ; 1.980      ;
; 1.309 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[40]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.557      ; 1.980      ;
; 1.309 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[41]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.557      ; 1.980      ;
; 1.422 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[41]                                                                            ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.456      ; 1.992      ;
; 1.422 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|rdata[40]                                                                            ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.456      ; 1.992      ;
; 1.437 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[44]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.930      ; 1.981      ;
; 1.437 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[45]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.930      ; 1.981      ;
; 1.437 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[46]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.930      ; 1.981      ;
; 1.437 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[47]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.930      ; 1.981      ;
; 1.452 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[40]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.915      ; 1.981      ;
; 1.452 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[41]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.915      ; 1.981      ;
; 1.452 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[42]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.915      ; 1.981      ;
; 1.452 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[43]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.915      ; 1.981      ;
; 1.460 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[31]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.906      ; 1.980      ;
; 1.460 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[32]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.906      ; 1.980      ;
; 1.460 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[33]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.906      ; 1.980      ;
; 1.460 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[34]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.906      ; 1.980      ;
; 1.460 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[35]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.906      ; 1.980      ;
; 1.484 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a1      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.398      ; 1.996      ;
; 1.484 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a2      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.398      ; 1.996      ;
; 1.484 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a3      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.398      ; 1.996      ;
; 1.484 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a4      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.398      ; 1.996      ;
; 1.484 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a7      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.398      ; 1.996      ;
; 1.484 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a8      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.398      ; 1.996      ;
; 1.484 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a9      ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.398      ; 1.996      ;
; 1.484 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a11     ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.398      ; 1.996      ;
; 1.484 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|counter4a10     ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.398      ; 1.996      ;
; 1.490 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[0]                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.376      ; 1.980      ;
; 1.490 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[1]                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.376      ; 1.980      ;
; 1.490 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[2]                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.376      ; 1.980      ;
; 1.490 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[3]                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.376      ; 1.980      ;
; 1.490 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[5]                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.376      ; 1.980      ;
; 1.490 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[6]                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.376      ; 1.980      ;
; 1.490 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx2_inst|nb[4]                                                                                ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.376      ; 1.980      ;
; 1.499 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|a_graycounter_qjc:wrptr_g1p|sub_parity6a[2] ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.383      ; 1.996      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[1]                                                                               ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.856      ; 1.988      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[2]                                                                               ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.856      ; 1.988      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[3]                                                                               ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.856      ; 1.988      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[4]                                                                               ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.856      ; 1.988      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[5]                                                                               ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.856      ; 1.988      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[6]                                                                               ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.856      ; 1.988      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[7]                                                                               ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.856      ; 1.988      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[12]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.856      ; 1.988      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[13]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.856      ; 1.988      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[14]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.856      ; 1.988      ;
; 1.518 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|treg[15]                                                                              ; clk_10mhz    ; spi_sck     ; -0.500       ; 0.856      ; 1.988      ;
; 1.526 ; reset_handler:reset_handler_inst|reset ; spi_slave:spi_slave_rx_inst|rdata[38]                                                                             ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.350      ; 1.990      ;
; 1.527 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.355      ; 1.996      ;
; 1.527 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                         ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.355      ; 1.996      ;
; 1.527 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                         ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.355      ; 1.996      ;
; 1.527 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.355      ; 1.996      ;
; 1.527 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.355      ; 1.996      ;
; 1.527 ; reset_handler:reset_handler_inst|reset ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                          ; clk_10mhz    ; spi_sck     ; 0.000        ; 0.355      ; 1.996      ;
+-------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spi_ce[0]'                                                                                                                                                                                                              ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.365 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.000      ; 1.979      ;
; 1.365 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.000      ; 1.979      ;
; 1.365 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.000      ; 1.979      ;
; 1.365 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.000      ; 1.979      ;
; 1.365 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.000      ; 1.979      ;
; 1.429 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.943      ; 1.986      ;
; 1.429 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.943      ; 1.986      ;
; 1.429 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.943      ; 1.986      ;
; 1.429 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.943      ; 1.986      ;
; 1.429 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.943      ; 1.986      ;
; 1.429 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.943      ; 1.986      ;
; 1.429 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.943      ; 1.986      ;
; 1.429 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.943      ; 1.986      ;
; 1.429 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.943      ; 1.986      ;
; 1.429 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.943      ; 1.986      ;
; 1.429 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.943      ; 1.986      ;
; 1.472 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.892      ; 1.978      ;
; 1.472 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.892      ; 1.978      ;
; 1.472 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.892      ; 1.978      ;
; 1.472 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.892      ; 1.978      ;
; 1.475 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.070      ; 2.179      ;
; 1.483 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.063      ; 2.180      ;
; 1.484 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.059      ; 2.177      ;
; 1.500 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.067      ; 2.187      ;
; 1.500 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.067      ; 2.187      ;
; 1.500 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.067      ; 2.187      ;
; 1.500 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.067      ; 2.187      ;
; 1.501 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.040      ; 2.175      ;
; 1.508 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.060      ; 2.188      ;
; 1.508 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.060      ; 2.188      ;
; 1.508 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.060      ; 2.188      ;
; 1.508 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.060      ; 2.188      ;
; 1.509 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.056      ; 2.185      ;
; 1.509 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.056      ; 2.185      ;
; 1.509 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.056      ; 2.185      ;
; 1.509 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.056      ; 2.185      ;
; 1.511 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.033      ; 2.178      ;
; 1.512 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.035      ; 2.181      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.855      ; 1.986      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.855      ; 1.986      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.855      ; 1.986      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.855      ; 1.986      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.855      ; 1.986      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.855      ; 1.986      ;
; 1.517 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.855      ; 1.986      ;
; 1.526 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.037      ; 2.183      ;
; 1.526 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.037      ; 2.183      ;
; 1.526 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.037      ; 2.183      ;
; 1.526 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.037      ; 2.183      ;
; 1.536 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.030      ; 2.186      ;
; 1.536 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.030      ; 2.186      ;
; 1.536 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.030      ; 2.186      ;
; 1.536 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.030      ; 2.186      ;
; 1.537 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.032      ; 2.189      ;
; 1.537 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.032      ; 2.189      ;
; 1.537 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.032      ; 2.189      ;
; 1.537 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 1.032      ; 2.189      ;
; 1.551 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.826      ; 1.991      ;
; 1.608 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.944      ; 2.186      ;
; 1.614 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.941      ; 2.189      ;
; 1.633 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.941      ; 2.194      ;
; 1.633 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.941      ; 2.194      ;
; 1.633 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.941      ; 2.194      ;
; 1.633 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.941      ; 2.194      ;
; 1.633 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.924      ; 2.191      ;
; 1.636 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.922      ; 2.192      ;
; 1.639 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.938      ; 2.197      ;
; 1.639 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.938      ; 2.197      ;
; 1.639 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.938      ; 2.197      ;
; 1.639 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.938      ; 2.197      ;
; 1.658 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.921      ; 2.199      ;
; 1.658 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.921      ; 2.199      ;
; 1.658 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.921      ; 2.199      ;
; 1.658 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.921      ; 2.199      ;
; 1.661 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.919      ; 2.200      ;
; 1.661 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.919      ; 2.200      ;
; 1.661 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.919      ; 2.200      ;
; 1.661 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.919      ; 2.200      ;
; 1.666 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.893      ; 2.193      ;
; 1.684 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.870      ; 2.188      ;
; 1.691 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.890      ; 2.201      ;
; 1.691 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.890      ; 2.201      ;
; 1.691 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.890      ; 2.201      ;
; 1.691 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.890      ; 2.201      ;
; 1.709 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.867      ; 2.196      ;
; 1.709 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.867      ; 2.196      ;
; 1.709 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.867      ; 2.196      ;
; 1.709 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_ce[0]   ; -0.500       ; 0.867      ; 2.196      ;
+-------+----------------------------------------+---------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'spi_ce[1]'                                                                                                                                                                                                                ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                                                                                                                           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.597 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.770      ; 1.991      ;
; 1.597 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.770      ; 1.991      ;
; 1.597 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.770      ; 1.991      ;
; 1.597 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.770      ; 1.991      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 1.993      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 1.993      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 1.993      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 1.993      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.777      ; 1.999      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.777      ; 1.999      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.777      ; 1.999      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 1.993      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.777      ; 1.999      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 1.993      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 1.993      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 1.993      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 1.993      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 1.993      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 1.993      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 1.993      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.777      ; 1.999      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.777      ; 1.999      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.764      ; 1.986      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.764      ; 1.986      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 1.993      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 1.993      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 1.993      ;
; 1.598 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.771      ; 1.993      ;
; 1.616 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.925      ; 2.185      ;
; 1.616 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.931      ; 2.191      ;
; 1.616 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.933      ; 2.193      ;
; 1.617 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.928      ; 2.189      ;
; 1.617 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.929      ; 2.190      ;
; 1.617 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.922      ; 2.183      ;
; 1.617 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.920      ; 2.181      ;
; 1.617 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.926      ; 2.187      ;
; 1.617 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.930      ; 2.191      ;
; 1.617 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.935      ; 2.196      ;
; 1.617 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.934      ; 2.195      ;
; 1.617 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.935      ; 2.196      ;
; 1.641 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.922      ; 2.193      ;
; 1.641 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.922      ; 2.193      ;
; 1.641 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.922      ; 2.193      ;
; 1.641 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.922      ; 2.193      ;
; 1.641 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.928      ; 2.199      ;
; 1.641 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.928      ; 2.199      ;
; 1.641 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.928      ; 2.199      ;
; 1.641 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.928      ; 2.199      ;
; 1.641 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.930      ; 2.201      ;
; 1.641 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.930      ; 2.201      ;
; 1.641 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.930      ; 2.201      ;
; 1.641 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.930      ; 2.201      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.925      ; 2.197      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.925      ; 2.197      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.925      ; 2.197      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.925      ; 2.197      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.926      ; 2.198      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.926      ; 2.198      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.926      ; 2.198      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.926      ; 2.198      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.919      ; 2.191      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.919      ; 2.191      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.919      ; 2.191      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.919      ; 2.191      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.917      ; 2.189      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.917      ; 2.189      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.917      ; 2.189      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.917      ; 2.189      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.923      ; 2.195      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.923      ; 2.195      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.923      ; 2.195      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.923      ; 2.195      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.927      ; 2.199      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.927      ; 2.199      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.927      ; 2.199      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.927      ; 2.199      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.932      ; 2.204      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.932      ; 2.204      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.932      ; 2.204      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.932      ; 2.204      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.931      ; 2.203      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.931      ; 2.203      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.931      ; 2.203      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.931      ; 2.203      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.932      ; 2.204      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.932      ; 2.204      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.932      ; 2.204      ;
; 1.642 ; reset_handler:reset_handler_inst|reset ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ; clk_10mhz    ; spi_ce[1]   ; -0.500       ; 0.932      ; 2.204      ;
+-------+----------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'clk_10mhz'                                                                                                                  ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                              ; To Node                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.691 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[0]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.217      ; 1.992      ;
; 1.691 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[1]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.217      ; 1.992      ;
; 1.691 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[2]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.217      ; 1.992      ;
; 1.867 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sclk             ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.033      ; 1.984      ;
; 1.867 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[0] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.033      ; 1.984      ;
; 1.867 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[1] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.033      ; 1.984      ;
; 1.867 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[2] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.033      ; 1.984      ;
; 1.867 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_bitcount[3] ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.033      ; 1.984      ;
; 1.867 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_state.1     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.033      ; 1.984      ;
; 1.873 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[0]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 1.991      ;
; 1.873 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[1]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 1.991      ;
; 1.873 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[2]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 1.991      ;
; 1.873 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[3]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 1.991      ;
; 1.873 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[4]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 1.991      ;
; 1.873 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|sen_n            ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 1.991      ;
; 1.873 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut1_pc[5]       ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 1.991      ;
; 1.874 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[3]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 1.992      ;
; 1.874 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[4]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 1.992      ;
; 1.874 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[5]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 1.992      ;
; 1.874 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[6]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 1.992      ;
; 1.874 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[7]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 1.992      ;
; 1.874 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[8]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 1.992      ;
; 1.874 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[9]     ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 1.992      ;
; 1.874 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[10]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 1.992      ;
; 1.874 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[11]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 1.992      ;
; 1.874 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[12]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 1.992      ;
; 1.874 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[13]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 1.992      ;
; 1.874 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[14]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 1.992      ;
; 1.874 ; reset_handler:reset_handler_inst|reset ; ad9866:ad9866_inst|dut2_data[15]    ; clk_10mhz    ; clk_10mhz   ; 0.000        ; 0.034      ; 1.992      ;
+-------+----------------------------------------+-------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'ad9866_clk'                                                                                                                    ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock      ; Clock Edge ; Target                                                                                    ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; ad9866_clk ; Rise       ; ad9866_clk                                                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[0]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[10]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[11]                                                                                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[1]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[2]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[3]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[4]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[5]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[6]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[7]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[8]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adc[9]                                                                                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][0]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][10]                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][11]                                                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][1]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][2]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][3]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][4]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][5]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][6]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][7]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][8]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; adcpipe[0][9]                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[0]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[10]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[11]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[12]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[13]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[14]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[15]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[16]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[17]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[18]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[19]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[1]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[20]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[21]                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[2]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[3]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[4]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[5]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[6]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[7]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[8]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_delaycnt[9]                                                                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_goodlvl                                                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_nearclip                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_value[0]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_value[1]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_value[2]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_value[3]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_value[4]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; agc_value[5]                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[27]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|out_data[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; ad9866_clk ; Rise       ; receiver:receiver_inst|cic:cic_inst_I2|cic_comb:cic_stages[0].cic_comb_inst|prev_data[24] ;
+--------+--------------+----------------+------------+------------+------------+-------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_sck'                                                                 ;
+--------+--------------+----------------+------------+---------+------------+----------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock   ; Clock Edge ; Target                                 ;
+--------+--------------+----------------+------------+---------+------------+----------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; spi_sck ; Rise       ; spi_sck                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|done      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[4]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[5]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|nb[6]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[40] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[41] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rdata[9]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[27]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[28]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[29]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[30]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[31]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[32]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[33]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[34]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[35]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[36]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[37]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[38]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[39]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[40]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Rise       ; spi_slave:spi_slave_rx2_inst|rreg[9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_sck ; Fall       ; spi_slave:spi_slave_rx2_inst|treg[23]  ;
+--------+--------------+----------------+------------+---------+------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce[0]'                                                                                                                                                                ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                          ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; spi_ce[0] ; Rise       ; spi_ce[0]                                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; -0.429 ; -0.213       ; 0.216          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; -0.429 ; -0.213       ; 0.216          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; -0.429 ; -0.213       ; 0.216          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; -0.429 ; -0.213       ; 0.216          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; -0.429 ; -0.213       ; 0.216          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; -0.408 ; -0.192       ; 0.216          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; -0.408 ; -0.192       ; 0.216          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; -0.408 ; -0.192       ; 0.216          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; -0.408 ; -0.192       ; 0.216          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; -0.406 ; -0.176       ; 0.230          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ;
; -0.404 ; -0.174       ; 0.230          ; High Pulse Width ; spi_ce[0] ; Fall       ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ;
+--------+--------------+----------------+------------------+-----------+------------+---------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'clk_10mhz'                                                                                  ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock     ; Clock Edge ; Target                                             ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; clk_10mhz ; Rise       ; clk_10mhz                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[0]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[1]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[2]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[3]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[4]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut1_pc[5]                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_bitcount[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[10]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[11]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[12]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[13]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[14]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[15]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[5]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[6]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[7]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[8]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[9]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_state.1                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sclk                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|sen_n                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[0]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[10]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[11]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[12]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[13]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[14]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[15]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[16]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[17]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[18]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[19]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[1]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[20]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[21]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[22]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[23]                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[2]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[3]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[4]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[5]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[6]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[7]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[8]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; counter[9]                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[0]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[1]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[2]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[3]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[4]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; prev_gain[5]                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[7]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[8]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; clk_10mhz ; Rise       ; reset_handler:reset_handler_inst|reset_counter[9]  ;
; -0.254 ; -0.070       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[0]              ;
; -0.254 ; -0.070       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[1]              ;
; -0.254 ; -0.070       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[2]              ;
; -0.254 ; -0.070       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[3]              ;
; -0.254 ; -0.070       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[4]              ;
; -0.254 ; -0.070       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[5]              ;
; -0.254 ; -0.070       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; filter:filter_inst|selected_filter[6]              ;
; -0.247 ; -0.063       ; 0.184          ; Low Pulse Width ; clk_10mhz ; Rise       ; ad9866:ad9866_inst|dut2_data[1]                    ;
+--------+--------------+----------------+-----------------+-----------+------------+----------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_ce[1]'                                                                                                                                                                  ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                            ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; spi_ce[1] ; Rise       ; spi_ce[1]                                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a0                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a1                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a10                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a11                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a2                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a3                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a4                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a5                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a6                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a7                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a8                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|counter1a9                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|parity2                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|a_graycounter_u57:rdptr_g1p|sub_parity3a[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[10]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[11]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[12]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[13]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[14]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[15]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[16]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[17]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[18]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[19]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[20]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[21]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[22]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[23]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[24]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[25]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[26]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[27]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[28]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[29]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[30]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[31]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[32]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[33]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[34]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[35]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[36]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[37]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[38]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[39]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[40]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[41]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[42]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[43]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[44]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[45]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[46]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[47]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[4]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[5]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[6]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[7]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[8]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|q_b[9]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a8~portb_address_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; -0.288 ; -0.058       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a0~portb_address_reg0  ;
; -0.288 ; -0.058       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a20~portb_address_reg0 ;
; -0.288 ; -0.058       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a28~portb_address_reg0 ;
; -0.288 ; -0.058       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a36~portb_address_reg0 ;
; -0.288 ; -0.058       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a44~portb_address_reg0 ;
; -0.288 ; -0.058       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a4~portb_address_reg0  ;
; -0.287 ; -0.057       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a12~portb_address_reg0 ;
; -0.287 ; -0.057       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a16~portb_address_reg0 ;
; -0.287 ; -0.057       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a24~portb_address_reg0 ;
; -0.287 ; -0.057       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a32~portb_address_reg0 ;
; -0.287 ; -0.057       ; 0.230          ; High Pulse Width ; spi_ce[1] ; Fall       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|altsyncram_hl31:fifo_ram|ram_block7a40~portb_address_reg0 ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx_inst|done'                                                    ;
+--------+--------------+----------------+------------+----------------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                            ; Clock Edge ; Target                    ;
+--------+--------------+----------------+------------+----------------------------------+------------+---------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[0]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[1]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[2]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[3]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; att[4]                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; dither                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; randomize                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[0]~_Duplicate_2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[10]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[11]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[12]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[13]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[14]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[15]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[16]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[17]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[18]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[19]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[1]~_Duplicate_2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[20]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[21]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[22]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[23]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[24]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[25]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[26]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[27]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[28]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[29]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[2]~_Duplicate_2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[30]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[31]~_Duplicate_2 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[3]~_Duplicate_2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[4]~_Duplicate_2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[5]~_Duplicate_2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[6]~_Duplicate_2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[7]~_Duplicate_2  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; spi_slave:spi_slave_rx_inst|done ; Rise       ; rx1_freq[8]~_Duplicate_2  ;
+--------+--------------+----------------+------------+----------------------------------+------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'spi_slave:spi_slave_rx2_inst|done'                                                         ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                             ; Clock Edge ; Target                    ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[30]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[31]~_Duplicate_1 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[3]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[4]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[5]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[6]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[7]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[8]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[9]~_Duplicate_1  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_speed[0]              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_speed[1]              ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]               ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[0]~_Duplicate_1  ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]              ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[10]~_Duplicate_1 ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]              ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[11]~_Duplicate_1 ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]              ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[12]~_Duplicate_1 ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]              ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[13]~_Duplicate_1 ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]              ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[14]~_Duplicate_1 ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]              ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[15]~_Duplicate_1 ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]              ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[16]~_Duplicate_1 ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]              ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[17]~_Duplicate_1 ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[18]~_Duplicate_1 ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[19]~_Duplicate_1 ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]               ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[1]~_Duplicate_1  ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[20]~_Duplicate_1 ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[21]~_Duplicate_1 ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[22]~_Duplicate_1 ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[23]~_Duplicate_1 ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[24]~_Duplicate_1 ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[25]~_Duplicate_1 ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[26]~_Duplicate_1 ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[27]~_Duplicate_1 ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[28]~_Duplicate_1 ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[29]~_Duplicate_1 ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]               ;
; 0.173  ; 0.352        ; 0.179          ; Low Pulse Width ; spi_slave:spi_slave_rx2_inst|done ; Rise       ; rx2_freq[2]~_Duplicate_1  ;
+--------+--------------+----------------+-----------------+-----------------------------------+------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                          ;
+------------------+----------------------------------+--------+-------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise   ; Fall  ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+--------+-------+------------+----------------------------------+
; ad9866_adio[*]   ; ad9866_clk                       ; 1.225  ; 2.014 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[0]  ; ad9866_clk                       ; 0.623  ; 1.343 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[1]  ; ad9866_clk                       ; 0.581  ; 1.311 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[2]  ; ad9866_clk                       ; 0.813  ; 1.561 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[3]  ; ad9866_clk                       ; 0.238  ; 0.962 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[4]  ; ad9866_clk                       ; 1.225  ; 2.014 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[5]  ; ad9866_clk                       ; 0.988  ; 1.745 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[6]  ; ad9866_clk                       ; 0.999  ; 1.783 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[7]  ; ad9866_clk                       ; 1.100  ; 1.900 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[8]  ; ad9866_clk                       ; 0.198  ; 0.934 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[9]  ; ad9866_clk                       ; 0.315  ; 1.064 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[10] ; ad9866_clk                       ; 1.070  ; 1.878 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[11] ; ad9866_clk                       ; 0.895  ; 1.667 ; Rise       ; ad9866_clk                       ;
; ptt_in           ; ad9866_clk                       ; 1.753  ; 2.494 ; Rise       ; ad9866_clk                       ;
; ptt_in           ; ad9866_clk                       ; 0.621  ; 1.555 ; Fall       ; ad9866_clk                       ;
; ad9866_sdo       ; clk_10mhz                        ; 1.356  ; 2.257 ; Rise       ; clk_10mhz                        ;
; ptt_in           ; spi_sck                          ; 2.282  ; 3.224 ; Rise       ; spi_sck                          ;
; spi_ce[*]        ; spi_sck                          ; 0.887  ; 1.459 ; Rise       ; spi_sck                          ;
;  spi_ce[0]       ; spi_sck                          ; 0.887  ; 1.459 ; Rise       ; spi_sck                          ;
;  spi_ce[1]       ; spi_sck                          ; 0.638  ; 1.306 ; Rise       ; spi_sck                          ;
; spi_mosi         ; spi_sck                          ; 1.564  ; 2.375 ; Rise       ; spi_sck                          ;
; spi_ce[*]        ; spi_sck                          ; -0.402 ; 0.309 ; Fall       ; spi_sck                          ;
;  spi_ce[0]       ; spi_sck                          ; -0.402 ; 0.309 ; Fall       ; spi_sck                          ;
;  spi_ce[1]       ; spi_sck                          ; -0.479 ; 0.280 ; Fall       ; spi_sck                          ;
; ptt_in           ; spi_slave:spi_slave_rx_inst|done ; 1.924  ; 2.854 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+------------------+----------------------------------+--------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; ad9866_adio[*]   ; ad9866_clk                       ; 0.035  ; -0.688 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[0]  ; ad9866_clk                       ; -0.422 ; -1.131 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[1]  ; ad9866_clk                       ; -0.368 ; -1.087 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[2]  ; ad9866_clk                       ; -0.597 ; -1.332 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[3]  ; ad9866_clk                       ; -0.020 ; -0.732 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[4]  ; ad9866_clk                       ; -0.998 ; -1.773 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[5]  ; ad9866_clk                       ; -0.764 ; -1.514 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[6]  ; ad9866_clk                       ; -0.761 ; -1.530 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[7]  ; ad9866_clk                       ; -0.871 ; -1.656 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[8]  ; ad9866_clk                       ; 0.035  ; -0.688 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[9]  ; ad9866_clk                       ; -0.078 ; -0.814 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[10] ; ad9866_clk                       ; -0.834 ; -1.633 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[11] ; ad9866_clk                       ; -0.668 ; -1.433 ; Rise       ; ad9866_clk                       ;
; ptt_in           ; ad9866_clk                       ; -0.912 ; -1.686 ; Rise       ; ad9866_clk                       ;
; ptt_in           ; ad9866_clk                       ; 0.158  ; -0.660 ; Fall       ; ad9866_clk                       ;
; ad9866_sdo       ; clk_10mhz                        ; -1.118 ; -2.006 ; Rise       ; clk_10mhz                        ;
; ptt_in           ; spi_sck                          ; -1.751 ; -2.670 ; Rise       ; spi_sck                          ;
; spi_ce[*]        ; spi_sck                          ; -0.220 ; -0.897 ; Rise       ; spi_sck                          ;
;  spi_ce[0]       ; spi_sck                          ; -0.389 ; -1.066 ; Rise       ; spi_sck                          ;
;  spi_ce[1]       ; spi_sck                          ; -0.220 ; -0.897 ; Rise       ; spi_sck                          ;
; spi_mosi         ; spi_sck                          ; -0.712 ; -1.492 ; Rise       ; spi_sck                          ;
; spi_ce[*]        ; spi_sck                          ; 0.725  ; 0.005  ; Fall       ; spi_sck                          ;
;  spi_ce[0]       ; spi_sck                          ; 0.664  ; 0.005  ; Fall       ; spi_sck                          ;
;  spi_ce[1]       ; spi_sck                          ; 0.725  ; -0.017 ; Fall       ; spi_sck                          ;
; ptt_in           ; spi_slave:spi_slave_rx_inst|done ; -1.061 ; -1.867 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                               ;
+------------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+-------+-------+------------+----------------------------------+
; DEBUG_LED4       ; ad9866_clk                       ; 5.056 ; 5.310 ; Rise       ; ad9866_clk                       ;
; ad9866_pga[*]    ; ad9866_clk                       ; 6.918 ; 7.468 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[0]   ; ad9866_clk                       ; 4.991 ; 5.226 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[1]   ; ad9866_clk                       ; 4.765 ; 4.958 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[2]   ; ad9866_clk                       ; 5.153 ; 5.417 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[3]   ; ad9866_clk                       ; 6.918 ; 7.468 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[4]   ; ad9866_clk                       ; 4.572 ; 4.790 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[5]   ; ad9866_clk                       ; 4.526 ; 4.719 ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk     ; ad9866_clk                       ; 3.286 ; 4.045 ; Rise       ; ad9866_clk                       ;
; ad9866_txclk     ; ad9866_clk                       ; 3.286 ; 4.045 ; Rise       ; ad9866_clk                       ;
; rx1_FIFOEmpty    ; ad9866_clk                       ; 6.457 ; 6.263 ; Rise       ; ad9866_clk                       ;
; rx2_FIFOEmpty    ; ad9866_clk                       ; 7.677 ; 7.369 ; Rise       ; ad9866_clk                       ;
; txFIFOFull       ; ad9866_clk                       ; 6.285 ; 6.222 ; Rise       ; ad9866_clk                       ;
; ad9866_adio[*]   ; ad9866_clk                       ; 6.005 ; 6.345 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[0]  ; ad9866_clk                       ; 4.517 ; 4.657 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[1]  ; ad9866_clk                       ; 4.328 ; 4.443 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[2]  ; ad9866_clk                       ; 4.356 ; 4.473 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[3]  ; ad9866_clk                       ; 4.949 ; 5.098 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[4]  ; ad9866_clk                       ; 4.671 ; 4.819 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[5]  ; ad9866_clk                       ; 4.573 ; 4.702 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[6]  ; ad9866_clk                       ; 4.521 ; 4.591 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[7]  ; ad9866_clk                       ; 4.609 ; 4.746 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[8]  ; ad9866_clk                       ; 4.857 ; 5.034 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[9]  ; ad9866_clk                       ; 4.766 ; 4.874 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[10] ; ad9866_clk                       ; 6.005 ; 6.345 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[11] ; ad9866_clk                       ; 4.756 ; 4.905 ; Fall       ; ad9866_clk                       ;
; ad9866_rxclk     ; ad9866_clk                       ; 3.286 ; 4.045 ; Fall       ; ad9866_clk                       ;
; ad9866_txclk     ; ad9866_clk                       ; 3.286 ; 4.045 ; Fall       ; ad9866_clk                       ;
; DEBUG_LED1       ; clk_10mhz                        ; 3.969 ; 4.078 ; Rise       ; clk_10mhz                        ;
; DEBUG_LED2       ; clk_10mhz                        ; 3.495 ; 3.537 ; Rise       ; clk_10mhz                        ;
; ad9866_rst_n     ; clk_10mhz                        ; 4.271 ; 4.480 ; Rise       ; clk_10mhz                        ;
; ad9866_sclk      ; clk_10mhz                        ; 3.880 ; 4.048 ; Rise       ; clk_10mhz                        ;
; ad9866_sdio      ; clk_10mhz                        ; 3.871 ; 4.047 ; Rise       ; clk_10mhz                        ;
; ad9866_sen_n     ; clk_10mhz                        ; 6.040 ; 5.570 ; Rise       ; clk_10mhz                        ;
; filter[*]        ; clk_10mhz                        ; 5.165 ; 5.538 ; Rise       ; clk_10mhz                        ;
;  filter[0]       ; clk_10mhz                        ; 3.919 ; 4.060 ; Rise       ; clk_10mhz                        ;
;  filter[1]       ; clk_10mhz                        ; 4.080 ; 4.288 ; Rise       ; clk_10mhz                        ;
;  filter[2]       ; clk_10mhz                        ; 3.764 ; 3.885 ; Rise       ; clk_10mhz                        ;
;  filter[3]       ; clk_10mhz                        ; 5.165 ; 5.538 ; Rise       ; clk_10mhz                        ;
;  filter[4]       ; clk_10mhz                        ; 3.823 ; 3.949 ; Rise       ; clk_10mhz                        ;
;  filter[5]       ; clk_10mhz                        ; 3.812 ; 3.922 ; Rise       ; clk_10mhz                        ;
;  filter[6]       ; clk_10mhz                        ; 3.813 ; 3.941 ; Rise       ; clk_10mhz                        ;
; spi_miso         ; spi_ce[0]                        ; 6.292 ; 7.536 ; Rise       ; spi_ce[0]                        ;
; spi_miso         ; spi_ce[0]                        ; 6.292 ; 7.536 ; Fall       ; spi_ce[0]                        ;
; spi_miso         ; spi_ce[1]                        ; 6.325 ; 7.574 ; Rise       ; spi_ce[1]                        ;
; spi_miso         ; spi_ce[1]                        ; 6.325 ; 7.574 ; Fall       ; spi_ce[1]                        ;
; spi_miso         ; spi_sck                          ; 7.516 ; 8.066 ; Fall       ; spi_sck                          ;
; DEBUG_LED3       ; spi_slave:spi_slave_rx_inst|done ; 5.841 ; 6.113 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
; ad9866_pga[*]    ; spi_slave:spi_slave_rx_inst|done ; 6.788 ; 7.251 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[0]   ; spi_slave:spi_slave_rx_inst|done ; 4.962 ; 5.121 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[1]   ; spi_slave:spi_slave_rx_inst|done ; 4.683 ; 4.755 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[2]   ; spi_slave:spi_slave_rx_inst|done ; 5.275 ; 5.424 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[3]   ; spi_slave:spi_slave_rx_inst|done ; 6.788 ; 7.251 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[4]   ; spi_slave:spi_slave_rx_inst|done ; 4.802 ; 4.950 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[5]   ; spi_slave:spi_slave_rx_inst|done ; 4.628 ; 4.725 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+------------------+----------------------------------+-------+-------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+------------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+-------+-------+------------+----------------------------------+
; DEBUG_LED4       ; ad9866_clk                       ; 4.856 ; 5.090 ; Rise       ; ad9866_clk                       ;
; ad9866_pga[*]    ; ad9866_clk                       ; 4.371 ; 4.556 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[0]   ; ad9866_clk                       ; 4.839 ; 5.053 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[1]   ; ad9866_clk                       ; 4.628 ; 4.815 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[2]   ; ad9866_clk                       ; 5.001 ; 5.256 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[3]   ; ad9866_clk                       ; 6.759 ; 7.292 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[4]   ; ad9866_clk                       ; 4.444 ; 4.654 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[5]   ; ad9866_clk                       ; 4.371 ; 4.556 ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk     ; ad9866_clk                       ; 3.216 ; 3.967 ; Rise       ; ad9866_clk                       ;
; ad9866_txclk     ; ad9866_clk                       ; 3.216 ; 3.967 ; Rise       ; ad9866_clk                       ;
; rx1_FIFOEmpty    ; ad9866_clk                       ; 4.673 ; 4.531 ; Rise       ; ad9866_clk                       ;
; rx2_FIFOEmpty    ; ad9866_clk                       ; 5.789 ; 5.525 ; Rise       ; ad9866_clk                       ;
; txFIFOFull       ; ad9866_clk                       ; 5.370 ; 5.219 ; Rise       ; ad9866_clk                       ;
; ad9866_adio[*]   ; ad9866_clk                       ; 4.232 ; 4.346 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[0]  ; ad9866_clk                       ; 4.414 ; 4.552 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[1]  ; ad9866_clk                       ; 4.232 ; 4.346 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[2]  ; ad9866_clk                       ; 4.260 ; 4.375 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[3]  ; ad9866_clk                       ; 4.828 ; 4.975 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[4]  ; ad9866_clk                       ; 4.562 ; 4.708 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[5]  ; ad9866_clk                       ; 4.468 ; 4.595 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[6]  ; ad9866_clk                       ; 4.415 ; 4.483 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[7]  ; ad9866_clk                       ; 4.503 ; 4.637 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[8]  ; ad9866_clk                       ; 4.741 ; 4.914 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[9]  ; ad9866_clk                       ; 4.651 ; 4.754 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[10] ; ad9866_clk                       ; 5.911 ; 6.249 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[11] ; ad9866_clk                       ; 4.644 ; 4.790 ; Fall       ; ad9866_clk                       ;
; ad9866_rxclk     ; ad9866_clk                       ; 3.216 ; 3.967 ; Fall       ; ad9866_clk                       ;
; ad9866_txclk     ; ad9866_clk                       ; 3.216 ; 3.967 ; Fall       ; ad9866_clk                       ;
; DEBUG_LED1       ; clk_10mhz                        ; 3.870 ; 3.971 ; Rise       ; clk_10mhz                        ;
; DEBUG_LED2       ; clk_10mhz                        ; 3.415 ; 3.452 ; Rise       ; clk_10mhz                        ;
; ad9866_rst_n     ; clk_10mhz                        ; 4.158 ; 4.358 ; Rise       ; clk_10mhz                        ;
; ad9866_sclk      ; clk_10mhz                        ; 3.782 ; 3.944 ; Rise       ; clk_10mhz                        ;
; ad9866_sdio      ; clk_10mhz                        ; 3.774 ; 3.944 ; Rise       ; clk_10mhz                        ;
; ad9866_sen_n     ; clk_10mhz                        ; 5.938 ; 5.475 ; Rise       ; clk_10mhz                        ;
; filter[*]        ; clk_10mhz                        ; 3.671 ; 3.788 ; Rise       ; clk_10mhz                        ;
;  filter[0]       ; clk_10mhz                        ; 3.820 ; 3.956 ; Rise       ; clk_10mhz                        ;
;  filter[1]       ; clk_10mhz                        ; 3.975 ; 4.174 ; Rise       ; clk_10mhz                        ;
;  filter[2]       ; clk_10mhz                        ; 3.671 ; 3.788 ; Rise       ; clk_10mhz                        ;
;  filter[3]       ; clk_10mhz                        ; 5.087 ; 5.456 ; Rise       ; clk_10mhz                        ;
;  filter[4]       ; clk_10mhz                        ; 3.728 ; 3.848 ; Rise       ; clk_10mhz                        ;
;  filter[5]       ; clk_10mhz                        ; 3.717 ; 3.822 ; Rise       ; clk_10mhz                        ;
;  filter[6]       ; clk_10mhz                        ; 3.718 ; 3.841 ; Rise       ; clk_10mhz                        ;
; spi_miso         ; spi_ce[0]                        ; 6.166 ; 7.372 ; Rise       ; spi_ce[0]                        ;
; spi_miso         ; spi_ce[0]                        ; 6.166 ; 7.372 ; Fall       ; spi_ce[0]                        ;
; spi_miso         ; spi_ce[1]                        ; 6.176 ; 7.395 ; Rise       ; spi_ce[1]                        ;
; spi_miso         ; spi_ce[1]                        ; 6.176 ; 7.395 ; Fall       ; spi_ce[1]                        ;
; spi_miso         ; spi_sck                          ; 6.177 ; 6.602 ; Fall       ; spi_sck                          ;
; DEBUG_LED3       ; spi_slave:spi_slave_rx_inst|done ; 4.339 ; 4.422 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
; ad9866_pga[*]    ; spi_slave:spi_slave_rx_inst|done ; 4.146 ; 4.219 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[0]   ; spi_slave:spi_slave_rx_inst|done ; 4.567 ; 4.733 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[1]   ; spi_slave:spi_slave_rx_inst|done ; 4.348 ; 4.508 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[2]   ; spi_slave:spi_slave_rx_inst|done ; 4.831 ; 5.063 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[3]   ; spi_slave:spi_slave_rx_inst|done ; 6.568 ; 6.984 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[4]   ; spi_slave:spi_slave_rx_inst|done ; 4.438 ; 4.543 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[5]   ; spi_slave:spi_slave_rx_inst|done ; 4.146 ; 4.219 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+------------------+----------------------------------+-------+-------+------------+----------------------------------+


+--------------------------------------------------------------+
; Propagation Delay                                            ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; ptt_in     ; DEBUG_LED4      ; 5.169 ; 5.322 ; 5.975 ; 6.121 ;
; ptt_in     ; ad9866_adio[0]  ; 5.132 ; 4.756 ; 5.948 ; 5.572 ;
; ptt_in     ; ad9866_adio[1]  ; 5.145 ; 4.769 ; 5.959 ; 5.583 ;
; ptt_in     ; ad9866_adio[2]  ; 5.141 ; 4.765 ; 5.952 ; 5.576 ;
; ptt_in     ; ad9866_adio[3]  ; 5.141 ; 4.765 ; 5.952 ; 5.576 ;
; ptt_in     ; ad9866_adio[4]  ; 5.341 ; 4.965 ; 6.194 ; 5.818 ;
; ptt_in     ; ad9866_adio[5]  ; 5.341 ; 4.965 ; 6.194 ; 5.818 ;
; ptt_in     ; ad9866_adio[6]  ; 5.199 ; 4.823 ; 6.040 ; 5.664 ;
; ptt_in     ; ad9866_adio[7]  ; 5.199 ; 4.823 ; 6.040 ; 5.664 ;
; ptt_in     ; ad9866_adio[8]  ; 5.362 ; 4.986 ; 6.219 ; 5.843 ;
; ptt_in     ; ad9866_adio[9]  ; 5.362 ; 4.986 ; 6.219 ; 5.843 ;
; ptt_in     ; ad9866_adio[10] ; 5.366 ; 4.990 ; 6.220 ; 5.844 ;
; ptt_in     ; ad9866_adio[11] ; 5.333 ; 4.957 ; 6.180 ; 5.804 ;
; ptt_in     ; ad9866_rxen     ;       ; 5.762 ; 6.896 ;       ;
; ptt_in     ; ad9866_txen     ; 4.070 ;       ;       ; 4.979 ;
; ptt_in     ; ptt_out         ; 3.784 ;       ;       ; 4.597 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------+
; Minimum Propagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; ptt_in     ; DEBUG_LED4      ; 5.023 ; 5.168 ; 5.821 ; 5.959 ;
; ptt_in     ; ad9866_adio[0]  ; 4.936 ; 4.575 ; 5.743 ; 5.382 ;
; ptt_in     ; ad9866_adio[1]  ; 4.948 ; 4.587 ; 5.754 ; 5.393 ;
; ptt_in     ; ad9866_adio[2]  ; 4.945 ; 4.584 ; 5.747 ; 5.386 ;
; ptt_in     ; ad9866_adio[3]  ; 4.945 ; 4.584 ; 5.747 ; 5.386 ;
; ptt_in     ; ad9866_adio[4]  ; 5.136 ; 4.775 ; 5.980 ; 5.619 ;
; ptt_in     ; ad9866_adio[5]  ; 5.136 ; 4.775 ; 5.980 ; 5.619 ;
; ptt_in     ; ad9866_adio[6]  ; 5.001 ; 4.640 ; 5.831 ; 5.470 ;
; ptt_in     ; ad9866_adio[7]  ; 5.001 ; 4.640 ; 5.831 ; 5.470 ;
; ptt_in     ; ad9866_adio[8]  ; 5.158 ; 4.797 ; 6.004 ; 5.643 ;
; ptt_in     ; ad9866_adio[9]  ; 5.158 ; 4.797 ; 6.004 ; 5.643 ;
; ptt_in     ; ad9866_adio[10] ; 5.161 ; 4.800 ; 6.004 ; 5.643 ;
; ptt_in     ; ad9866_adio[11] ; 5.129 ; 4.768 ; 5.967 ; 5.606 ;
; ptt_in     ; ad9866_rxen     ;       ; 5.661 ; 6.785 ;       ;
; ptt_in     ; ad9866_txen     ; 3.969 ;       ;       ; 4.868 ;
; ptt_in     ; ptt_out         ; 3.692 ;       ;       ; 4.497 ;
+------------+-----------------+-------+-------+-------+-------+


+-----------------------------------------------------------------------+
; Output Enable Times                                                   ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 5.622 ; 5.246 ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 5.622 ; 5.246 ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 5.805 ; 5.429 ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 5.805 ; 5.429 ; Fall       ; spi_ce[1]       ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Output Enable Times                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 5.430 ; 5.069 ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 5.430 ; 5.069 ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 5.606 ; 5.245 ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 5.606 ; 5.245 ; Fall       ; spi_ce[1]       ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Output Disable Times                                                          ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 4.515     ; 4.891     ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 4.515     ; 4.891     ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 4.685     ; 5.061     ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 4.685     ; 5.061     ; Fall       ; spi_ce[1]       ;
+-----------+------------+-----------+-----------+------------+-----------------+


+-------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                  ;
+-----------+------------+-----------+-----------+------------+-----------------+
; Data Port ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference ;
+-----------+------------+-----------+-----------+------------+-----------------+
; spi_miso  ; spi_ce[0]  ; 4.346     ; 4.707     ; Rise       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[0]  ; 4.346     ; 4.707     ; Fall       ; spi_ce[0]       ;
; spi_miso  ; spi_ce[1]  ; 4.508     ; 4.869     ; Rise       ; spi_ce[1]       ;
; spi_miso  ; spi_ce[1]  ; 4.508     ; 4.869     ; Fall       ; spi_ce[1]       ;
+-----------+------------+-----------+-----------+------------+-----------------+


----------------
; MTBF Summary ;
----------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                      ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; Source Node                                                                               ; Synchronization Node                                                                                                               ; Worst-Case MTBF (Years) ; Typical MTBF (Years) ; Included in Design MTBF ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10] ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]  ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]       ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]         ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]   ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]          ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]    ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]        ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ; Not Calculated          ; Not Calculated       ; Yes                     ;
+-------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------+-------------------------+----------------------+-------------------------+


Synchronizer Chain #1: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.559         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[5]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[5] ;                ;              ;                  ; 0.119        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[5] ;                ;              ;                  ; -1.678       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #2: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.551         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[4]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[4] ;                ;              ;                  ; 0.280        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[4] ;                ;              ;                  ; -1.831       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #3: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.457         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[2]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[2] ;                ;              ;                  ; 0.415        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[2] ;                ;              ;                  ; -1.872       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #4: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.456         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[9]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[9] ;                ;              ;                  ; 0.339        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[9] ;                ;              ;                  ; -1.795       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #5: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -1.451         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                          ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[11]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[11] ;                ;              ;                  ; -0.155       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[11] ;                ;              ;                  ; -1.296       ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #6: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.423         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[8]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[8] ;                ;              ;                  ; 0.349        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[8] ;                ;              ;                  ; -1.772       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #7: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.350         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[6]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[6] ;                ;              ;                  ; 0.254        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[6] ;                ;              ;                  ; -1.604       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #8: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.284         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[7]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[7] ;                ;              ;                  ; 0.610        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[7] ;                ;              ;                  ; -1.894       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #9: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; -1.262         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                          ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[10]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[10] ;                ;              ;                  ; -0.041       ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[10] ;                ;              ;                  ; -1.221       ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #10: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.167         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[1]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[1] ;                ;              ;                  ; 0.353        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[1] ;                ;              ;                  ; -1.520       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #11: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.146         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[3]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[3] ;                ;              ;                  ; 0.542        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[3] ;                ;              ;                  ; -1.688       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #12: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;
; Synchronization Node    ; txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                         ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                         ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                            ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                          ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                     ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                     ; -1.077         ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                        ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                     ;                ;              ;                  ;              ;
;  spi_sck                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                            ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                      ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                              ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|delayed_wrptr_g[0]                                        ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                        ;                ;              ;                  ;              ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe5a[0] ;                ;              ;                  ; 0.140        ;
;  txFIFO:txFIFO_inst|dcfifo:dcfifo_component|dcfifo_jek1:auto_generated|alt_synch_pipe_uld:rs_dgwp|dffpipe_te9:dffpipe4|dffe6a[0] ;                ;              ;                  ; -1.217       ;
+----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #13: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.539          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ;                ;              ;                  ; 0.539        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #14: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.540          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ;                ;              ;                  ; 0.540        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #15: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.541          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ;                ;              ;                  ; 0.541        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #16: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.542          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ;                ;              ;                  ; 0.542        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #17: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.542          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ;                ;              ;                  ; 0.542        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #18: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.543          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ;                ;              ;                  ; 0.543        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #19: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 0.544          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]  ;                ;              ;                  ; 0.544        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11] ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #20: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.544          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[2]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[2]  ;                ;              ;                  ; 0.544        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[2] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #21: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.544          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[6]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[6]  ;                ;              ;                  ; 0.544        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[6] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #22: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.544          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[0]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[0]  ;                ;              ;                  ; 0.544        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[0] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #23: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 0.545          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                  ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[11]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[11]  ;                ;              ;                  ; 0.545        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[11] ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #24: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.545          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ;                ;              ;                  ; 0.545        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #25: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.606          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ;                ;              ;                  ; 0.606        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #26: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.607          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[8]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[8]  ;                ;              ;                  ; 0.607        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[8] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #27: Worst-Case MTBF is Not Calculated
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                     ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                     ;
; Included in Design MTBF ; Yes                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                             ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                 ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                         ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                         ; 0.609          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                            ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                         ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                                ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                                ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                          ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                  ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                            ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]  ;                ;              ;                  ; 0.609        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10] ;                ;              ;                  ; n/a          ;
+--------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #28: Worst-Case MTBF is Not Calculated
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                            ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                   ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                              ;
+-------------------------+----------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                           ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                              ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                            ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                               ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                       ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                       ; 0.610          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                          ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                       ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                              ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                              ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                        ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[10]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                          ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[10]  ;                ;              ;                  ; 0.610        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[10] ;                ;              ;                  ; n/a          ;
+------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #29: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.610          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ;                ;              ;                  ; 0.610        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #30: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.610          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[4]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[4]  ;                ;              ;                  ; 0.610        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[4] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #31: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.610          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ;                ;              ;                  ; 0.610        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #32: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.611          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[3]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[3]  ;                ;              ;                  ; 0.611        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[3] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #33: Worst-Case MTBF is Not Calculated
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                           ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                ;
; Synchronization Node    ; rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                  ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                  ;
; Included in Design MTBF ; Yes                                                                                                                             ;
+-------------------------+---------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                          ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                             ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                           ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                              ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                      ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                      ; 0.611          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                         ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                      ;                ;              ;                  ;              ;
;  spi_ce[0] (INVERTED)                                                                                                             ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                             ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                       ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                               ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[1]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                         ;                ;              ;                  ;              ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[1]  ;                ;              ;                  ; 0.611        ;
;  rxFIFO:rxFIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[1] ;                ;              ;                  ; n/a          ;
+-----------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #34: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.611          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[9]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[9]  ;                ;              ;                  ; 0.611        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[9] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #35: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.611          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[7]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[7]  ;                ;              ;                  ; 0.611        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[7] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



Synchronizer Chain #36: Worst-Case MTBF is Not Calculated
===============================================================================
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                             ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                ;
; Synchronization Node    ; rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5] ;
; Worst-Case MTBF (years) ; Not Calculated                                                                                                                    ;
; Typical MTBF (years)    ; Not Calculated                                                                                                                    ;
; Included in Design MTBF ; Yes                                                                                                                               ;
+-------------------------+-----------------------------------------------------------------------------------------------------------------------------------+

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Property                                                                                                                            ; Value          ; Clock Period ; Active Edge Rate ; Output Slack ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                               ; User Specified ;              ;                  ;              ;
; Worst-Case MTBF (years)                                                                                                             ; Not Calculated ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                ; Not Calculated ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                        ; 2              ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                        ; 0.611          ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                           ; 125            ;              ;                  ;              ;
; Source Clock                                                                                                                        ;                ;              ;                  ;              ;
;  spi_ce[1] (INVERTED)                                                                                                               ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Synchronization Clock                                                                                                               ;                ;              ;                  ;              ;
;  ad9866_clk                                                                                                                         ;                ; 1.000        ; 1000.0 MHz       ;              ;
; Asynchronous Source                                                                                                                 ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|rdptr_g[5]                                                 ;                ;              ;                  ;              ;
; Synchronization Registers                                                                                                           ;                ;              ;                  ;              ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe9a[5]  ;                ;              ;                  ; 0.611        ;
;  rxFIFO:rx2_FIFO_inst|dcfifo:dcfifo_component|dcfifo_bqj1:auto_generated|alt_synch_pipe_sld:ws_dgrp|dffpipe_re9:dffpipe8|dffe10a[5] ;                ;              ;                  ; n/a          ;
+-------------------------------------------------------------------------------------------------------------------------------------+----------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                   ;
+------------------------------------+------------+---------+-----------+---------+---------------------+
; Clock                              ; Setup      ; Hold    ; Recovery  ; Removal ; Minimum Pulse Width ;
+------------------------------------+------------+---------+-----------+---------+---------------------+
; Worst-case Slack                   ; -16.913    ; -0.255  ; -4.365    ; 1.079   ; -4.000              ;
;  ad9866_clk                        ; -13.055    ; -0.130  ; -2.933    ; 1.079   ; -4.000              ;
;  clk_10mhz                         ; -16.913    ; 0.187   ; -3.830    ; 1.691   ; -3.000              ;
;  spi_ce[0]                         ; -2.684     ; 0.180   ; -4.365    ; 1.365   ; -3.201              ;
;  spi_ce[1]                         ; -2.650     ; 0.185   ; -4.245    ; 1.597   ; -3.201              ;
;  spi_sck                           ; -6.798     ; -0.255  ; -4.256    ; 1.101   ; -3.201              ;
;  spi_slave:spi_slave_rx2_inst|done ; -0.918     ; -0.020  ; N/A       ; N/A     ; -4.000              ;
;  spi_slave:spi_slave_rx_inst|done  ; -1.404     ; 0.070   ; N/A       ; N/A     ; -4.000              ;
; Design-wide TNS                    ; -46669.716 ; -19.629 ; -2394.502 ; 0.0     ; -23875.901          ;
;  ad9866_clk                        ; -44990.920 ; -0.313  ; -459.027  ; 0.000   ; -22140.022          ;
;  clk_10mhz                         ; -329.802   ; 0.000   ; -109.686  ; 0.000   ; -138.317            ;
;  spi_ce[0]                         ; -168.125   ; 0.000   ; -354.057  ; 0.000   ; -236.696            ;
;  spi_ce[1]                         ; -167.803   ; 0.000   ; -365.105  ; 0.000   ; -236.696            ;
;  spi_sck                           ; -908.696   ; -19.474 ; -1106.627 ; 0.000   ; -539.307            ;
;  spi_slave:spi_slave_rx2_inst|done ; -24.843    ; -0.025  ; N/A       ; N/A     ; -258.974            ;
;  spi_slave:spi_slave_rx_inst|done  ; -88.375    ; 0.000   ; N/A       ; N/A     ; -325.889            ;
+------------------------------------+------------+---------+-----------+---------+---------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                         ;
+------------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+-------+-------+------------+----------------------------------+
; ad9866_adio[*]   ; ad9866_clk                       ; 2.559 ; 2.757 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[0]  ; ad9866_clk                       ; 1.148 ; 1.475 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[1]  ; ad9866_clk                       ; 1.076 ; 1.352 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[2]  ; ad9866_clk                       ; 1.646 ; 1.909 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[3]  ; ad9866_clk                       ; 0.238 ; 0.962 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[4]  ; ad9866_clk                       ; 2.559 ; 2.757 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[5]  ; ad9866_clk                       ; 1.990 ; 2.236 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[6]  ; ad9866_clk                       ; 1.998 ; 2.176 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[7]  ; ad9866_clk                       ; 2.267 ; 2.462 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[8]  ; ad9866_clk                       ; 0.198 ; 0.934 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[9]  ; ad9866_clk                       ; 0.398 ; 1.064 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[10] ; ad9866_clk                       ; 2.172 ; 2.414 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[11] ; ad9866_clk                       ; 1.725 ; 2.012 ; Rise       ; ad9866_clk                       ;
; ptt_in           ; ad9866_clk                       ; 3.707 ; 3.903 ; Rise       ; ad9866_clk                       ;
; ptt_in           ; ad9866_clk                       ; 2.953 ; 3.244 ; Fall       ; ad9866_clk                       ;
; ad9866_sdo       ; clk_10mhz                        ; 2.950 ; 3.305 ; Rise       ; clk_10mhz                        ;
; ptt_in           ; spi_sck                          ; 5.142 ; 5.203 ; Rise       ; spi_sck                          ;
; spi_ce[*]        ; spi_sck                          ; 1.765 ; 1.979 ; Rise       ; spi_sck                          ;
;  spi_ce[0]       ; spi_sck                          ; 1.765 ; 1.979 ; Rise       ; spi_sck                          ;
;  spi_ce[1]       ; spi_sck                          ; 1.315 ; 1.470 ; Rise       ; spi_sck                          ;
; spi_mosi         ; spi_sck                          ; 3.351 ; 3.570 ; Rise       ; spi_sck                          ;
; spi_ce[*]        ; spi_sck                          ; 0.702 ; 0.607 ; Fall       ; spi_sck                          ;
;  spi_ce[0]       ; spi_sck                          ; 0.652 ; 0.607 ; Fall       ; spi_sck                          ;
;  spi_ce[1]       ; spi_sck                          ; 0.702 ; 0.591 ; Fall       ; spi_sck                          ;
; ptt_in           ; spi_slave:spi_slave_rx_inst|done ; 4.576 ; 4.609 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+------------------+----------------------------------+-------+-------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                            ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; ad9866_adio[*]   ; ad9866_clk                       ; 0.665  ; 0.472  ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[0]  ; ad9866_clk                       ; -0.422 ; -0.673 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[1]  ; ad9866_clk                       ; -0.368 ; -0.498 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[2]  ; ad9866_clk                       ; -0.597 ; -1.024 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[3]  ; ad9866_clk                       ; 0.541  ; 0.331  ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[4]  ; ad9866_clk                       ; -0.998 ; -1.773 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[5]  ; ad9866_clk                       ; -0.764 ; -1.334 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[6]  ; ad9866_clk                       ; -0.761 ; -1.196 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[7]  ; ad9866_clk                       ; -0.871 ; -1.463 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[8]  ; ad9866_clk                       ; 0.665  ; 0.472  ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[9]  ; ad9866_clk                       ; 0.369  ; 0.250  ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[10] ; ad9866_clk                       ; -0.834 ; -1.415 ; Rise       ; ad9866_clk                       ;
;  ad9866_adio[11] ; ad9866_clk                       ; -0.668 ; -1.049 ; Rise       ; ad9866_clk                       ;
; ptt_in           ; ad9866_clk                       ; -0.912 ; -1.520 ; Rise       ; ad9866_clk                       ;
; ptt_in           ; ad9866_clk                       ; 0.158  ; -0.660 ; Fall       ; ad9866_clk                       ;
; ad9866_sdo       ; clk_10mhz                        ; -1.118 ; -2.006 ; Rise       ; clk_10mhz                        ;
; ptt_in           ; spi_sck                          ; -1.751 ; -2.670 ; Rise       ; spi_sck                          ;
; spi_ce[*]        ; spi_sck                          ; -0.220 ; -0.265 ; Rise       ; spi_sck                          ;
;  spi_ce[0]       ; spi_sck                          ; -0.389 ; -0.811 ; Rise       ; spi_sck                          ;
;  spi_ce[1]       ; spi_sck                          ; -0.220 ; -0.265 ; Rise       ; spi_sck                          ;
; spi_mosi         ; spi_sck                          ; -0.712 ; -1.095 ; Rise       ; spi_sck                          ;
; spi_ce[*]        ; spi_sck                          ; 0.725  ; 0.005  ; Fall       ; spi_sck                          ;
;  spi_ce[0]       ; spi_sck                          ; 0.664  ; 0.005  ; Fall       ; spi_sck                          ;
;  spi_ce[1]       ; spi_sck                          ; 0.725  ; -0.017 ; Fall       ; spi_sck                          ;
; ptt_in           ; spi_slave:spi_slave_rx_inst|done ; -1.061 ; -1.867 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                 ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise   ; Fall   ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+
; DEBUG_LED4       ; ad9866_clk                       ; 11.299 ; 10.957 ; Rise       ; ad9866_clk                       ;
; ad9866_pga[*]    ; ad9866_clk                       ; 14.419 ; 14.268 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[0]   ; ad9866_clk                       ; 11.205 ; 10.917 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[1]   ; ad9866_clk                       ; 10.792 ; 10.445 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[2]   ; ad9866_clk                       ; 11.541 ; 11.297 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[3]   ; ad9866_clk                       ; 14.419 ; 14.268 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[4]   ; ad9866_clk                       ; 10.108 ; 9.963  ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[5]   ; ad9866_clk                       ; 10.021 ; 9.965  ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk     ; ad9866_clk                       ; 6.703  ; 6.995  ; Rise       ; ad9866_clk                       ;
; ad9866_txclk     ; ad9866_clk                       ; 6.703  ; 6.995  ; Rise       ; ad9866_clk                       ;
; rx1_FIFOEmpty    ; ad9866_clk                       ; 13.751 ; 14.038 ; Rise       ; ad9866_clk                       ;
; rx2_FIFOEmpty    ; ad9866_clk                       ; 15.805 ; 16.348 ; Rise       ; ad9866_clk                       ;
; txFIFOFull       ; ad9866_clk                       ; 13.464 ; 13.721 ; Rise       ; ad9866_clk                       ;
; ad9866_adio[*]   ; ad9866_clk                       ; 10.359 ; 10.561 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[0]  ; ad9866_clk                       ; 8.372  ; 8.263  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[1]  ; ad9866_clk                       ; 7.909  ; 7.859  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[2]  ; ad9866_clk                       ; 7.982  ; 7.919  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[3]  ; ad9866_clk                       ; 9.139  ; 9.016  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[4]  ; ad9866_clk                       ; 8.669  ; 8.569  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[5]  ; ad9866_clk                       ; 8.447  ; 8.367  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[6]  ; ad9866_clk                       ; 8.364  ; 8.243  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[7]  ; ad9866_clk                       ; 8.554  ; 8.442  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[8]  ; ad9866_clk                       ; 9.100  ; 8.962  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[9]  ; ad9866_clk                       ; 8.922  ; 8.744  ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[10] ; ad9866_clk                       ; 10.359 ; 10.561 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[11] ; ad9866_clk                       ; 8.847  ; 8.745  ; Fall       ; ad9866_clk                       ;
; ad9866_rxclk     ; ad9866_clk                       ; 6.703  ; 6.995  ; Fall       ; ad9866_clk                       ;
; ad9866_txclk     ; ad9866_clk                       ; 6.703  ; 6.995  ; Fall       ; ad9866_clk                       ;
; DEBUG_LED1       ; clk_10mhz                        ; 8.624  ; 8.233  ; Rise       ; clk_10mhz                        ;
; DEBUG_LED2       ; clk_10mhz                        ; 7.476  ; 7.284  ; Rise       ; clk_10mhz                        ;
; ad9866_rst_n     ; clk_10mhz                        ; 9.370  ; 9.000  ; Rise       ; clk_10mhz                        ;
; ad9866_sclk      ; clk_10mhz                        ; 8.332  ; 8.178  ; Rise       ; clk_10mhz                        ;
; ad9866_sdio      ; clk_10mhz                        ; 8.313  ; 8.147  ; Rise       ; clk_10mhz                        ;
; ad9866_sen_n     ; clk_10mhz                        ; 11.005 ; 10.995 ; Rise       ; clk_10mhz                        ;
; filter[*]        ; clk_10mhz                        ; 10.035 ; 10.179 ; Rise       ; clk_10mhz                        ;
;  filter[0]       ; clk_10mhz                        ; 8.519  ; 8.301  ; Rise       ; clk_10mhz                        ;
;  filter[1]       ; clk_10mhz                        ; 8.874  ; 8.743  ; Rise       ; clk_10mhz                        ;
;  filter[2]       ; clk_10mhz                        ; 8.189  ; 8.013  ; Rise       ; clk_10mhz                        ;
;  filter[3]       ; clk_10mhz                        ; 10.035 ; 10.179 ; Rise       ; clk_10mhz                        ;
;  filter[4]       ; clk_10mhz                        ; 8.295  ; 8.051  ; Rise       ; clk_10mhz                        ;
;  filter[5]       ; clk_10mhz                        ; 8.263  ; 8.040  ; Rise       ; clk_10mhz                        ;
;  filter[6]       ; clk_10mhz                        ; 8.268  ; 8.035  ; Rise       ; clk_10mhz                        ;
; spi_miso         ; spi_ce[0]                        ; 12.419 ; 12.878 ; Rise       ; spi_ce[0]                        ;
; spi_miso         ; spi_ce[0]                        ; 12.419 ; 12.878 ; Fall       ; spi_ce[0]                        ;
; spi_miso         ; spi_ce[1]                        ; 12.484 ; 12.937 ; Rise       ; spi_ce[1]                        ;
; spi_miso         ; spi_ce[1]                        ; 12.484 ; 12.937 ; Fall       ; spi_ce[1]                        ;
; spi_miso         ; spi_sck                          ; 14.040 ; 13.969 ; Fall       ; spi_sck                          ;
; DEBUG_LED3       ; spi_slave:spi_slave_rx_inst|done ; 13.257 ; 12.587 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
; ad9866_pga[*]    ; spi_slave:spi_slave_rx_inst|done ; 13.662 ; 13.499 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[0]   ; spi_slave:spi_slave_rx_inst|done ; 10.716 ; 10.389 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[1]   ; spi_slave:spi_slave_rx_inst|done ; 10.103 ; 9.915  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[2]   ; spi_slave:spi_slave_rx_inst|done ; 11.335 ; 11.212 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[3]   ; spi_slave:spi_slave_rx_inst|done ; 13.662 ; 13.499 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[4]   ; spi_slave:spi_slave_rx_inst|done ; 10.190 ; 10.097 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[5]   ; spi_slave:spi_slave_rx_inst|done ; 9.812  ; 9.733  ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+------------------+----------------------------------+--------+--------+------------+----------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                       ;
+------------------+----------------------------------+-------+-------+------------+----------------------------------+
; Data Port        ; Clock Port                       ; Rise  ; Fall  ; Clock Edge ; Clock Reference                  ;
+------------------+----------------------------------+-------+-------+------------+----------------------------------+
; DEBUG_LED4       ; ad9866_clk                       ; 4.856 ; 5.090 ; Rise       ; ad9866_clk                       ;
; ad9866_pga[*]    ; ad9866_clk                       ; 4.371 ; 4.556 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[0]   ; ad9866_clk                       ; 4.839 ; 5.053 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[1]   ; ad9866_clk                       ; 4.628 ; 4.815 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[2]   ; ad9866_clk                       ; 5.001 ; 5.256 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[3]   ; ad9866_clk                       ; 6.759 ; 7.292 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[4]   ; ad9866_clk                       ; 4.444 ; 4.654 ; Rise       ; ad9866_clk                       ;
;  ad9866_pga[5]   ; ad9866_clk                       ; 4.371 ; 4.556 ; Rise       ; ad9866_clk                       ;
; ad9866_rxclk     ; ad9866_clk                       ; 3.216 ; 3.967 ; Rise       ; ad9866_clk                       ;
; ad9866_txclk     ; ad9866_clk                       ; 3.216 ; 3.967 ; Rise       ; ad9866_clk                       ;
; rx1_FIFOEmpty    ; ad9866_clk                       ; 4.673 ; 4.531 ; Rise       ; ad9866_clk                       ;
; rx2_FIFOEmpty    ; ad9866_clk                       ; 5.789 ; 5.525 ; Rise       ; ad9866_clk                       ;
; txFIFOFull       ; ad9866_clk                       ; 5.370 ; 5.219 ; Rise       ; ad9866_clk                       ;
; ad9866_adio[*]   ; ad9866_clk                       ; 4.232 ; 4.346 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[0]  ; ad9866_clk                       ; 4.414 ; 4.552 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[1]  ; ad9866_clk                       ; 4.232 ; 4.346 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[2]  ; ad9866_clk                       ; 4.260 ; 4.375 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[3]  ; ad9866_clk                       ; 4.828 ; 4.975 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[4]  ; ad9866_clk                       ; 4.562 ; 4.708 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[5]  ; ad9866_clk                       ; 4.468 ; 4.595 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[6]  ; ad9866_clk                       ; 4.415 ; 4.483 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[7]  ; ad9866_clk                       ; 4.503 ; 4.637 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[8]  ; ad9866_clk                       ; 4.741 ; 4.914 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[9]  ; ad9866_clk                       ; 4.651 ; 4.754 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[10] ; ad9866_clk                       ; 5.911 ; 6.249 ; Fall       ; ad9866_clk                       ;
;  ad9866_adio[11] ; ad9866_clk                       ; 4.644 ; 4.790 ; Fall       ; ad9866_clk                       ;
; ad9866_rxclk     ; ad9866_clk                       ; 3.216 ; 3.967 ; Fall       ; ad9866_clk                       ;
; ad9866_txclk     ; ad9866_clk                       ; 3.216 ; 3.967 ; Fall       ; ad9866_clk                       ;
; DEBUG_LED1       ; clk_10mhz                        ; 3.870 ; 3.971 ; Rise       ; clk_10mhz                        ;
; DEBUG_LED2       ; clk_10mhz                        ; 3.415 ; 3.452 ; Rise       ; clk_10mhz                        ;
; ad9866_rst_n     ; clk_10mhz                        ; 4.158 ; 4.358 ; Rise       ; clk_10mhz                        ;
; ad9866_sclk      ; clk_10mhz                        ; 3.782 ; 3.944 ; Rise       ; clk_10mhz                        ;
; ad9866_sdio      ; clk_10mhz                        ; 3.774 ; 3.944 ; Rise       ; clk_10mhz                        ;
; ad9866_sen_n     ; clk_10mhz                        ; 5.938 ; 5.475 ; Rise       ; clk_10mhz                        ;
; filter[*]        ; clk_10mhz                        ; 3.671 ; 3.788 ; Rise       ; clk_10mhz                        ;
;  filter[0]       ; clk_10mhz                        ; 3.820 ; 3.956 ; Rise       ; clk_10mhz                        ;
;  filter[1]       ; clk_10mhz                        ; 3.975 ; 4.174 ; Rise       ; clk_10mhz                        ;
;  filter[2]       ; clk_10mhz                        ; 3.671 ; 3.788 ; Rise       ; clk_10mhz                        ;
;  filter[3]       ; clk_10mhz                        ; 5.087 ; 5.456 ; Rise       ; clk_10mhz                        ;
;  filter[4]       ; clk_10mhz                        ; 3.728 ; 3.848 ; Rise       ; clk_10mhz                        ;
;  filter[5]       ; clk_10mhz                        ; 3.717 ; 3.822 ; Rise       ; clk_10mhz                        ;
;  filter[6]       ; clk_10mhz                        ; 3.718 ; 3.841 ; Rise       ; clk_10mhz                        ;
; spi_miso         ; spi_ce[0]                        ; 6.166 ; 7.372 ; Rise       ; spi_ce[0]                        ;
; spi_miso         ; spi_ce[0]                        ; 6.166 ; 7.372 ; Fall       ; spi_ce[0]                        ;
; spi_miso         ; spi_ce[1]                        ; 6.176 ; 7.395 ; Rise       ; spi_ce[1]                        ;
; spi_miso         ; spi_ce[1]                        ; 6.176 ; 7.395 ; Fall       ; spi_ce[1]                        ;
; spi_miso         ; spi_sck                          ; 6.177 ; 6.602 ; Fall       ; spi_sck                          ;
; DEBUG_LED3       ; spi_slave:spi_slave_rx_inst|done ; 4.339 ; 4.422 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
; ad9866_pga[*]    ; spi_slave:spi_slave_rx_inst|done ; 4.146 ; 4.219 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[0]   ; spi_slave:spi_slave_rx_inst|done ; 4.567 ; 4.733 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[1]   ; spi_slave:spi_slave_rx_inst|done ; 4.348 ; 4.508 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[2]   ; spi_slave:spi_slave_rx_inst|done ; 4.831 ; 5.063 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[3]   ; spi_slave:spi_slave_rx_inst|done ; 6.568 ; 6.984 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[4]   ; spi_slave:spi_slave_rx_inst|done ; 4.438 ; 4.543 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
;  ad9866_pga[5]   ; spi_slave:spi_slave_rx_inst|done ; 4.146 ; 4.219 ; Rise       ; spi_slave:spi_slave_rx_inst|done ;
+------------------+----------------------------------+-------+-------+------------+----------------------------------+


+------------------------------------------------------------------+
; Progagation Delay                                                ;
+------------+-----------------+--------+--------+--------+--------+
; Input Port ; Output Port     ; RR     ; RF     ; FR     ; FF     ;
+------------+-----------------+--------+--------+--------+--------+
; ptt_in     ; DEBUG_LED4      ; 10.950 ; 10.736 ; 11.265 ; 11.044 ;
; ptt_in     ; ad9866_adio[0]  ; 8.356  ; 7.972  ; 8.602  ; 8.218  ;
; ptt_in     ; ad9866_adio[1]  ; 8.369  ; 7.985  ; 8.617  ; 8.233  ;
; ptt_in     ; ad9866_adio[2]  ; 8.361  ; 7.977  ; 8.610  ; 8.226  ;
; ptt_in     ; ad9866_adio[3]  ; 8.361  ; 7.977  ; 8.610  ; 8.226  ;
; ptt_in     ; ad9866_adio[4]  ; 8.811  ; 8.427  ; 9.077  ; 8.693  ;
; ptt_in     ; ad9866_adio[5]  ; 8.811  ; 8.427  ; 9.077  ; 8.693  ;
; ptt_in     ; ad9866_adio[6]  ; 8.482  ; 8.098  ; 8.782  ; 8.398  ;
; ptt_in     ; ad9866_adio[7]  ; 8.482  ; 8.098  ; 8.782  ; 8.398  ;
; ptt_in     ; ad9866_adio[8]  ; 8.858  ; 8.474  ; 9.115  ; 8.731  ;
; ptt_in     ; ad9866_adio[9]  ; 8.858  ; 8.474  ; 9.115  ; 8.731  ;
; ptt_in     ; ad9866_adio[10] ; 8.837  ; 8.453  ; 9.117  ; 8.733  ;
; ptt_in     ; ad9866_adio[11] ; 8.791  ; 8.407  ; 9.061  ; 8.677  ;
; ptt_in     ; ad9866_rxen     ;        ; 11.100 ; 11.514 ;        ;
; ptt_in     ; ad9866_txen     ; 8.516  ;        ;        ; 8.726  ;
; ptt_in     ; ptt_out         ; 7.951  ;        ;        ; 8.123  ;
+------------+-----------------+--------+--------+--------+--------+


+--------------------------------------------------------------+
; Minimum Progagation Delay                                    ;
+------------+-----------------+-------+-------+-------+-------+
; Input Port ; Output Port     ; RR    ; RF    ; FR    ; FF    ;
+------------+-----------------+-------+-------+-------+-------+
; ptt_in     ; DEBUG_LED4      ; 5.023 ; 5.168 ; 5.821 ; 5.959 ;
; ptt_in     ; ad9866_adio[0]  ; 4.936 ; 4.575 ; 5.743 ; 5.382 ;
; ptt_in     ; ad9866_adio[1]  ; 4.948 ; 4.587 ; 5.754 ; 5.393 ;
; ptt_in     ; ad9866_adio[2]  ; 4.945 ; 4.584 ; 5.747 ; 5.386 ;
; ptt_in     ; ad9866_adio[3]  ; 4.945 ; 4.584 ; 5.747 ; 5.386 ;
; ptt_in     ; ad9866_adio[4]  ; 5.136 ; 4.775 ; 5.980 ; 5.619 ;
; ptt_in     ; ad9866_adio[5]  ; 5.136 ; 4.775 ; 5.980 ; 5.619 ;
; ptt_in     ; ad9866_adio[6]  ; 5.001 ; 4.640 ; 5.831 ; 5.470 ;
; ptt_in     ; ad9866_adio[7]  ; 5.001 ; 4.640 ; 5.831 ; 5.470 ;
; ptt_in     ; ad9866_adio[8]  ; 5.158 ; 4.797 ; 6.004 ; 5.643 ;
; ptt_in     ; ad9866_adio[9]  ; 5.158 ; 4.797 ; 6.004 ; 5.643 ;
; ptt_in     ; ad9866_adio[10] ; 5.161 ; 4.800 ; 6.004 ; 5.643 ;
; ptt_in     ; ad9866_adio[11] ; 5.129 ; 4.768 ; 5.967 ; 5.606 ;
; ptt_in     ; ad9866_rxen     ;       ; 5.661 ; 6.785 ;       ;
; ptt_in     ; ad9866_txen     ; 3.969 ;       ;       ; 4.868 ;
; ptt_in     ; ptt_out         ; 3.692 ;       ;       ; 4.497 ;
+------------+-----------------+-------+-------+-------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; spi_miso        ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx1_FIFOEmpty   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; rx2_FIFOEmpty   ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ptt_out         ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[0]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[1]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[2]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[3]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[4]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[5]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; filter[6]       ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+--------------------------------------------------------------------+
; Input Transition Times                                             ;
+-----------------+--------------+-----------------+-----------------+
; Pin             ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-----------------+--------------+-----------------+-----------------+
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ptt_in          ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_clk      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; clk_10mhz       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[1]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_ce[0]       ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_sck         ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; spi_mosi        ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ad9866_sdo      ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DCLK~   ; 3.3-V LVCMOS ; 2640 ps         ; 2640 ps         ;
+-----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0671 V           ; 0.235 V                              ; 0.176 V                              ; 6.85e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0671 V          ; 0.235 V                             ; 0.176 V                             ; 6.85e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.01e-07 V                   ; 3.11 V              ; -0.0488 V           ; 0.191 V                              ; 0.217 V                              ; 1.08e-09 s                  ; 8.59e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 5.01e-07 V                  ; 3.11 V             ; -0.0488 V          ; 0.191 V                             ; 0.217 V                             ; 1.08e-09 s                 ; 8.59e-10 s                 ; No                        ; No                        ;
; rx1_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; rx2_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.08 V              ; -0.00185 V          ; 0.026 V                              ; 0.198 V                              ; 7.29e-09 s                  ; 7.15e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.08 V             ; -0.00185 V         ; 0.026 V                             ; 0.198 V                             ; 7.29e-09 s                 ; 7.15e-09 s                 ; Yes                       ; Yes                       ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.19e-06 V                   ; 3.09 V              ; -0.0143 V           ; 0.036 V                              ; 0.132 V                              ; 9.31e-10 s                  ; 8.92e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.19e-06 V                  ; 3.09 V             ; -0.0143 V          ; 0.036 V                             ; 0.132 V                             ; 9.31e-10 s                 ; 8.92e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0157 V           ; 0.064 V                              ; 0.115 V                              ; 8.91e-10 s                  ; 8.66e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0157 V          ; 0.064 V                             ; 0.115 V                             ; 8.91e-10 s                 ; 8.66e-10 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.00186 V          ; 0.07 V                               ; 0.172 V                              ; 7.27e-09 s                  ; 7.07e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.00186 V         ; 0.07 V                              ; 0.172 V                             ; 7.27e-09 s                 ; 7.07e-09 s                 ; Yes                       ; Yes                       ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8e-07 V                      ; 3.09 V              ; -0.0139 V           ; 0.082 V                              ; 0.137 V                              ; 1.32e-09 s                  ; 1.29e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8e-07 V                     ; 3.09 V             ; -0.0139 V          ; 0.082 V                             ; 0.137 V                             ; 1.32e-09 s                 ; 1.29e-09 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; ad9866_rxen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rxclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_txen     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_txclk    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_sclk     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sdio     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_sen_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_rst_n    ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_mode     ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[0]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[1]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[2]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[3]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; ad9866_pga[4]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_pga[5]   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; spi_miso        ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; DEBUG_LED1      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED2      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DEBUG_LED3      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.6 V               ; -0.129 V            ; 0.303 V                              ; 0.209 V                              ; 4.54e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.6 V              ; -0.129 V           ; 0.303 V                             ; 0.209 V                             ; 4.54e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DEBUG_LED4      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.24e-07 V                   ; 3.57 V              ; -0.0876 V           ; 0.318 V                              ; 0.176 V                              ; 6.78e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.24e-07 V                  ; 3.57 V             ; -0.0876 V          ; 0.318 V                             ; 0.176 V                             ; 6.78e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; rx1_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; rx2_FIFOEmpty   ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; txFIFOFull      ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ptt_out         ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[0]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[1]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[2]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[3]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.47 V              ; -0.00833 V          ; 0.321 V                              ; 0.308 V                              ; 4.78e-09 s                  ; 4.89e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.47 V             ; -0.00833 V         ; 0.321 V                             ; 0.308 V                             ; 4.78e-09 s                 ; 4.89e-09 s                 ; No                        ; No                        ;
; filter[4]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[5]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; filter[6]       ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 2.92e-07 V                   ; 3.53 V              ; -0.0594 V           ; 0.209 V                              ; 0.186 V                              ; 6.36e-10 s                  ; 6.3e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 2.92e-07 V                  ; 3.53 V             ; -0.0594 V          ; 0.209 V                             ; 0.186 V                             ; 6.36e-10 s                 ; 6.3e-10 s                  ; No                        ; No                        ;
; ad9866_adio[0]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[1]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[2]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[3]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[4]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[5]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[6]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[7]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[8]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
; ad9866_adio[9]  ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.54 V              ; -0.0659 V           ; 0.392 V                              ; 0.179 V                              ; 5.03e-10 s                  ; 6.23e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.54 V             ; -0.0659 V          ; 0.392 V                             ; 0.179 V                             ; 5.03e-10 s                 ; 6.23e-10 s                 ; No                        ; No                        ;
; ad9866_adio[10] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.47 V              ; -0.0089 V           ; 0.316 V                              ; 0.302 V                              ; 4.78e-09 s                  ; 4.88e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.47 V             ; -0.0089 V          ; 0.316 V                             ; 0.302 V                             ; 4.78e-09 s                 ; 4.88e-09 s                 ; No                        ; No                        ;
; ad9866_adio[11] ; 3.3-V LVCMOS ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.98e-07 V                   ; 3.52 V              ; -0.0536 V           ; 0.251 V                              ; 0.255 V                              ; 8.74e-10 s                  ; 8.74e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.98e-07 V                  ; 3.52 V             ; -0.0536 V          ; 0.251 V                             ; 0.255 V                             ; 8.74e-10 s                 ; 8.74e-10 s                 ; No                        ; No                        ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; ad9866_clk                        ; ad9866_clk                        ; 397325   ; 0        ; 12       ; 0        ;
; clk_10mhz                         ; ad9866_clk                        ; 45       ; 0        ; 0        ; 0        ;
; spi_ce[0]                         ; ad9866_clk                        ; 0        ; 12       ; 0        ; 0        ;
; spi_ce[1]                         ; ad9866_clk                        ; 0        ; 12       ; 0        ; 0        ;
; spi_sck                           ; ad9866_clk                        ; 12       ; 0        ; 0        ; 0        ;
; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk                        ; 31039694 ; 0        ; 0        ; 0        ;
; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk                        ; 31039856 ; 0        ; 0        ; 0        ;
; clk_10mhz                         ; clk_10mhz                         ; 1878     ; 0        ; 0        ; 0        ;
; spi_slave:spi_slave_rx_inst|done  ; clk_10mhz                         ; 84656136 ; 0        ; 0        ; 0        ;
; spi_ce[0]                         ; spi_ce[0]                         ; 0        ; 0        ; 0        ; 308      ;
; spi_ce[1]                         ; spi_ce[1]                         ; 0        ; 0        ; 0        ; 308      ;
; spi_ce[0]                         ; spi_sck                           ; 90       ; 90       ; 48       ; 96       ;
; spi_ce[1]                         ; spi_sck                           ; 83       ; 83       ; 48       ; 96       ;
; spi_sck                           ; spi_sck                           ; 2711     ; 0        ; 672      ; 94       ;
; spi_slave:spi_slave_rx_inst|done  ; spi_sck                           ; 60       ; 60       ; 0        ; 0        ;
; spi_sck                           ; spi_slave:spi_slave_rx2_inst|done ; 66       ; 0        ; 0        ; 0        ;
; spi_sck                           ; spi_slave:spi_slave_rx_inst|done  ; 111      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; ad9866_clk                        ; ad9866_clk                        ; 397325   ; 0        ; 12       ; 0        ;
; clk_10mhz                         ; ad9866_clk                        ; 45       ; 0        ; 0        ; 0        ;
; spi_ce[0]                         ; ad9866_clk                        ; 0        ; 12       ; 0        ; 0        ;
; spi_ce[1]                         ; ad9866_clk                        ; 0        ; 12       ; 0        ; 0        ;
; spi_sck                           ; ad9866_clk                        ; 12       ; 0        ; 0        ; 0        ;
; spi_slave:spi_slave_rx2_inst|done ; ad9866_clk                        ; 31039694 ; 0        ; 0        ; 0        ;
; spi_slave:spi_slave_rx_inst|done  ; ad9866_clk                        ; 31039856 ; 0        ; 0        ; 0        ;
; clk_10mhz                         ; clk_10mhz                         ; 1878     ; 0        ; 0        ; 0        ;
; spi_slave:spi_slave_rx_inst|done  ; clk_10mhz                         ; 84656136 ; 0        ; 0        ; 0        ;
; spi_ce[0]                         ; spi_ce[0]                         ; 0        ; 0        ; 0        ; 308      ;
; spi_ce[1]                         ; spi_ce[1]                         ; 0        ; 0        ; 0        ; 308      ;
; spi_ce[0]                         ; spi_sck                           ; 90       ; 90       ; 48       ; 96       ;
; spi_ce[1]                         ; spi_sck                           ; 83       ; 83       ; 48       ; 96       ;
; spi_sck                           ; spi_sck                           ; 2711     ; 0        ; 672      ; 94       ;
; spi_slave:spi_slave_rx_inst|done  ; spi_sck                           ; 60       ; 60       ; 0        ; 0        ;
; spi_sck                           ; spi_slave:spi_slave_rx2_inst|done ; 66       ; 0        ; 0        ; 0        ;
; spi_sck                           ; spi_slave:spi_slave_rx_inst|done  ; 111      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Recovery Transfers                                                  ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clk_10mhz  ; ad9866_clk ; 196      ; 0        ; 0        ; 0        ;
; clk_10mhz  ; clk_10mhz  ; 29       ; 0        ; 0        ; 0        ;
; clk_10mhz  ; spi_ce[0]  ; 0        ; 0        ; 88       ; 0        ;
; clk_10mhz  ; spi_ce[1]  ; 0        ; 0        ; 88       ; 0        ;
; clk_10mhz  ; spi_sck    ; 213      ; 0        ; 96       ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Removal Transfers                                                   ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; clk_10mhz  ; ad9866_clk ; 196      ; 0        ; 0        ; 0        ;
; clk_10mhz  ; clk_10mhz  ; 29       ; 0        ; 0        ; 0        ;
; clk_10mhz  ; spi_ce[0]  ; 0        ; 0        ; 88       ; 0        ;
; clk_10mhz  ; spi_ce[1]  ; 0        ; 0        ; 88       ; 0        ;
; clk_10mhz  ; spi_sck    ; 213      ; 0        ; 96       ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 218   ; 218  ;
; Unconstrained Output Ports      ; 42    ; 42   ;
; Unconstrained Output Port Paths ; 171   ; 171  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Feb 24 15:22:47 2017
Info: Command: quartus_sta RadioBerry -c radioberry
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_jek1
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_te9:dffpipe4|dffe5a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'radioberry.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name ad9866_clk ad9866_clk
    Info (332105): create_clock -period 1.000 -name spi_slave:spi_slave_rx_inst|done spi_slave:spi_slave_rx_inst|done
    Info (332105): create_clock -period 1.000 -name spi_sck spi_sck
    Info (332105): create_clock -period 1.000 -name clk_10mhz clk_10mhz
    Info (332105): create_clock -period 1.000 -name spi_slave:spi_slave_rx2_inst|done spi_slave:spi_slave_rx2_inst|done
    Info (332105): create_clock -period 1.000 -name spi_ce[1] spi_ce[1]
    Info (332105): create_clock -period 1.000 -name spi_ce[0] spi_ce[0]
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -16.913
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -16.913      -329.802 clk_10mhz 
    Info (332119):   -13.055    -44990.920 ad9866_clk 
    Info (332119):    -6.798      -908.696 spi_sck 
    Info (332119):    -2.684      -168.125 spi_ce[0] 
    Info (332119):    -2.650      -167.803 spi_ce[1] 
    Info (332119):    -1.381       -83.484 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    -0.864       -20.886 spi_slave:spi_slave_rx2_inst|done 
Info (332146): Worst-case hold slack is -0.211
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.211        -3.547 spi_sck 
    Info (332119):     0.032         0.000 ad9866_clk 
    Info (332119):     0.454         0.000 spi_ce[1] 
    Info (332119):     0.455         0.000 clk_10mhz 
    Info (332119):     0.485         0.000 spi_ce[0] 
    Info (332119):     0.496         0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.729         0.000 spi_slave:spi_slave_rx_inst|done 
Info (332146): Worst-case recovery slack is -4.365
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.365      -354.057 spi_ce[0] 
    Info (332119):    -4.256     -1106.627 spi_sck 
    Info (332119):    -4.245      -365.105 spi_ce[1] 
    Info (332119):    -3.830      -109.686 clk_10mhz 
    Info (332119):    -2.933      -459.027 ad9866_clk 
Info (332146): Worst-case removal slack is 2.224
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     2.224         0.000 ad9866_clk 
    Info (332119):     2.714         0.000 spi_sck 
    Info (332119):     3.668         0.000 clk_10mhz 
    Info (332119):     3.767         0.000 spi_ce[0] 
    Info (332119):     4.165         0.000 spi_ce[1] 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.000    -22133.389 ad9866_clk 
    Info (332119):    -4.000      -325.889 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    -4.000      -258.974 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    -3.201      -539.307 spi_sck 
    Info (332119):    -3.201      -236.696 spi_ce[0] 
    Info (332119):    -3.201      -236.696 spi_ce[1] 
    Info (332119):    -3.000      -138.317 clk_10mhz 
Info (332114): Report Metastability: Found 36 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -15.365
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -15.365      -296.085 clk_10mhz 
    Info (332119):   -11.653    -41411.084 ad9866_clk 
    Info (332119):    -6.236      -833.859 spi_sck 
    Info (332119):    -2.335      -145.918 spi_ce[0] 
    Info (332119):    -2.308      -146.518 spi_ce[1] 
    Info (332119):    -1.404       -88.375 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    -0.918       -24.843 spi_slave:spi_slave_rx2_inst|done 
Info (332146): Worst-case hold slack is -0.213
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.213        -4.272 spi_sck 
    Info (332119):    -0.127        -0.313 ad9866_clk 
    Info (332119):     0.403         0.000 clk_10mhz 
    Info (332119):     0.405         0.000 spi_ce[1] 
    Info (332119):     0.432         0.000 spi_ce[0] 
    Info (332119):     0.537         0.000 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.828         0.000 spi_slave:spi_slave_rx_inst|done 
Info (332146): Worst-case recovery slack is -3.957
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.957      -320.761 spi_ce[0] 
    Info (332119):    -3.858      -332.377 spi_ce[1] 
    Info (332119):    -3.764      -975.090 spi_sck 
    Info (332119):    -3.454       -98.876 clk_10mhz 
    Info (332119):    -2.475      -377.708 ad9866_clk 
Info (332146): Worst-case removal slack is 1.741
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.741         0.000 ad9866_clk 
    Info (332119):     2.241         0.000 spi_sck 
    Info (332119):     3.267         0.000 clk_10mhz 
    Info (332119):     3.394         0.000 spi_ce[0] 
    Info (332119):     3.771         0.000 spi_ce[1] 
Info (332146): Worst-case minimum pulse width slack is -4.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -4.000    -22140.022 ad9866_clk 
    Info (332119):    -4.000      -325.889 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    -4.000      -258.974 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):    -3.201      -539.307 spi_sck 
    Info (332119):    -3.201      -236.696 spi_ce[0] 
    Info (332119):    -3.201      -236.696 spi_ce[1] 
    Info (332119):    -3.000      -138.317 clk_10mhz 
Info (332114): Report Metastability: Found 36 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -6.847
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -6.847       -94.331 clk_10mhz 
    Info (332119):    -5.321    -13483.143 ad9866_clk 
    Info (332119):    -2.453      -276.450 spi_sck 
    Info (332119):    -0.350       -18.794 spi_ce[0] 
    Info (332119):    -0.340       -18.485 spi_ce[1] 
    Info (332119):     0.081         0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.367         0.000 spi_slave:spi_slave_rx2_inst|done 
Info (332146): Worst-case hold slack is -0.255
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.255       -19.474 spi_sck 
    Info (332119):    -0.130        -0.130 ad9866_clk 
    Info (332119):    -0.020        -0.025 spi_slave:spi_slave_rx2_inst|done 
    Info (332119):     0.070         0.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):     0.180         0.000 spi_ce[0] 
    Info (332119):     0.185         0.000 spi_ce[1] 
    Info (332119):     0.187         0.000 clk_10mhz 
Info (332146): Worst-case recovery slack is -1.578
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.578      -358.444 spi_sck 
    Info (332119):    -1.292       -36.886 clk_10mhz 
    Info (332119):    -1.233       -93.642 spi_ce[0] 
    Info (332119):    -1.185      -101.734 spi_ce[1] 
    Info (332119):    -0.930      -137.809 ad9866_clk 
Info (332146): Worst-case removal slack is 1.079
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.079         0.000 ad9866_clk 
    Info (332119):     1.101         0.000 spi_sck 
    Info (332119):     1.365         0.000 spi_ce[0] 
    Info (332119):     1.597         0.000 spi_ce[1] 
    Info (332119):     1.691         0.000 clk_10mhz 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000    -18228.110 ad9866_clk 
    Info (332119):    -3.000      -513.709 spi_sck 
    Info (332119):    -3.000      -132.307 spi_ce[0] 
    Info (332119):    -3.000      -120.041 clk_10mhz 
    Info (332119):    -3.000      -118.220 spi_ce[1] 
    Info (332119):    -1.000      -111.000 spi_slave:spi_slave_rx_inst|done 
    Info (332119):    -1.000       -66.000 spi_slave:spi_slave_rx2_inst|done 
Info (332114): Report Metastability: Found 36 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 741 megabytes
    Info: Processing ended: Fri Feb 24 15:23:14 2017
    Info: Elapsed time: 00:00:27
    Info: Total CPU time (on all processors): 00:00:40


