 
****************************************
Report : qor
Design : qdiv
Version: V-2023.12-SP5
Date   : Thu Dec  5 16:56:16 2024
****************************************


  Timing Path Group (none)
  -----------------------------------
  Levels of Logic:               0.00
  Critical Path Length:          0.13
  Critical Path Slack:         uninit
  Critical Path Clk Period:       n/a
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:                467
  Buf/Inv Cell Count:              63
  Buf Cell Count:                   0
  Inv Cell Count:                  63
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:       341
  Sequential Cell Count:          126
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:      820.630980
  Noncombinational Area:   896.620048
  Buf/Inv Area:             82.596801
  Total Buffer Area:             0.00
  Total Inverter Area:          82.60
  Macro/Black Box Area:      0.000000
  Net Area:                383.232582
  -----------------------------------
  Cell Area:              1717.251028
  Design Area:            2100.483610


  Design Rules
  -----------------------------------
  Total Number of Nets:           549
  Nets With Violations:            28
  Max Trans Violations:            28
  Max Cap Violations:               0
  -----------------------------------


  Hostname: caen-vnc-mi12.engin.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                1.10
  Overall Compile Wall Clock Time:     0.97

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
