{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1767688550994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1767688550996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 06 16:35:50 2026 " "Processing started: Tue Jan 06 16:35:50 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1767688550996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767688550996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off gomoku -c gomoku " "Command: quartus_map --read_settings_files=on --write_settings_files=off gomoku -c gomoku" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767688550996 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1767688551367 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1767688551367 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "freqDiv gomoku.v " "Entity \"freqDiv\" obtained from \"gomoku.v\" instead of from Quartus Prime megafunction library" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 358 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1767688558529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gomoku.v 12 12 " "Found 12 design units, including 12 entities, in source file gomoku.v" { { "Info" "ISGN_ENTITY_NAME" "1 gomoku " "Found entity 1: gomoku" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688558529 ""} { "Info" "ISGN_ENTITY_NAME" "2 checkPad " "Found entity 2: checkPad" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688558529 ""} { "Info" "ISGN_ENTITY_NAME" "3 freqDiv " "Found entity 3: freqDiv" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 358 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688558529 ""} { "Info" "ISGN_ENTITY_NAME" "4 game_fsm " "Found entity 4: game_fsm" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688558529 ""} { "Info" "ISGN_ENTITY_NAME" "5 board_mem " "Found entity 5: board_mem" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 559 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688558529 ""} { "Info" "ISGN_ENTITY_NAME" "6 win_checker " "Found entity 6: win_checker" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 603 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688558529 ""} { "Info" "ISGN_ENTITY_NAME" "7 vga_display " "Found entity 7: vga_display" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 695 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688558529 ""} { "Info" "ISGN_ENTITY_NAME" "8 dotmatrix_check " "Found entity 8: dotmatrix_check" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 858 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688558529 ""} { "Info" "ISGN_ENTITY_NAME" "9 dotmatrix_winner " "Found entity 9: dotmatrix_winner" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 904 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688558529 ""} { "Info" "ISGN_ENTITY_NAME" "10 sevenseg_digit " "Found entity 10: sevenseg_digit" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 952 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688558529 ""} { "Info" "ISGN_ENTITY_NAME" "11 turn_timer " "Found entity 11: turn_timer" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 983 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688558529 ""} { "Info" "ISGN_ENTITY_NAME" "12 keypad_onepress_cdc " "Found entity 12: keypad_onepress_cdc" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 1042 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688558529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767688558529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "gomoku " "Elaborating entity \"gomoku\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1767688558574 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 gomoku.v(199) " "Verilog HDL assignment warning at gomoku.v(199): truncated value with size 7 to match size of target (4)" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767688558585 "|gomoku"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 4 gomoku.v(200) " "Verilog HDL assignment warning at gomoku.v(200): truncated value with size 7 to match size of target (4)" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767688558585 "|gomoku"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board_snapshot " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board_snapshot\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767688558592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freqDiv freqDiv:u_freqDiv " "Elaborating entity \"freqDiv\" for hierarchy \"freqDiv:u_freqDiv\"" {  } { { "gomoku.v" "u_freqDiv" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767688558599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checkPad checkPad:u_checkPad " "Elaborating entity \"checkPad\" for hierarchy \"checkPad:u_checkPad\"" {  } { { "gomoku.v" "u_checkPad" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767688558612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keypad_onepress_cdc keypad_onepress_cdc:u_key_onepress " "Elaborating entity \"keypad_onepress_cdc\" for hierarchy \"keypad_onepress_cdc:u_key_onepress\"" {  } { { "gomoku.v" "u_key_onepress" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767688558615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_fsm game_fsm:u_game_fsm " "Elaborating entity \"game_fsm\" for hierarchy \"game_fsm:u_game_fsm\"" {  } { { "gomoku.v" "u_game_fsm" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767688558621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "turn_timer turn_timer:u_turn_timer " "Elaborating entity \"turn_timer\" for hierarchy \"turn_timer:u_turn_timer\"" {  } { { "gomoku.v" "u_turn_timer" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767688558629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenseg_digit sevenseg_digit:u_7seg0 " "Elaborating entity \"sevenseg_digit\" for hierarchy \"sevenseg_digit:u_7seg0\"" {  } { { "gomoku.v" "u_7seg0" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767688558637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "board_mem board_mem:u_board_mem " "Elaborating entity \"board_mem\" for hierarchy \"board_mem:u_board_mem\"" {  } { { "gomoku.v" "u_board_mem" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767688558639 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i gomoku.v(574) " "Verilog HDL Always Construct warning at gomoku.v(574): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 574 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1767688558652 "|gomoku|board_mem:u_board_mem"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "j gomoku.v(574) " "Verilog HDL Always Construct warning at gomoku.v(574): inferring latch(es) for variable \"j\", which holds its previous value in one or more paths through the always construct" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 574 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1767688558652 "|gomoku|board_mem:u_board_mem"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767688558668 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767688558668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_checker win_checker:u_win " "Elaborating entity \"win_checker\" for hierarchy \"win_checker:u_win\"" {  } { { "gomoku.v" "u_win" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767688558684 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767688558749 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767688558749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display vga_display:u_vga " "Elaborating entity \"vga_display\" for hierarchy \"vga_display:u_vga\"" {  } { { "gomoku.v" "u_vga" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767688558785 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 gomoku.v(753) " "Verilog HDL assignment warning at gomoku.v(753): truncated value with size 32 to match size of target (10)" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767688558793 "|gomoku|vga_display:u_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 gomoku.v(754) " "Verilog HDL assignment warning at gomoku.v(754): truncated value with size 32 to match size of target (10)" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767688558793 "|gomoku|vga_display:u_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gomoku.v(756) " "Verilog HDL assignment warning at gomoku.v(756): truncated value with size 32 to match size of target (4)" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767688558793 "|gomoku|vga_display:u_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 gomoku.v(757) " "Verilog HDL assignment warning at gomoku.v(757): truncated value with size 32 to match size of target (4)" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767688558793 "|gomoku|vga_display:u_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 gomoku.v(759) " "Verilog HDL assignment warning at gomoku.v(759): truncated value with size 32 to match size of target (6)" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767688558793 "|gomoku|vga_display:u_vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 gomoku.v(760) " "Verilog HDL assignment warning at gomoku.v(760): truncated value with size 32 to match size of target (6)" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1767688558793 "|gomoku|vga_display:u_vga"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767688558797 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "board " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"board\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1767688558797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dotmatrix_check dotmatrix_check:u_dot1 " "Elaborating entity \"dotmatrix_check\" for hierarchy \"dotmatrix_check:u_dot1\"" {  } { { "gomoku.v" "u_dot1" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767688558803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dotmatrix_winner dotmatrix_winner:u_dot2 " "Elaborating entity \"dotmatrix_winner\" for hierarchy \"dotmatrix_winner:u_dot2\"" {  } { { "gomoku.v" "u_dot2" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767688558803 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_display:u_vga\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_display:u_vga\|Mod0\"" {  } { { "gomoku.v" "Mod0" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 759 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767688560393 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_display:u_vga\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_display:u_vga\|Mod1\"" {  } { { "gomoku.v" "Mod1" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 760 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767688560393 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_display:u_vga\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_display:u_vga\|Div0\"" {  } { { "gomoku.v" "Div0" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 756 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767688560393 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "vga_display:u_vga\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"vga_display:u_vga\|Div1\"" {  } { { "gomoku.v" "Div1" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 757 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767688560393 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "gomoku.v" "Mod0" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 200 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767688560393 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "gomoku.v" "Div0" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 199 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1767688560393 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1767688560393 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_display:u_vga\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"vga_display:u_vga\|lpm_divide:Mod0\"" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 759 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767688560424 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_display:u_vga\|lpm_divide:Mod0 " "Instantiated megafunction \"vga_display:u_vga\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767688560424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767688560424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767688560424 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767688560424 ""}  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 759 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767688560424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mll.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mll.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mll " "Found entity 1: lpm_divide_mll" {  } { { "db/lpm_divide_mll.tdf" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/db/lpm_divide_mll.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688560460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767688560460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_llh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_llh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_llh " "Found entity 1: sign_div_unsign_llh" {  } { { "db/sign_div_unsign_llh.tdf" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/db/sign_div_unsign_llh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688560472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767688560472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_khe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_khe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_khe " "Found entity 1: alt_u_div_khe" {  } { { "db/alt_u_div_khe.tdf" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/db/alt_u_div_khe.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688560472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767688560472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/db/add_sub_t3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688560514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767688560514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/db/add_sub_u3c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688560536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767688560536 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_display:u_vga\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"vga_display:u_vga\|lpm_divide:Div0\"" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 756 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767688560553 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_display:u_vga\|lpm_divide:Div0 " "Instantiated megafunction \"vga_display:u_vga\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767688560553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767688560553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767688560553 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767688560553 ""}  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 756 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767688560553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jtl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jtl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jtl " "Found entity 1: lpm_divide_jtl" {  } { { "db/lpm_divide_jtl.tdf" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/db/lpm_divide_jtl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688560583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767688560583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 200 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767688560615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767688560615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767688560615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767688560615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767688560615 ""}  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 200 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767688560615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_bkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_bkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_bkl " "Found entity 1: lpm_divide_bkl" {  } { { "db/lpm_divide_bkl.tdf" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/db/lpm_divide_bkl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688560640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767688560640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688560647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767688560647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uee.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uee.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uee " "Found entity 1: alt_u_div_uee" {  } { { "db/alt_u_div_uee.tdf" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/db/alt_u_div_uee.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688560669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767688560669 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 199 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767688560682 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767688560682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767688560682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767688560682 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1767688560682 ""}  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 199 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1767688560682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_8sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_8sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_8sl " "Found entity 1: lpm_divide_8sl" {  } { { "db/lpm_divide_8sl.tdf" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/db/lpm_divide_8sl.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1767688560711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1767688560711 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 705 -1 0 } } { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 707 -1 0 } } { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 305 -1 0 } } { "gomoku.v" "" { Text "C:/Users/sd048/Downloads/FinalProj_last/gomoku.v" 454 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1767688561070 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1767688561070 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1767688562581 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "vga_display:u_vga\|lpm_divide:Div1\|lpm_divide_jtl:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"vga_display:u_vga\|lpm_divide:Div1\|lpm_divide_jtl:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_5_result_int\[0\]~12" { Text "C:/Users/sd048/Downloads/FinalProj_last/db/alt_u_div_khe.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1767688567226 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_display:u_vga\|lpm_divide:Div0\|lpm_divide_jtl:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"vga_display:u_vga\|lpm_divide:Div0\|lpm_divide_jtl:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/Users/sd048/Downloads/FinalProj_last/db/alt_u_div_khe.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1767688567226 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_display:u_vga\|lpm_divide:Mod0\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_4_result_int\[0\]~10 " "Logic cell \"vga_display:u_vga\|lpm_divide:Mod0\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_4_result_int\[0\]~10\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_4_result_int\[0\]~10" { Text "C:/Users/sd048/Downloads/FinalProj_last/db/alt_u_div_khe.tdf" 46 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1767688567226 ""} { "Info" "ISCL_SCL_CELL_NAME" "vga_display:u_vga\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_5_result_int\[0\]~12 " "Logic cell \"vga_display:u_vga\|lpm_divide:Mod1\|lpm_divide_mll:auto_generated\|sign_div_unsign_llh:divider\|alt_u_div_khe:divider\|add_sub_5_result_int\[0\]~12\"" {  } { { "db/alt_u_div_khe.tdf" "add_sub_5_result_int\[0\]~12" { Text "C:/Users/sd048/Downloads/FinalProj_last/db/alt_u_div_khe.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1767688567226 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_uee.tdf" "add_sub_6_result_int\[0\]~0" { Text "C:/Users/sd048/Downloads/FinalProj_last/db/alt_u_div_uee.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1767688567226 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Mod0\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"lpm_divide:Mod0\|lpm_divide_bkl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uee.tdf" "add_sub_5_result_int\[0\]~10" { Text "C:/Users/sd048/Downloads/FinalProj_last/db/alt_u_div_uee.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1767688567226 ""} { "Info" "ISCL_SCL_CELL_NAME" "lpm_divide:Div0\|lpm_divide_8sl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"lpm_divide:Div0\|lpm_divide_8sl:auto_generated\|sign_div_unsign_akh:divider\|alt_u_div_uee:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_uee.tdf" "add_sub_5_result_int\[0\]~10" { Text "C:/Users/sd048/Downloads/FinalProj_last/db/alt_u_div_uee.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1767688567226 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1767688567226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1767688567651 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1767688567651 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4514 " "Implemented 4514 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1767688567788 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1767688567788 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4451 " "Implemented 4451 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1767688567788 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1767688567788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4885 " "Peak virtual memory: 4885 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1767688567811 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 06 16:36:07 2026 " "Processing ended: Tue Jan 06 16:36:07 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1767688567811 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1767688567811 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1767688567811 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1767688567811 ""}
