<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.15"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RTEMS: bsps/m68k/gen68340/include/m68340.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rtemslogo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RTEMS
   &#160;<span id="projectnumber">5.1</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.15 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
var searchBox = new SearchBox("searchBox", "search",false,'Search');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_49b8d5997469a34e9a523535602b7e1a.html">bsps</a></li><li class="navelem"><a class="el" href="dir_8a9f616f5a1ce5aeadee07460f925e27.html">m68k</a></li><li class="navelem"><a class="el" href="dir_c95bfb2c505d8eea0c107c44a00546b0.html">gen68340</a></li><li class="navelem"><a class="el" href="dir_d7beb9d4ecec3e6bfe5b712f2e62347b.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">m68340.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="m68340_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">/**********************************************************************</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *  MC68340 C Header File                                             *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> *                                                                    *</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> *  Developed by         : Motorola                                   *</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *                         High Performance Embedded Systems Division *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *                         Austin, TX                                 *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> *  Rectified by     : Geoffroy Montel</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *             g_montel@yahoo.com                 *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *                                                                    *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> **********************************************************************/</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">char</span> *  portb;  <span class="comment">/* 8-bit port  */</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">short</span> * portw;  <span class="comment">/* 16-bit port */</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="keyword">typedef</span> <span class="keyword">volatile</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> *   portl;  <span class="comment">/* 32-bit port */</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;</div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#define MBASE 0xEFFFF000             </span><span class="comment">/* Module Base Address          */</span><span class="preprocessor"></span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;                         <span class="comment">/* not EFFFF000 due to a 68349</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">                    hardware incompatibility     */</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#define MBAR   (*(portb) 0x0003FF00) </span><span class="comment">/* Module Base Addr Reg         */</span><span class="preprocessor"></span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#define MBAR1  (*(portb) 0x0003FF00) </span><span class="comment">/* Module Base Addr Reg 1 (MSW) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#define MBAR2  (*(portb) 0x0003FF02) </span><span class="comment">/* Module Base Addr Reg 2 (LSW) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">/* System Integration Module */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#define SIMMCR    (*(portw) (MBASE+0x0000)) </span><span class="comment">/* SIM Module Config Reg    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#define SIMSYNCR  (*(portw) (MBASE+0x0004)) </span><span class="comment">/* SIM Clock Synth Cont Reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#define SIMAVR    (*(portb) (MBASE+0x0006)) </span><span class="comment">/* SIM Autovector Reg       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#define SIMRSR    (*(portb) (MBASE+0x0007)) </span><span class="comment">/* SIM Reset Status Reg     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#define SIMPORTA  (*(portb) (MBASE+0x0011)) </span><span class="comment">/* SIM Port A Data Reg      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define SIMDDRA   (*(portb) (MBASE+0x0013)) </span><span class="comment">/* SIM Port A Data Dir Reg  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define SIMPPRA1  (*(portb) (MBASE+0x0015)) </span><span class="comment">/* SIM Port A Pin Asm 1 Reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#define SIMPPRA2  (*(portb) (MBASE+0x0017)) </span><span class="comment">/* SIM Port A Pin Asm 2 Reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#define SIMPORTB  (*(portb) (MBASE+0x0019)) </span><span class="comment">/* SIM Port B Data Reg      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="preprocessor">#define SIMPORTB1 (*(portb) (MBASE+0x001B)) </span><span class="comment">/* SIM Port B Data Reg      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#define SIMDDRB   (*(portb) (MBASE+0x001D)) </span><span class="comment">/* SIM Port B Data Dir Reg  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="preprocessor">#define SIMPPARB  (*(portb) (MBASE+0x001F)) </span><span class="comment">/* SIM Port B Pin Asm Reg   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="preprocessor">#define SIMSWIV   (*(portb) (MBASE+0x0020)) </span><span class="comment">/* SIM SW Interrupt Vector  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#define SIMSYPCR  (*(portb) (MBASE+0x0021)) </span><span class="comment">/* SIM System Prot Cont Reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="preprocessor">#define SIMPICR   (*(portw) (MBASE+0x0022)) </span><span class="comment">/* SIM Period Intr Cont Reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#define SIMPITR   (*(portw) (MBASE+0x0024)) </span><span class="comment">/* SIM Period Intr Tmg Reg  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#define SIMSWSR   (*(portb) (MBASE+0x0027)) </span><span class="comment">/* SIM Software Service Reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#define SIMCS0AM  (*(portl) (MBASE+0x0040)) </span><span class="comment">/* SIM Chp Sel 0 Addr Msk   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#define SIMCS0AM1 (*(portw) (MBASE+0x0040)) </span><span class="comment">/* SIM Chp Sel 0 Addr Msk 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#define SIMCS0AM2 (*(portw) (MBASE+0x0042)) </span><span class="comment">/* SIM Chp Sel 0 Addr Msk 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#define SIMCS0BA  (*(portl) (MBASE+0x0044)) </span><span class="comment">/* SIM Chp Sel 0 Base Addr  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#define SIMCS0BA1 (*(portw) (MBASE+0x0044)) </span><span class="comment">/* SIM Chp Sel 0 Bas Addr 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#define SIMCS0BA2 (*(portw) (MBASE+0x0046)) </span><span class="comment">/* SIM Chp Sel 0 Bas Addr 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#define SIMCS1AM  (*(portl) (MBASE+0x0048)) </span><span class="comment">/* SIM Chp Sel 1 Adress Msk */</span><span class="preprocessor"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#define SIMCS1AM1 (*(portw) (MBASE+0x0048)) </span><span class="comment">/* SIM Chp Sel 1 Addr Msk 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#define SIMCS1AM2 (*(portw) (MBASE+0x004A)) </span><span class="comment">/* SIM Chp Sel 1 Addr Msk 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#define SIMCS1BA  (*(portl) (MBASE+0x004C)) </span><span class="comment">/* SIM Chp Sel 1 Base Addr  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#define SIMCS1BA1 (*(portw) (MBASE+0x004C)) </span><span class="comment">/* SIM Chp Sel 1 Bas Addr 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#define SIMCS1BA2 (*(portw) (MBASE+0x004E)) </span><span class="comment">/* SIM Chp Sel 1 Bas Addr 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#define SIMCS2AM  (*(portl) (MBASE+0x0050)) </span><span class="comment">/* SIM Chp Sel 2 Addr Msk   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#define SIMCS2AM1 (*(portw) (MBASE+0x0050)) </span><span class="comment">/* SIM Chp Sel 2 Addr Msk 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#define SIMCS2AM2 (*(portw) (MBASE+0x0052)) </span><span class="comment">/* SIM Chp Sel 2 Addr Msk 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#define SIMCS2BA  (*(portl) (MBASE+0x0054)) </span><span class="comment">/* SIM Chp Sel 2 Base Addr  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#define SIMCS2BA1 (*(portw) (MBASE+0x0054)) </span><span class="comment">/* SIM Chp Sel 2 Bas Addr 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#define SIMCS2BA2 (*(portw) (MBASE+0x0056)) </span><span class="comment">/* SIM Chp Sel 2 Bas Addr 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="preprocessor">#define SIMCS3AM  (*(portl) (MBASE+0x0058)) </span><span class="comment">/* SIM Chp Sel 3 Addr Msk   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#define SIMCS3AM1 (*(portw) (MBASE+0x0058)) </span><span class="comment">/* SIM Chp Sel 3 Addr Msk 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#define SIMCS3AM2 (*(portw) (MBASE+0x005A)) </span><span class="comment">/* SIM Chp Sel 3 Addr Msk 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#define SIMCS3BA  (*(portl) (MBASE+0x005C)) </span><span class="comment">/* SIM Chp Sel 3 Base Addr  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#define SIMCS3BA1 (*(portw) (MBASE+0x005C)) </span><span class="comment">/* SIM Chp Sel 3 Bas Addr 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define SIMCS3BA2 (*(portw) (MBASE+0x005E)) </span><span class="comment">/* SIM Chp Sel 3 Bas Addr 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">/* Dynamic Memory Access (DMA) Module */</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define DMAMCR1   (*(portw) (MBASE+0x0780)) </span><span class="comment">/* DMA Module Config Reg 1  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#define DMAINTR1  (*(portw) (MBASE+0x0784)) </span><span class="comment">/* DMA Interrupt Reg 1      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define DMACCR1   (*(portw) (MBASE+0x0788)) </span><span class="comment">/* DMA Channel Cont Reg 1   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#define DMACSR1   (*(portb) (MBASE+0x078A)) </span><span class="comment">/* DMA Channel Status Reg 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#define DMAFCR1   (*(portb) (MBASE+0x078B)) </span><span class="comment">/* DMA Function Code Reg 1  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#define DMASAR1   (*(portl) (MBASE+0x078C)) </span><span class="comment">/* DMA DMA Src Addr Reg 1   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="preprocessor">#define DMADAR1   (*(portl) (MBASE+0x0790)) </span><span class="comment">/* DMA Dest Addr Reg 1      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="preprocessor">#define DMABTC1   (*(portb) (MBASE+0x079l)) </span><span class="comment">/* DMA Byte Trans Cnt Reg 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="preprocessor">#define DMAMCR2   (*(portw) (MBASE+0x07A0)) </span><span class="comment">/* DMA Module Config Reg 2  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="preprocessor">#define DMAINTR2  (*(portw) (MBASE+0x07A4)) </span><span class="comment">/* DMA Interrupt Reg 2      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define DMACCR2   (*(portw) (MBASE+0x07A8)) </span><span class="comment">/* DMA Channel Cont Reg 2   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="preprocessor">#define DMACSR2   (*(portb) (MBASE+0x07AA)) </span><span class="comment">/* DMA Channel Status Reg 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define DMAFCR2   (*(portb) (MBASE+0x07AB)) </span><span class="comment">/* DMA Function Code Reg 1  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define DMASAR2   (*(portl) (MBASE+0x07AC)) </span><span class="comment">/* DMA Source  Addr Reg 2   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="preprocessor">#define DMADAR2   (*(portl) (MBASE+0x07B0)) </span><span class="comment">/* DMA Dest Addr Reg 2      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define DMABTC2   (*(portb) (MBASE+0x07B4)) </span><span class="comment">/* DMA Byte Trans Cnt Reg 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment">/* Dual Serial Module */</span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="preprocessor">#define DUMCRH    (*(portb) (MBASE+0x0700)) </span><span class="comment">/* DUART Module Config Reg  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="preprocessor">#define DUMCRL    (*(portb) (MBASE+0x0701)) </span><span class="comment">/* DUART Module Config Reg  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="preprocessor">#define DUILR     (*(portb) (MBASE+0x0704)) </span><span class="comment">/* DUART Interrupt Level    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="preprocessor">#define DUIVR     (*(portb) (MBASE+0x0705)) </span><span class="comment">/* DUART Interrupt Vector   */</span><span class="preprocessor"></span></div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;<span class="preprocessor">#define DUMR1A    (*(portb) (MBASE+0x0710)) </span><span class="comment">/* DUART Mode Reg 1A        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#define DUSRA     (*(portb) (MBASE+0x0711)) </span><span class="comment">/* DUART Status Reg A       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="preprocessor">#define DUCSRA    (*(portb) (MBASE+0x0711)) </span><span class="comment">/* DUART Clock Sel Reg A    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="preprocessor">#define DUCRA     (*(portb) (MBASE+0x0712)) </span><span class="comment">/* DUART Command Reg A      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="preprocessor">#define DURBA     (*(portb) (MBASE+0x0713)) </span><span class="comment">/* DUART Receiver Buffer A  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor">#define DUTBA     (*(portb) (MBASE+0x0713)) </span><span class="comment">/* DUART Transmitter Buff A */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="preprocessor">#define DUIPCR    (*(portb) (MBASE+0x0714)) </span><span class="comment">/* DUART Input Port Chg Reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="preprocessor">#define DUACR     (*(portb) (MBASE+0x0714)) </span><span class="comment">/* DUART Auxiliary Cont Reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="preprocessor">#define DUISR     (*(portb) (MBASE+0x0715)) </span><span class="comment">/* DUART Interrupt Stat Reg */</span><span class="preprocessor"></span></div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;<span class="preprocessor">#define DUIER     (*(portb) (MBASE+0x0715)) </span><span class="comment">/* DUART Interrupt Enb Reg  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="preprocessor">#define DUMR1B    (*(portb) (MBASE+0x0718)) </span><span class="comment">/* DUART Mode Reg 1B        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="preprocessor">#define DUSRB     (*(portb) (MBASE+0x0719)) </span><span class="comment">/* DUART Status Reg B       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;<span class="preprocessor">#define DUCSRB    (*(portb) (MBASE+0x0719)) </span><span class="comment">/* DUART Clock Sel Reg B    */</span><span class="preprocessor"></span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor">#define DUCRB     (*(portb) (MBASE+0x071A)) </span><span class="comment">/* DUART Command Reg B      */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="preprocessor">#define DURBB     (*(portb) (MBASE+0x071B)) </span><span class="comment">/* DUART Receiver Buffer B  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="preprocessor">#define DUTBB     (*(portb) (MBASE+0x071B)) </span><span class="comment">/* DUART Transmitter Buff B */</span><span class="preprocessor"></span></div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="preprocessor">#define DUIP      (*(portb) (MBASE+0x071D)) </span><span class="comment">/* DUART Input Port Reg     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="preprocessor">#define DUOPCR    (*(portb) (MBASE+0x071D)) </span><span class="comment">/* DUART Outp Port Cnt Reg  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;<span class="preprocessor">#define DUOPBS    (*(portb) (MBASE+0x071E)) </span><span class="comment">/* DUART Outp Port Bit Set  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="preprocessor">#define DUOPBR    (*(portb) (MBASE+0x071F)) </span><span class="comment">/* DUART Outp Port Bit Rst  */</span><span class="preprocessor"></span></div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="preprocessor">#define DUMR2A    (*(portb) (MBASE+0x0720)) </span><span class="comment">/* DUART Mode Reg 2A        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="preprocessor">#define DUMR2B    (*(portb) (MBASE+0x0721)) </span><span class="comment">/* DUART Mode Reg 2B        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">/* Dual Timer Module */</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="preprocessor">#define TMCR1    (*(portw) (MBASE+0x0600)) </span><span class="comment">/* Timer Module Config Reg 1 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="preprocessor">#define TIR1     (*(portw) (MBASE+0x0604)) </span><span class="comment">/* Timer Interrupt Reg 1     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="preprocessor">#define TCR1     (*(portw) (MBASE+0x0606)) </span><span class="comment">/* Timer Control Reg 1       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="preprocessor">#define TSR1     (*(portw) (MBASE+0x0608)) </span><span class="comment">/* Timer Status Reg 1        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="preprocessor">#define TCNTR1   (*(portw) (MBASE+0x060A)) </span><span class="comment">/* Timer Counter Reg 1       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="preprocessor">#define WPREL11  (*(portw) (MBASE+0x060C)) </span><span class="comment">/* Timer Preload 1 Reg 1     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="preprocessor">#define WPREL21  (*(portw) (MBASE+0x060E)) </span><span class="comment">/* Timer Preload 2 Reg 1     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#define TCOM1    (*(portw) (MBASE+0x0610)) </span><span class="comment">/* Timer Compare Reg 1       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#define TMCR2    (*(portw) (MBASE+0x0640)) </span><span class="comment">/* Timer Module Config Reg 2 */</span><span class="preprocessor"></span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define TIR2     (*(portw) (MBASE+0x0644)) </span><span class="comment">/* Timer Interrupt Reg 2     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#define TCR2     (*(portw) (MBASE+0x0646)) </span><span class="comment">/* Timer Control Reg 2       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define TSR2     (*(portw) (MBASE+0x0648)) </span><span class="comment">/* Timer Status Reg 2        */</span><span class="preprocessor"></span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#define TCNTR2   (*(portw) (MBASE+0x064A)) </span><span class="comment">/* Timer Counter Reg 2       */</span><span class="preprocessor"></span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define WPREL12  (*(portw) (MBASE+0x064C)) </span><span class="comment">/* Timer Preload 1 Reg 2     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#define WPREL22  (*(portw) (MBASE+0x064E)) </span><span class="comment">/* Timer Preload 2 Reg 2     */</span><span class="preprocessor"></span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#define TCOM2    (*(portw) (MBASE+0x0650)) </span><span class="comment">/* Timer Compare Reg 2       */</span><span class="preprocessor"></span></div></div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.15
</small></address>
</body>
</html>
