  top u_DUT();
          |
xmelab: *W,CUVWSP (./testbench/tb.sv,3|10): 1 output port was not connected:
xmelab: (./testcases/struct_port_unpacked_instStructWithinInterface.sv,48): o_a

  top u_DUT();
          |
xmelab: *W,CUVWSI (./testbench/tb.sv,3|10): 1 input port was not connected:
xmelab: (./testcases/struct_port_unpacked_instStructWithinInterface.sv,47): i_clk

xmelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
  assign p1.data = '1;
                    |
xmelab: *E,TYCMPAT (./testcases/struct_port_unpacked_instStructWithinInterface.sv,29|20): assignment operator type check failed on instance 'tb.u_DUT.u_m1' (expecting datatype compatible with 'unpacked structure $unit::data_t' but found 'logic' instead).
    o_a <= p2.data;
                 |
xmelab: *E,TYCMPAT (./testcases/struct_port_unpacked_instStructWithinInterface.sv,41|17): assignment operator type check failed on instance 'tb.u_DUT.u_m2' (expecting datatype compatible with 'packed array' but found 'unpacked structure $unit::data_t' instead).
FAILURE
