// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "10/15/2025 11:46:17"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module main (
	CLOCK_50,
	INSTRUCTION,
	DATA_IN,
	MEM_ADDR,
	ENABLE,
	DATA_OUT,
	FLAG_DONE,
	FLAG_ERROR,
	FLAG_ZOOM_MAX,
	FLAG_ZOOM_MIN,
	addr_in_memory,
	data_in_memory,
	op_count,
	addr_control_done,
	VGA_R,
	VGA_B,
	VGA_G,
	VGA_BLANK_N,
	VGA_H_SYNC_N,
	VGA_V_SYNC_N,
	VGA_CLK,
	VGA_SYNC);
input 	CLOCK_50;
input 	[2:0] INSTRUCTION;
input 	[7:0] DATA_IN;
input 	[16:0] MEM_ADDR;
input 	ENABLE;
output 	[7:0] DATA_OUT;
output 	FLAG_DONE;
output 	FLAG_ERROR;
output 	FLAG_ZOOM_MAX;
output 	FLAG_ZOOM_MIN;
output 	[16:0] addr_in_memory;
output 	[7:0] data_in_memory;
output 	[2:0] op_count;
output 	addr_control_done;
output 	[7:0] VGA_R;
output 	[7:0] VGA_B;
output 	[7:0] VGA_G;
output 	VGA_BLANK_N;
output 	VGA_H_SYNC_N;
output 	VGA_V_SYNC_N;
output 	VGA_CLK;
output 	VGA_SYNC;

// Design Ports Information
// DATA_IN[0]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[1]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[2]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[3]	=>  Location: PIN_AA21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[4]	=>  Location: PIN_AF30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[5]	=>  Location: PIN_C2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[6]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_IN[7]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[0]	=>  Location: PIN_AB26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[1]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[2]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[3]	=>  Location: PIN_AA30,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[4]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[5]	=>  Location: PIN_Y21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[6]	=>  Location: PIN_AB22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// DATA_OUT[7]	=>  Location: PIN_W21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FLAG_DONE	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FLAG_ERROR	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FLAG_ZOOM_MAX	=>  Location: PIN_AF28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// FLAG_ZOOM_MIN	=>  Location: PIN_AB21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[0]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[1]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[2]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[3]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[4]	=>  Location: PIN_AG5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[5]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[6]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[7]	=>  Location: PIN_AK3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[8]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[9]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[10]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[11]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[12]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[13]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[14]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[15]	=>  Location: PIN_AK8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_in_memory[16]	=>  Location: PIN_AK11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_memory[0]	=>  Location: PIN_AJ5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_memory[1]	=>  Location: PIN_AJ10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_memory[2]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_memory[3]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_memory[4]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_memory[5]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_memory[6]	=>  Location: PIN_AD14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// data_in_memory[7]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op_count[0]	=>  Location: PIN_AA24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op_count[1]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// op_count[2]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// addr_control_done	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[0]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[1]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[2]	=>  Location: PIN_E13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[3]	=>  Location: PIN_B12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[4]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[5]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[6]	=>  Location: PIN_E12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_R[7]	=>  Location: PIN_F13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[0]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[1]	=>  Location: PIN_G13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[2]	=>  Location: PIN_H13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[3]	=>  Location: PIN_F14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[5]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[6]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_B[7]	=>  Location: PIN_J14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[0]	=>  Location: PIN_J9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[2]	=>  Location: PIN_H12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[3]	=>  Location: PIN_G10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[4]	=>  Location: PIN_G11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[5]	=>  Location: PIN_G12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[6]	=>  Location: PIN_F11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_G[7]	=>  Location: PIN_E11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_BLANK_N	=>  Location: PIN_F10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_H_SYNC_N	=>  Location: PIN_B11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_V_SYNC_N	=>  Location: PIN_D11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_CLK	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// VGA_SYNC	=>  Location: PIN_C10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[0]	=>  Location: PIN_AH14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[1]	=>  Location: PIN_AJ11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[2]	=>  Location: PIN_AH13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[3]	=>  Location: PIN_AK9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[4]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[5]	=>  Location: PIN_AJ9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[6]	=>  Location: PIN_AK7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[7]	=>  Location: PIN_AK4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[8]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[9]	=>  Location: PIN_AH7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[10]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[11]	=>  Location: PIN_AF15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[12]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[13]	=>  Location: PIN_AE29,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[14]	=>  Location: PIN_AH8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[15]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// MEM_ADDR[16]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INSTRUCTION[2]	=>  Location: PIN_AC9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INSTRUCTION[0]	=>  Location: PIN_AE12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// INSTRUCTION[1]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ENABLE	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \DATA_IN[0]~input_o ;
wire \DATA_IN[1]~input_o ;
wire \DATA_IN[2]~input_o ;
wire \DATA_IN[3]~input_o ;
wire \DATA_IN[4]~input_o ;
wire \DATA_IN[5]~input_o ;
wire \DATA_IN[6]~input_o ;
wire \DATA_IN[7]~input_o ;
wire \CLOCK_50~input_o ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ;
wire \pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ;
wire \Add5~45_sumout ;
wire \Selector37~0_combout ;
wire \INSTRUCTION[0]~input_o ;
wire \INSTRUCTION[1]~input_o ;
wire \INSTRUCTION[2]~input_o ;
wire \ENABLE~input_o ;
wire \enable_ff~0_combout ;
wire \enable_ff~q ;
wire \Add5~46 ;
wire \Add5~41_sumout ;
wire \last_instruction[2]~0_combout ;
wire \Selector8~0_combout ;
wire \always3~0_combout ;
wire \Selector8~1_combout ;
wire \addr_control_enable~q ;
wire \addr_control|Mux0~2_combout ;
wire \addr_control|has_alg_on_exec~0_combout ;
wire \addr_control|has_alg_on_exec~q ;
wire \addr_control|current_operation_step~11_combout ;
wire \addr_control|current_operation_step.000~q ;
wire \addr_control|current_operation_step~9_combout ;
wire \addr_control|current_operation_step.010~q ;
wire \addr_control|current_operation_step~10_combout ;
wire \addr_control|current_operation_step.011~q ;
wire \addr_control|Mux0~1_combout ;
wire \addr_control|algorithm_current_step[8]~0_combout ;
wire \addr_control|Add5~65_sumout ;
wire \addr_control|Add5~66 ;
wire \addr_control|Add5~61_sumout ;
wire \addr_control|Add5~62 ;
wire \addr_control|Add5~57_sumout ;
wire \addr_control|Add5~58 ;
wire \addr_control|Add5~53_sumout ;
wire \addr_control|Add5~54 ;
wire \addr_control|Add5~49_sumout ;
wire \addr_control|Add5~50 ;
wire \addr_control|Add5~45_sumout ;
wire \addr_control|Add5~46 ;
wire \addr_control|Add5~41_sumout ;
wire \addr_control|Add5~42 ;
wire \addr_control|Add5~37_sumout ;
wire \addr_control|Add5~38 ;
wire \addr_control|Add5~21_sumout ;
wire \addr_control|Add5~22 ;
wire \addr_control|Add5~25_sumout ;
wire \addr_control|Add5~26 ;
wire \addr_control|Add5~17_sumout ;
wire \addr_control|Add5~18 ;
wire \addr_control|Add5~13_sumout ;
wire \addr_control|Add5~14 ;
wire \addr_control|Add5~9_sumout ;
wire \addr_control|Add5~10 ;
wire \addr_control|Add5~5_sumout ;
wire \addr_control|Add5~6 ;
wire \addr_control|Add5~1_sumout ;
wire \addr_control|Add5~2 ;
wire \addr_control|Add5~33_sumout ;
wire \addr_control|algorithm_current_step[15]~DUPLICATE_q ;
wire \addr_control|Add5~34 ;
wire \addr_control|Add5~29_sumout ;
wire \addr_control|algorithm_current_step[16]~DUPLICATE_q ;
wire \addr_control|LessThan0~1_combout ;
wire \addr_control|LessThan0~0_combout ;
wire \addr_control|Mux0~0_combout ;
wire \addr_control|Mux0~3_combout ;
wire \addr_control|state[0]~0_combout ;
wire \addr_control|wr_wait_counter[0]~0_combout ;
wire \addr_control|Mux1~0_combout ;
wire \addr_control|Mux2~0_combout ;
wire \addr_control|Mux6~1_combout ;
wire \addr_control|Mux6~2_combout ;
wire \addr_control|Mux6~0_combout ;
wire \addr_control|Mux6~3_combout ;
wire \addr_control|done~q ;
wire \counter_address[12]~0_combout ;
wire \counter_address[12]~1_combout ;
wire \Add5~42 ;
wire \Add5~37_sumout ;
wire \Add5~38 ;
wire \Add5~1_sumout ;
wire \Add5~2 ;
wire \Add5~5_sumout ;
wire \Add5~6 ;
wire \Add5~9_sumout ;
wire \Add5~10 ;
wire \Add5~13_sumout ;
wire \Add5~14 ;
wire \Add5~17_sumout ;
wire \Add5~18 ;
wire \Add5~33_sumout ;
wire \Add5~34 ;
wire \Add5~21_sumout ;
wire \Equal5~0_combout ;
wire \Add5~22 ;
wire \Add5~49_sumout ;
wire \Add5~50 ;
wire \Add5~53_sumout ;
wire \Add5~54 ;
wire \Add5~25_sumout ;
wire \Add5~26 ;
wire \Add5~29_sumout ;
wire \Add5~30 ;
wire \Add5~61_sumout ;
wire \Add5~62 ;
wire \Add5~65_sumout ;
wire \Add5~66 ;
wire \Add5~57_sumout ;
wire \Equal5~2_combout ;
wire \Selector13~2_combout ;
wire \Selector16~1_combout ;
wire \Selector14~4_combout ;
wire \uc_state.READ_AND_WRITE~q ;
wire \Selector13~5_combout ;
wire \Selector13~3_combout ;
wire \Selector13~4_combout ;
wire \Selector13~6_combout ;
wire \uc_state.IDLE~q ;
wire \Selector16~0_combout ;
wire \uc_state.RESET~q ;
wire \Selector15~0_combout ;
wire \uc_state.ALGORITHM~q ;
wire \counter_rd_wr[1]~0_combout ;
wire \Selector13~1_combout ;
wire \Selector17~0_combout ;
wire \Selector17~1_combout ;
wire \uc_state.COPY_READ~feeder_combout ;
wire \uc_state.COPY_READ~q ;
wire \Selector36~0_combout ;
wire \uc_state.COPY_WRITE~0_combout ;
wire \uc_state.COPY_WRITE~q ;
wire \Equal5~1_combout ;
wire \FLAG_DONE~reg0_q ;
wire \Selector9~0_combout ;
wire \Selector9~1_combout ;
wire \FLAG_DONE~reg0DUPLICATE_q ;
wire \addr_control|Add7~2 ;
wire \addr_control|Add7~5_sumout ;
wire \addr_control|new_x[0]~2_combout ;
wire \addr_control|new_x[1]~DUPLICATE_q ;
wire \addr_control|Add7~6 ;
wire \addr_control|Add7~9_sumout ;
wire \addr_control|new_x[2]~DUPLICATE_q ;
wire \addr_control|Add7~10 ;
wire \addr_control|Add7~13_sumout ;
wire \addr_control|Add7~14 ;
wire \addr_control|Add7~17_sumout ;
wire \addr_control|new_x[4]~DUPLICATE_q ;
wire \addr_control|Add7~18 ;
wire \addr_control|Add7~21_sumout ;
wire \addr_control|new_x[5]~DUPLICATE_q ;
wire \addr_control|Add7~22 ;
wire \addr_control|Add7~41_sumout ;
wire \addr_control|Equal4~1_combout ;
wire \addr_control|Add7~42 ;
wire \addr_control|Add7~25_sumout ;
wire \addr_control|Add7~26 ;
wire \addr_control|Add7~29_sumout ;
wire \addr_control|Add7~30 ;
wire \addr_control|Add7~33_sumout ;
wire \addr_control|Add7~34 ;
wire \addr_control|Add7~37_sumout ;
wire \addr_control|Equal4~0_combout ;
wire \addr_control|new_x[7]~1_combout ;
wire \addr_control|new_x[0]~DUPLICATE_q ;
wire \addr_control|Add7~1_sumout ;
wire \addr_control|addr_out_wr[0]~feeder_combout ;
wire \MEM_ADDR[0]~input_o ;
wire \addr_control|addr_out_wr[16]~0_combout ;
wire \addr_control|addr_out_wr[16]~1_combout ;
wire \addr_control|addr_out_wr[1]~feeder_combout ;
wire \MEM_ADDR[1]~input_o ;
wire \addr_control|addr_out_wr[2]~feeder_combout ;
wire \MEM_ADDR[2]~input_o ;
wire \addr_control|addr_out_wr[3]~feeder_combout ;
wire \MEM_ADDR[3]~input_o ;
wire \addr_control|addr_out_wr[4]~feeder_combout ;
wire \MEM_ADDR[4]~input_o ;
wire \addr_control|addr_out_wr[5]~feeder_combout ;
wire \MEM_ADDR[5]~input_o ;
wire \addr_control|Add6~1_sumout ;
wire \addr_control|Decoder0~0_combout ;
wire \addr_control|new_y[0]~0_combout ;
wire \addr_control|Add4~1_sumout ;
wire \MEM_ADDR[6]~input_o ;
wire \addr_control|Add6~2 ;
wire \addr_control|Add6~5_sumout ;
wire \addr_control|new_y[1]~DUPLICATE_q ;
wire \addr_control|new_x[7]~DUPLICATE_q ;
wire \addr_control|Add4~2 ;
wire \addr_control|Add4~3 ;
wire \addr_control|Add4~5_sumout ;
wire \MEM_ADDR[7]~input_o ;
wire \addr_control|Add6~6 ;
wire \addr_control|Add6~9_sumout ;
wire \addr_control|Add4~6 ;
wire \addr_control|Add4~7 ;
wire \addr_control|Add4~9_sumout ;
wire \MEM_ADDR[8]~input_o ;
wire \addr_control|Add6~10 ;
wire \addr_control|Add6~13_sumout ;
wire \addr_control|new_y[3]~DUPLICATE_q ;
wire \addr_control|Add4~10 ;
wire \addr_control|Add4~11 ;
wire \addr_control|Add4~13_sumout ;
wire \MEM_ADDR[9]~input_o ;
wire \addr_control|Add6~14 ;
wire \addr_control|Add6~17_sumout ;
wire \addr_control|Add4~14 ;
wire \addr_control|Add4~15 ;
wire \addr_control|Add4~17_sumout ;
wire \MEM_ADDR[10]~input_o ;
wire \addr_control|Add6~18 ;
wire \addr_control|Add6~21_sumout ;
wire \addr_control|Add4~18 ;
wire \addr_control|Add4~19 ;
wire \addr_control|Add4~21_sumout ;
wire \MEM_ADDR[11]~input_o ;
wire \addr_control|Add6~22 ;
wire \addr_control|Add6~25_sumout ;
wire \addr_control|Add4~22 ;
wire \addr_control|Add4~23 ;
wire \addr_control|Add4~25_sumout ;
wire \MEM_ADDR[12]~input_o ;
wire \addr_control|Add6~26 ;
wire \addr_control|Add6~29_sumout ;
wire \addr_control|Add4~26 ;
wire \addr_control|Add4~27 ;
wire \addr_control|Add4~29_sumout ;
wire \MEM_ADDR[13]~input_o ;
wire \addr_control|Add6~30 ;
wire \addr_control|Add6~33_sumout ;
wire \addr_control|Add4~30 ;
wire \addr_control|Add4~31 ;
wire \addr_control|Add4~33_sumout ;
wire \MEM_ADDR[14]~input_o ;
wire \addr_control|Add6~34 ;
wire \addr_control|Add6~37_sumout ;
wire \addr_control|Add4~34 ;
wire \addr_control|Add4~35 ;
wire \addr_control|Add4~37_sumout ;
wire \MEM_ADDR[15]~input_o ;
wire \addr_control|Add6~38 ;
wire \addr_control|Add6~41_sumout ;
wire \addr_control|Add4~38 ;
wire \addr_control|Add4~39 ;
wire \addr_control|Add4~41_sumout ;
wire \MEM_ADDR[16]~input_o ;
wire \addr_control|old_y[9]~feeder_combout ;
wire \addr_control|old_y[4]~feeder_combout ;
wire \addr_control|old_y[3]~feeder_combout ;
wire \addr_control|Add2~18 ;
wire \addr_control|Add2~19 ;
wire \addr_control|Add2~22 ;
wire \addr_control|Add2~23 ;
wire \addr_control|Add2~26 ;
wire \addr_control|Add2~27 ;
wire \addr_control|Add2~30 ;
wire \addr_control|Add2~31 ;
wire \addr_control|Add2~34 ;
wire \addr_control|Add2~35 ;
wire \addr_control|Add2~38 ;
wire \addr_control|Add2~39 ;
wire \addr_control|Add2~6 ;
wire \addr_control|Add2~7 ;
wire \addr_control|Add2~10 ;
wire \addr_control|Add2~11 ;
wire \addr_control|Add2~14 ;
wire \addr_control|Add2~15 ;
wire \addr_control|Add2~1_sumout ;
wire \addr_control|addr_out_rd[6]~0_combout ;
wire \memory1|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ;
wire \addr_control|Add2~13_sumout ;
wire \memory1|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ;
wire \addr_control|Add2~5_sumout ;
wire \memory1|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ;
wire \memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ;
wire \addr_control|Add2~9_sumout ;
wire \memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ;
wire \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ;
wire \~GND~combout ;
wire \addr_control|current_operation_step.000~DUPLICATE_q ;
wire \addr_control|Mux24~0_combout ;
wire \addr_control|addr_out_rd[1]~feeder_combout ;
wire \addr_control|addr_out_rd[2]~feeder_combout ;
wire \addr_control|addr_out_rd[3]~feeder_combout ;
wire \addr_control|addr_out_rd[4]~feeder_combout ;
wire \addr_control|addr_out_rd[5]~feeder_combout ;
wire \addr_control|addr_out_rd[6]~feeder_combout ;
wire \addr_control|Add2~17_sumout ;
wire \addr_control|Add2~21_sumout ;
wire \addr_control|Add2~25_sumout ;
wire \addr_control|Add2~29_sumout ;
wire \addr_control|Add2~33_sumout ;
wire \addr_control|Add2~37_sumout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ;
wire \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ;
wire \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN4 ;
wire \pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ;
wire \Selector11~0_combout ;
wire \Selector11~1_combout ;
wire \vga_mem_select.MEM2~q ;
wire \vga_out|Add1~1_sumout ;
wire \vga_out|Add0~1_sumout ;
wire \vga_out|Add0~2 ;
wire \vga_out|Add0~9_sumout ;
wire \vga_out|Add0~10 ;
wire \vga_out|Add0~13_sumout ;
wire \vga_out|Add0~14 ;
wire \vga_out|Add0~17_sumout ;
wire \vga_out|Add0~18 ;
wire \vga_out|Add0~33_sumout ;
wire \vga_out|Add0~34 ;
wire \vga_out|Add0~5_sumout ;
wire \vga_out|h_counter[5]~DUPLICATE_q ;
wire \vga_out|h_counter[4]~DUPLICATE_q ;
wire \vga_out|Add0~6 ;
wire \vga_out|Add0~29_sumout ;
wire \vga_out|Equal0~1_combout ;
wire \vga_out|Add0~30 ;
wire \vga_out|Add0~21_sumout ;
wire \vga_out|Add0~22 ;
wire \vga_out|Add0~25_sumout ;
wire \vga_out|Add0~26 ;
wire \vga_out|Add0~37_sumout ;
wire \vga_out|h_counter[2]~DUPLICATE_q ;
wire \vga_out|h_counter[1]~DUPLICATE_q ;
wire \vga_out|Equal0~0_combout ;
wire \vga_out|Equal2~0_combout ;
wire \vga_out|Equal0~2_combout ;
wire \vga_out|Equal1~0_combout ;
wire \vga_out|Equal3~0_combout ;
wire \vga_out|h_state~17_combout ;
wire \vga_out|h_state.H_ACTIVE_STATE~q ;
wire \vga_out|Equal1~1_combout ;
wire \vga_out|h_state~20_combout ;
wire \vga_out|h_state.H_FRONT_STATE~q ;
wire \vga_out|h_state~21_combout ;
wire \vga_out|h_counter[0]~1_combout ;
wire \vga_out|h_counter[0]~2_combout ;
wire \vga_out|h_state~19_combout ;
wire \vga_out|h_state.H_PULSE_STATE~q ;
wire \vga_out|h_state~18_combout ;
wire \vga_out|h_state.H_BACK_STATE~q ;
wire \vga_out|line_done~0_combout ;
wire \vga_out|line_done~q ;
wire \vga_out|Add1~26 ;
wire \vga_out|Add1~33_sumout ;
wire \vga_out|Add1~34 ;
wire \vga_out|Add1~5_sumout ;
wire \vga_out|v_counter[3]~DUPLICATE_q ;
wire \vga_out|Add1~6 ;
wire \vga_out|Add1~13_sumout ;
wire \vga_out|Add1~14 ;
wire \vga_out|Add1~9_sumout ;
wire \vga_out|Add1~10 ;
wire \vga_out|Add1~37_sumout ;
wire \vga_out|Add1~38 ;
wire \vga_out|Add1~21_sumout ;
wire \vga_out|Add1~22 ;
wire \vga_out|Add1~17_sumout ;
wire \LessThan2~0_combout ;
wire \vga_out|Equal7~0_combout ;
wire \vga_out|Equal5~1_combout ;
wire \vga_out|Add1~18 ;
wire \vga_out|Add1~29_sumout ;
wire \vga_out|Equal5~0_combout ;
wire \vga_out|Equal5~2_combout ;
wire \vga_out|Equal6~1_combout ;
wire \vga_out|v_state.V_FRONT_STATE~q ;
wire \vga_out|v_state.V_ACTIVE_STATE~q ;
wire \vga_out|v_state~20_combout ;
wire \vga_out|v_state.V_FRONT_STATE~DUPLICATE_q ;
wire \vga_out|v_counter[1]~2_combout ;
wire \vga_out|v_state~19_combout ;
wire \vga_out|v_state.V_PULSE_STATE~q ;
wire \vga_out|v_counter[1]~1_combout ;
wire \vga_out|v_state~18_combout ;
wire \vga_out|v_state.V_BACK_STATE~q ;
wire \vga_out|v_counter[1]~3_combout ;
wire \vga_out|Add1~2 ;
wire \vga_out|Add1~25_sumout ;
wire \vga_out|Equal6~0_combout ;
wire \vga_out|Equal8~0_combout ;
wire \vga_out|v_state~17_combout ;
wire \vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q ;
wire \Add0~2 ;
wire \Add0~6 ;
wire \Add0~34 ;
wire \Add0~38 ;
wire \Add0~42 ;
wire \Add0~14 ;
wire \Add0~26 ;
wire \Add0~10 ;
wire \Add0~21_sumout ;
wire \Add0~22 ;
wire \Add0~30 ;
wire \Add0~17_sumout ;
wire \Add0~9_sumout ;
wire \Add0~29_sumout ;
wire \Add0~25_sumout ;
wire \Add0~13_sumout ;
wire \Add0~41_sumout ;
wire \Add0~37_sumout ;
wire \Add0~33_sumout ;
wire \Add0~5_sumout ;
wire \Add0~1_sumout ;
wire \Add1~18 ;
wire \Add1~22 ;
wire \Add1~26 ;
wire \Add1~30 ;
wire \Add1~34 ;
wire \Add1~2 ;
wire \Add1~10 ;
wire \Add1~14 ;
wire \Add1~5_sumout ;
wire \vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q ;
wire \vga_out|h_counter[6]~DUPLICATE_q ;
wire \Add2~2 ;
wire \Add2~6 ;
wire \Add2~10 ;
wire \Add2~14 ;
wire \Add2~18 ;
wire \Add2~22 ;
wire \Add2~30 ;
wire \Add2~34 ;
wire \Add2~38 ;
wire \Add2~42 ;
wire \Add2~25_sumout ;
wire \Add1~13_sumout ;
wire \Add1~9_sumout ;
wire \Add1~1_sumout ;
wire \Add1~33_sumout ;
wire \Add1~29_sumout ;
wire \Add1~25_sumout ;
wire \Add1~21_sumout ;
wire \Add2~41_sumout ;
wire \Add1~17_sumout ;
wire \Add2~37_sumout ;
wire \Add2~33_sumout ;
wire \Add2~29_sumout ;
wire \Add3~18 ;
wire \Add3~22 ;
wire \Add3~26 ;
wire \Add3~30 ;
wire \Add3~34 ;
wire \Add3~38 ;
wire \Add3~42 ;
wire \Add3~2 ;
wire \Add3~10 ;
wire \Add3~14 ;
wire \Add3~5_sumout ;
wire \LessThan3~0_combout ;
wire \LessThan3~1_combout ;
wire \LessThan0~0_combout ;
wire \always1~2_combout ;
wire \LessThan0~1_combout ;
wire \always1~1_combout ;
wire \LessThan2~1_combout ;
wire \always1~3_combout ;
wire \always1~4_combout ;
wire \Add3~13_sumout ;
wire \data_to_vga_pipe[4]~0_combout ;
wire \Add3~1_sumout ;
wire \memory2|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ;
wire \memory2|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ;
wire \Add3~9_sumout ;
wire \memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ;
wire \Selector38~0_combout ;
wire \Selector38~1_combout ;
wire \wren_mem2~q ;
wire \addr_wr_mem2[16]~feeder_combout ;
wire \addr_wr_mem2[15]~feeder_combout ;
wire \memory3|altsyncram_component|auto_generated|address_reg_b[3]~feeder_combout ;
wire \addr_control|Mux5~0_combout ;
wire \addr_control|wr_enable~DUPLICATE_q ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \addr_control|wr_enable~q ;
wire \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ;
wire \memory3|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ;
wire \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ;
wire \addr_wr_mem2[2]~feeder_combout ;
wire \addr_wr_mem2[3]~feeder_combout ;
wire \addr_wr_mem2[6]~feeder_combout ;
wire \addr_wr_mem2[8]~feeder_combout ;
wire \addr_wr_mem2[9]~feeder_combout ;
wire \addr_wr_mem2[11]~feeder_combout ;
wire \addr_wr_mem2[12]~feeder_combout ;
wire \Add2~1_sumout ;
wire \addr_from_vga_sync[0]~feeder_combout ;
wire \Add2~5_sumout ;
wire \addr_from_vga_sync[1]~feeder_combout ;
wire \Add2~9_sumout ;
wire \Add2~13_sumout ;
wire \addr_from_vga_sync[3]~feeder_combout ;
wire \Add2~17_sumout ;
wire \Add2~21_sumout ;
wire \Add3~17_sumout ;
wire \Add3~21_sumout ;
wire \Add3~25_sumout ;
wire \addr_from_vga_sync[8]~feeder_combout ;
wire \Add3~29_sumout ;
wire \Add3~33_sumout ;
wire \Add3~37_sumout ;
wire \Add3~41_sumout ;
wire \addr_from_vga_sync[12]~feeder_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a69~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|mux3|l3_w5_n1_mux_dataout~0_combout ;
wire \data_to_vga_pipe[4]~1_combout ;
wire \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a53~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a37~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a45~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a61~portbdataout ;
wire \Selector2~1_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a5~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a13~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a29~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a21~portbdataout ;
wire \Selector2~0_combout ;
wire \Selector2~2_combout ;
wire \inside_box~q ;
wire \vga_mem_select.MEM3~0_combout ;
wire \vga_mem_select.MEM3~1_combout ;
wire \vga_mem_select.MEM3~q ;
wire \always1~0_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a38~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a62~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a46~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a54~portbdataout ;
wire \Selector1~1_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a14~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a30~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a22~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a6~portbdataout ;
wire \Selector1~0_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a70~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|mux3|l3_w6_n1_mux_dataout~0_combout ;
wire \Selector1~2_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a7~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a15~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a31~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a23~portbdataout ;
wire \Selector0~0_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a39~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a63~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a47~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a55~portbdataout ;
wire \Selector0~1_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a71~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|mux3|l3_w7_n1_mux_dataout~0_combout ;
wire \Selector0~2_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a0~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a8~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a16~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a24~portbdataout ;
wire \Selector7~0_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a32~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a40~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a48~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a56~portbdataout ;
wire \Selector7~1_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a64~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|mux3|l3_w0_n1_mux_dataout~0_combout ;
wire \Selector7~2_combout ;
wire \vga_out|blue_reg[5]~feeder_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a9~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a1~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a17~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a25~portbdataout ;
wire \Selector6~0_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a49~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a41~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a33~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a57~portbdataout ;
wire \Selector6~1_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a65~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|mux3|l3_w1_n1_mux_dataout~0_combout ;
wire \Selector6~2_combout ;
wire \vga_out|blue_reg[6]~feeder_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a42~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a58~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a50~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a34~portbdataout ;
wire \Selector5~1_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a18~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a26~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a10~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a2~portbdataout ;
wire \Selector5~0_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a66~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|mux3|l3_w2_n1_mux_dataout~0_combout ;
wire \Selector5~2_combout ;
wire \vga_out|green_reg[5]~feeder_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a27~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a11~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a19~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a3~portbdataout ;
wire \Selector4~0_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a51~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a59~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a43~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a35~portbdataout ;
wire \Selector4~1_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a67~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|mux3|l3_w3_n1_mux_dataout~0_combout ;
wire \Selector4~2_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ;
wire \memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a20~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a28~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a12~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a4~portbdataout ;
wire \Selector3~0_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a68~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|mux3|l3_w4_n1_mux_dataout~0_combout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a44~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a36~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a60~portbdataout ;
wire \memory2|altsyncram_component|auto_generated|ram_block1a52~portbdataout ;
wire \Selector3~1_combout ;
wire \Selector3~2_combout ;
wire \vga_out|green_reg[7]~feeder_combout ;
wire \vga_out|vsync_reg~0_combout ;
wire \vga_out|vsync_reg~q ;
wire \vga_out|hysnc_reg~0_combout ;
wire \vga_out|hysnc_reg~q ;
wire \vga_out|blank~combout ;
wire [3:0] \memory3|altsyncram_component|auto_generated|address_reg_b ;
wire [16:0] addr_wr_mem2;
wire [16:0] \addr_control|addr_out_wr ;
wire [16:0] counter_address;
wire [16:0] \addr_control|algorithm_current_step ;
wire [7:0] \vga_out|red_reg ;
wire [3:0] \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w ;
wire [2:0] \addr_control|state ;
wire [7:0] \vga_out|blue_reg ;
wire [16:0] addr_from_vga_sync;
wire [16:0] \addr_control|addr_out_rd ;
wire [3:0] \memory2|altsyncram_component|auto_generated|address_reg_b ;
wire [1:0] \addr_control|wr_wait_counter ;
wire [7:0] \vga_out|green_reg ;
wire [1:0] counter_rd_wr;
wire [10:0] \addr_control|new_x ;
wire [10:0] \addr_control|new_y ;
wire [7:0] data_to_vga_pipe;
wire [2:0] last_instruction;
wire [10:0] \addr_control|old_x ;
wire [9:0] \vga_out|v_counter ;
wire [9:0] \vga_out|h_counter ;
wire [3:0] \memory3|altsyncram_component|auto_generated|out_address_reg_b ;
wire [10:0] \addr_control|old_y ;
wire [16:0] addr_from_vga;
wire [3:0] \memory1|altsyncram_component|auto_generated|out_address_reg_b ;
wire [3:0] \memory1|altsyncram_component|auto_generated|address_reg_b ;
wire [3:0] \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode928w ;
wire [3:0] \memory2|altsyncram_component|auto_generated|out_address_reg_b ;
wire [3:0] \memory2|altsyncram_component|auto_generated|decode2|w_anode659w ;
wire [3:0] \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode841w ;
wire [3:0] \memory2|altsyncram_component|auto_generated|decode2|w_anode676w ;
wire [3:0] \memory2|altsyncram_component|auto_generated|decode2|w_anode686w ;
wire [3:0] \memory2|altsyncram_component|auto_generated|decode2|w_anode696w ;
wire [3:0] \memory2|altsyncram_component|auto_generated|decode2|w_anode706w ;
wire [3:0] \memory2|altsyncram_component|auto_generated|decode2|w_anode716w ;
wire [3:0] \memory2|altsyncram_component|auto_generated|decode2|w_anode726w ;
wire [3:0] \memory2|altsyncram_component|auto_generated|decode2|w_anode736w ;
wire [3:0] \memory2|altsyncram_component|auto_generated|decode2|w_anode755w ;
wire [3:0] \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode928w ;
wire [3:0] \memory3|altsyncram_component|auto_generated|decode2|w_anode755w ;
wire [3:0] \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode928w ;
wire [3:0] \memory3|altsyncram_component|auto_generated|decode2|w_anode659w ;
wire [3:0] \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode841w ;
wire [3:0] \memory3|altsyncram_component|auto_generated|decode2|w_anode676w ;
wire [3:0] \memory3|altsyncram_component|auto_generated|decode2|w_anode686w ;
wire [3:0] \memory3|altsyncram_component|auto_generated|decode2|w_anode696w ;
wire [3:0] \memory3|altsyncram_component|auto_generated|decode2|w_anode706w ;
wire [3:0] \memory3|altsyncram_component|auto_generated|decode2|w_anode716w ;
wire [3:0] \memory3|altsyncram_component|auto_generated|decode2|w_anode726w ;
wire [3:0] \memory3|altsyncram_component|auto_generated|decode2|w_anode736w ;
wire [3:0] \pll0|pll_inst|altera_pll_i|fboutclk_wire ;
wire [3:0] \pll0|pll_inst|altera_pll_i|outclk_wire ;

wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \memory1|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [0:0] \memory2|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ;
wire [0:0] \memory3|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ;
wire [7:0] \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ;
wire [7:0] \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ;
wire [8:0] \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ;

assign \memory1|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \memory1|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \memory1|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a69~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a5~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a13~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a21~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a29~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a37~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a45~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a53~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a61~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a70~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a6~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a14~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a22~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a30~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a38~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a46~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a54~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a62~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a71~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a7~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a15~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a23~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a31~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a39~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a47~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a55~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a63~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a64~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a0~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a8~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a16~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a24~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a32~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a40~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a48~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a56~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a65~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a1~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a9~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a17~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a25~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a33~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a41~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a49~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a57~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a66~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a2~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a10~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a18~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a26~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a34~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a42~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a50~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a58~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a67~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a3~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a11~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a19~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a27~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a35~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a43~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a51~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a59~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \memory2|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \memory2|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a68~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a4~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a12~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a20~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a28~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a36~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a44~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a52~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus [0];

assign \memory3|altsyncram_component|auto_generated|ram_block1a60~portbdataout  = \memory3|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus [0];

assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [0];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [1];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [2];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [3];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [4];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [5];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [6];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus [7];

assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [0];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [1];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [2];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [3];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [4];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [5];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [6];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7  = \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus [7];

assign \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN4  = \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [4];
assign \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5  = \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus [5];

// Location: IOOBUF_X89_Y9_N56
cyclonev_io_obuf \DATA_OUT[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT[0]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[0]~output .bus_hold = "false";
defparam \DATA_OUT[0]~output .open_drain_output = "false";
defparam \DATA_OUT[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N93
cyclonev_io_obuf \DATA_OUT[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT[1]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[1]~output .bus_hold = "false";
defparam \DATA_OUT[1]~output .open_drain_output = "false";
defparam \DATA_OUT[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \DATA_OUT[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT[2]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[2]~output .bus_hold = "false";
defparam \DATA_OUT[2]~output .open_drain_output = "false";
defparam \DATA_OUT[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y21_N22
cyclonev_io_obuf \DATA_OUT[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT[3]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[3]~output .bus_hold = "false";
defparam \DATA_OUT[3]~output .open_drain_output = "false";
defparam \DATA_OUT[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \DATA_OUT[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT[4]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[4]~output .bus_hold = "false";
defparam \DATA_OUT[4]~output .open_drain_output = "false";
defparam \DATA_OUT[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y6_N22
cyclonev_io_obuf \DATA_OUT[5]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT[5]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[5]~output .bus_hold = "false";
defparam \DATA_OUT[5]~output .open_drain_output = "false";
defparam \DATA_OUT[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y9_N5
cyclonev_io_obuf \DATA_OUT[6]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT[6]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[6]~output .bus_hold = "false";
defparam \DATA_OUT[6]~output .open_drain_output = "false";
defparam \DATA_OUT[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y8_N5
cyclonev_io_obuf \DATA_OUT[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(DATA_OUT[7]),
	.obar());
// synopsys translate_off
defparam \DATA_OUT[7]~output .bus_hold = "false";
defparam \DATA_OUT[7]~output .open_drain_output = "false";
defparam \DATA_OUT[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \FLAG_DONE~output (
	.i(\FLAG_DONE~reg0DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FLAG_DONE),
	.obar());
// synopsys translate_off
defparam \FLAG_DONE~output .bus_hold = "false";
defparam \FLAG_DONE~output .open_drain_output = "false";
defparam \FLAG_DONE~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \FLAG_ERROR~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FLAG_ERROR),
	.obar());
// synopsys translate_off
defparam \FLAG_ERROR~output .bus_hold = "false";
defparam \FLAG_ERROR~output .open_drain_output = "false";
defparam \FLAG_ERROR~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y13_N56
cyclonev_io_obuf \FLAG_ZOOM_MAX~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FLAG_ZOOM_MAX),
	.obar());
// synopsys translate_off
defparam \FLAG_ZOOM_MAX~output .bus_hold = "false";
defparam \FLAG_ZOOM_MAX~output .open_drain_output = "false";
defparam \FLAG_ZOOM_MAX~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X88_Y0_N20
cyclonev_io_obuf \FLAG_ZOOM_MIN~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(FLAG_ZOOM_MIN),
	.obar());
// synopsys translate_off
defparam \FLAG_ZOOM_MIN~output .bus_hold = "false";
defparam \FLAG_ZOOM_MIN~output .open_drain_output = "false";
defparam \FLAG_ZOOM_MIN~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X16_Y0_N53
cyclonev_io_obuf \addr_in_memory[0]~output (
	.i(\addr_control|addr_out_wr [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[0]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[0]~output .bus_hold = "false";
defparam \addr_in_memory[0]~output .open_drain_output = "false";
defparam \addr_in_memory[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \addr_in_memory[1]~output (
	.i(\addr_control|addr_out_wr [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[1]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[1]~output .bus_hold = "false";
defparam \addr_in_memory[1]~output .open_drain_output = "false";
defparam \addr_in_memory[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N2
cyclonev_io_obuf \addr_in_memory[2]~output (
	.i(\addr_control|addr_out_wr [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[2]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[2]~output .bus_hold = "false";
defparam \addr_in_memory[2]~output .open_drain_output = "false";
defparam \addr_in_memory[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \addr_in_memory[3]~output (
	.i(\addr_control|addr_out_wr [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[3]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[3]~output .bus_hold = "false";
defparam \addr_in_memory[3]~output .open_drain_output = "false";
defparam \addr_in_memory[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X14_Y0_N36
cyclonev_io_obuf \addr_in_memory[4]~output (
	.i(\addr_control|addr_out_wr [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[4]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[4]~output .bus_hold = "false";
defparam \addr_in_memory[4]~output .open_drain_output = "false";
defparam \addr_in_memory[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \addr_in_memory[5]~output (
	.i(\addr_control|addr_out_wr [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[5]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[5]~output .bus_hold = "false";
defparam \addr_in_memory[5]~output .open_drain_output = "false";
defparam \addr_in_memory[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \addr_in_memory[6]~output (
	.i(\addr_control|addr_out_wr [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[6]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[6]~output .bus_hold = "false";
defparam \addr_in_memory[6]~output .open_drain_output = "false";
defparam \addr_in_memory[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y0_N53
cyclonev_io_obuf \addr_in_memory[7]~output (
	.i(\addr_control|addr_out_wr [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[7]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[7]~output .bus_hold = "false";
defparam \addr_in_memory[7]~output .open_drain_output = "false";
defparam \addr_in_memory[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \addr_in_memory[8]~output (
	.i(\addr_control|addr_out_wr [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[8]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[8]~output .bus_hold = "false";
defparam \addr_in_memory[8]~output .open_drain_output = "false";
defparam \addr_in_memory[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \addr_in_memory[9]~output (
	.i(\addr_control|addr_out_wr [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[9]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[9]~output .bus_hold = "false";
defparam \addr_in_memory[9]~output .open_drain_output = "false";
defparam \addr_in_memory[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N2
cyclonev_io_obuf \addr_in_memory[10]~output (
	.i(\addr_control|addr_out_wr [10]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[10]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[10]~output .bus_hold = "false";
defparam \addr_in_memory[10]~output .open_drain_output = "false";
defparam \addr_in_memory[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \addr_in_memory[11]~output (
	.i(\addr_control|addr_out_wr [11]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[11]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[11]~output .bus_hold = "false";
defparam \addr_in_memory[11]~output .open_drain_output = "false";
defparam \addr_in_memory[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N19
cyclonev_io_obuf \addr_in_memory[12]~output (
	.i(\addr_control|addr_out_wr [12]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[12]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[12]~output .bus_hold = "false";
defparam \addr_in_memory[12]~output .open_drain_output = "false";
defparam \addr_in_memory[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \addr_in_memory[13]~output (
	.i(\addr_control|addr_out_wr [13]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[13]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[13]~output .bus_hold = "false";
defparam \addr_in_memory[13]~output .open_drain_output = "false";
defparam \addr_in_memory[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \addr_in_memory[14]~output (
	.i(\addr_control|addr_out_wr [14]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[14]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[14]~output .bus_hold = "false";
defparam \addr_in_memory[14]~output .open_drain_output = "false";
defparam \addr_in_memory[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y0_N53
cyclonev_io_obuf \addr_in_memory[15]~output (
	.i(\addr_control|addr_out_wr [15]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[15]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[15]~output .bus_hold = "false";
defparam \addr_in_memory[15]~output .open_drain_output = "false";
defparam \addr_in_memory[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N59
cyclonev_io_obuf \addr_in_memory[16]~output (
	.i(\addr_control|addr_out_wr [16]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_in_memory[16]),
	.obar());
// synopsys translate_off
defparam \addr_in_memory[16]~output .bus_hold = "false";
defparam \addr_in_memory[16]~output .open_drain_output = "false";
defparam \addr_in_memory[16]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N36
cyclonev_io_obuf \data_in_memory[0]~output (
	.i(\memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_memory[0]),
	.obar());
// synopsys translate_off
defparam \data_in_memory[0]~output .bus_hold = "false";
defparam \data_in_memory[0]~output .open_drain_output = "false";
defparam \data_in_memory[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y0_N93
cyclonev_io_obuf \data_in_memory[1]~output (
	.i(\memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_memory[1]),
	.obar());
// synopsys translate_off
defparam \data_in_memory[1]~output .bus_hold = "false";
defparam \data_in_memory[1]~output .open_drain_output = "false";
defparam \data_in_memory[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \data_in_memory[2]~output (
	.i(\memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_memory[2]),
	.obar());
// synopsys translate_off
defparam \data_in_memory[2]~output .bus_hold = "false";
defparam \data_in_memory[2]~output .open_drain_output = "false";
defparam \data_in_memory[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \data_in_memory[3]~output (
	.i(\memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_memory[3]),
	.obar());
// synopsys translate_off
defparam \data_in_memory[3]~output .bus_hold = "false";
defparam \data_in_memory[3]~output .open_drain_output = "false";
defparam \data_in_memory[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N19
cyclonev_io_obuf \data_in_memory[4]~output (
	.i(\memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_memory[4]),
	.obar());
// synopsys translate_off
defparam \data_in_memory[4]~output .bus_hold = "false";
defparam \data_in_memory[4]~output .open_drain_output = "false";
defparam \data_in_memory[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \data_in_memory[5]~output (
	.i(\memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_memory[5]),
	.obar());
// synopsys translate_off
defparam \data_in_memory[5]~output .bus_hold = "false";
defparam \data_in_memory[5]~output .open_drain_output = "false";
defparam \data_in_memory[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X24_Y0_N2
cyclonev_io_obuf \data_in_memory[6]~output (
	.i(\memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_memory[6]),
	.obar());
// synopsys translate_off
defparam \data_in_memory[6]~output .bus_hold = "false";
defparam \data_in_memory[6]~output .open_drain_output = "false";
defparam \data_in_memory[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \data_in_memory[7]~output (
	.i(\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(data_in_memory[7]),
	.obar());
// synopsys translate_off
defparam \data_in_memory[7]~output .bus_hold = "false";
defparam \data_in_memory[7]~output .open_drain_output = "false";
defparam \data_in_memory[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N45
cyclonev_io_obuf \op_count[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(op_count[0]),
	.obar());
// synopsys translate_off
defparam \op_count[0]~output .bus_hold = "false";
defparam \op_count[0]~output .open_drain_output = "false";
defparam \op_count[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N53
cyclonev_io_obuf \op_count[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(op_count[1]),
	.obar());
// synopsys translate_off
defparam \op_count[1]~output .bus_hold = "false";
defparam \op_count[1]~output .open_drain_output = "false";
defparam \op_count[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N93
cyclonev_io_obuf \op_count[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(op_count[2]),
	.obar());
// synopsys translate_off
defparam \op_count[2]~output .bus_hold = "false";
defparam \op_count[2]~output .open_drain_output = "false";
defparam \op_count[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \addr_control_done~output (
	.i(\addr_control|done~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(addr_control_done),
	.obar());
// synopsys translate_off
defparam \addr_control_done~output .bus_hold = "false";
defparam \addr_control_done~output .open_drain_output = "false";
defparam \addr_control_done~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N53
cyclonev_io_obuf \VGA_R[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[0]),
	.obar());
// synopsys translate_off
defparam \VGA_R[0]~output .bus_hold = "false";
defparam \VGA_R[0]~output .open_drain_output = "false";
defparam \VGA_R[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N2
cyclonev_io_obuf \VGA_R[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[1]),
	.obar());
// synopsys translate_off
defparam \VGA_R[1]~output .bus_hold = "false";
defparam \VGA_R[1]~output .open_drain_output = "false";
defparam \VGA_R[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N59
cyclonev_io_obuf \VGA_R[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[2]),
	.obar());
// synopsys translate_off
defparam \VGA_R[2]~output .bus_hold = "false";
defparam \VGA_R[2]~output .open_drain_output = "false";
defparam \VGA_R[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N19
cyclonev_io_obuf \VGA_R[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[3]),
	.obar());
// synopsys translate_off
defparam \VGA_R[3]~output .bus_hold = "false";
defparam \VGA_R[3]~output .open_drain_output = "false";
defparam \VGA_R[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N36
cyclonev_io_obuf \VGA_R[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[4]),
	.obar());
// synopsys translate_off
defparam \VGA_R[4]~output .bus_hold = "false";
defparam \VGA_R[4]~output .open_drain_output = "false";
defparam \VGA_R[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N19
cyclonev_io_obuf \VGA_R[5]~output (
	.i(\vga_out|red_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[5]),
	.obar());
// synopsys translate_off
defparam \VGA_R[5]~output .bus_hold = "false";
defparam \VGA_R[5]~output .open_drain_output = "false";
defparam \VGA_R[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y81_N2
cyclonev_io_obuf \VGA_R[6]~output (
	.i(\vga_out|red_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[6]),
	.obar());
// synopsys translate_off
defparam \VGA_R[6]~output .bus_hold = "false";
defparam \VGA_R[6]~output .open_drain_output = "false";
defparam \VGA_R[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X26_Y81_N42
cyclonev_io_obuf \VGA_R[7]~output (
	.i(\vga_out|red_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_R[7]),
	.obar());
// synopsys translate_off
defparam \VGA_R[7]~output .bus_hold = "false";
defparam \VGA_R[7]~output .open_drain_output = "false";
defparam \VGA_R[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N36
cyclonev_io_obuf \VGA_B[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[0]),
	.obar());
// synopsys translate_off
defparam \VGA_B[0]~output .bus_hold = "false";
defparam \VGA_B[0]~output .open_drain_output = "false";
defparam \VGA_B[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N19
cyclonev_io_obuf \VGA_B[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[1]),
	.obar());
// synopsys translate_off
defparam \VGA_B[1]~output .bus_hold = "false";
defparam \VGA_B[1]~output .open_drain_output = "false";
defparam \VGA_B[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N2
cyclonev_io_obuf \VGA_B[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[2]),
	.obar());
// synopsys translate_off
defparam \VGA_B[2]~output .bus_hold = "false";
defparam \VGA_B[2]~output .open_drain_output = "false";
defparam \VGA_B[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N19
cyclonev_io_obuf \VGA_B[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[3]),
	.obar());
// synopsys translate_off
defparam \VGA_B[3]~output .bus_hold = "false";
defparam \VGA_B[3]~output .open_drain_output = "false";
defparam \VGA_B[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \VGA_B[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[4]),
	.obar());
// synopsys translate_off
defparam \VGA_B[4]~output .bus_hold = "false";
defparam \VGA_B[4]~output .open_drain_output = "false";
defparam \VGA_B[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N2
cyclonev_io_obuf \VGA_B[5]~output (
	.i(\vga_out|blue_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[5]),
	.obar());
// synopsys translate_off
defparam \VGA_B[5]~output .bus_hold = "false";
defparam \VGA_B[5]~output .open_drain_output = "false";
defparam \VGA_B[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y81_N19
cyclonev_io_obuf \VGA_B[6]~output (
	.i(\vga_out|blue_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[6]),
	.obar());
// synopsys translate_off
defparam \VGA_B[6]~output .bus_hold = "false";
defparam \VGA_B[6]~output .open_drain_output = "false";
defparam \VGA_B[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X32_Y81_N19
cyclonev_io_obuf \VGA_B[7]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_B[7]),
	.obar());
// synopsys translate_off
defparam \VGA_B[7]~output .bus_hold = "false";
defparam \VGA_B[7]~output .open_drain_output = "false";
defparam \VGA_B[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N19
cyclonev_io_obuf \VGA_G[0]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[0]),
	.obar());
// synopsys translate_off
defparam \VGA_G[0]~output .bus_hold = "false";
defparam \VGA_G[0]~output .open_drain_output = "false";
defparam \VGA_G[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \VGA_G[1]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[1]),
	.obar());
// synopsys translate_off
defparam \VGA_G[1]~output .bus_hold = "false";
defparam \VGA_G[1]~output .open_drain_output = "false";
defparam \VGA_G[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y81_N19
cyclonev_io_obuf \VGA_G[2]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[2]),
	.obar());
// synopsys translate_off
defparam \VGA_G[2]~output .bus_hold = "false";
defparam \VGA_G[2]~output .open_drain_output = "false";
defparam \VGA_G[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N2
cyclonev_io_obuf \VGA_G[3]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[3]),
	.obar());
// synopsys translate_off
defparam \VGA_G[3]~output .bus_hold = "false";
defparam \VGA_G[3]~output .open_drain_output = "false";
defparam \VGA_G[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N59
cyclonev_io_obuf \VGA_G[4]~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[4]),
	.obar());
// synopsys translate_off
defparam \VGA_G[4]~output .bus_hold = "false";
defparam \VGA_G[4]~output .open_drain_output = "false";
defparam \VGA_G[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X10_Y81_N42
cyclonev_io_obuf \VGA_G[5]~output (
	.i(\vga_out|green_reg [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[5]),
	.obar());
// synopsys translate_off
defparam \VGA_G[5]~output .bus_hold = "false";
defparam \VGA_G[5]~output .open_drain_output = "false";
defparam \VGA_G[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N42
cyclonev_io_obuf \VGA_G[6]~output (
	.i(\vga_out|green_reg [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[6]),
	.obar());
// synopsys translate_off
defparam \VGA_G[6]~output .bus_hold = "false";
defparam \VGA_G[6]~output .open_drain_output = "false";
defparam \VGA_G[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X18_Y81_N59
cyclonev_io_obuf \VGA_G[7]~output (
	.i(\vga_out|green_reg [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_G[7]),
	.obar());
// synopsys translate_off
defparam \VGA_G[7]~output .bus_hold = "false";
defparam \VGA_G[7]~output .open_drain_output = "false";
defparam \VGA_G[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X6_Y81_N19
cyclonev_io_obuf \VGA_BLANK_N~output (
	.i(\vga_out|blank~combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_BLANK_N),
	.obar());
// synopsys translate_off
defparam \VGA_BLANK_N~output .bus_hold = "false";
defparam \VGA_BLANK_N~output .open_drain_output = "false";
defparam \VGA_BLANK_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y81_N53
cyclonev_io_obuf \VGA_H_SYNC_N~output (
	.i(\vga_out|hysnc_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_H_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_H_SYNC_N~output .bus_hold = "false";
defparam \VGA_H_SYNC_N~output .open_drain_output = "false";
defparam \VGA_H_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N42
cyclonev_io_obuf \VGA_V_SYNC_N~output (
	.i(\vga_out|vsync_reg~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_V_SYNC_N),
	.obar());
// synopsys translate_off
defparam \VGA_V_SYNC_N~output .bus_hold = "false";
defparam \VGA_V_SYNC_N~output .open_drain_output = "false";
defparam \VGA_V_SYNC_N~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y81_N36
cyclonev_io_obuf \VGA_CLK~output (
	.i(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_CLK),
	.obar());
// synopsys translate_off
defparam \VGA_CLK~output .bus_hold = "false";
defparam \VGA_CLK~output .open_drain_output = "false";
defparam \VGA_CLK~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N36
cyclonev_io_obuf \VGA_SYNC~output (
	.i(gnd),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(VGA_SYNC),
	.obar());
// synopsys translate_off
defparam \VGA_SYNC~output .bus_hold = "false";
defparam \VGA_SYNC~output .open_drain_output = "false";
defparam \VGA_SYNC~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: PLLREFCLKSELECT_X0_Y7_N0
cyclonev_pll_refclk_select \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT (
	.adjpllin(gnd),
	.cclk(gnd),
	.coreclkin(gnd),
	.extswitch(gnd),
	.iqtxrxclkin(gnd),
	.plliqclkin(gnd),
	.rxiqclkin(gnd),
	.clkin({gnd,gnd,gnd,\CLOCK_50~input_o }),
	.refiqclk(2'b00),
	.clk0bad(),
	.clk1bad(),
	.clkout(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.extswitchbuf(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.pllclksel());
// synopsys translate_off
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_auto_clk_sw_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_edge = "both_edges";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_loss_sw_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clk_sw_dly = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_0_src = "clk_0";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_clkin_1_src = "ref_clk1";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_manu_clk_sw_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT .pll_sw_refclk_src = "clk_0";
// synopsys translate_on

// Location: FRACTIONALPLL_X0_Y1_N0
cyclonev_fractional_pll \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL (
	.coreclkfb(\pll0|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.ecnc1test(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_EXTSWITCHBUF ),
	.ecnc2test(gnd),
	.fbclkfpll(gnd),
	.lvdsfbin(gnd),
	.nresync(gnd),
	.pfden(gnd),
	.refclkin(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_REFCLK_SELECT_O_CLKOUT ),
	.shift(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdonein(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiften(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.zdb(gnd),
	.cntnen(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fbclk(\pll0|pll_inst|altera_pll_i|fboutclk_wire [0]),
	.fblvdsout(),
	.lock(),
	.mcntout(),
	.plniotribuf(),
	.shiftdoneout(),
	.tclk(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.mhi(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_MHI_bus ),
	.vcoph(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_VCOPH_bus ));
// synopsys translate_off
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .dsm_accumulator_reset_value = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .forcelock = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .mimic_fbclk_type = "gclk_far";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .nreset_invert = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .output_clock_frequency = "300.0 mhz";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_atb = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_bwctrl = 4000;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cmp_buf_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_comp = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_cp_current = 10;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ctrl_override_setting = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_dither = "disable";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_out_sel = "disable";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_dsm_reset = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_bypass = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ecn_test_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_enable = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_1 = "glb";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fbclk_mux_2 = "fb_1";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_carry_out = 32;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division = 1;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_division_string = "'0'";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_fractional_value_ready = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lf_testen = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_cfg = 25;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_lock_fltr_test = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_bypass_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_coarse_dly = "600 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_fine_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_hi_div = 6;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_in_src = "ph_mux_clk";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_lo_div = 6;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_odd_div_duty_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_ph_mux_prst = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_m_cnt_prst = 1;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_bypass_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_coarse_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_fine_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_hi_div = 1;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_lo_div = 1;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_n_cnt_odd_div_duty_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ref_buf_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_reg_boost = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_regulator_bypass = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_ripplecap_ctrl = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_slf_rst = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_mux_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_tclk_sel = "n_src";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_test_enable = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testdn_enable = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_testup_enable = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_unlock_fltr_cfg = 2;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_div = 2;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph0_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph1_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph2_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph3_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph4_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph5_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph6_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vco_ph7_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .pll_vctrl_test_voltage = 750;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .reference_clock_frequency = "50.0 mhz";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_atb = "disable";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd0g_output = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_atb = "disable";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccd1g_output = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccm1g_tap = 2;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vccr_pd = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .vcodiv_override = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLRECONFIG_X0_Y5_N0
cyclonev_pll_reconfig \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG (
	.atpgmode(gnd),
	.clk(gnd),
	.cntnen(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.fpllcsrtest(gnd),
	.iocsrclkin(gnd),
	.iocsrdatain(gnd),
	.iocsren(gnd),
	.iocsrrstn(gnd),
	.mdiodis(gnd),
	.phaseen(gnd),
	.read(gnd),
	.rstn(gnd),
	.scanen(gnd),
	.sershiftload(gnd),
	.shiftdonei(gnd),
	.updn(gnd),
	.write(gnd),
	.addr(6'b000000),
	.byteen(2'b00),
	.cntsel(5'b00000),
	.din(16'b0000000000000000),
	.mhi({\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI7 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI6 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI5 ,
\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI4 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI3 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI2 ,
\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI1 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_MHI0 }),
	.blockselect(),
	.iocsrdataout(),
	.iocsrenbuf(),
	.iocsrrstnbuf(),
	.phasedone(),
	.shift(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftenm(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFTENM ),
	.up(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.dout(),
	.dprioout(),
	.shiften(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_SHIFTEN_bus ));
// synopsys translate_off
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG .fractional_pll_index = 0;
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y5_N1
cyclonev_pll_output_counter \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN5 ),
	.tclk0(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll0|pll_inst|altera_pll_i|outclk_wire [0]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 2;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 1;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "true";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "100.0 mhz";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 5;
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 (
	.inclk(\pll0|pll_inst|altera_pll_i|outclk_wire [0]),
	.ena(vcc),
	.outclk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .clock_type = "global clock";
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .disable_mode = "low";
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .ena_register_power_up = "high";
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N0
cyclonev_lcell_comb \Add5~45 (
// Equation(s):
// \Add5~45_sumout  = SUM(( counter_address[0] ) + ( VCC ) + ( !VCC ))
// \Add5~46  = CARRY(( counter_address[0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter_address[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~45_sumout ),
	.cout(\Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \Add5~45 .extended_lut = "off";
defparam \Add5~45 .lut_mask = 64'h0000000000000F0F;
defparam \Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N42
cyclonev_lcell_comb \Selector37~0 (
// Equation(s):
// \Selector37~0_combout  = ( \uc_state.COPY_WRITE~q  & ( (!counter_rd_wr[1] & !counter_rd_wr[0]) ) ) # ( !\uc_state.COPY_WRITE~q  & ( (!counter_rd_wr[1] & (\uc_state.COPY_READ~q  & !counter_rd_wr[0])) ) )

	.dataa(gnd),
	.datab(!counter_rd_wr[1]),
	.datac(!\uc_state.COPY_READ~q ),
	.datad(!counter_rd_wr[0]),
	.datae(gnd),
	.dataf(!\uc_state.COPY_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector37~0 .extended_lut = "off";
defparam \Selector37~0 .lut_mask = 64'h0C000C00CC00CC00;
defparam \Selector37~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X2_Y0_N58
cyclonev_io_ibuf \INSTRUCTION[0]~input (
	.i(INSTRUCTION[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INSTRUCTION[0]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[0]~input .bus_hold = "false";
defparam \INSTRUCTION[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N18
cyclonev_io_ibuf \INSTRUCTION[1]~input (
	.i(INSTRUCTION[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INSTRUCTION[1]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[1]~input .bus_hold = "false";
defparam \INSTRUCTION[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X4_Y0_N1
cyclonev_io_ibuf \INSTRUCTION[2]~input (
	.i(INSTRUCTION[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\INSTRUCTION[2]~input_o ));
// synopsys translate_off
defparam \INSTRUCTION[2]~input .bus_hold = "false";
defparam \INSTRUCTION[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N1
cyclonev_io_ibuf \ENABLE~input (
	.i(ENABLE),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\ENABLE~input_o ));
// synopsys translate_off
defparam \ENABLE~input .bus_hold = "false";
defparam \ENABLE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X39_Y23_N0
cyclonev_lcell_comb \enable_ff~0 (
// Equation(s):
// \enable_ff~0_combout  = ( !\ENABLE~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\ENABLE~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\enable_ff~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \enable_ff~0 .extended_lut = "off";
defparam \enable_ff~0 .lut_mask = 64'hFFFFFFFF00000000;
defparam \enable_ff~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y23_N2
dffeas enable_ff(
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\enable_ff~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\enable_ff~q ),
	.prn(vcc));
// synopsys translate_off
defparam enable_ff.is_wysiwyg = "true";
defparam enable_ff.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N3
cyclonev_lcell_comb \Add5~41 (
// Equation(s):
// \Add5~41_sumout  = SUM(( counter_address[1] ) + ( GND ) + ( \Add5~46  ))
// \Add5~42  = CARRY(( counter_address[1] ) + ( GND ) + ( \Add5~46  ))

	.dataa(!counter_address[1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~41_sumout ),
	.cout(\Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \Add5~41 .extended_lut = "off";
defparam \Add5~41 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N18
cyclonev_lcell_comb \last_instruction[2]~0 (
// Equation(s):
// \last_instruction[2]~0_combout  = ( !\uc_state.IDLE~q  & ( !\ENABLE~input_o  & ( (!\enable_ff~q  & ((!\INSTRUCTION[0]~input_o  & ((\INSTRUCTION[1]~input_o ) # (\INSTRUCTION[2]~input_o ))) # (\INSTRUCTION[0]~input_o  & ((!\INSTRUCTION[2]~input_o ) # 
// (!\INSTRUCTION[1]~input_o ))))) ) ) )

	.dataa(!\INSTRUCTION[0]~input_o ),
	.datab(!\INSTRUCTION[2]~input_o ),
	.datac(!\enable_ff~q ),
	.datad(!\INSTRUCTION[1]~input_o ),
	.datae(!\uc_state.IDLE~q ),
	.dataf(!\ENABLE~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\last_instruction[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \last_instruction[2]~0 .extended_lut = "off";
defparam \last_instruction[2]~0 .lut_mask = 64'h70E0000000000000;
defparam \last_instruction[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N8
dffeas \last_instruction[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\INSTRUCTION[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\last_instruction[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(last_instruction[1]),
	.prn(vcc));
// synopsys translate_off
defparam \last_instruction[1] .is_wysiwyg = "true";
defparam \last_instruction[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N17
dffeas \last_instruction[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\INSTRUCTION[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\last_instruction[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(last_instruction[2]),
	.prn(vcc));
// synopsys translate_off
defparam \last_instruction[2] .is_wysiwyg = "true";
defparam \last_instruction[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N36
cyclonev_lcell_comb \Selector8~0 (
// Equation(s):
// \Selector8~0_combout  = ( \uc_state.ALGORITHM~q  & ( \uc_state.COPY_WRITE~q  & ( (\addr_control_enable~q  & !\addr_control|done~q ) ) ) ) # ( !\uc_state.ALGORITHM~q  & ( \uc_state.COPY_WRITE~q  & ( \addr_control_enable~q  ) ) ) # ( \uc_state.ALGORITHM~q  
// & ( !\uc_state.COPY_WRITE~q  & ( (!\addr_control|done~q  & (((!\uc_state.RESET~q  & !\uc_state.COPY_READ~q )) # (\addr_control_enable~q ))) ) ) ) # ( !\uc_state.ALGORITHM~q  & ( !\uc_state.COPY_WRITE~q  & ( ((!\uc_state.RESET~q  & !\uc_state.COPY_READ~q 
// )) # (\addr_control_enable~q ) ) ) )

	.dataa(!\addr_control_enable~q ),
	.datab(!\uc_state.RESET~q ),
	.datac(!\uc_state.COPY_READ~q ),
	.datad(!\addr_control|done~q ),
	.datae(!\uc_state.ALGORITHM~q ),
	.dataf(!\uc_state.COPY_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~0 .extended_lut = "off";
defparam \Selector8~0 .lut_mask = 64'hD5D5D50055555500;
defparam \Selector8~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N48
cyclonev_lcell_comb \always3~0 (
// Equation(s):
// \always3~0_combout  = ( !\INSTRUCTION[2]~input_o  & ( !\INSTRUCTION[0]~input_o  $ (!\INSTRUCTION[1]~input_o ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\INSTRUCTION[0]~input_o ),
	.datad(!\INSTRUCTION[1]~input_o ),
	.datae(gnd),
	.dataf(!\INSTRUCTION[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always3~0 .extended_lut = "off";
defparam \always3~0 .lut_mask = 64'h0FF00FF000000000;
defparam \always3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N51
cyclonev_lcell_comb \Selector8~1 (
// Equation(s):
// \Selector8~1_combout  = ( \always3~0_combout  & ( (\Selector8~0_combout  & (((!\enable_ff~q  & !\ENABLE~input_o )) # (\uc_state.IDLE~q ))) ) ) # ( !\always3~0_combout  & ( (\uc_state.IDLE~q  & \Selector8~0_combout ) ) )

	.dataa(!\enable_ff~q ),
	.datab(!\ENABLE~input_o ),
	.datac(!\uc_state.IDLE~q ),
	.datad(!\Selector8~0_combout ),
	.datae(gnd),
	.dataf(!\always3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector8~1 .extended_lut = "off";
defparam \Selector8~1 .lut_mask = 64'h000F000F008F008F;
defparam \Selector8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N53
dffeas addr_control_enable(
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam addr_control_enable.is_wysiwyg = "true";
defparam addr_control_enable.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N30
cyclonev_lcell_comb \addr_control|Mux0~2 (
// Equation(s):
// \addr_control|Mux0~2_combout  = ( \addr_control|state [0] & ( (last_instruction[2] & (\addr_control_enable~q  & !\addr_control|state [1])) ) ) # ( !\addr_control|state [0] & ( ((last_instruction[2] & \addr_control_enable~q )) # (\addr_control|state [1]) ) 
// )

	.dataa(!last_instruction[2]),
	.datab(!\addr_control_enable~q ),
	.datac(!\addr_control|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux0~2 .extended_lut = "off";
defparam \addr_control|Mux0~2 .lut_mask = 64'h1F1F1F1F10101010;
defparam \addr_control|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N48
cyclonev_lcell_comb \addr_control|has_alg_on_exec~0 (
// Equation(s):
// \addr_control|has_alg_on_exec~0_combout  = ( \addr_control|has_alg_on_exec~q  & ( \addr_control|state [1] ) ) # ( !\addr_control|has_alg_on_exec~q  & ( \addr_control|state [1] & ( (\addr_control|state [0] & !\addr_control|state [2]) ) ) ) # ( 
// \addr_control|has_alg_on_exec~q  & ( !\addr_control|state [1] & ( (\addr_control|state [2]) # (\addr_control|state [0]) ) ) )

	.dataa(!\addr_control|state [0]),
	.datab(gnd),
	.datac(!\addr_control|state [2]),
	.datad(gnd),
	.datae(!\addr_control|has_alg_on_exec~q ),
	.dataf(!\addr_control|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|has_alg_on_exec~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|has_alg_on_exec~0 .extended_lut = "off";
defparam \addr_control|has_alg_on_exec~0 .lut_mask = 64'h00005F5F5050FFFF;
defparam \addr_control|has_alg_on_exec~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N50
dffeas \addr_control|has_alg_on_exec (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|has_alg_on_exec~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|has_alg_on_exec~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|has_alg_on_exec .is_wysiwyg = "true";
defparam \addr_control|has_alg_on_exec .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N57
cyclonev_lcell_comb \addr_control|current_operation_step~11 (
// Equation(s):
// \addr_control|current_operation_step~11_combout  = ( \addr_control|current_operation_step.000~q  & ( \addr_control|current_operation_step.011~q  & ( (!\addr_control|state [1]) # ((!\addr_control|state [0]) # (\addr_control|state [2])) ) ) ) # ( 
// \addr_control|current_operation_step.000~q  & ( !\addr_control|current_operation_step.011~q  & ( (!\addr_control|state [1]) # (((!\addr_control|state [0]) # (\addr_control|has_alg_on_exec~q )) # (\addr_control|state [2])) ) ) ) # ( 
// !\addr_control|current_operation_step.000~q  & ( !\addr_control|current_operation_step.011~q  & ( (\addr_control|state [1] & (!\addr_control|state [2] & (\addr_control|state [0] & \addr_control|has_alg_on_exec~q ))) ) ) )

	.dataa(!\addr_control|state [1]),
	.datab(!\addr_control|state [2]),
	.datac(!\addr_control|state [0]),
	.datad(!\addr_control|has_alg_on_exec~q ),
	.datae(!\addr_control|current_operation_step.000~q ),
	.dataf(!\addr_control|current_operation_step.011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|current_operation_step~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|current_operation_step~11 .extended_lut = "off";
defparam \addr_control|current_operation_step~11 .lut_mask = 64'h0004FBFF0000FBFB;
defparam \addr_control|current_operation_step~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N58
dffeas \addr_control|current_operation_step.000 (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|current_operation_step~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|current_operation_step.000~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|current_operation_step.000 .is_wysiwyg = "true";
defparam \addr_control|current_operation_step.000 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N54
cyclonev_lcell_comb \addr_control|current_operation_step~9 (
// Equation(s):
// \addr_control|current_operation_step~9_combout  = ( \addr_control|current_operation_step.010~q  & ( \addr_control|current_operation_step.000~q  & ( (!\addr_control|state [1]) # ((!\addr_control|state [0]) # (\addr_control|state [2])) ) ) ) # ( 
// \addr_control|current_operation_step.010~q  & ( !\addr_control|current_operation_step.000~q  & ( (!\addr_control|state [1]) # (((!\addr_control|state [0]) # (\addr_control|has_alg_on_exec~q )) # (\addr_control|state [2])) ) ) ) # ( 
// !\addr_control|current_operation_step.010~q  & ( !\addr_control|current_operation_step.000~q  & ( (\addr_control|state [1] & (!\addr_control|state [2] & (\addr_control|has_alg_on_exec~q  & \addr_control|state [0]))) ) ) )

	.dataa(!\addr_control|state [1]),
	.datab(!\addr_control|state [2]),
	.datac(!\addr_control|has_alg_on_exec~q ),
	.datad(!\addr_control|state [0]),
	.datae(!\addr_control|current_operation_step.010~q ),
	.dataf(!\addr_control|current_operation_step.000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|current_operation_step~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|current_operation_step~9 .extended_lut = "off";
defparam \addr_control|current_operation_step~9 .lut_mask = 64'h0004FFBF0000FFBB;
defparam \addr_control|current_operation_step~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N55
dffeas \addr_control|current_operation_step.010 (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|current_operation_step~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|current_operation_step.010~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|current_operation_step.010 .is_wysiwyg = "true";
defparam \addr_control|current_operation_step.010 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N18
cyclonev_lcell_comb \addr_control|current_operation_step~10 (
// Equation(s):
// \addr_control|current_operation_step~10_combout  = ( \addr_control|current_operation_step.011~q  & ( \addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [1]) # ((!\addr_control|state [0]) # ((\addr_control|current_operation_step.010~q ) # 
// (\addr_control|state [2]))) ) ) ) # ( !\addr_control|current_operation_step.011~q  & ( \addr_control|has_alg_on_exec~q  & ( (\addr_control|state [1] & (\addr_control|state [0] & (!\addr_control|state [2] & \addr_control|current_operation_step.010~q ))) ) 
// ) ) # ( \addr_control|current_operation_step.011~q  & ( !\addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [1]) # ((!\addr_control|state [0]) # (\addr_control|state [2])) ) ) )

	.dataa(!\addr_control|state [1]),
	.datab(!\addr_control|state [0]),
	.datac(!\addr_control|state [2]),
	.datad(!\addr_control|current_operation_step.010~q ),
	.datae(!\addr_control|current_operation_step.011~q ),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|current_operation_step~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|current_operation_step~10 .extended_lut = "off";
defparam \addr_control|current_operation_step~10 .lut_mask = 64'h0000EFEF0010EFFF;
defparam \addr_control|current_operation_step~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N19
dffeas \addr_control|current_operation_step.011 (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|current_operation_step~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|current_operation_step.011~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|current_operation_step.011 .is_wysiwyg = "true";
defparam \addr_control|current_operation_step.011 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N42
cyclonev_lcell_comb \addr_control|Mux0~1 (
// Equation(s):
// \addr_control|Mux0~1_combout  = ( \addr_control|current_operation_step.011~q  & ( \addr_control|state [1] ) ) # ( !\addr_control|current_operation_step.011~q  & ( (\addr_control|state [1] & ((!\addr_control|has_alg_on_exec~q ) # (\addr_control|state 
// [2]))) ) )

	.dataa(gnd),
	.datab(!\addr_control|has_alg_on_exec~q ),
	.datac(!\addr_control|state [1]),
	.datad(!\addr_control|state [2]),
	.datae(gnd),
	.dataf(!\addr_control|current_operation_step.011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux0~1 .extended_lut = "off";
defparam \addr_control|Mux0~1 .lut_mask = 64'h0C0F0C0F0F0F0F0F;
defparam \addr_control|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N27
cyclonev_lcell_comb \addr_control|algorithm_current_step[8]~0 (
// Equation(s):
// \addr_control|algorithm_current_step[8]~0_combout  = ( \addr_control|state [1] & ( (\addr_control|state [0] & (!\addr_control|state [2] & ((!\addr_control|has_alg_on_exec~q ) # (\addr_control|current_operation_step.010~q )))) ) )

	.dataa(!\addr_control|has_alg_on_exec~q ),
	.datab(!\addr_control|state [0]),
	.datac(!\addr_control|current_operation_step.010~q ),
	.datad(!\addr_control|state [2]),
	.datae(gnd),
	.dataf(!\addr_control|state [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|algorithm_current_step[8]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|algorithm_current_step[8]~0 .extended_lut = "off";
defparam \addr_control|algorithm_current_step[8]~0 .lut_mask = 64'h0000000023002300;
defparam \addr_control|algorithm_current_step[8]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N47
dffeas \addr_control|algorithm_current_step[15] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add5~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|algorithm_current_step[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_current_step [15]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_current_step[15] .is_wysiwyg = "true";
defparam \addr_control|algorithm_current_step[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N0
cyclonev_lcell_comb \addr_control|Add5~65 (
// Equation(s):
// \addr_control|Add5~65_sumout  = SUM(( \addr_control|algorithm_current_step [0] ) + ( VCC ) + ( !VCC ))
// \addr_control|Add5~66  = CARRY(( \addr_control|algorithm_current_step [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|algorithm_current_step [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~65_sumout ),
	.cout(\addr_control|Add5~66 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~65 .extended_lut = "off";
defparam \addr_control|Add5~65 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add5~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N2
dffeas \addr_control|algorithm_current_step[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add5~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|algorithm_current_step[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_current_step [0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_current_step[0] .is_wysiwyg = "true";
defparam \addr_control|algorithm_current_step[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N3
cyclonev_lcell_comb \addr_control|Add5~61 (
// Equation(s):
// \addr_control|Add5~61_sumout  = SUM(( \addr_control|algorithm_current_step [1] ) + ( GND ) + ( \addr_control|Add5~66  ))
// \addr_control|Add5~62  = CARRY(( \addr_control|algorithm_current_step [1] ) + ( GND ) + ( \addr_control|Add5~66  ))

	.dataa(!\addr_control|algorithm_current_step [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~61_sumout ),
	.cout(\addr_control|Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~61 .extended_lut = "off";
defparam \addr_control|Add5~61 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N5
dffeas \addr_control|algorithm_current_step[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add5~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|algorithm_current_step[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_current_step [1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_current_step[1] .is_wysiwyg = "true";
defparam \addr_control|algorithm_current_step[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N6
cyclonev_lcell_comb \addr_control|Add5~57 (
// Equation(s):
// \addr_control|Add5~57_sumout  = SUM(( \addr_control|algorithm_current_step [2] ) + ( GND ) + ( \addr_control|Add5~62  ))
// \addr_control|Add5~58  = CARRY(( \addr_control|algorithm_current_step [2] ) + ( GND ) + ( \addr_control|Add5~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|algorithm_current_step [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~57_sumout ),
	.cout(\addr_control|Add5~58 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~57 .extended_lut = "off";
defparam \addr_control|Add5~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N7
dffeas \addr_control|algorithm_current_step[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add5~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|algorithm_current_step[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_current_step [2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_current_step[2] .is_wysiwyg = "true";
defparam \addr_control|algorithm_current_step[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N9
cyclonev_lcell_comb \addr_control|Add5~53 (
// Equation(s):
// \addr_control|Add5~53_sumout  = SUM(( \addr_control|algorithm_current_step [3] ) + ( GND ) + ( \addr_control|Add5~58  ))
// \addr_control|Add5~54  = CARRY(( \addr_control|algorithm_current_step [3] ) + ( GND ) + ( \addr_control|Add5~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|algorithm_current_step [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~53_sumout ),
	.cout(\addr_control|Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~53 .extended_lut = "off";
defparam \addr_control|Add5~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N11
dffeas \addr_control|algorithm_current_step[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add5~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|algorithm_current_step[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_current_step [3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_current_step[3] .is_wysiwyg = "true";
defparam \addr_control|algorithm_current_step[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N12
cyclonev_lcell_comb \addr_control|Add5~49 (
// Equation(s):
// \addr_control|Add5~49_sumout  = SUM(( \addr_control|algorithm_current_step [4] ) + ( GND ) + ( \addr_control|Add5~54  ))
// \addr_control|Add5~50  = CARRY(( \addr_control|algorithm_current_step [4] ) + ( GND ) + ( \addr_control|Add5~54  ))

	.dataa(gnd),
	.datab(!\addr_control|algorithm_current_step [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~49_sumout ),
	.cout(\addr_control|Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~49 .extended_lut = "off";
defparam \addr_control|Add5~49 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N14
dffeas \addr_control|algorithm_current_step[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add5~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|algorithm_current_step[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_current_step [4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_current_step[4] .is_wysiwyg = "true";
defparam \addr_control|algorithm_current_step[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N15
cyclonev_lcell_comb \addr_control|Add5~45 (
// Equation(s):
// \addr_control|Add5~45_sumout  = SUM(( \addr_control|algorithm_current_step [5] ) + ( GND ) + ( \addr_control|Add5~50  ))
// \addr_control|Add5~46  = CARRY(( \addr_control|algorithm_current_step [5] ) + ( GND ) + ( \addr_control|Add5~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|algorithm_current_step [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~45_sumout ),
	.cout(\addr_control|Add5~46 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~45 .extended_lut = "off";
defparam \addr_control|Add5~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add5~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N17
dffeas \addr_control|algorithm_current_step[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add5~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|algorithm_current_step[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_current_step [5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_current_step[5] .is_wysiwyg = "true";
defparam \addr_control|algorithm_current_step[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N18
cyclonev_lcell_comb \addr_control|Add5~41 (
// Equation(s):
// \addr_control|Add5~41_sumout  = SUM(( \addr_control|algorithm_current_step [6] ) + ( GND ) + ( \addr_control|Add5~46  ))
// \addr_control|Add5~42  = CARRY(( \addr_control|algorithm_current_step [6] ) + ( GND ) + ( \addr_control|Add5~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|algorithm_current_step [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~41_sumout ),
	.cout(\addr_control|Add5~42 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~41 .extended_lut = "off";
defparam \addr_control|Add5~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add5~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N20
dffeas \addr_control|algorithm_current_step[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add5~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|algorithm_current_step[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_current_step [6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_current_step[6] .is_wysiwyg = "true";
defparam \addr_control|algorithm_current_step[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N21
cyclonev_lcell_comb \addr_control|Add5~37 (
// Equation(s):
// \addr_control|Add5~37_sumout  = SUM(( \addr_control|algorithm_current_step [7] ) + ( GND ) + ( \addr_control|Add5~42  ))
// \addr_control|Add5~38  = CARRY(( \addr_control|algorithm_current_step [7] ) + ( GND ) + ( \addr_control|Add5~42  ))

	.dataa(!\addr_control|algorithm_current_step [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~37_sumout ),
	.cout(\addr_control|Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~37 .extended_lut = "off";
defparam \addr_control|Add5~37 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N23
dffeas \addr_control|algorithm_current_step[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add5~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|algorithm_current_step[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_current_step [7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_current_step[7] .is_wysiwyg = "true";
defparam \addr_control|algorithm_current_step[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N24
cyclonev_lcell_comb \addr_control|Add5~21 (
// Equation(s):
// \addr_control|Add5~21_sumout  = SUM(( \addr_control|algorithm_current_step [8] ) + ( GND ) + ( \addr_control|Add5~38  ))
// \addr_control|Add5~22  = CARRY(( \addr_control|algorithm_current_step [8] ) + ( GND ) + ( \addr_control|Add5~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|algorithm_current_step [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~21_sumout ),
	.cout(\addr_control|Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~21 .extended_lut = "off";
defparam \addr_control|Add5~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N26
dffeas \addr_control|algorithm_current_step[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add5~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|algorithm_current_step[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_current_step [8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_current_step[8] .is_wysiwyg = "true";
defparam \addr_control|algorithm_current_step[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N27
cyclonev_lcell_comb \addr_control|Add5~25 (
// Equation(s):
// \addr_control|Add5~25_sumout  = SUM(( \addr_control|algorithm_current_step [9] ) + ( GND ) + ( \addr_control|Add5~22  ))
// \addr_control|Add5~26  = CARRY(( \addr_control|algorithm_current_step [9] ) + ( GND ) + ( \addr_control|Add5~22  ))

	.dataa(!\addr_control|algorithm_current_step [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~25_sumout ),
	.cout(\addr_control|Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~25 .extended_lut = "off";
defparam \addr_control|Add5~25 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N29
dffeas \addr_control|algorithm_current_step[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add5~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|algorithm_current_step[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_current_step [9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_current_step[9] .is_wysiwyg = "true";
defparam \addr_control|algorithm_current_step[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N30
cyclonev_lcell_comb \addr_control|Add5~17 (
// Equation(s):
// \addr_control|Add5~17_sumout  = SUM(( \addr_control|algorithm_current_step [10] ) + ( GND ) + ( \addr_control|Add5~26  ))
// \addr_control|Add5~18  = CARRY(( \addr_control|algorithm_current_step [10] ) + ( GND ) + ( \addr_control|Add5~26  ))

	.dataa(gnd),
	.datab(!\addr_control|algorithm_current_step [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~17_sumout ),
	.cout(\addr_control|Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~17 .extended_lut = "off";
defparam \addr_control|Add5~17 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N32
dffeas \addr_control|algorithm_current_step[10] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add5~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|algorithm_current_step[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_current_step [10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_current_step[10] .is_wysiwyg = "true";
defparam \addr_control|algorithm_current_step[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N33
cyclonev_lcell_comb \addr_control|Add5~13 (
// Equation(s):
// \addr_control|Add5~13_sumout  = SUM(( \addr_control|algorithm_current_step [11] ) + ( GND ) + ( \addr_control|Add5~18  ))
// \addr_control|Add5~14  = CARRY(( \addr_control|algorithm_current_step [11] ) + ( GND ) + ( \addr_control|Add5~18  ))

	.dataa(!\addr_control|algorithm_current_step [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~13_sumout ),
	.cout(\addr_control|Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~13 .extended_lut = "off";
defparam \addr_control|Add5~13 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N35
dffeas \addr_control|algorithm_current_step[11] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add5~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|algorithm_current_step[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_current_step [11]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_current_step[11] .is_wysiwyg = "true";
defparam \addr_control|algorithm_current_step[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N36
cyclonev_lcell_comb \addr_control|Add5~9 (
// Equation(s):
// \addr_control|Add5~9_sumout  = SUM(( \addr_control|algorithm_current_step [12] ) + ( GND ) + ( \addr_control|Add5~14  ))
// \addr_control|Add5~10  = CARRY(( \addr_control|algorithm_current_step [12] ) + ( GND ) + ( \addr_control|Add5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|algorithm_current_step [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~9_sumout ),
	.cout(\addr_control|Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~9 .extended_lut = "off";
defparam \addr_control|Add5~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N38
dffeas \addr_control|algorithm_current_step[12] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add5~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|algorithm_current_step[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_current_step [12]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_current_step[12] .is_wysiwyg = "true";
defparam \addr_control|algorithm_current_step[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N39
cyclonev_lcell_comb \addr_control|Add5~5 (
// Equation(s):
// \addr_control|Add5~5_sumout  = SUM(( \addr_control|algorithm_current_step [13] ) + ( GND ) + ( \addr_control|Add5~10  ))
// \addr_control|Add5~6  = CARRY(( \addr_control|algorithm_current_step [13] ) + ( GND ) + ( \addr_control|Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|algorithm_current_step [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~5_sumout ),
	.cout(\addr_control|Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~5 .extended_lut = "off";
defparam \addr_control|Add5~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N41
dffeas \addr_control|algorithm_current_step[13] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|algorithm_current_step[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_current_step [13]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_current_step[13] .is_wysiwyg = "true";
defparam \addr_control|algorithm_current_step[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N42
cyclonev_lcell_comb \addr_control|Add5~1 (
// Equation(s):
// \addr_control|Add5~1_sumout  = SUM(( \addr_control|algorithm_current_step [14] ) + ( GND ) + ( \addr_control|Add5~6  ))
// \addr_control|Add5~2  = CARRY(( \addr_control|algorithm_current_step [14] ) + ( GND ) + ( \addr_control|Add5~6  ))

	.dataa(gnd),
	.datab(!\addr_control|algorithm_current_step [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~1_sumout ),
	.cout(\addr_control|Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~1 .extended_lut = "off";
defparam \addr_control|Add5~1 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N44
dffeas \addr_control|algorithm_current_step[14] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add5~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|algorithm_current_step[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_current_step [14]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_current_step[14] .is_wysiwyg = "true";
defparam \addr_control|algorithm_current_step[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N45
cyclonev_lcell_comb \addr_control|Add5~33 (
// Equation(s):
// \addr_control|Add5~33_sumout  = SUM(( \addr_control|algorithm_current_step [15] ) + ( GND ) + ( \addr_control|Add5~2  ))
// \addr_control|Add5~34  = CARRY(( \addr_control|algorithm_current_step [15] ) + ( GND ) + ( \addr_control|Add5~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|algorithm_current_step [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~33_sumout ),
	.cout(\addr_control|Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~33 .extended_lut = "off";
defparam \addr_control|Add5~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N46
dffeas \addr_control|algorithm_current_step[15]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add5~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|algorithm_current_step[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_current_step[15]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_current_step[15]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|algorithm_current_step[15]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N50
dffeas \addr_control|algorithm_current_step[16] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add5~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|algorithm_current_step[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_current_step [16]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_current_step[16] .is_wysiwyg = "true";
defparam \addr_control|algorithm_current_step[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N48
cyclonev_lcell_comb \addr_control|Add5~29 (
// Equation(s):
// \addr_control|Add5~29_sumout  = SUM(( \addr_control|algorithm_current_step [16] ) + ( GND ) + ( \addr_control|Add5~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|algorithm_current_step [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add5~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add5~29 .extended_lut = "off";
defparam \addr_control|Add5~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y22_N49
dffeas \addr_control|algorithm_current_step[16]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add5~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|algorithm_current_step[8]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|algorithm_current_step[16]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|algorithm_current_step[16]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|algorithm_current_step[16]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N45
cyclonev_lcell_comb \addr_control|LessThan0~1 (
// Equation(s):
// \addr_control|LessThan0~1_combout  = ( !\addr_control|algorithm_current_step[16]~DUPLICATE_q  & ( !\addr_control|algorithm_current_step[15]~DUPLICATE_q  ) )

	.dataa(!\addr_control|algorithm_current_step[15]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|algorithm_current_step[16]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|LessThan0~1 .extended_lut = "off";
defparam \addr_control|LessThan0~1 .lut_mask = 64'hAAAAAAAA00000000;
defparam \addr_control|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y22_N54
cyclonev_lcell_comb \addr_control|LessThan0~0 (
// Equation(s):
// \addr_control|LessThan0~0_combout  = ( !\addr_control|algorithm_current_step [12] & ( \addr_control|algorithm_current_step [11] & ( (!\addr_control|algorithm_current_step [10] & (!\addr_control|algorithm_current_step [13] & 
// ((!\addr_control|algorithm_current_step [8]) # (!\addr_control|algorithm_current_step [9])))) ) ) ) # ( !\addr_control|algorithm_current_step [12] & ( !\addr_control|algorithm_current_step [11] & ( !\addr_control|algorithm_current_step [13] ) ) )

	.dataa(!\addr_control|algorithm_current_step [8]),
	.datab(!\addr_control|algorithm_current_step [10]),
	.datac(!\addr_control|algorithm_current_step [9]),
	.datad(!\addr_control|algorithm_current_step [13]),
	.datae(!\addr_control|algorithm_current_step [12]),
	.dataf(!\addr_control|algorithm_current_step [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|LessThan0~0 .extended_lut = "off";
defparam \addr_control|LessThan0~0 .lut_mask = 64'hFF000000C8000000;
defparam \addr_control|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N33
cyclonev_lcell_comb \addr_control|Mux0~0 (
// Equation(s):
// \addr_control|Mux0~0_combout  = ( \addr_control|algorithm_current_step [14] & ( (last_instruction[2] & (\addr_control|LessThan0~1_combout  & \addr_control|LessThan0~0_combout )) ) ) # ( !\addr_control|algorithm_current_step [14] & ( (last_instruction[2] & 
// \addr_control|LessThan0~1_combout ) ) )

	.dataa(!last_instruction[2]),
	.datab(gnd),
	.datac(!\addr_control|LessThan0~1_combout ),
	.datad(!\addr_control|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\addr_control|algorithm_current_step [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux0~0 .extended_lut = "off";
defparam \addr_control|Mux0~0 .lut_mask = 64'h0505050500050005;
defparam \addr_control|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N24
cyclonev_lcell_comb \addr_control|Mux0~3 (
// Equation(s):
// \addr_control|Mux0~3_combout  = ( \addr_control|state [2] & ( \addr_control|state [0] & ( ((!\addr_control|Mux0~1_combout ) # ((!\addr_control|wr_wait_counter [0]) # (\addr_control|Mux0~0_combout ))) # (\addr_control|Mux0~2_combout ) ) ) ) # ( 
// !\addr_control|state [2] & ( \addr_control|state [0] & ( (!\addr_control|Mux0~1_combout ) # (\addr_control|Mux0~2_combout ) ) ) ) # ( \addr_control|state [2] & ( !\addr_control|state [0] ) ) # ( !\addr_control|state [2] & ( !\addr_control|state [0] & ( 
// \addr_control|Mux0~2_combout  ) ) )

	.dataa(!\addr_control|Mux0~2_combout ),
	.datab(!\addr_control|Mux0~1_combout ),
	.datac(!\addr_control|Mux0~0_combout ),
	.datad(!\addr_control|wr_wait_counter [0]),
	.datae(!\addr_control|state [2]),
	.dataf(!\addr_control|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux0~3 .extended_lut = "off";
defparam \addr_control|Mux0~3 .lut_mask = 64'h5555FFFFDDDDFFDF;
defparam \addr_control|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N26
dffeas \addr_control|state[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|state [2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|state[2] .is_wysiwyg = "true";
defparam \addr_control|state[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y24_N32
dffeas \last_instruction[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\INSTRUCTION[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\last_instruction[2]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(last_instruction[0]),
	.prn(vcc));
// synopsys translate_off
defparam \last_instruction[0] .is_wysiwyg = "true";
defparam \last_instruction[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N6
cyclonev_lcell_comb \addr_control|state[0]~0 (
// Equation(s):
// \addr_control|state[0]~0_combout  = ( last_instruction[1] & ( \addr_control|algorithm_current_step [14] & ( (\addr_control|LessThan0~0_combout  & (\addr_control|LessThan0~1_combout  & ((last_instruction[0]) # (last_instruction[2])))) ) ) ) # ( 
// !last_instruction[1] & ( \addr_control|algorithm_current_step [14] & ( (\addr_control|LessThan0~0_combout  & (\addr_control|LessThan0~1_combout  & ((!last_instruction[0]) # (last_instruction[2])))) ) ) ) # ( last_instruction[1] & ( 
// !\addr_control|algorithm_current_step [14] & ( (\addr_control|LessThan0~1_combout  & ((last_instruction[0]) # (last_instruction[2]))) ) ) ) # ( !last_instruction[1] & ( !\addr_control|algorithm_current_step [14] & ( (\addr_control|LessThan0~1_combout  & 
// ((!last_instruction[0]) # (last_instruction[2]))) ) ) )

	.dataa(!\addr_control|LessThan0~0_combout ),
	.datab(!\addr_control|LessThan0~1_combout ),
	.datac(!last_instruction[2]),
	.datad(!last_instruction[0]),
	.datae(!last_instruction[1]),
	.dataf(!\addr_control|algorithm_current_step [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|state[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|state[0]~0 .extended_lut = "off";
defparam \addr_control|state[0]~0 .lut_mask = 64'h3303033311010111;
defparam \addr_control|state[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N15
cyclonev_lcell_comb \addr_control|wr_wait_counter[0]~0 (
// Equation(s):
// \addr_control|wr_wait_counter[0]~0_combout  = ( \addr_control|wr_wait_counter [0] & ( \addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [1] & (((!\addr_control|state [0])) # (\addr_control|state [2]))) # (\addr_control|state [1] & 
// (\addr_control|state [2] & ((!\addr_control|state [0]) # (\addr_control|state[0]~0_combout )))) ) ) ) # ( !\addr_control|wr_wait_counter [0] & ( \addr_control|has_alg_on_exec~q  & ( (\addr_control|state [1] & (\addr_control|state [2] & \addr_control|state 
// [0])) ) ) ) # ( \addr_control|wr_wait_counter [0] & ( !\addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [2] & (!\addr_control|state [1] $ ((\addr_control|state [0])))) # (\addr_control|state [2] & ((!\addr_control|state [1]) # 
// ((!\addr_control|state [0]) # (\addr_control|state[0]~0_combout )))) ) ) ) # ( !\addr_control|wr_wait_counter [0] & ( !\addr_control|has_alg_on_exec~q  & ( (\addr_control|state [1] & (\addr_control|state [2] & \addr_control|state [0])) ) ) )

	.dataa(!\addr_control|state [1]),
	.datab(!\addr_control|state [2]),
	.datac(!\addr_control|state [0]),
	.datad(!\addr_control|state[0]~0_combout ),
	.datae(!\addr_control|wr_wait_counter [0]),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|wr_wait_counter[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|wr_wait_counter[0]~0 .extended_lut = "off";
defparam \addr_control|wr_wait_counter[0]~0 .lut_mask = 64'h0101B6B70101B2B3;
defparam \addr_control|wr_wait_counter[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N16
dffeas \addr_control|wr_wait_counter[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|wr_wait_counter[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|wr_wait_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|wr_wait_counter[0] .is_wysiwyg = "true";
defparam \addr_control|wr_wait_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N0
cyclonev_lcell_comb \addr_control|Mux1~0 (
// Equation(s):
// \addr_control|Mux1~0_combout  = ( !\addr_control|state [2] & ( (((last_instruction[1] & (\addr_control_enable~q ))) # (\addr_control|state [0])) # (\addr_control|state [1]) ) ) # ( \addr_control|state [2] & ( (\addr_control|state [1] & 
// ((!\addr_control|wr_wait_counter [0]) # ((!\addr_control|state [0]) # ((last_instruction[1] & \addr_control|state[0]~0_combout ))))) ) )

	.dataa(!\addr_control|state [1]),
	.datab(!last_instruction[1]),
	.datac(!\addr_control|wr_wait_counter [0]),
	.datad(!\addr_control|state [0]),
	.datae(!\addr_control|state [2]),
	.dataf(!\addr_control|state[0]~0_combout ),
	.datag(!\addr_control_enable~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux1~0 .extended_lut = "on";
defparam \addr_control|Mux1~0 .lut_mask = 64'h57FF555057FF5551;
defparam \addr_control|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N2
dffeas \addr_control|state[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|state[1] .is_wysiwyg = "true";
defparam \addr_control|state[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N36
cyclonev_lcell_comb \addr_control|Mux2~0 (
// Equation(s):
// \addr_control|Mux2~0_combout  = ( !\addr_control|state [2] & ( (((last_instruction[0] & (\addr_control_enable~q ))) # (\addr_control|state [0])) # (\addr_control|state [1]) ) ) # ( \addr_control|state [2] & ( (\addr_control|state [0] & 
// ((!\addr_control|state [1]) # ((!\addr_control|wr_wait_counter [0]) # ((last_instruction[0] & \addr_control|state[0]~0_combout ))))) ) )

	.dataa(!\addr_control|state [1]),
	.datab(!last_instruction[0]),
	.datac(!\addr_control|wr_wait_counter [0]),
	.datad(!\addr_control|state [0]),
	.datae(!\addr_control|state [2]),
	.dataf(!\addr_control|state[0]~0_combout ),
	.datag(!\addr_control_enable~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux2~0 .extended_lut = "on";
defparam \addr_control|Mux2~0 .lut_mask = 64'h57FF00FA57FF00FB;
defparam \addr_control|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N38
dffeas \addr_control|state[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|state[0] .is_wysiwyg = "true";
defparam \addr_control|state[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N57
cyclonev_lcell_comb \addr_control|Mux6~1 (
// Equation(s):
// \addr_control|Mux6~1_combout  = ( \addr_control|wr_wait_counter [0] & ( \addr_control|state [2] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\addr_control|state [2]),
	.datae(gnd),
	.dataf(!\addr_control|wr_wait_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux6~1 .extended_lut = "off";
defparam \addr_control|Mux6~1 .lut_mask = 64'h0000000000FF00FF;
defparam \addr_control|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N18
cyclonev_lcell_comb \addr_control|Mux6~2 (
// Equation(s):
// \addr_control|Mux6~2_combout  = ( \addr_control_enable~q  & ( (\addr_control|done~q  & \addr_control|state [2]) ) ) # ( !\addr_control_enable~q  & ( (!\addr_control|state [2] & (!\addr_control|state [1] & ((!\addr_control|state [0])))) # 
// (\addr_control|state [2] & (((\addr_control|done~q )))) ) )

	.dataa(!\addr_control|state [1]),
	.datab(!\addr_control|done~q ),
	.datac(!\addr_control|state [0]),
	.datad(!\addr_control|state [2]),
	.datae(gnd),
	.dataf(!\addr_control_enable~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux6~2 .extended_lut = "off";
defparam \addr_control|Mux6~2 .lut_mask = 64'hA033A03300330033;
defparam \addr_control|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N21
cyclonev_lcell_comb \addr_control|Mux6~0 (
// Equation(s):
// \addr_control|Mux6~0_combout  = ( \addr_control|current_operation_step.010~q  & ( (\addr_control|done~q  & !\addr_control|has_alg_on_exec~q ) ) ) # ( !\addr_control|current_operation_step.010~q  & ( \addr_control|done~q  ) )

	.dataa(gnd),
	.datab(!\addr_control|done~q ),
	.datac(!\addr_control|has_alg_on_exec~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|current_operation_step.010~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux6~0 .extended_lut = "off";
defparam \addr_control|Mux6~0 .lut_mask = 64'h3333333330303030;
defparam \addr_control|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N12
cyclonev_lcell_comb \addr_control|Mux6~3 (
// Equation(s):
// \addr_control|Mux6~3_combout  = ( \addr_control|state[0]~0_combout  & ( \addr_control|Mux6~0_combout  & ( ((\addr_control|state [0] & \addr_control|state [1])) # (\addr_control|Mux6~2_combout ) ) ) ) # ( !\addr_control|state[0]~0_combout  & ( 
// \addr_control|Mux6~0_combout  & ( ((\addr_control|state [0] & \addr_control|state [1])) # (\addr_control|Mux6~2_combout ) ) ) ) # ( \addr_control|state[0]~0_combout  & ( !\addr_control|Mux6~0_combout  & ( \addr_control|Mux6~2_combout  ) ) ) # ( 
// !\addr_control|state[0]~0_combout  & ( !\addr_control|Mux6~0_combout  & ( ((\addr_control|state [0] & (\addr_control|Mux6~1_combout  & \addr_control|state [1]))) # (\addr_control|Mux6~2_combout ) ) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|Mux6~1_combout ),
	.datac(!\addr_control|state [1]),
	.datad(!\addr_control|Mux6~2_combout ),
	.datae(!\addr_control|state[0]~0_combout ),
	.dataf(!\addr_control|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux6~3 .extended_lut = "off";
defparam \addr_control|Mux6~3 .lut_mask = 64'h01FF00FF05FF05FF;
defparam \addr_control|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N13
dffeas \addr_control|done (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux6~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|done .is_wysiwyg = "true";
defparam \addr_control|done .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N30
cyclonev_lcell_comb \counter_address[12]~0 (
// Equation(s):
// \counter_address[12]~0_combout  = ( !\uc_state.ALGORITHM~q  & ( \INSTRUCTION[2]~input_o  & ( (!\enable_ff~q  & (!\ENABLE~input_o  & ((!\INSTRUCTION[0]~input_o ) # (!\INSTRUCTION[1]~input_o )))) ) ) ) # ( !\uc_state.ALGORITHM~q  & ( 
// !\INSTRUCTION[2]~input_o  & ( (!\enable_ff~q  & (!\ENABLE~input_o  & (\INSTRUCTION[0]~input_o  & \INSTRUCTION[1]~input_o ))) ) ) )

	.dataa(!\enable_ff~q ),
	.datab(!\ENABLE~input_o ),
	.datac(!\INSTRUCTION[0]~input_o ),
	.datad(!\INSTRUCTION[1]~input_o ),
	.datae(!\uc_state.ALGORITHM~q ),
	.dataf(!\INSTRUCTION[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter_address[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter_address[12]~0 .extended_lut = "off";
defparam \counter_address[12]~0 .lut_mask = 64'h0008000088800000;
defparam \counter_address[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N0
cyclonev_lcell_comb \counter_address[12]~1 (
// Equation(s):
// \counter_address[12]~1_combout  = ( \uc_state.ALGORITHM~q  & ( (((!\uc_state.IDLE~q  & \counter_address[12]~0_combout )) # (\addr_control|done~q )) # (\Selector13~2_combout ) ) ) # ( !\uc_state.ALGORITHM~q  & ( ((!\uc_state.IDLE~q  & 
// \counter_address[12]~0_combout )) # (\Selector13~2_combout ) ) )

	.dataa(!\uc_state.IDLE~q ),
	.datab(!\Selector13~2_combout ),
	.datac(!\addr_control|done~q ),
	.datad(!\counter_address[12]~0_combout ),
	.datae(gnd),
	.dataf(!\uc_state.ALGORITHM~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter_address[12]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter_address[12]~1 .extended_lut = "off";
defparam \counter_address[12]~1 .lut_mask = 64'h33BB33BB3FBF3FBF;
defparam \counter_address[12]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N5
dffeas \counter_address[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uc_state.COPY_WRITE~q ),
	.sload(gnd),
	.ena(\counter_address[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_address[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_address[1] .is_wysiwyg = "true";
defparam \counter_address[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N6
cyclonev_lcell_comb \Add5~37 (
// Equation(s):
// \Add5~37_sumout  = SUM(( counter_address[2] ) + ( GND ) + ( \Add5~42  ))
// \Add5~38  = CARRY(( counter_address[2] ) + ( GND ) + ( \Add5~42  ))

	.dataa(gnd),
	.datab(!counter_address[2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~37_sumout ),
	.cout(\Add5~38 ),
	.shareout());
// synopsys translate_off
defparam \Add5~37 .extended_lut = "off";
defparam \Add5~37 .lut_mask = 64'h0000FFFF00003333;
defparam \Add5~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N8
dffeas \counter_address[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uc_state.COPY_WRITE~q ),
	.sload(gnd),
	.ena(\counter_address[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_address[2]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_address[2] .is_wysiwyg = "true";
defparam \counter_address[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N9
cyclonev_lcell_comb \Add5~1 (
// Equation(s):
// \Add5~1_sumout  = SUM(( counter_address[3] ) + ( GND ) + ( \Add5~38  ))
// \Add5~2  = CARRY(( counter_address[3] ) + ( GND ) + ( \Add5~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter_address[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~1_sumout ),
	.cout(\Add5~2 ),
	.shareout());
// synopsys translate_off
defparam \Add5~1 .extended_lut = "off";
defparam \Add5~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N11
dffeas \counter_address[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uc_state.COPY_WRITE~q ),
	.sload(gnd),
	.ena(\counter_address[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_address[3]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_address[3] .is_wysiwyg = "true";
defparam \counter_address[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N12
cyclonev_lcell_comb \Add5~5 (
// Equation(s):
// \Add5~5_sumout  = SUM(( counter_address[4] ) + ( GND ) + ( \Add5~2  ))
// \Add5~6  = CARRY(( counter_address[4] ) + ( GND ) + ( \Add5~2  ))

	.dataa(gnd),
	.datab(!counter_address[4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~5_sumout ),
	.cout(\Add5~6 ),
	.shareout());
// synopsys translate_off
defparam \Add5~5 .extended_lut = "off";
defparam \Add5~5 .lut_mask = 64'h0000FFFF00003333;
defparam \Add5~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N14
dffeas \counter_address[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uc_state.COPY_WRITE~q ),
	.sload(gnd),
	.ena(\counter_address[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_address[4]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_address[4] .is_wysiwyg = "true";
defparam \counter_address[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N15
cyclonev_lcell_comb \Add5~9 (
// Equation(s):
// \Add5~9_sumout  = SUM(( counter_address[5] ) + ( GND ) + ( \Add5~6  ))
// \Add5~10  = CARRY(( counter_address[5] ) + ( GND ) + ( \Add5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter_address[5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~9_sumout ),
	.cout(\Add5~10 ),
	.shareout());
// synopsys translate_off
defparam \Add5~9 .extended_lut = "off";
defparam \Add5~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N17
dffeas \counter_address[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uc_state.COPY_WRITE~q ),
	.sload(gnd),
	.ena(\counter_address[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_address[5]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_address[5] .is_wysiwyg = "true";
defparam \counter_address[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N18
cyclonev_lcell_comb \Add5~13 (
// Equation(s):
// \Add5~13_sumout  = SUM(( counter_address[6] ) + ( GND ) + ( \Add5~10  ))
// \Add5~14  = CARRY(( counter_address[6] ) + ( GND ) + ( \Add5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter_address[6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~13_sumout ),
	.cout(\Add5~14 ),
	.shareout());
// synopsys translate_off
defparam \Add5~13 .extended_lut = "off";
defparam \Add5~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N20
dffeas \counter_address[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uc_state.COPY_WRITE~q ),
	.sload(gnd),
	.ena(\counter_address[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_address[6]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_address[6] .is_wysiwyg = "true";
defparam \counter_address[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N21
cyclonev_lcell_comb \Add5~17 (
// Equation(s):
// \Add5~17_sumout  = SUM(( counter_address[7] ) + ( GND ) + ( \Add5~14  ))
// \Add5~18  = CARRY(( counter_address[7] ) + ( GND ) + ( \Add5~14  ))

	.dataa(!counter_address[7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~17_sumout ),
	.cout(\Add5~18 ),
	.shareout());
// synopsys translate_off
defparam \Add5~17 .extended_lut = "off";
defparam \Add5~17 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N23
dffeas \counter_address[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uc_state.COPY_WRITE~q ),
	.sload(gnd),
	.ena(\counter_address[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_address[7]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_address[7] .is_wysiwyg = "true";
defparam \counter_address[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N24
cyclonev_lcell_comb \Add5~33 (
// Equation(s):
// \Add5~33_sumout  = SUM(( counter_address[8] ) + ( GND ) + ( \Add5~18  ))
// \Add5~34  = CARRY(( counter_address[8] ) + ( GND ) + ( \Add5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter_address[8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~33_sumout ),
	.cout(\Add5~34 ),
	.shareout());
// synopsys translate_off
defparam \Add5~33 .extended_lut = "off";
defparam \Add5~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N26
dffeas \counter_address[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uc_state.COPY_WRITE~q ),
	.sload(gnd),
	.ena(\counter_address[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_address[8]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_address[8] .is_wysiwyg = "true";
defparam \counter_address[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N27
cyclonev_lcell_comb \Add5~21 (
// Equation(s):
// \Add5~21_sumout  = SUM(( counter_address[9] ) + ( GND ) + ( \Add5~34  ))
// \Add5~22  = CARRY(( counter_address[9] ) + ( GND ) + ( \Add5~34  ))

	.dataa(!counter_address[9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~21_sumout ),
	.cout(\Add5~22 ),
	.shareout());
// synopsys translate_off
defparam \Add5~21 .extended_lut = "off";
defparam \Add5~21 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N29
dffeas \counter_address[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uc_state.COPY_WRITE~q ),
	.sload(gnd),
	.ena(\counter_address[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_address[9]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_address[9] .is_wysiwyg = "true";
defparam \counter_address[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N48
cyclonev_lcell_comb \Equal5~0 (
// Equation(s):
// \Equal5~0_combout  = ( counter_address[5] & ( counter_address[3] & ( (counter_address[6] & (counter_address[9] & (counter_address[7] & counter_address[4]))) ) ) )

	.dataa(!counter_address[6]),
	.datab(!counter_address[9]),
	.datac(!counter_address[7]),
	.datad(!counter_address[4]),
	.datae(!counter_address[5]),
	.dataf(!counter_address[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~0 .extended_lut = "off";
defparam \Equal5~0 .lut_mask = 64'h0000000000000001;
defparam \Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N30
cyclonev_lcell_comb \Add5~49 (
// Equation(s):
// \Add5~49_sumout  = SUM(( counter_address[10] ) + ( GND ) + ( \Add5~22  ))
// \Add5~50  = CARRY(( counter_address[10] ) + ( GND ) + ( \Add5~22  ))

	.dataa(gnd),
	.datab(!counter_address[10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~49_sumout ),
	.cout(\Add5~50 ),
	.shareout());
// synopsys translate_off
defparam \Add5~49 .extended_lut = "off";
defparam \Add5~49 .lut_mask = 64'h0000FFFF00003333;
defparam \Add5~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N32
dffeas \counter_address[10] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uc_state.COPY_WRITE~q ),
	.sload(gnd),
	.ena(\counter_address[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_address[10]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_address[10] .is_wysiwyg = "true";
defparam \counter_address[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N33
cyclonev_lcell_comb \Add5~53 (
// Equation(s):
// \Add5~53_sumout  = SUM(( counter_address[11] ) + ( GND ) + ( \Add5~50  ))
// \Add5~54  = CARRY(( counter_address[11] ) + ( GND ) + ( \Add5~50  ))

	.dataa(!counter_address[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~53_sumout ),
	.cout(\Add5~54 ),
	.shareout());
// synopsys translate_off
defparam \Add5~53 .extended_lut = "off";
defparam \Add5~53 .lut_mask = 64'h0000FFFF00005555;
defparam \Add5~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N35
dffeas \counter_address[11] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uc_state.COPY_WRITE~q ),
	.sload(gnd),
	.ena(\counter_address[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_address[11]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_address[11] .is_wysiwyg = "true";
defparam \counter_address[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N36
cyclonev_lcell_comb \Add5~25 (
// Equation(s):
// \Add5~25_sumout  = SUM(( counter_address[12] ) + ( GND ) + ( \Add5~54  ))
// \Add5~26  = CARRY(( counter_address[12] ) + ( GND ) + ( \Add5~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter_address[12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~25_sumout ),
	.cout(\Add5~26 ),
	.shareout());
// synopsys translate_off
defparam \Add5~25 .extended_lut = "off";
defparam \Add5~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N38
dffeas \counter_address[12] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uc_state.COPY_WRITE~q ),
	.sload(gnd),
	.ena(\counter_address[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_address[12]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_address[12] .is_wysiwyg = "true";
defparam \counter_address[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N39
cyclonev_lcell_comb \Add5~29 (
// Equation(s):
// \Add5~29_sumout  = SUM(( counter_address[13] ) + ( GND ) + ( \Add5~26  ))
// \Add5~30  = CARRY(( counter_address[13] ) + ( GND ) + ( \Add5~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter_address[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~29_sumout ),
	.cout(\Add5~30 ),
	.shareout());
// synopsys translate_off
defparam \Add5~29 .extended_lut = "off";
defparam \Add5~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N41
dffeas \counter_address[13] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uc_state.COPY_WRITE~q ),
	.sload(gnd),
	.ena(\counter_address[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_address[13]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_address[13] .is_wysiwyg = "true";
defparam \counter_address[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N42
cyclonev_lcell_comb \Add5~61 (
// Equation(s):
// \Add5~61_sumout  = SUM(( counter_address[14] ) + ( GND ) + ( \Add5~30  ))
// \Add5~62  = CARRY(( counter_address[14] ) + ( GND ) + ( \Add5~30  ))

	.dataa(gnd),
	.datab(!counter_address[14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~61_sumout ),
	.cout(\Add5~62 ),
	.shareout());
// synopsys translate_off
defparam \Add5~61 .extended_lut = "off";
defparam \Add5~61 .lut_mask = 64'h0000FFFF00003333;
defparam \Add5~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N44
dffeas \counter_address[14] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uc_state.COPY_WRITE~q ),
	.sload(gnd),
	.ena(\counter_address[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_address[14]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_address[14] .is_wysiwyg = "true";
defparam \counter_address[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N45
cyclonev_lcell_comb \Add5~65 (
// Equation(s):
// \Add5~65_sumout  = SUM(( counter_address[15] ) + ( GND ) + ( \Add5~62  ))
// \Add5~66  = CARRY(( counter_address[15] ) + ( GND ) + ( \Add5~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter_address[15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~65_sumout ),
	.cout(\Add5~66 ),
	.shareout());
// synopsys translate_off
defparam \Add5~65 .extended_lut = "off";
defparam \Add5~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N47
dffeas \counter_address[15] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uc_state.COPY_WRITE~q ),
	.sload(gnd),
	.ena(\counter_address[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_address[15]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_address[15] .is_wysiwyg = "true";
defparam \counter_address[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N48
cyclonev_lcell_comb \Add5~57 (
// Equation(s):
// \Add5~57_sumout  = SUM(( counter_address[16] ) + ( GND ) + ( \Add5~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter_address[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add5~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add5~57_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add5~57 .extended_lut = "off";
defparam \Add5~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \Add5~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y23_N50
dffeas \counter_address[16] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uc_state.COPY_WRITE~q ),
	.sload(gnd),
	.ena(\counter_address[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_address[16]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_address[16] .is_wysiwyg = "true";
defparam \counter_address[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N30
cyclonev_lcell_comb \Equal5~2 (
// Equation(s):
// \Equal5~2_combout  = ( counter_address[11] & ( (!counter_address[10] & (!counter_address[15] & (counter_address[16] & !counter_address[14]))) ) )

	.dataa(!counter_address[10]),
	.datab(!counter_address[15]),
	.datac(!counter_address[16]),
	.datad(!counter_address[14]),
	.datae(!counter_address[11]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~2 .extended_lut = "off";
defparam \Equal5~2 .lut_mask = 64'h0000080000000800;
defparam \Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N6
cyclonev_lcell_comb \Selector13~2 (
// Equation(s):
// \Selector13~2_combout  = ( \Equal5~0_combout  & ( \Equal5~2_combout  & ( (!\Equal5~1_combout  & (!counter_rd_wr[0] & (\uc_state.COPY_WRITE~q  & counter_rd_wr[1]))) ) ) ) # ( !\Equal5~0_combout  & ( \Equal5~2_combout  & ( (!counter_rd_wr[0] & 
// (\uc_state.COPY_WRITE~q  & counter_rd_wr[1])) ) ) ) # ( \Equal5~0_combout  & ( !\Equal5~2_combout  & ( (!counter_rd_wr[0] & (\uc_state.COPY_WRITE~q  & counter_rd_wr[1])) ) ) ) # ( !\Equal5~0_combout  & ( !\Equal5~2_combout  & ( (!counter_rd_wr[0] & 
// (\uc_state.COPY_WRITE~q  & counter_rd_wr[1])) ) ) )

	.dataa(!\Equal5~1_combout ),
	.datab(!counter_rd_wr[0]),
	.datac(!\uc_state.COPY_WRITE~q ),
	.datad(!counter_rd_wr[1]),
	.datae(!\Equal5~0_combout ),
	.dataf(!\Equal5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~2 .extended_lut = "off";
defparam \Selector13~2 .lut_mask = 64'h000C000C000C0008;
defparam \Selector13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N42
cyclonev_lcell_comb \Selector16~1 (
// Equation(s):
// \Selector16~1_combout  = ( !\uc_state.IDLE~q  & ( !\ENABLE~input_o  & ( (!\enable_ff~q  & (((\INSTRUCTION[1]~input_o ) # (\INSTRUCTION[2]~input_o )) # (\INSTRUCTION[0]~input_o ))) ) ) )

	.dataa(!\INSTRUCTION[0]~input_o ),
	.datab(!\INSTRUCTION[2]~input_o ),
	.datac(!\enable_ff~q ),
	.datad(!\INSTRUCTION[1]~input_o ),
	.datae(!\uc_state.IDLE~q ),
	.dataf(!\ENABLE~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~1 .extended_lut = "off";
defparam \Selector16~1 .lut_mask = 64'h70F0000000000000;
defparam \Selector16~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N54
cyclonev_lcell_comb \Selector14~4 (
// Equation(s):
// \Selector14~4_combout  = ( \addr_control|done~q  & ( (\always3~0_combout  & (!\uc_state.RESET~q  & \Selector16~1_combout )) ) ) # ( !\addr_control|done~q  & ( (!\uc_state.RESET~q  & ((!\Selector16~1_combout  & ((\uc_state.READ_AND_WRITE~q ))) # 
// (\Selector16~1_combout  & (\always3~0_combout )))) ) )

	.dataa(!\always3~0_combout ),
	.datab(!\uc_state.RESET~q ),
	.datac(!\Selector16~1_combout ),
	.datad(!\uc_state.READ_AND_WRITE~q ),
	.datae(gnd),
	.dataf(!\addr_control|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector14~4 .extended_lut = "off";
defparam \Selector14~4 .lut_mask = 64'h04C404C404040404;
defparam \Selector14~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N56
dffeas \uc_state.READ_AND_WRITE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector14~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uc_state.READ_AND_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uc_state.READ_AND_WRITE .is_wysiwyg = "true";
defparam \uc_state.READ_AND_WRITE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N18
cyclonev_lcell_comb \Selector13~5 (
// Equation(s):
// \Selector13~5_combout  = ( \uc_state.COPY_WRITE~q  & ( \addr_control|done~q  & ( (!\uc_state.RESET~q  & (!\uc_state.READ_AND_WRITE~q  & ((!counter_rd_wr[1]) # (counter_rd_wr[0])))) ) ) ) # ( !\uc_state.COPY_WRITE~q  & ( \addr_control|done~q  & ( 
// (!\uc_state.RESET~q  & !\uc_state.READ_AND_WRITE~q ) ) ) ) # ( \uc_state.COPY_WRITE~q  & ( !\addr_control|done~q  & ( (!\uc_state.RESET~q  & ((!counter_rd_wr[1]) # (counter_rd_wr[0]))) ) ) ) # ( !\uc_state.COPY_WRITE~q  & ( !\addr_control|done~q  & ( 
// !\uc_state.RESET~q  ) ) )

	.dataa(!counter_rd_wr[0]),
	.datab(!\uc_state.RESET~q ),
	.datac(!\uc_state.READ_AND_WRITE~q ),
	.datad(!counter_rd_wr[1]),
	.datae(!\uc_state.COPY_WRITE~q ),
	.dataf(!\addr_control|done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~5 .extended_lut = "off";
defparam \Selector13~5 .lut_mask = 64'hCCCCCC44C0C0C040;
defparam \Selector13~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N12
cyclonev_lcell_comb \Selector13~3 (
// Equation(s):
// \Selector13~3_combout  = ( !\ENABLE~input_o  & ( \INSTRUCTION[2]~input_o  & ( (!\enable_ff~q  & ((!\INSTRUCTION[1]~input_o ) # ((!\uc_state.COPY_READ~q ) # (!\INSTRUCTION[0]~input_o )))) ) ) ) # ( !\ENABLE~input_o  & ( !\INSTRUCTION[2]~input_o  & ( 
// (!\enable_ff~q  & ((\INSTRUCTION[0]~input_o ) # (\INSTRUCTION[1]~input_o ))) ) ) )

	.dataa(!\enable_ff~q ),
	.datab(!\INSTRUCTION[1]~input_o ),
	.datac(!\uc_state.COPY_READ~q ),
	.datad(!\INSTRUCTION[0]~input_o ),
	.datae(!\ENABLE~input_o ),
	.dataf(!\INSTRUCTION[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~3 .extended_lut = "off";
defparam \Selector13~3 .lut_mask = 64'h22AA0000AAA80000;
defparam \Selector13~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N15
cyclonev_lcell_comb \Selector13~4 (
// Equation(s):
// \Selector13~4_combout  = ( counter_rd_wr[0] & ( (\uc_state.ALGORITHM~q  & \addr_control|done~q ) ) ) # ( !counter_rd_wr[0] & ( (!\uc_state.COPY_READ~q  & (\uc_state.ALGORITHM~q  & ((\addr_control|done~q )))) # (\uc_state.COPY_READ~q  & 
// (((\uc_state.ALGORITHM~q  & \addr_control|done~q )) # (counter_rd_wr[1]))) ) )

	.dataa(!\uc_state.COPY_READ~q ),
	.datab(!\uc_state.ALGORITHM~q ),
	.datac(!counter_rd_wr[1]),
	.datad(!\addr_control|done~q ),
	.datae(gnd),
	.dataf(!counter_rd_wr[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~4 .extended_lut = "off";
defparam \Selector13~4 .lut_mask = 64'h0537053700330033;
defparam \Selector13~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N3
cyclonev_lcell_comb \Selector13~6 (
// Equation(s):
// \Selector13~6_combout  = ( \Selector13~4_combout  & ( (\Selector13~5_combout ) # (\Selector13~2_combout ) ) ) # ( !\Selector13~4_combout  & ( ((\Selector13~5_combout  & ((\Selector13~3_combout ) # (\uc_state.IDLE~q )))) # (\Selector13~2_combout ) ) )

	.dataa(!\uc_state.IDLE~q ),
	.datab(!\Selector13~2_combout ),
	.datac(!\Selector13~5_combout ),
	.datad(!\Selector13~3_combout ),
	.datae(gnd),
	.dataf(!\Selector13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~6 .extended_lut = "off";
defparam \Selector13~6 .lut_mask = 64'h373F373F3F3F3F3F;
defparam \Selector13~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N5
dffeas \uc_state.IDLE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector13~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uc_state.IDLE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uc_state.IDLE .is_wysiwyg = "true";
defparam \uc_state.IDLE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N6
cyclonev_lcell_comb \Selector16~0 (
// Equation(s):
// \Selector16~0_combout  = ( !\uc_state.IDLE~q  & ( !\ENABLE~input_o  & ( (\INSTRUCTION[0]~input_o  & (\INSTRUCTION[2]~input_o  & (!\enable_ff~q  & \INSTRUCTION[1]~input_o ))) ) ) )

	.dataa(!\INSTRUCTION[0]~input_o ),
	.datab(!\INSTRUCTION[2]~input_o ),
	.datac(!\enable_ff~q ),
	.datad(!\INSTRUCTION[1]~input_o ),
	.datae(!\uc_state.IDLE~q ),
	.dataf(!\ENABLE~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector16~0 .extended_lut = "off";
defparam \Selector16~0 .lut_mask = 64'h0010000000000000;
defparam \Selector16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N8
dffeas \uc_state.RESET (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector16~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uc_state.RESET~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uc_state.RESET .is_wysiwyg = "true";
defparam \uc_state.RESET .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N0
cyclonev_lcell_comb \Selector15~0 (
// Equation(s):
// \Selector15~0_combout  = ( !\Selector16~1_combout  & ( (((\uc_state.ALGORITHM~q  & (!\uc_state.RESET~q  & !\addr_control|done~q )))) ) ) # ( \Selector16~1_combout  & ( (!\uc_state.RESET~q  & (!\INSTRUCTION[2]~input_o  $ (((!\INSTRUCTION[0]~input_o ) # 
// ((!\INSTRUCTION[1]~input_o )))))) ) )

	.dataa(!\INSTRUCTION[0]~input_o ),
	.datab(!\INSTRUCTION[1]~input_o ),
	.datac(!\INSTRUCTION[2]~input_o ),
	.datad(!\uc_state.RESET~q ),
	.datae(!\Selector16~1_combout ),
	.dataf(!\addr_control|done~q ),
	.datag(!\uc_state.ALGORITHM~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector15~0 .extended_lut = "on";
defparam \Selector15~0 .lut_mask = 64'h0F001E0000001E00;
defparam \Selector15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y24_N2
dffeas \uc_state.ALGORITHM (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector15~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uc_state.ALGORITHM~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uc_state.ALGORITHM .is_wysiwyg = "true";
defparam \uc_state.ALGORITHM .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N24
cyclonev_lcell_comb \counter_rd_wr[1]~0 (
// Equation(s):
// \counter_rd_wr[1]~0_combout  = ( !\uc_state.READ_AND_WRITE~q  & ( \counter_address[12]~0_combout  & ( (!\uc_state.RESET~q  & ((!\uc_state.ALGORITHM~q ) # (\addr_control|done~q ))) ) ) ) # ( !\uc_state.READ_AND_WRITE~q  & ( !\counter_address[12]~0_combout  
// & ( (!\uc_state.RESET~q  & ((!\uc_state.ALGORITHM~q  & (\uc_state.IDLE~q )) # (\uc_state.ALGORITHM~q  & ((\addr_control|done~q ))))) ) ) )

	.dataa(!\uc_state.ALGORITHM~q ),
	.datab(!\uc_state.RESET~q ),
	.datac(!\uc_state.IDLE~q ),
	.datad(!\addr_control|done~q ),
	.datae(!\uc_state.READ_AND_WRITE~q ),
	.dataf(!\counter_address[12]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\counter_rd_wr[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \counter_rd_wr[1]~0 .extended_lut = "off";
defparam \counter_rd_wr[1]~0 .lut_mask = 64'h084C000088CC0000;
defparam \counter_rd_wr[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N44
dffeas \counter_rd_wr[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector37~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter_rd_wr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_rd_wr[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_rd_wr[0] .is_wysiwyg = "true";
defparam \counter_rd_wr[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N27
cyclonev_lcell_comb \Selector13~1 (
// Equation(s):
// \Selector13~1_combout  = ( \uc_state.COPY_WRITE~q  & ( (counter_rd_wr[1] & !counter_rd_wr[0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!counter_rd_wr[1]),
	.datad(!counter_rd_wr[0]),
	.datae(gnd),
	.dataf(!\uc_state.COPY_WRITE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector13~1 .extended_lut = "off";
defparam \Selector13~1 .lut_mask = 64'h000000000F000F00;
defparam \Selector13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N12
cyclonev_lcell_comb \Selector17~0 (
// Equation(s):
// \Selector17~0_combout  = ( counter_rd_wr[1] & ( (!\uc_state.COPY_READ~q  & ((!\uc_state.ALGORITHM~q ) # ((!\addr_control|done~q )))) # (\uc_state.COPY_READ~q  & (!counter_rd_wr[0] & ((!\uc_state.ALGORITHM~q ) # (!\addr_control|done~q )))) ) ) # ( 
// !counter_rd_wr[1] & ( (!\uc_state.COPY_READ~q  & ((!\uc_state.ALGORITHM~q ) # (!\addr_control|done~q ))) ) )

	.dataa(!\uc_state.COPY_READ~q ),
	.datab(!\uc_state.ALGORITHM~q ),
	.datac(!counter_rd_wr[0]),
	.datad(!\addr_control|done~q ),
	.datae(gnd),
	.dataf(!counter_rd_wr[1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~0 .extended_lut = "off";
defparam \Selector17~0 .lut_mask = 64'hAA88AA88FAC8FAC8;
defparam \Selector17~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N54
cyclonev_lcell_comb \Selector17~1 (
// Equation(s):
// \Selector17~1_combout  = ( \Equal5~0_combout  & ( \Equal5~2_combout  & ( (!\Selector13~1_combout  & (!\uc_state.RESET~q  & ((!\Selector17~0_combout )))) # (\Selector13~1_combout  & (((!\Equal5~1_combout )))) ) ) ) # ( !\Equal5~0_combout  & ( 
// \Equal5~2_combout  & ( ((!\uc_state.RESET~q  & !\Selector17~0_combout )) # (\Selector13~1_combout ) ) ) ) # ( \Equal5~0_combout  & ( !\Equal5~2_combout  & ( ((!\uc_state.RESET~q  & !\Selector17~0_combout )) # (\Selector13~1_combout ) ) ) ) # ( 
// !\Equal5~0_combout  & ( !\Equal5~2_combout  & ( ((!\uc_state.RESET~q  & !\Selector17~0_combout )) # (\Selector13~1_combout ) ) ) )

	.dataa(!\Selector13~1_combout ),
	.datab(!\uc_state.RESET~q ),
	.datac(!\Equal5~1_combout ),
	.datad(!\Selector17~0_combout ),
	.datae(!\Equal5~0_combout ),
	.dataf(!\Equal5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector17~1 .extended_lut = "off";
defparam \Selector17~1 .lut_mask = 64'hDD55DD55DD55D850;
defparam \Selector17~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y25_N33
cyclonev_lcell_comb \uc_state.COPY_READ~feeder (
// Equation(s):
// \uc_state.COPY_READ~feeder_combout  = ( \Selector17~1_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Selector17~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uc_state.COPY_READ~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uc_state.COPY_READ~feeder .extended_lut = "off";
defparam \uc_state.COPY_READ~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \uc_state.COPY_READ~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y25_N34
dffeas \uc_state.COPY_READ (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\uc_state.COPY_READ~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uc_state.COPY_READ~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uc_state.COPY_READ .is_wysiwyg = "true";
defparam \uc_state.COPY_READ .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N39
cyclonev_lcell_comb \Selector36~0 (
// Equation(s):
// \Selector36~0_combout  = ( counter_rd_wr[0] & ( (!counter_rd_wr[1] & ((\uc_state.COPY_READ~q ) # (\uc_state.COPY_WRITE~q ))) ) )

	.dataa(!\uc_state.COPY_WRITE~q ),
	.datab(!\uc_state.COPY_READ~q ),
	.datac(gnd),
	.datad(!counter_rd_wr[1]),
	.datae(gnd),
	.dataf(!counter_rd_wr[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector36~0 .extended_lut = "off";
defparam \Selector36~0 .lut_mask = 64'h0000000077007700;
defparam \Selector36~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N41
dffeas \counter_rd_wr[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector36~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\counter_rd_wr[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_rd_wr[1]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_rd_wr[1] .is_wysiwyg = "true";
defparam \counter_rd_wr[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N48
cyclonev_lcell_comb \uc_state.COPY_WRITE~0 (
// Equation(s):
// \uc_state.COPY_WRITE~0_combout  = ( counter_rd_wr[0] & ( \uc_state.COPY_WRITE~q  ) ) # ( !counter_rd_wr[0] & ( (!counter_rd_wr[1] & ((\uc_state.COPY_WRITE~q ))) # (counter_rd_wr[1] & (\uc_state.COPY_READ~q )) ) )

	.dataa(gnd),
	.datab(!counter_rd_wr[1]),
	.datac(!\uc_state.COPY_READ~q ),
	.datad(!\uc_state.COPY_WRITE~q ),
	.datae(gnd),
	.dataf(!counter_rd_wr[0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\uc_state.COPY_WRITE~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \uc_state.COPY_WRITE~0 .extended_lut = "off";
defparam \uc_state.COPY_WRITE~0 .lut_mask = 64'h03CF03CF00FF00FF;
defparam \uc_state.COPY_WRITE~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N50
dffeas \uc_state.COPY_WRITE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\uc_state.COPY_WRITE~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\uc_state.COPY_WRITE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \uc_state.COPY_WRITE .is_wysiwyg = "true";
defparam \uc_state.COPY_WRITE .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y23_N2
dffeas \counter_address[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Add5~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\uc_state.COPY_WRITE~q ),
	.sload(gnd),
	.ena(\counter_address[12]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(counter_address[0]),
	.prn(vcc));
// synopsys translate_off
defparam \counter_address[0] .is_wysiwyg = "true";
defparam \counter_address[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y23_N54
cyclonev_lcell_comb \Equal5~1 (
// Equation(s):
// \Equal5~1_combout  = ( !counter_address[12] & ( counter_address[8] & ( (counter_address[0] & (counter_address[2] & (counter_address[1] & counter_address[13]))) ) ) )

	.dataa(!counter_address[0]),
	.datab(!counter_address[2]),
	.datac(!counter_address[1]),
	.datad(!counter_address[13]),
	.datae(!counter_address[12]),
	.dataf(!counter_address[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Equal5~1 .extended_lut = "off";
defparam \Equal5~1 .lut_mask = 64'h0000000000010000;
defparam \Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N32
dffeas \FLAG_DONE~reg0 (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLAG_DONE~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLAG_DONE~reg0 .is_wysiwyg = "true";
defparam \FLAG_DONE~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N36
cyclonev_lcell_comb \Selector9~0 (
// Equation(s):
// \Selector9~0_combout  = ( \FLAG_DONE~reg0_q  & ( (!\uc_state.COPY_WRITE~q  & (!\uc_state.COPY_READ~q  & (\uc_state.IDLE~q  & !\uc_state.RESET~q ))) ) ) # ( !\FLAG_DONE~reg0_q  & ( \uc_state.IDLE~q  ) )

	.dataa(!\uc_state.COPY_WRITE~q ),
	.datab(!\uc_state.COPY_READ~q ),
	.datac(!\uc_state.IDLE~q ),
	.datad(!\uc_state.RESET~q ),
	.datae(gnd),
	.dataf(!\FLAG_DONE~reg0_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~0 .extended_lut = "off";
defparam \Selector9~0 .lut_mask = 64'h0F0F0F0F08000800;
defparam \Selector9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N30
cyclonev_lcell_comb \Selector9~1 (
// Equation(s):
// \Selector9~1_combout  = ( \Equal5~2_combout  & ( (!\Selector9~0_combout ) # ((\Equal5~1_combout  & (\Equal5~0_combout  & \Selector13~1_combout ))) ) ) # ( !\Equal5~2_combout  & ( !\Selector9~0_combout  ) )

	.dataa(!\Equal5~1_combout ),
	.datab(!\Equal5~0_combout ),
	.datac(!\Selector13~1_combout ),
	.datad(!\Selector9~0_combout ),
	.datae(gnd),
	.dataf(!\Equal5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector9~1 .extended_lut = "off";
defparam \Selector9~1 .lut_mask = 64'hFF00FF00FF01FF01;
defparam \Selector9~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N31
dffeas \FLAG_DONE~reg0DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\FLAG_DONE~reg0DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \FLAG_DONE~reg0DUPLICATE .is_wysiwyg = "true";
defparam \FLAG_DONE~reg0DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N0
cyclonev_lcell_comb \addr_control|Add7~1 (
// Equation(s):
// \addr_control|Add7~1_sumout  = SUM(( \addr_control|new_x[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \addr_control|Add7~2  = CARRY(( \addr_control|new_x[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|new_x[0]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~1_sumout ),
	.cout(\addr_control|Add7~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~1 .extended_lut = "off";
defparam \addr_control|Add7~1 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N3
cyclonev_lcell_comb \addr_control|Add7~5 (
// Equation(s):
// \addr_control|Add7~5_sumout  = SUM(( \addr_control|new_x[1]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add7~2  ))
// \addr_control|Add7~6  = CARRY(( \addr_control|new_x[1]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add7~2  ))

	.dataa(!\addr_control|new_x[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add7~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~5_sumout ),
	.cout(\addr_control|Add7~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~5 .extended_lut = "off";
defparam \addr_control|Add7~5 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N24
cyclonev_lcell_comb \addr_control|new_x[0]~2 (
// Equation(s):
// \addr_control|new_x[0]~2_combout  = ( \addr_control|current_operation_step.011~q  & ( (\addr_control|state [0] & (\addr_control|state [1] & !\addr_control|state [2])) ) ) # ( !\addr_control|current_operation_step.011~q  & ( 
// (!\addr_control|has_alg_on_exec~q  & (\addr_control|state [0] & (\addr_control|state [1] & !\addr_control|state [2]))) ) )

	.dataa(!\addr_control|has_alg_on_exec~q ),
	.datab(!\addr_control|state [0]),
	.datac(!\addr_control|state [1]),
	.datad(!\addr_control|state [2]),
	.datae(gnd),
	.dataf(!\addr_control|current_operation_step.011~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|new_x[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|new_x[0]~2 .extended_lut = "off";
defparam \addr_control|new_x[0]~2 .lut_mask = 64'h0200020003000300;
defparam \addr_control|new_x[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N5
dffeas \addr_control|new_x[1]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add7~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_x[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_x[1]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|new_x[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N6
cyclonev_lcell_comb \addr_control|Add7~9 (
// Equation(s):
// \addr_control|Add7~9_sumout  = SUM(( \addr_control|new_x[2]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add7~6  ))
// \addr_control|Add7~10  = CARRY(( \addr_control|new_x[2]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add7~6  ))

	.dataa(gnd),
	.datab(!\addr_control|new_x[2]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~9_sumout ),
	.cout(\addr_control|Add7~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~9 .extended_lut = "off";
defparam \addr_control|Add7~9 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add7~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N8
dffeas \addr_control|new_x[2]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add7~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_x[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_x[2]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|new_x[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N9
cyclonev_lcell_comb \addr_control|Add7~13 (
// Equation(s):
// \addr_control|Add7~13_sumout  = SUM(( \addr_control|new_x [3] ) + ( GND ) + ( \addr_control|Add7~10  ))
// \addr_control|Add7~14  = CARRY(( \addr_control|new_x [3] ) + ( GND ) + ( \addr_control|Add7~10  ))

	.dataa(!\addr_control|new_x [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~13_sumout ),
	.cout(\addr_control|Add7~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~13 .extended_lut = "off";
defparam \addr_control|Add7~13 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add7~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N10
dffeas \addr_control|new_x[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add7~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_x[3] .is_wysiwyg = "true";
defparam \addr_control|new_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N12
cyclonev_lcell_comb \addr_control|Add7~17 (
// Equation(s):
// \addr_control|Add7~17_sumout  = SUM(( \addr_control|new_x[4]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add7~14  ))
// \addr_control|Add7~18  = CARRY(( \addr_control|new_x[4]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add7~14  ))

	.dataa(gnd),
	.datab(!\addr_control|new_x[4]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~17_sumout ),
	.cout(\addr_control|Add7~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~17 .extended_lut = "off";
defparam \addr_control|Add7~17 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add7~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N14
dffeas \addr_control|new_x[4]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add7~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_x[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_x[4]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|new_x[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N15
cyclonev_lcell_comb \addr_control|Add7~21 (
// Equation(s):
// \addr_control|Add7~21_sumout  = SUM(( \addr_control|new_x[5]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add7~18  ))
// \addr_control|Add7~22  = CARRY(( \addr_control|new_x[5]~DUPLICATE_q  ) + ( GND ) + ( \addr_control|Add7~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|new_x[5]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~21_sumout ),
	.cout(\addr_control|Add7~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~21 .extended_lut = "off";
defparam \addr_control|Add7~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add7~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N17
dffeas \addr_control|new_x[5]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add7~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_x[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_x[5]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|new_x[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N18
cyclonev_lcell_comb \addr_control|Add7~41 (
// Equation(s):
// \addr_control|Add7~41_sumout  = SUM(( \addr_control|new_x [6] ) + ( GND ) + ( \addr_control|Add7~22  ))
// \addr_control|Add7~42  = CARRY(( \addr_control|new_x [6] ) + ( GND ) + ( \addr_control|Add7~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|new_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~41_sumout ),
	.cout(\addr_control|Add7~42 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~41 .extended_lut = "off";
defparam \addr_control|Add7~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add7~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N20
dffeas \addr_control|new_x[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add7~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_x[6] .is_wysiwyg = "true";
defparam \addr_control|new_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N42
cyclonev_lcell_comb \addr_control|Equal4~1 (
// Equation(s):
// \addr_control|Equal4~1_combout  = ( \addr_control|new_x [3] & ( \addr_control|new_x[4]~DUPLICATE_q  & ( (\addr_control|new_x[2]~DUPLICATE_q  & (!\addr_control|new_x [6] & \addr_control|new_x[5]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\addr_control|new_x[2]~DUPLICATE_q ),
	.datac(!\addr_control|new_x [6]),
	.datad(!\addr_control|new_x[5]~DUPLICATE_q ),
	.datae(!\addr_control|new_x [3]),
	.dataf(!\addr_control|new_x[4]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Equal4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Equal4~1 .extended_lut = "off";
defparam \addr_control|Equal4~1 .lut_mask = 64'h0000000000000030;
defparam \addr_control|Equal4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N21
cyclonev_lcell_comb \addr_control|Add7~25 (
// Equation(s):
// \addr_control|Add7~25_sumout  = SUM(( \addr_control|new_x [7] ) + ( GND ) + ( \addr_control|Add7~42  ))
// \addr_control|Add7~26  = CARRY(( \addr_control|new_x [7] ) + ( GND ) + ( \addr_control|Add7~42  ))

	.dataa(!\addr_control|new_x [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add7~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~25_sumout ),
	.cout(\addr_control|Add7~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~25 .extended_lut = "off";
defparam \addr_control|Add7~25 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add7~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N23
dffeas \addr_control|new_x[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add7~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_x[7] .is_wysiwyg = "true";
defparam \addr_control|new_x[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N24
cyclonev_lcell_comb \addr_control|Add7~29 (
// Equation(s):
// \addr_control|Add7~29_sumout  = SUM(( \addr_control|new_x [8] ) + ( GND ) + ( \addr_control|Add7~26  ))
// \addr_control|Add7~30  = CARRY(( \addr_control|new_x [8] ) + ( GND ) + ( \addr_control|Add7~26  ))

	.dataa(gnd),
	.datab(!\addr_control|new_x [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~29_sumout ),
	.cout(\addr_control|Add7~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~29 .extended_lut = "off";
defparam \addr_control|Add7~29 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add7~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N25
dffeas \addr_control|new_x[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add7~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_x[8] .is_wysiwyg = "true";
defparam \addr_control|new_x[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N27
cyclonev_lcell_comb \addr_control|Add7~33 (
// Equation(s):
// \addr_control|Add7~33_sumout  = SUM(( \addr_control|new_x [9] ) + ( GND ) + ( \addr_control|Add7~30  ))
// \addr_control|Add7~34  = CARRY(( \addr_control|new_x [9] ) + ( GND ) + ( \addr_control|Add7~30  ))

	.dataa(!\addr_control|new_x [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add7~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~33_sumout ),
	.cout(\addr_control|Add7~34 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~33 .extended_lut = "off";
defparam \addr_control|Add7~33 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add7~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N29
dffeas \addr_control|new_x[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add7~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_x[9] .is_wysiwyg = "true";
defparam \addr_control|new_x[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N30
cyclonev_lcell_comb \addr_control|Add7~37 (
// Equation(s):
// \addr_control|Add7~37_sumout  = SUM(( \addr_control|new_x [10] ) + ( GND ) + ( \addr_control|Add7~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|new_x [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add7~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add7~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add7~37 .extended_lut = "off";
defparam \addr_control|Add7~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add7~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N31
dffeas \addr_control|new_x[10] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add7~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_x [10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_x[10] .is_wysiwyg = "true";
defparam \addr_control|new_x[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N54
cyclonev_lcell_comb \addr_control|Equal4~0 (
// Equation(s):
// \addr_control|Equal4~0_combout  = ( !\addr_control|new_x [10] & ( (\addr_control|new_x[0]~DUPLICATE_q  & (\addr_control|new_x [8] & (!\addr_control|new_x [9] & !\addr_control|new_x [7]))) ) )

	.dataa(!\addr_control|new_x[0]~DUPLICATE_q ),
	.datab(!\addr_control|new_x [8]),
	.datac(!\addr_control|new_x [9]),
	.datad(!\addr_control|new_x [7]),
	.datae(gnd),
	.dataf(!\addr_control|new_x [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Equal4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Equal4~0 .extended_lut = "off";
defparam \addr_control|Equal4~0 .lut_mask = 64'h1000100000000000;
defparam \addr_control|Equal4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N36
cyclonev_lcell_comb \addr_control|new_x[7]~1 (
// Equation(s):
// \addr_control|new_x[7]~1_combout  = ( \addr_control|new_x[1]~DUPLICATE_q  & ( (!\addr_control|has_alg_on_exec~q ) # ((\addr_control|Equal4~1_combout  & \addr_control|Equal4~0_combout )) ) ) # ( !\addr_control|new_x[1]~DUPLICATE_q  & ( 
// !\addr_control|has_alg_on_exec~q  ) )

	.dataa(gnd),
	.datab(!\addr_control|Equal4~1_combout ),
	.datac(!\addr_control|Equal4~0_combout ),
	.datad(!\addr_control|has_alg_on_exec~q ),
	.datae(!\addr_control|new_x[1]~DUPLICATE_q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|new_x[7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|new_x[7]~1 .extended_lut = "off";
defparam \addr_control|new_x[7]~1 .lut_mask = 64'hFF00FF03FF00FF03;
defparam \addr_control|new_x[7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y22_N2
dffeas \addr_control|new_x[0]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add7~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_x[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_x[0]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|new_x[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N1
dffeas \addr_control|new_x[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add7~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_x[0] .is_wysiwyg = "true";
defparam \addr_control|new_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N3
cyclonev_lcell_comb \addr_control|addr_out_wr[0]~feeder (
// Equation(s):
// \addr_control|addr_out_wr[0]~feeder_combout  = \addr_control|new_x [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|new_x [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out_wr[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out_wr[0]~feeder .extended_lut = "off";
defparam \addr_control|addr_out_wr[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \addr_control|addr_out_wr[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N18
cyclonev_io_ibuf \MEM_ADDR[0]~input (
	.i(MEM_ADDR[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[0]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[0]~input .bus_hold = "false";
defparam \MEM_ADDR[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X37_Y23_N30
cyclonev_lcell_comb \addr_control|addr_out_wr[16]~0 (
// Equation(s):
// \addr_control|addr_out_wr[16]~0_combout  = ( !\addr_control|state [0] & ( !\addr_control|state [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|state [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|state [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out_wr[16]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out_wr[16]~0 .extended_lut = "off";
defparam \addr_control|addr_out_wr[16]~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \addr_control|addr_out_wr[16]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N33
cyclonev_lcell_comb \addr_control|addr_out_wr[16]~1 (
// Equation(s):
// \addr_control|addr_out_wr[16]~1_combout  = ( \addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [2] & ((!\addr_control|state [0]) # ((\addr_control|state [1] & \addr_control|current_operation_step.010~q )))) ) ) # ( 
// !\addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [0] & !\addr_control|state [2]) ) )

	.dataa(!\addr_control|state [1]),
	.datab(!\addr_control|state [0]),
	.datac(!\addr_control|current_operation_step.010~q ),
	.datad(!\addr_control|state [2]),
	.datae(gnd),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out_wr[16]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out_wr[16]~1 .extended_lut = "off";
defparam \addr_control|addr_out_wr[16]~1 .lut_mask = 64'hCC00CC00CD00CD00;
defparam \addr_control|addr_out_wr[16]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N5
dffeas \addr_control|addr_out_wr[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|addr_out_wr[0]~feeder_combout ),
	.asdata(\MEM_ADDR[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out_wr[16]~0_combout ),
	.sload(!\addr_control|state [0]),
	.ena(\addr_control|addr_out_wr[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_wr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_wr[0] .is_wysiwyg = "true";
defparam \addr_control|addr_out_wr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N4
dffeas \addr_control|new_x[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add7~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_x[1] .is_wysiwyg = "true";
defparam \addr_control|new_x[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N6
cyclonev_lcell_comb \addr_control|addr_out_wr[1]~feeder (
// Equation(s):
// \addr_control|addr_out_wr[1]~feeder_combout  = \addr_control|new_x [1]

	.dataa(gnd),
	.datab(!\addr_control|new_x [1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out_wr[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out_wr[1]~feeder .extended_lut = "off";
defparam \addr_control|addr_out_wr[1]~feeder .lut_mask = 64'h3333333333333333;
defparam \addr_control|addr_out_wr[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N41
cyclonev_io_ibuf \MEM_ADDR[1]~input (
	.i(MEM_ADDR[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[1]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[1]~input .bus_hold = "false";
defparam \MEM_ADDR[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y22_N8
dffeas \addr_control|addr_out_wr[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|addr_out_wr[1]~feeder_combout ),
	.asdata(\MEM_ADDR[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out_wr[16]~0_combout ),
	.sload(!\addr_control|state [0]),
	.ena(\addr_control|addr_out_wr[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_wr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_wr[1] .is_wysiwyg = "true";
defparam \addr_control|addr_out_wr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N7
dffeas \addr_control|new_x[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add7~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_x[2] .is_wysiwyg = "true";
defparam \addr_control|new_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N9
cyclonev_lcell_comb \addr_control|addr_out_wr[2]~feeder (
// Equation(s):
// \addr_control|addr_out_wr[2]~feeder_combout  = \addr_control|new_x [2]

	.dataa(!\addr_control|new_x [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out_wr[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out_wr[2]~feeder .extended_lut = "off";
defparam \addr_control|addr_out_wr[2]~feeder .lut_mask = 64'h5555555555555555;
defparam \addr_control|addr_out_wr[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N1
cyclonev_io_ibuf \MEM_ADDR[2]~input (
	.i(MEM_ADDR[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[2]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[2]~input .bus_hold = "false";
defparam \MEM_ADDR[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y22_N11
dffeas \addr_control|addr_out_wr[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|addr_out_wr[2]~feeder_combout ),
	.asdata(\MEM_ADDR[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out_wr[16]~0_combout ),
	.sload(!\addr_control|state [0]),
	.ena(\addr_control|addr_out_wr[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_wr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_wr[2] .is_wysiwyg = "true";
defparam \addr_control|addr_out_wr[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N42
cyclonev_lcell_comb \addr_control|addr_out_wr[3]~feeder (
// Equation(s):
// \addr_control|addr_out_wr[3]~feeder_combout  = \addr_control|new_x [3]

	.dataa(gnd),
	.datab(!\addr_control|new_x [3]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out_wr[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out_wr[3]~feeder .extended_lut = "off";
defparam \addr_control|addr_out_wr[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \addr_control|addr_out_wr[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N52
cyclonev_io_ibuf \MEM_ADDR[3]~input (
	.i(MEM_ADDR[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[3]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[3]~input .bus_hold = "false";
defparam \MEM_ADDR[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y22_N44
dffeas \addr_control|addr_out_wr[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|addr_out_wr[3]~feeder_combout ),
	.asdata(\MEM_ADDR[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out_wr[16]~0_combout ),
	.sload(!\addr_control|state [0]),
	.ena(\addr_control|addr_out_wr[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_wr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_wr[3] .is_wysiwyg = "true";
defparam \addr_control|addr_out_wr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N13
dffeas \addr_control|new_x[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add7~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_x[4] .is_wysiwyg = "true";
defparam \addr_control|new_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N0
cyclonev_lcell_comb \addr_control|addr_out_wr[4]~feeder (
// Equation(s):
// \addr_control|addr_out_wr[4]~feeder_combout  = \addr_control|new_x [4]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|new_x [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out_wr[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out_wr[4]~feeder .extended_lut = "off";
defparam \addr_control|addr_out_wr[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \addr_control|addr_out_wr[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N18
cyclonev_io_ibuf \MEM_ADDR[4]~input (
	.i(MEM_ADDR[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[4]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[4]~input .bus_hold = "false";
defparam \MEM_ADDR[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y22_N2
dffeas \addr_control|addr_out_wr[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|addr_out_wr[4]~feeder_combout ),
	.asdata(\MEM_ADDR[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out_wr[16]~0_combout ),
	.sload(!\addr_control|state [0]),
	.ena(\addr_control|addr_out_wr[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_wr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_wr[4] .is_wysiwyg = "true";
defparam \addr_control|addr_out_wr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N16
dffeas \addr_control|new_x[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add7~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_x[5] .is_wysiwyg = "true";
defparam \addr_control|new_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N45
cyclonev_lcell_comb \addr_control|addr_out_wr[5]~feeder (
// Equation(s):
// \addr_control|addr_out_wr[5]~feeder_combout  = \addr_control|new_x [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|new_x [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out_wr[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out_wr[5]~feeder .extended_lut = "off";
defparam \addr_control|addr_out_wr[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \addr_control|addr_out_wr[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X30_Y0_N35
cyclonev_io_ibuf \MEM_ADDR[5]~input (
	.i(MEM_ADDR[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[5]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[5]~input .bus_hold = "false";
defparam \MEM_ADDR[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X36_Y22_N47
dffeas \addr_control|addr_out_wr[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|addr_out_wr[5]~feeder_combout ),
	.asdata(\MEM_ADDR[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out_wr[16]~0_combout ),
	.sload(!\addr_control|state [0]),
	.ena(\addr_control|addr_out_wr[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_wr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_wr[5] .is_wysiwyg = "true";
defparam \addr_control|addr_out_wr[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N0
cyclonev_lcell_comb \addr_control|Add6~1 (
// Equation(s):
// \addr_control|Add6~1_sumout  = SUM(( \addr_control|new_y [0] ) + ( VCC ) + ( !VCC ))
// \addr_control|Add6~2  = CARRY(( \addr_control|new_y [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|new_y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add6~1_sumout ),
	.cout(\addr_control|Add6~2 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add6~1 .extended_lut = "off";
defparam \addr_control|Add6~1 .lut_mask = 64'h0000000000000F0F;
defparam \addr_control|Add6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N57
cyclonev_lcell_comb \addr_control|Decoder0~0 (
// Equation(s):
// \addr_control|Decoder0~0_combout  = ( !\addr_control|state [2] & ( (\addr_control|state [1] & \addr_control|state [0]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|state [1]),
	.datad(!\addr_control|state [0]),
	.datae(gnd),
	.dataf(!\addr_control|state [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Decoder0~0 .extended_lut = "off";
defparam \addr_control|Decoder0~0 .lut_mask = 64'h000F000F00000000;
defparam \addr_control|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y22_N48
cyclonev_lcell_comb \addr_control|new_y[0]~0 (
// Equation(s):
// \addr_control|new_y[0]~0_combout  = ( \addr_control|Equal4~0_combout  & ( \addr_control|Decoder0~0_combout  & ( (!\addr_control|has_alg_on_exec~q ) # ((\addr_control|current_operation_step.011~q  & (\addr_control|new_x[1]~DUPLICATE_q  & 
// \addr_control|Equal4~1_combout ))) ) ) ) # ( !\addr_control|Equal4~0_combout  & ( \addr_control|Decoder0~0_combout  & ( !\addr_control|has_alg_on_exec~q  ) ) )

	.dataa(!\addr_control|current_operation_step.011~q ),
	.datab(!\addr_control|has_alg_on_exec~q ),
	.datac(!\addr_control|new_x[1]~DUPLICATE_q ),
	.datad(!\addr_control|Equal4~1_combout ),
	.datae(!\addr_control|Equal4~0_combout ),
	.dataf(!\addr_control|Decoder0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|new_y[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|new_y[0]~0 .extended_lut = "off";
defparam \addr_control|new_y[0]~0 .lut_mask = 64'h00000000CCCCCCCD;
defparam \addr_control|new_y[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N2
dffeas \addr_control|new_y[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add6~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_y[0] .is_wysiwyg = "true";
defparam \addr_control|new_y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N0
cyclonev_lcell_comb \addr_control|Add4~1 (
// Equation(s):
// \addr_control|Add4~1_sumout  = SUM(( !\addr_control|new_x [6] $ (!\addr_control|new_y [0]) ) + ( !VCC ) + ( !VCC ))
// \addr_control|Add4~2  = CARRY(( !\addr_control|new_x [6] $ (!\addr_control|new_y [0]) ) + ( !VCC ) + ( !VCC ))
// \addr_control|Add4~3  = SHARE((\addr_control|new_x [6] & \addr_control|new_y [0]))

	.dataa(gnd),
	.datab(!\addr_control|new_x [6]),
	.datac(!\addr_control|new_y [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add4~1_sumout ),
	.cout(\addr_control|Add4~2 ),
	.shareout(\addr_control|Add4~3 ));
// synopsys translate_off
defparam \addr_control|Add4~1 .extended_lut = "off";
defparam \addr_control|Add4~1 .lut_mask = 64'h0000030300003C3C;
defparam \addr_control|Add4~1 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N35
cyclonev_io_ibuf \MEM_ADDR[6]~input (
	.i(MEM_ADDR[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[6]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[6]~input .bus_hold = "false";
defparam \MEM_ADDR[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y21_N2
dffeas \addr_control|addr_out_wr[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add4~1_sumout ),
	.asdata(\MEM_ADDR[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out_wr[16]~0_combout ),
	.sload(!\addr_control|state [0]),
	.ena(\addr_control|addr_out_wr[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_wr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_wr[6] .is_wysiwyg = "true";
defparam \addr_control|addr_out_wr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N5
dffeas \addr_control|new_y[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add6~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_y[1] .is_wysiwyg = "true";
defparam \addr_control|new_y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N3
cyclonev_lcell_comb \addr_control|Add6~5 (
// Equation(s):
// \addr_control|Add6~5_sumout  = SUM(( \addr_control|new_y [1] ) + ( GND ) + ( \addr_control|Add6~2  ))
// \addr_control|Add6~6  = CARRY(( \addr_control|new_y [1] ) + ( GND ) + ( \addr_control|Add6~2  ))

	.dataa(!\addr_control|new_y [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add6~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add6~5_sumout ),
	.cout(\addr_control|Add6~6 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add6~5 .extended_lut = "off";
defparam \addr_control|Add6~5 .lut_mask = 64'h0000FFFF00005555;
defparam \addr_control|Add6~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N4
dffeas \addr_control|new_y[1]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add6~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_y[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_y[1]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|new_y[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N22
dffeas \addr_control|new_x[7]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add7~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(gnd),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_x[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_x[7]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|new_x[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N3
cyclonev_lcell_comb \addr_control|Add4~5 (
// Equation(s):
// \addr_control|Add4~5_sumout  = SUM(( !\addr_control|new_y[1]~DUPLICATE_q  $ (!\addr_control|new_x[7]~DUPLICATE_q ) ) + ( \addr_control|Add4~3  ) + ( \addr_control|Add4~2  ))
// \addr_control|Add4~6  = CARRY(( !\addr_control|new_y[1]~DUPLICATE_q  $ (!\addr_control|new_x[7]~DUPLICATE_q ) ) + ( \addr_control|Add4~3  ) + ( \addr_control|Add4~2  ))
// \addr_control|Add4~7  = SHARE((\addr_control|new_y[1]~DUPLICATE_q  & \addr_control|new_x[7]~DUPLICATE_q ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|new_y[1]~DUPLICATE_q ),
	.datad(!\addr_control|new_x[7]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add4~2 ),
	.sharein(\addr_control|Add4~3 ),
	.combout(),
	.sumout(\addr_control|Add4~5_sumout ),
	.cout(\addr_control|Add4~6 ),
	.shareout(\addr_control|Add4~7 ));
// synopsys translate_off
defparam \addr_control|Add4~5 .extended_lut = "off";
defparam \addr_control|Add4~5 .lut_mask = 64'h0000000F00000FF0;
defparam \addr_control|Add4~5 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N52
cyclonev_io_ibuf \MEM_ADDR[7]~input (
	.i(MEM_ADDR[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[7]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[7]~input .bus_hold = "false";
defparam \MEM_ADDR[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y21_N5
dffeas \addr_control|addr_out_wr[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add4~5_sumout ),
	.asdata(\MEM_ADDR[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out_wr[16]~0_combout ),
	.sload(!\addr_control|state [0]),
	.ena(\addr_control|addr_out_wr[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_wr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_wr[7] .is_wysiwyg = "true";
defparam \addr_control|addr_out_wr[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N6
cyclonev_lcell_comb \addr_control|Add6~9 (
// Equation(s):
// \addr_control|Add6~9_sumout  = SUM(( \addr_control|new_y [2] ) + ( GND ) + ( \addr_control|Add6~6  ))
// \addr_control|Add6~10  = CARRY(( \addr_control|new_y [2] ) + ( GND ) + ( \addr_control|Add6~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|new_y [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add6~9_sumout ),
	.cout(\addr_control|Add6~10 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add6~9 .extended_lut = "off";
defparam \addr_control|Add6~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add6~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N7
dffeas \addr_control|new_y[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add6~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_y[2] .is_wysiwyg = "true";
defparam \addr_control|new_y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N6
cyclonev_lcell_comb \addr_control|Add4~9 (
// Equation(s):
// \addr_control|Add4~9_sumout  = SUM(( !\addr_control|new_x [8] $ (!\addr_control|new_y [2] $ (\addr_control|new_y [0])) ) + ( \addr_control|Add4~7  ) + ( \addr_control|Add4~6  ))
// \addr_control|Add4~10  = CARRY(( !\addr_control|new_x [8] $ (!\addr_control|new_y [2] $ (\addr_control|new_y [0])) ) + ( \addr_control|Add4~7  ) + ( \addr_control|Add4~6  ))
// \addr_control|Add4~11  = SHARE((!\addr_control|new_x [8] & (\addr_control|new_y [2] & \addr_control|new_y [0])) # (\addr_control|new_x [8] & ((\addr_control|new_y [0]) # (\addr_control|new_y [2]))))

	.dataa(!\addr_control|new_x [8]),
	.datab(gnd),
	.datac(!\addr_control|new_y [2]),
	.datad(!\addr_control|new_y [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add4~6 ),
	.sharein(\addr_control|Add4~7 ),
	.combout(),
	.sumout(\addr_control|Add4~9_sumout ),
	.cout(\addr_control|Add4~10 ),
	.shareout(\addr_control|Add4~11 ));
// synopsys translate_off
defparam \addr_control|Add4~9 .extended_lut = "off";
defparam \addr_control|Add4~9 .lut_mask = 64'h0000055F00005AA5;
defparam \addr_control|Add4~9 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \MEM_ADDR[8]~input (
	.i(MEM_ADDR[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[8]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[8]~input .bus_hold = "false";
defparam \MEM_ADDR[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y21_N8
dffeas \addr_control|addr_out_wr[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add4~9_sumout ),
	.asdata(\MEM_ADDR[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out_wr[16]~0_combout ),
	.sload(!\addr_control|state [0]),
	.ena(\addr_control|addr_out_wr[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_wr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_wr[8] .is_wysiwyg = "true";
defparam \addr_control|addr_out_wr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N11
dffeas \addr_control|new_y[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add6~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_y[3] .is_wysiwyg = "true";
defparam \addr_control|new_y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N9
cyclonev_lcell_comb \addr_control|Add6~13 (
// Equation(s):
// \addr_control|Add6~13_sumout  = SUM(( \addr_control|new_y [3] ) + ( GND ) + ( \addr_control|Add6~10  ))
// \addr_control|Add6~14  = CARRY(( \addr_control|new_y [3] ) + ( GND ) + ( \addr_control|Add6~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|new_y [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add6~13_sumout ),
	.cout(\addr_control|Add6~14 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add6~13 .extended_lut = "off";
defparam \addr_control|Add6~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add6~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N10
dffeas \addr_control|new_y[3]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add6~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_y[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_y[3]~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|new_y[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N9
cyclonev_lcell_comb \addr_control|Add4~13 (
// Equation(s):
// \addr_control|Add4~13_sumout  = SUM(( !\addr_control|new_x [9] $ (!\addr_control|new_y[1]~DUPLICATE_q  $ (\addr_control|new_y[3]~DUPLICATE_q )) ) + ( \addr_control|Add4~11  ) + ( \addr_control|Add4~10  ))
// \addr_control|Add4~14  = CARRY(( !\addr_control|new_x [9] $ (!\addr_control|new_y[1]~DUPLICATE_q  $ (\addr_control|new_y[3]~DUPLICATE_q )) ) + ( \addr_control|Add4~11  ) + ( \addr_control|Add4~10  ))
// \addr_control|Add4~15  = SHARE((!\addr_control|new_x [9] & (\addr_control|new_y[1]~DUPLICATE_q  & \addr_control|new_y[3]~DUPLICATE_q )) # (\addr_control|new_x [9] & ((\addr_control|new_y[3]~DUPLICATE_q ) # (\addr_control|new_y[1]~DUPLICATE_q ))))

	.dataa(gnd),
	.datab(!\addr_control|new_x [9]),
	.datac(!\addr_control|new_y[1]~DUPLICATE_q ),
	.datad(!\addr_control|new_y[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add4~10 ),
	.sharein(\addr_control|Add4~11 ),
	.combout(),
	.sumout(\addr_control|Add4~13_sumout ),
	.cout(\addr_control|Add4~14 ),
	.shareout(\addr_control|Add4~15 ));
// synopsys translate_off
defparam \addr_control|Add4~13 .extended_lut = "off";
defparam \addr_control|Add4~13 .lut_mask = 64'h0000033F00003CC3;
defparam \addr_control|Add4~13 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N35
cyclonev_io_ibuf \MEM_ADDR[9]~input (
	.i(MEM_ADDR[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[9]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[9]~input .bus_hold = "false";
defparam \MEM_ADDR[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y21_N11
dffeas \addr_control|addr_out_wr[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add4~13_sumout ),
	.asdata(\MEM_ADDR[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out_wr[16]~0_combout ),
	.sload(!\addr_control|state [0]),
	.ena(\addr_control|addr_out_wr[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_wr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_wr[9] .is_wysiwyg = "true";
defparam \addr_control|addr_out_wr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N12
cyclonev_lcell_comb \addr_control|Add6~17 (
// Equation(s):
// \addr_control|Add6~17_sumout  = SUM(( \addr_control|new_y [4] ) + ( GND ) + ( \addr_control|Add6~14  ))
// \addr_control|Add6~18  = CARRY(( \addr_control|new_y [4] ) + ( GND ) + ( \addr_control|Add6~14  ))

	.dataa(gnd),
	.datab(!\addr_control|new_y [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add6~17_sumout ),
	.cout(\addr_control|Add6~18 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add6~17 .extended_lut = "off";
defparam \addr_control|Add6~17 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add6~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N14
dffeas \addr_control|new_y[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add6~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_y[4] .is_wysiwyg = "true";
defparam \addr_control|new_y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N12
cyclonev_lcell_comb \addr_control|Add4~17 (
// Equation(s):
// \addr_control|Add4~17_sumout  = SUM(( !\addr_control|new_y [2] $ (!\addr_control|new_y [4] $ (\addr_control|new_x [10])) ) + ( \addr_control|Add4~15  ) + ( \addr_control|Add4~14  ))
// \addr_control|Add4~18  = CARRY(( !\addr_control|new_y [2] $ (!\addr_control|new_y [4] $ (\addr_control|new_x [10])) ) + ( \addr_control|Add4~15  ) + ( \addr_control|Add4~14  ))
// \addr_control|Add4~19  = SHARE((!\addr_control|new_y [2] & (\addr_control|new_y [4] & \addr_control|new_x [10])) # (\addr_control|new_y [2] & ((\addr_control|new_x [10]) # (\addr_control|new_y [4]))))

	.dataa(gnd),
	.datab(!\addr_control|new_y [2]),
	.datac(!\addr_control|new_y [4]),
	.datad(!\addr_control|new_x [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add4~14 ),
	.sharein(\addr_control|Add4~15 ),
	.combout(),
	.sumout(\addr_control|Add4~17_sumout ),
	.cout(\addr_control|Add4~18 ),
	.shareout(\addr_control|Add4~19 ));
// synopsys translate_off
defparam \addr_control|Add4~17 .extended_lut = "off";
defparam \addr_control|Add4~17 .lut_mask = 64'h0000033F00003CC3;
defparam \addr_control|Add4~17 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N75
cyclonev_io_ibuf \MEM_ADDR[10]~input (
	.i(MEM_ADDR[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[10]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[10]~input .bus_hold = "false";
defparam \MEM_ADDR[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y21_N14
dffeas \addr_control|addr_out_wr[10] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add4~17_sumout ),
	.asdata(\MEM_ADDR[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out_wr[16]~0_combout ),
	.sload(!\addr_control|state [0]),
	.ena(\addr_control|addr_out_wr[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_wr [10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_wr[10] .is_wysiwyg = "true";
defparam \addr_control|addr_out_wr[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N15
cyclonev_lcell_comb \addr_control|Add6~21 (
// Equation(s):
// \addr_control|Add6~21_sumout  = SUM(( \addr_control|new_y [5] ) + ( GND ) + ( \addr_control|Add6~18  ))
// \addr_control|Add6~22  = CARRY(( \addr_control|new_y [5] ) + ( GND ) + ( \addr_control|Add6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|new_y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add6~21_sumout ),
	.cout(\addr_control|Add6~22 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add6~21 .extended_lut = "off";
defparam \addr_control|Add6~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add6~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N16
dffeas \addr_control|new_y[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add6~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_y[5] .is_wysiwyg = "true";
defparam \addr_control|new_y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N15
cyclonev_lcell_comb \addr_control|Add4~21 (
// Equation(s):
// \addr_control|Add4~21_sumout  = SUM(( !\addr_control|new_y [5] $ (!\addr_control|new_y[3]~DUPLICATE_q ) ) + ( \addr_control|Add4~19  ) + ( \addr_control|Add4~18  ))
// \addr_control|Add4~22  = CARRY(( !\addr_control|new_y [5] $ (!\addr_control|new_y[3]~DUPLICATE_q ) ) + ( \addr_control|Add4~19  ) + ( \addr_control|Add4~18  ))
// \addr_control|Add4~23  = SHARE((\addr_control|new_y [5] & \addr_control|new_y[3]~DUPLICATE_q ))

	.dataa(!\addr_control|new_y [5]),
	.datab(gnd),
	.datac(!\addr_control|new_y[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add4~18 ),
	.sharein(\addr_control|Add4~19 ),
	.combout(),
	.sumout(\addr_control|Add4~21_sumout ),
	.cout(\addr_control|Add4~22 ),
	.shareout(\addr_control|Add4~23 ));
// synopsys translate_off
defparam \addr_control|Add4~21 .extended_lut = "off";
defparam \addr_control|Add4~21 .lut_mask = 64'h0000050500005A5A;
defparam \addr_control|Add4~21 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N18
cyclonev_io_ibuf \MEM_ADDR[11]~input (
	.i(MEM_ADDR[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[11]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[11]~input .bus_hold = "false";
defparam \MEM_ADDR[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y21_N17
dffeas \addr_control|addr_out_wr[11] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add4~21_sumout ),
	.asdata(\MEM_ADDR[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out_wr[16]~0_combout ),
	.sload(!\addr_control|state [0]),
	.ena(\addr_control|addr_out_wr[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_wr [11]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_wr[11] .is_wysiwyg = "true";
defparam \addr_control|addr_out_wr[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N18
cyclonev_lcell_comb \addr_control|Add6~25 (
// Equation(s):
// \addr_control|Add6~25_sumout  = SUM(( \addr_control|new_y [6] ) + ( GND ) + ( \addr_control|Add6~22  ))
// \addr_control|Add6~26  = CARRY(( \addr_control|new_y [6] ) + ( GND ) + ( \addr_control|Add6~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|new_y [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add6~25_sumout ),
	.cout(\addr_control|Add6~26 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add6~25 .extended_lut = "off";
defparam \addr_control|Add6~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add6~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N20
dffeas \addr_control|new_y[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add6~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_y[6] .is_wysiwyg = "true";
defparam \addr_control|new_y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N18
cyclonev_lcell_comb \addr_control|Add4~25 (
// Equation(s):
// \addr_control|Add4~25_sumout  = SUM(( !\addr_control|new_y [4] $ (!\addr_control|new_y [6]) ) + ( \addr_control|Add4~23  ) + ( \addr_control|Add4~22  ))
// \addr_control|Add4~26  = CARRY(( !\addr_control|new_y [4] $ (!\addr_control|new_y [6]) ) + ( \addr_control|Add4~23  ) + ( \addr_control|Add4~22  ))
// \addr_control|Add4~27  = SHARE((\addr_control|new_y [4] & \addr_control|new_y [6]))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|new_y [4]),
	.datad(!\addr_control|new_y [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add4~22 ),
	.sharein(\addr_control|Add4~23 ),
	.combout(),
	.sumout(\addr_control|Add4~25_sumout ),
	.cout(\addr_control|Add4~26 ),
	.shareout(\addr_control|Add4~27 ));
// synopsys translate_off
defparam \addr_control|Add4~25 .extended_lut = "off";
defparam \addr_control|Add4~25 .lut_mask = 64'h0000000F00000FF0;
defparam \addr_control|Add4~25 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \MEM_ADDR[12]~input (
	.i(MEM_ADDR[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[12]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[12]~input .bus_hold = "false";
defparam \MEM_ADDR[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y21_N20
dffeas \addr_control|addr_out_wr[12] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add4~25_sumout ),
	.asdata(\MEM_ADDR[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out_wr[16]~0_combout ),
	.sload(!\addr_control|state [0]),
	.ena(\addr_control|addr_out_wr[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_wr [12]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_wr[12] .is_wysiwyg = "true";
defparam \addr_control|addr_out_wr[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N21
cyclonev_lcell_comb \addr_control|Add6~29 (
// Equation(s):
// \addr_control|Add6~29_sumout  = SUM(( \addr_control|new_y [7] ) + ( GND ) + ( \addr_control|Add6~26  ))
// \addr_control|Add6~30  = CARRY(( \addr_control|new_y [7] ) + ( GND ) + ( \addr_control|Add6~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|new_y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add6~29_sumout ),
	.cout(\addr_control|Add6~30 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add6~29 .extended_lut = "off";
defparam \addr_control|Add6~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add6~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N22
dffeas \addr_control|new_y[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add6~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_y[7] .is_wysiwyg = "true";
defparam \addr_control|new_y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N21
cyclonev_lcell_comb \addr_control|Add4~29 (
// Equation(s):
// \addr_control|Add4~29_sumout  = SUM(( !\addr_control|new_y [5] $ (!\addr_control|new_y [7]) ) + ( \addr_control|Add4~27  ) + ( \addr_control|Add4~26  ))
// \addr_control|Add4~30  = CARRY(( !\addr_control|new_y [5] $ (!\addr_control|new_y [7]) ) + ( \addr_control|Add4~27  ) + ( \addr_control|Add4~26  ))
// \addr_control|Add4~31  = SHARE((\addr_control|new_y [5] & \addr_control|new_y [7]))

	.dataa(!\addr_control|new_y [5]),
	.datab(gnd),
	.datac(!\addr_control|new_y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add4~26 ),
	.sharein(\addr_control|Add4~27 ),
	.combout(),
	.sumout(\addr_control|Add4~29_sumout ),
	.cout(\addr_control|Add4~30 ),
	.shareout(\addr_control|Add4~31 ));
// synopsys translate_off
defparam \addr_control|Add4~29 .extended_lut = "off";
defparam \addr_control|Add4~29 .lut_mask = 64'h0000050500005A5A;
defparam \addr_control|Add4~29 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X89_Y23_N38
cyclonev_io_ibuf \MEM_ADDR[13]~input (
	.i(MEM_ADDR[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[13]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[13]~input .bus_hold = "false";
defparam \MEM_ADDR[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y21_N23
dffeas \addr_control|addr_out_wr[13] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add4~29_sumout ),
	.asdata(\MEM_ADDR[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out_wr[16]~0_combout ),
	.sload(!\addr_control|state [0]),
	.ena(\addr_control|addr_out_wr[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_wr [13]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_wr[13] .is_wysiwyg = "true";
defparam \addr_control|addr_out_wr[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N24
cyclonev_lcell_comb \addr_control|Add6~33 (
// Equation(s):
// \addr_control|Add6~33_sumout  = SUM(( \addr_control|new_y [8] ) + ( GND ) + ( \addr_control|Add6~30  ))
// \addr_control|Add6~34  = CARRY(( \addr_control|new_y [8] ) + ( GND ) + ( \addr_control|Add6~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|new_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add6~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add6~33_sumout ),
	.cout(\addr_control|Add6~34 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add6~33 .extended_lut = "off";
defparam \addr_control|Add6~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add6~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N26
dffeas \addr_control|new_y[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add6~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_y[8] .is_wysiwyg = "true";
defparam \addr_control|new_y[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N24
cyclonev_lcell_comb \addr_control|Add4~33 (
// Equation(s):
// \addr_control|Add4~33_sumout  = SUM(( !\addr_control|new_y [6] $ (!\addr_control|new_y [8]) ) + ( \addr_control|Add4~31  ) + ( \addr_control|Add4~30  ))
// \addr_control|Add4~34  = CARRY(( !\addr_control|new_y [6] $ (!\addr_control|new_y [8]) ) + ( \addr_control|Add4~31  ) + ( \addr_control|Add4~30  ))
// \addr_control|Add4~35  = SHARE((\addr_control|new_y [6] & \addr_control|new_y [8]))

	.dataa(!\addr_control|new_y [6]),
	.datab(gnd),
	.datac(!\addr_control|new_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add4~30 ),
	.sharein(\addr_control|Add4~31 ),
	.combout(),
	.sumout(\addr_control|Add4~33_sumout ),
	.cout(\addr_control|Add4~34 ),
	.shareout(\addr_control|Add4~35 ));
// synopsys translate_off
defparam \addr_control|Add4~33 .extended_lut = "off";
defparam \addr_control|Add4~33 .lut_mask = 64'h0000050500005A5A;
defparam \addr_control|Add4~33 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X32_Y0_N52
cyclonev_io_ibuf \MEM_ADDR[14]~input (
	.i(MEM_ADDR[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[14]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[14]~input .bus_hold = "false";
defparam \MEM_ADDR[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y21_N26
dffeas \addr_control|addr_out_wr[14] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add4~33_sumout ),
	.asdata(\MEM_ADDR[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out_wr[16]~0_combout ),
	.sload(!\addr_control|state [0]),
	.ena(\addr_control|addr_out_wr[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_wr [14]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_wr[14] .is_wysiwyg = "true";
defparam \addr_control|addr_out_wr[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N27
cyclonev_lcell_comb \addr_control|Add6~37 (
// Equation(s):
// \addr_control|Add6~37_sumout  = SUM(( \addr_control|new_y [9] ) + ( GND ) + ( \addr_control|Add6~34  ))
// \addr_control|Add6~38  = CARRY(( \addr_control|new_y [9] ) + ( GND ) + ( \addr_control|Add6~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|new_y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add6~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add6~37_sumout ),
	.cout(\addr_control|Add6~38 ),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add6~37 .extended_lut = "off";
defparam \addr_control|Add6~37 .lut_mask = 64'h0000FFFF00000F0F;
defparam \addr_control|Add6~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N28
dffeas \addr_control|new_y[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add6~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_y[9] .is_wysiwyg = "true";
defparam \addr_control|new_y[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N27
cyclonev_lcell_comb \addr_control|Add4~37 (
// Equation(s):
// \addr_control|Add4~37_sumout  = SUM(( !\addr_control|new_y [9] $ (!\addr_control|new_y [7]) ) + ( \addr_control|Add4~35  ) + ( \addr_control|Add4~34  ))
// \addr_control|Add4~38  = CARRY(( !\addr_control|new_y [9] $ (!\addr_control|new_y [7]) ) + ( \addr_control|Add4~35  ) + ( \addr_control|Add4~34  ))
// \addr_control|Add4~39  = SHARE((\addr_control|new_y [9] & \addr_control|new_y [7]))

	.dataa(gnd),
	.datab(!\addr_control|new_y [9]),
	.datac(!\addr_control|new_y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add4~34 ),
	.sharein(\addr_control|Add4~35 ),
	.combout(),
	.sumout(\addr_control|Add4~37_sumout ),
	.cout(\addr_control|Add4~38 ),
	.shareout(\addr_control|Add4~39 ));
// synopsys translate_off
defparam \addr_control|Add4~37 .extended_lut = "off";
defparam \addr_control|Add4~37 .lut_mask = 64'h0000030300003C3C;
defparam \addr_control|Add4~37 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N35
cyclonev_io_ibuf \MEM_ADDR[15]~input (
	.i(MEM_ADDR[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[15]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[15]~input .bus_hold = "false";
defparam \MEM_ADDR[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y21_N29
dffeas \addr_control|addr_out_wr[15] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add4~37_sumout ),
	.asdata(\MEM_ADDR[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out_wr[16]~0_combout ),
	.sload(!\addr_control|state [0]),
	.ena(\addr_control|addr_out_wr[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_wr [15]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_wr[15] .is_wysiwyg = "true";
defparam \addr_control|addr_out_wr[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N30
cyclonev_lcell_comb \addr_control|Add6~41 (
// Equation(s):
// \addr_control|Add6~41_sumout  = SUM(( \addr_control|new_y [10] ) + ( GND ) + ( \addr_control|Add6~38  ))

	.dataa(gnd),
	.datab(!\addr_control|new_y [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add6~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add6~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add6~41 .extended_lut = "off";
defparam \addr_control|Add6~41 .lut_mask = 64'h0000FFFF00003333;
defparam \addr_control|Add6~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N32
dffeas \addr_control|new_y[10] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add6~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|new_y [10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|new_y[10] .is_wysiwyg = "true";
defparam \addr_control|new_y[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y21_N30
cyclonev_lcell_comb \addr_control|Add4~41 (
// Equation(s):
// \addr_control|Add4~41_sumout  = SUM(( !\addr_control|new_y [10] $ (!\addr_control|new_y [8]) ) + ( \addr_control|Add4~39  ) + ( \addr_control|Add4~38  ))

	.dataa(!\addr_control|new_y [10]),
	.datab(gnd),
	.datac(!\addr_control|new_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add4~38 ),
	.sharein(\addr_control|Add4~39 ),
	.combout(),
	.sumout(\addr_control|Add4~41_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add4~41 .extended_lut = "off";
defparam \addr_control|Add4~41 .lut_mask = 64'h0000000000005A5A;
defparam \addr_control|Add4~41 .shared_arith = "on";
// synopsys translate_on

// Location: IOIBUF_X28_Y0_N1
cyclonev_io_ibuf \MEM_ADDR[16]~input (
	.i(MEM_ADDR[16]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\MEM_ADDR[16]~input_o ));
// synopsys translate_off
defparam \MEM_ADDR[16]~input .bus_hold = "false";
defparam \MEM_ADDR[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X35_Y21_N32
dffeas \addr_control|addr_out_wr[16] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add4~41_sumout ),
	.asdata(\MEM_ADDR[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|addr_out_wr[16]~0_combout ),
	.sload(!\addr_control|state [0]),
	.ena(\addr_control|addr_out_wr[16]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_wr [16]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_wr[16] .is_wysiwyg = "true";
defparam \addr_control|addr_out_wr[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y22_N58
dffeas \addr_control|old_y[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|new_y [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(vcc),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|old_y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|old_y[7] .is_wysiwyg = "true";
defparam \addr_control|old_y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N36
cyclonev_lcell_comb \addr_control|old_y[9]~feeder (
// Equation(s):
// \addr_control|old_y[9]~feeder_combout  = \addr_control|new_y [10]

	.dataa(gnd),
	.datab(!\addr_control|new_y [10]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|old_y[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|old_y[9]~feeder .extended_lut = "off";
defparam \addr_control|old_y[9]~feeder .lut_mask = 64'h3333333333333333;
defparam \addr_control|old_y[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N38
dffeas \addr_control|old_y[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|old_y[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|old_y [9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|old_y[9] .is_wysiwyg = "true";
defparam \addr_control|old_y[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N44
dffeas \addr_control|old_y[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|new_y [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(vcc),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|old_y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|old_y[6] .is_wysiwyg = "true";
defparam \addr_control|old_y[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N34
dffeas \addr_control|old_y[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|new_y [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(vcc),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|old_y [8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|old_y[8] .is_wysiwyg = "true";
defparam \addr_control|old_y[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N50
dffeas \addr_control|old_y[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|new_y [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(vcc),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|old_y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|old_y[5] .is_wysiwyg = "true";
defparam \addr_control|old_y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N45
cyclonev_lcell_comb \addr_control|old_y[4]~feeder (
// Equation(s):
// \addr_control|old_y[4]~feeder_combout  = \addr_control|new_y [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\addr_control|new_y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|old_y[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|old_y[4]~feeder .extended_lut = "off";
defparam \addr_control|old_y[4]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \addr_control|old_y[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N46
dffeas \addr_control|old_y[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|old_y[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|old_y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|old_y[4] .is_wysiwyg = "true";
defparam \addr_control|old_y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y23_N54
cyclonev_lcell_comb \addr_control|old_y[3]~feeder (
// Equation(s):
// \addr_control|old_y[3]~feeder_combout  = \addr_control|new_y [4]

	.dataa(gnd),
	.datab(!\addr_control|new_y [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|old_y[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|old_y[3]~feeder .extended_lut = "off";
defparam \addr_control|old_y[3]~feeder .lut_mask = 64'h3333333333333333;
defparam \addr_control|old_y[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y23_N56
dffeas \addr_control|old_y[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|old_y[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(gnd),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|old_y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|old_y[3] .is_wysiwyg = "true";
defparam \addr_control|old_y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N41
dffeas \addr_control|old_y[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|new_y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(vcc),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|old_y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|old_y[2] .is_wysiwyg = "true";
defparam \addr_control|old_y[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N26
dffeas \addr_control|old_x[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|new_x [10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(vcc),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|old_x [9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|old_x[9] .is_wysiwyg = "true";
defparam \addr_control|old_x[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N58
dffeas \addr_control|old_y[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|new_y [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(vcc),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|old_y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|old_y[1] .is_wysiwyg = "true";
defparam \addr_control|old_y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y23_N52
dffeas \addr_control|old_y[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|new_y [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|has_alg_on_exec~q ),
	.sload(vcc),
	.ena(\addr_control|new_y[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|old_y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|old_y[0] .is_wysiwyg = "true";
defparam \addr_control|old_y[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N22
dffeas \addr_control|old_x[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|new_x [9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(vcc),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|old_x [8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|old_x[8] .is_wysiwyg = "true";
defparam \addr_control|old_x[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N46
dffeas \addr_control|old_x[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|new_x [8]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(vcc),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|old_x [7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|old_x[7] .is_wysiwyg = "true";
defparam \addr_control|old_x[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N56
dffeas \addr_control|old_x[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|new_x [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(vcc),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|old_x [6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|old_x[6] .is_wysiwyg = "true";
defparam \addr_control|old_x[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N0
cyclonev_lcell_comb \addr_control|Add2~17 (
// Equation(s):
// \addr_control|Add2~17_sumout  = SUM(( !\addr_control|old_y [0] $ (!\addr_control|old_x [6]) ) + ( !VCC ) + ( !VCC ))
// \addr_control|Add2~18  = CARRY(( !\addr_control|old_y [0] $ (!\addr_control|old_x [6]) ) + ( !VCC ) + ( !VCC ))
// \addr_control|Add2~19  = SHARE((\addr_control|old_y [0] & \addr_control|old_x [6]))

	.dataa(!\addr_control|old_y [0]),
	.datab(gnd),
	.datac(!\addr_control|old_x [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\addr_control|Add2~17_sumout ),
	.cout(\addr_control|Add2~18 ),
	.shareout(\addr_control|Add2~19 ));
// synopsys translate_off
defparam \addr_control|Add2~17 .extended_lut = "off";
defparam \addr_control|Add2~17 .lut_mask = 64'h0000050500005A5A;
defparam \addr_control|Add2~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N3
cyclonev_lcell_comb \addr_control|Add2~21 (
// Equation(s):
// \addr_control|Add2~21_sumout  = SUM(( !\addr_control|old_x [7] $ (!\addr_control|old_y [1]) ) + ( \addr_control|Add2~19  ) + ( \addr_control|Add2~18  ))
// \addr_control|Add2~22  = CARRY(( !\addr_control|old_x [7] $ (!\addr_control|old_y [1]) ) + ( \addr_control|Add2~19  ) + ( \addr_control|Add2~18  ))
// \addr_control|Add2~23  = SHARE((\addr_control|old_x [7] & \addr_control|old_y [1]))

	.dataa(gnd),
	.datab(!\addr_control|old_x [7]),
	.datac(!\addr_control|old_y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add2~18 ),
	.sharein(\addr_control|Add2~19 ),
	.combout(),
	.sumout(\addr_control|Add2~21_sumout ),
	.cout(\addr_control|Add2~22 ),
	.shareout(\addr_control|Add2~23 ));
// synopsys translate_off
defparam \addr_control|Add2~21 .extended_lut = "off";
defparam \addr_control|Add2~21 .lut_mask = 64'h0000030300003C3C;
defparam \addr_control|Add2~21 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N6
cyclonev_lcell_comb \addr_control|Add2~25 (
// Equation(s):
// \addr_control|Add2~25_sumout  = SUM(( !\addr_control|old_y [2] $ (!\addr_control|old_y [0] $ (\addr_control|old_x [8])) ) + ( \addr_control|Add2~23  ) + ( \addr_control|Add2~22  ))
// \addr_control|Add2~26  = CARRY(( !\addr_control|old_y [2] $ (!\addr_control|old_y [0] $ (\addr_control|old_x [8])) ) + ( \addr_control|Add2~23  ) + ( \addr_control|Add2~22  ))
// \addr_control|Add2~27  = SHARE((!\addr_control|old_y [2] & (\addr_control|old_y [0] & \addr_control|old_x [8])) # (\addr_control|old_y [2] & ((\addr_control|old_x [8]) # (\addr_control|old_y [0]))))

	.dataa(!\addr_control|old_y [2]),
	.datab(gnd),
	.datac(!\addr_control|old_y [0]),
	.datad(!\addr_control|old_x [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add2~22 ),
	.sharein(\addr_control|Add2~23 ),
	.combout(),
	.sumout(\addr_control|Add2~25_sumout ),
	.cout(\addr_control|Add2~26 ),
	.shareout(\addr_control|Add2~27 ));
// synopsys translate_off
defparam \addr_control|Add2~25 .extended_lut = "off";
defparam \addr_control|Add2~25 .lut_mask = 64'h0000055F00005AA5;
defparam \addr_control|Add2~25 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N9
cyclonev_lcell_comb \addr_control|Add2~29 (
// Equation(s):
// \addr_control|Add2~29_sumout  = SUM(( !\addr_control|old_y [3] $ (!\addr_control|old_x [9] $ (\addr_control|old_y [1])) ) + ( \addr_control|Add2~27  ) + ( \addr_control|Add2~26  ))
// \addr_control|Add2~30  = CARRY(( !\addr_control|old_y [3] $ (!\addr_control|old_x [9] $ (\addr_control|old_y [1])) ) + ( \addr_control|Add2~27  ) + ( \addr_control|Add2~26  ))
// \addr_control|Add2~31  = SHARE((!\addr_control|old_y [3] & (\addr_control|old_x [9] & \addr_control|old_y [1])) # (\addr_control|old_y [3] & ((\addr_control|old_y [1]) # (\addr_control|old_x [9]))))

	.dataa(gnd),
	.datab(!\addr_control|old_y [3]),
	.datac(!\addr_control|old_x [9]),
	.datad(!\addr_control|old_y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add2~26 ),
	.sharein(\addr_control|Add2~27 ),
	.combout(),
	.sumout(\addr_control|Add2~29_sumout ),
	.cout(\addr_control|Add2~30 ),
	.shareout(\addr_control|Add2~31 ));
// synopsys translate_off
defparam \addr_control|Add2~29 .extended_lut = "off";
defparam \addr_control|Add2~29 .lut_mask = 64'h0000033F00003CC3;
defparam \addr_control|Add2~29 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N12
cyclonev_lcell_comb \addr_control|Add2~33 (
// Equation(s):
// \addr_control|Add2~33_sumout  = SUM(( !\addr_control|old_y [2] $ (!\addr_control|old_y [4]) ) + ( \addr_control|Add2~31  ) + ( \addr_control|Add2~30  ))
// \addr_control|Add2~34  = CARRY(( !\addr_control|old_y [2] $ (!\addr_control|old_y [4]) ) + ( \addr_control|Add2~31  ) + ( \addr_control|Add2~30  ))
// \addr_control|Add2~35  = SHARE((\addr_control|old_y [2] & \addr_control|old_y [4]))

	.dataa(!\addr_control|old_y [2]),
	.datab(gnd),
	.datac(!\addr_control|old_y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add2~30 ),
	.sharein(\addr_control|Add2~31 ),
	.combout(),
	.sumout(\addr_control|Add2~33_sumout ),
	.cout(\addr_control|Add2~34 ),
	.shareout(\addr_control|Add2~35 ));
// synopsys translate_off
defparam \addr_control|Add2~33 .extended_lut = "off";
defparam \addr_control|Add2~33 .lut_mask = 64'h0000050500005A5A;
defparam \addr_control|Add2~33 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N15
cyclonev_lcell_comb \addr_control|Add2~37 (
// Equation(s):
// \addr_control|Add2~37_sumout  = SUM(( !\addr_control|old_y [3] $ (!\addr_control|old_y [5]) ) + ( \addr_control|Add2~35  ) + ( \addr_control|Add2~34  ))
// \addr_control|Add2~38  = CARRY(( !\addr_control|old_y [3] $ (!\addr_control|old_y [5]) ) + ( \addr_control|Add2~35  ) + ( \addr_control|Add2~34  ))
// \addr_control|Add2~39  = SHARE((\addr_control|old_y [3] & \addr_control|old_y [5]))

	.dataa(gnd),
	.datab(!\addr_control|old_y [3]),
	.datac(!\addr_control|old_y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add2~34 ),
	.sharein(\addr_control|Add2~35 ),
	.combout(),
	.sumout(\addr_control|Add2~37_sumout ),
	.cout(\addr_control|Add2~38 ),
	.shareout(\addr_control|Add2~39 ));
// synopsys translate_off
defparam \addr_control|Add2~37 .extended_lut = "off";
defparam \addr_control|Add2~37 .lut_mask = 64'h0000030300003C3C;
defparam \addr_control|Add2~37 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N18
cyclonev_lcell_comb \addr_control|Add2~5 (
// Equation(s):
// \addr_control|Add2~5_sumout  = SUM(( !\addr_control|old_y [6] $ (!\addr_control|old_y [4]) ) + ( \addr_control|Add2~39  ) + ( \addr_control|Add2~38  ))
// \addr_control|Add2~6  = CARRY(( !\addr_control|old_y [6] $ (!\addr_control|old_y [4]) ) + ( \addr_control|Add2~39  ) + ( \addr_control|Add2~38  ))
// \addr_control|Add2~7  = SHARE((\addr_control|old_y [6] & \addr_control|old_y [4]))

	.dataa(gnd),
	.datab(!\addr_control|old_y [6]),
	.datac(!\addr_control|old_y [4]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add2~38 ),
	.sharein(\addr_control|Add2~39 ),
	.combout(),
	.sumout(\addr_control|Add2~5_sumout ),
	.cout(\addr_control|Add2~6 ),
	.shareout(\addr_control|Add2~7 ));
// synopsys translate_off
defparam \addr_control|Add2~5 .extended_lut = "off";
defparam \addr_control|Add2~5 .lut_mask = 64'h0000030300003C3C;
defparam \addr_control|Add2~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N21
cyclonev_lcell_comb \addr_control|Add2~9 (
// Equation(s):
// \addr_control|Add2~9_sumout  = SUM(( !\addr_control|old_y [7] $ (!\addr_control|old_y [5]) ) + ( \addr_control|Add2~7  ) + ( \addr_control|Add2~6  ))
// \addr_control|Add2~10  = CARRY(( !\addr_control|old_y [7] $ (!\addr_control|old_y [5]) ) + ( \addr_control|Add2~7  ) + ( \addr_control|Add2~6  ))
// \addr_control|Add2~11  = SHARE((\addr_control|old_y [7] & \addr_control|old_y [5]))

	.dataa(!\addr_control|old_y [7]),
	.datab(gnd),
	.datac(!\addr_control|old_y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add2~6 ),
	.sharein(\addr_control|Add2~7 ),
	.combout(),
	.sumout(\addr_control|Add2~9_sumout ),
	.cout(\addr_control|Add2~10 ),
	.shareout(\addr_control|Add2~11 ));
// synopsys translate_off
defparam \addr_control|Add2~9 .extended_lut = "off";
defparam \addr_control|Add2~9 .lut_mask = 64'h0000050500005A5A;
defparam \addr_control|Add2~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N24
cyclonev_lcell_comb \addr_control|Add2~13 (
// Equation(s):
// \addr_control|Add2~13_sumout  = SUM(( !\addr_control|old_y [6] $ (!\addr_control|old_y [8]) ) + ( \addr_control|Add2~11  ) + ( \addr_control|Add2~10  ))
// \addr_control|Add2~14  = CARRY(( !\addr_control|old_y [6] $ (!\addr_control|old_y [8]) ) + ( \addr_control|Add2~11  ) + ( \addr_control|Add2~10  ))
// \addr_control|Add2~15  = SHARE((\addr_control|old_y [6] & \addr_control|old_y [8]))

	.dataa(gnd),
	.datab(!\addr_control|old_y [6]),
	.datac(!\addr_control|old_y [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add2~10 ),
	.sharein(\addr_control|Add2~11 ),
	.combout(),
	.sumout(\addr_control|Add2~13_sumout ),
	.cout(\addr_control|Add2~14 ),
	.shareout(\addr_control|Add2~15 ));
// synopsys translate_off
defparam \addr_control|Add2~13 .extended_lut = "off";
defparam \addr_control|Add2~13 .lut_mask = 64'h0000030300003C3C;
defparam \addr_control|Add2~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N27
cyclonev_lcell_comb \addr_control|Add2~1 (
// Equation(s):
// \addr_control|Add2~1_sumout  = SUM(( !\addr_control|old_y [7] $ (!\addr_control|old_y [9]) ) + ( \addr_control|Add2~15  ) + ( \addr_control|Add2~14  ))

	.dataa(!\addr_control|old_y [7]),
	.datab(gnd),
	.datac(!\addr_control|old_y [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\addr_control|Add2~14 ),
	.sharein(\addr_control|Add2~15 ),
	.combout(),
	.sumout(\addr_control|Add2~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Add2~1 .extended_lut = "off";
defparam \addr_control|Add2~1 .lut_mask = 64'h0000000000005A5A;
defparam \addr_control|Add2~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N30
cyclonev_lcell_comb \addr_control|addr_out_rd[6]~0 (
// Equation(s):
// \addr_control|addr_out_rd[6]~0_combout  = ( \addr_control|current_operation_step.000~q  & ( (!\addr_control|state [1] & !\addr_control|state [2]) ) ) # ( !\addr_control|current_operation_step.000~q  & ( (!\addr_control|state [2] & ((!\addr_control|state 
// [1]) # ((\addr_control|state [0] & \addr_control|has_alg_on_exec~q )))) ) )

	.dataa(!\addr_control|state [1]),
	.datab(!\addr_control|state [0]),
	.datac(!\addr_control|state [2]),
	.datad(!\addr_control|has_alg_on_exec~q ),
	.datae(gnd),
	.dataf(!\addr_control|current_operation_step.000~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out_rd[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out_rd[6]~0 .extended_lut = "off";
defparam \addr_control|addr_out_rd[6]~0 .lut_mask = 64'hA0B0A0B0A0A0A0A0;
defparam \addr_control|addr_out_rd[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N29
dffeas \addr_control|addr_out_rd[16] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add2~1_sumout ),
	.asdata(\MEM_ADDR[16]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|state [0]),
	.sload(!\addr_control|state [1]),
	.ena(\addr_control|addr_out_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_rd [16]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_rd[16] .is_wysiwyg = "true";
defparam \addr_control|addr_out_rd[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N31
dffeas \memory1|altsyncram_component|auto_generated|address_reg_b[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|addr_out_rd [16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1|altsyncram_component|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \memory1|altsyncram_component|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y35_N5
dffeas \memory1|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory1|altsyncram_component|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE .is_wysiwyg = "true";
defparam \memory1|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N26
dffeas \addr_control|addr_out_rd[15] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add2~13_sumout ),
	.asdata(\MEM_ADDR[15]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|state [0]),
	.sload(!\addr_control|state [1]),
	.ena(\addr_control|addr_out_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_rd [15]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_rd[15] .is_wysiwyg = "true";
defparam \addr_control|addr_out_rd[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y31_N38
dffeas \memory1|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|addr_out_rd [15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \memory1|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y35_N37
dffeas \memory1|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory1|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \memory1|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y35_N38
dffeas \memory1|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory1|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE .is_wysiwyg = "true";
defparam \memory1|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N20
dffeas \addr_control|addr_out_rd[13] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add2~5_sumout ),
	.asdata(\MEM_ADDR[13]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|state [0]),
	.sload(!\addr_control|state [1]),
	.ena(\addr_control|addr_out_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_rd [13]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_rd[13] .is_wysiwyg = "true";
defparam \addr_control|addr_out_rd[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N27
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout  = ( \addr_control|addr_out_rd [13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|addr_out_rd [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory1|altsyncram_component|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y31_N29
dffeas \memory1|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory1|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \memory1|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y31_N34
dffeas \memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory1|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE .is_wysiwyg = "true";
defparam \memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N23
dffeas \addr_control|addr_out_rd[14] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add2~9_sumout ),
	.asdata(\MEM_ADDR[14]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|state [0]),
	.sload(!\addr_control|state [1]),
	.ena(\addr_control|addr_out_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_rd [14]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_rd[14] .is_wysiwyg = "true";
defparam \addr_control|addr_out_rd[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N47
dffeas \memory1|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|addr_out_rd [14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \memory1|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N34
dffeas \memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory1|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE .is_wysiwyg = "true";
defparam \memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N12
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  = ( !\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( !\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & !\memory1|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .lut_mask = 64'h5050000000000000;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N48
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout  = ( \addr_control|addr_out_rd [14] & ( (\addr_control|addr_out_rd [15] & (!\addr_control|addr_out_rd [13] & !\addr_control|addr_out_rd [16])) ) )

	.dataa(!\addr_control|addr_out_rd [15]),
	.datab(!\addr_control|addr_out_rd [13]),
	.datac(!\addr_control|addr_out_rd [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|addr_out_rd [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0 .lut_mask = 64'h0000000040404040;
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X46_Y39_N0
cyclonev_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~GND~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~GND .extended_lut = "off";
defparam \~GND .lut_mask = 64'h0000000000000000;
defparam \~GND .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N59
dffeas \addr_control|current_operation_step.000~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|current_operation_step~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|current_operation_step.000~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|current_operation_step.000~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|current_operation_step.000~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y22_N36
cyclonev_lcell_comb \addr_control|Mux24~0 (
// Equation(s):
// \addr_control|Mux24~0_combout  = ( \addr_control|addr_out_rd [0] & ( \addr_control|has_alg_on_exec~q  & ( (!\addr_control|state [0] & (((\addr_control|state [1])))) # (\addr_control|state [0] & ((!\addr_control|state [1] & (\MEM_ADDR[0]~input_o )) # 
// (\addr_control|state [1] & ((\addr_control|current_operation_step.000~DUPLICATE_q ))))) ) ) ) # ( !\addr_control|addr_out_rd [0] & ( \addr_control|has_alg_on_exec~q  & ( (\addr_control|state [0] & (\MEM_ADDR[0]~input_o  & !\addr_control|state [1])) ) ) ) 
// # ( \addr_control|addr_out_rd [0] & ( !\addr_control|has_alg_on_exec~q  & ( ((\addr_control|state [0] & \MEM_ADDR[0]~input_o )) # (\addr_control|state [1]) ) ) ) # ( !\addr_control|addr_out_rd [0] & ( !\addr_control|has_alg_on_exec~q  & ( 
// (\addr_control|state [0] & (\MEM_ADDR[0]~input_o  & !\addr_control|state [1])) ) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\MEM_ADDR[0]~input_o ),
	.datac(!\addr_control|state [1]),
	.datad(!\addr_control|current_operation_step.000~DUPLICATE_q ),
	.datae(!\addr_control|addr_out_rd [0]),
	.dataf(!\addr_control|has_alg_on_exec~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux24~0 .extended_lut = "off";
defparam \addr_control|Mux24~0 .lut_mask = 64'h10101F1F10101A1F;
defparam \addr_control|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y22_N38
dffeas \addr_control|addr_out_rd[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux24~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(!\addr_control|state [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_rd [0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_rd[0] .is_wysiwyg = "true";
defparam \addr_control|addr_out_rd[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N34
dffeas \addr_control|old_x[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|new_x[1]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(vcc),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|old_x [0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|old_x[0] .is_wysiwyg = "true";
defparam \addr_control|old_x[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N33
cyclonev_lcell_comb \addr_control|addr_out_rd[1]~feeder (
// Equation(s):
// \addr_control|addr_out_rd[1]~feeder_combout  = ( \addr_control|old_x [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|old_x [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out_rd[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out_rd[1]~feeder .extended_lut = "off";
defparam \addr_control|addr_out_rd[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_control|addr_out_rd[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N35
dffeas \addr_control|addr_out_rd[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|addr_out_rd[1]~feeder_combout ),
	.asdata(\MEM_ADDR[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|state [0]),
	.sload(!\addr_control|state [1]),
	.ena(\addr_control|addr_out_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_rd [1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_rd[1] .is_wysiwyg = "true";
defparam \addr_control|addr_out_rd[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X36_Y24_N40
dffeas \addr_control|old_x[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|new_x [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(vcc),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|old_x [1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|old_x[1] .is_wysiwyg = "true";
defparam \addr_control|old_x[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X34_Y23_N30
cyclonev_lcell_comb \addr_control|addr_out_rd[2]~feeder (
// Equation(s):
// \addr_control|addr_out_rd[2]~feeder_combout  = ( \addr_control|old_x [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|old_x [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out_rd[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out_rd[2]~feeder .extended_lut = "off";
defparam \addr_control|addr_out_rd[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_control|addr_out_rd[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y23_N32
dffeas \addr_control|addr_out_rd[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|addr_out_rd[2]~feeder_combout ),
	.asdata(\MEM_ADDR[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|state [0]),
	.sload(!\addr_control|state [1]),
	.ena(\addr_control|addr_out_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_rd [2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_rd[2] .is_wysiwyg = "true";
defparam \addr_control|addr_out_rd[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N40
dffeas \addr_control|old_x[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|new_x [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(vcc),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|old_x [2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|old_x[2] .is_wysiwyg = "true";
defparam \addr_control|old_x[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X35_Y23_N30
cyclonev_lcell_comb \addr_control|addr_out_rd[3]~feeder (
// Equation(s):
// \addr_control|addr_out_rd[3]~feeder_combout  = ( \addr_control|old_x [2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|old_x [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out_rd[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out_rd[3]~feeder .extended_lut = "off";
defparam \addr_control|addr_out_rd[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_control|addr_out_rd[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X35_Y23_N32
dffeas \addr_control|addr_out_rd[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|addr_out_rd[3]~feeder_combout ),
	.asdata(\MEM_ADDR[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|state [0]),
	.sload(!\addr_control|state [1]),
	.ena(\addr_control|addr_out_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_rd [3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_rd[3] .is_wysiwyg = "true";
defparam \addr_control|addr_out_rd[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N46
dffeas \addr_control|old_x[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|new_x[4]~DUPLICATE_q ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(vcc),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|old_x [3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|old_x[3] .is_wysiwyg = "true";
defparam \addr_control|old_x[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N6
cyclonev_lcell_comb \addr_control|addr_out_rd[4]~feeder (
// Equation(s):
// \addr_control|addr_out_rd[4]~feeder_combout  = ( \addr_control|old_x [3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|old_x [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out_rd[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out_rd[4]~feeder .extended_lut = "off";
defparam \addr_control|addr_out_rd[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_control|addr_out_rd[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N8
dffeas \addr_control|addr_out_rd[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|addr_out_rd[4]~feeder_combout ),
	.asdata(\MEM_ADDR[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|state [0]),
	.sload(!\addr_control|state [1]),
	.ena(\addr_control|addr_out_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_rd [4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_rd[4] .is_wysiwyg = "true";
defparam \addr_control|addr_out_rd[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N53
dffeas \addr_control|old_x[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|new_x [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(vcc),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|old_x [4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|old_x[4] .is_wysiwyg = "true";
defparam \addr_control|old_x[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N12
cyclonev_lcell_comb \addr_control|addr_out_rd[5]~feeder (
// Equation(s):
// \addr_control|addr_out_rd[5]~feeder_combout  = ( \addr_control|old_x [4] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|old_x [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out_rd[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out_rd[5]~feeder .extended_lut = "off";
defparam \addr_control|addr_out_rd[5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_control|addr_out_rd[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N14
dffeas \addr_control|addr_out_rd[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|addr_out_rd[5]~feeder_combout ),
	.asdata(\MEM_ADDR[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|state [0]),
	.sload(!\addr_control|state [1]),
	.ena(\addr_control|addr_out_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_rd [5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_rd[5] .is_wysiwyg = "true";
defparam \addr_control|addr_out_rd[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y22_N35
dffeas \addr_control|old_x[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\addr_control|new_x [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\addr_control|new_x[7]~1_combout ),
	.sload(vcc),
	.ena(\addr_control|new_x[0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|old_x [5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|old_x[5] .is_wysiwyg = "true";
defparam \addr_control|old_x[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X31_Y24_N18
cyclonev_lcell_comb \addr_control|addr_out_rd[6]~feeder (
// Equation(s):
// \addr_control|addr_out_rd[6]~feeder_combout  = ( \addr_control|old_x [5] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\addr_control|old_x [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|addr_out_rd[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|addr_out_rd[6]~feeder .extended_lut = "off";
defparam \addr_control|addr_out_rd[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_control|addr_out_rd[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X31_Y24_N20
dffeas \addr_control|addr_out_rd[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|addr_out_rd[6]~feeder_combout ),
	.asdata(\MEM_ADDR[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|state [0]),
	.sload(!\addr_control|state [1]),
	.ena(\addr_control|addr_out_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_rd [6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_rd[6] .is_wysiwyg = "true";
defparam \addr_control|addr_out_rd[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N2
dffeas \addr_control|addr_out_rd[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add2~17_sumout ),
	.asdata(\MEM_ADDR[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|state [0]),
	.sload(!\addr_control|state [1]),
	.ena(\addr_control|addr_out_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_rd [7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_rd[7] .is_wysiwyg = "true";
defparam \addr_control|addr_out_rd[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N5
dffeas \addr_control|addr_out_rd[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add2~21_sumout ),
	.asdata(\MEM_ADDR[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|state [0]),
	.sload(!\addr_control|state [1]),
	.ena(\addr_control|addr_out_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_rd [8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_rd[8] .is_wysiwyg = "true";
defparam \addr_control|addr_out_rd[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N8
dffeas \addr_control|addr_out_rd[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add2~25_sumout ),
	.asdata(\MEM_ADDR[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|state [0]),
	.sload(!\addr_control|state [1]),
	.ena(\addr_control|addr_out_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_rd [9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_rd[9] .is_wysiwyg = "true";
defparam \addr_control|addr_out_rd[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N11
dffeas \addr_control|addr_out_rd[10] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add2~29_sumout ),
	.asdata(\MEM_ADDR[10]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|state [0]),
	.sload(!\addr_control|state [1]),
	.ena(\addr_control|addr_out_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_rd [10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_rd[10] .is_wysiwyg = "true";
defparam \addr_control|addr_out_rd[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N14
dffeas \addr_control|addr_out_rd[11] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add2~33_sumout ),
	.asdata(\MEM_ADDR[11]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|state [0]),
	.sload(!\addr_control|state [1]),
	.ena(\addr_control|addr_out_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_rd [11]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_rd[11] .is_wysiwyg = "true";
defparam \addr_control|addr_out_rd[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X35_Y23_N17
dffeas \addr_control|addr_out_rd[12] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Add2~37_sumout ),
	.asdata(\MEM_ADDR[12]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\addr_control|state [0]),
	.sload(!\addr_control|state [1]),
	.ena(\addr_control|addr_out_rd[6]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|addr_out_rd [12]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|addr_out_rd[12] .is_wysiwyg = "true";
defparam \addr_control|addr_out_rd[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y42_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "FFFFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFFFFFFFFFFD6AFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFC2BBFFFFFFFFFFFFFFFFFFFFFF8B7FFFFFFFFFFFFFFFFFFFFFFBFFFFFB7FFFFFFFBFFFFFFFFFFE7280016FFFFFFFFFFFFFFFFFFFFE00FFFFFFA00000000000000017FFFFF5BFFFFFFFE3FFFFFFFFFEC840188FFFFFFFFFFFFFFFFFFFFB04FFFFFFFFFFFFFFFFFFFFFFF7FFFFE14FFFFFFDCFFFFFFFFFFBE40001A6FFFFFFFFFFFFFFFFFFF83D7FFFFF800000000000000017FFFFF81FFFFFFF47FFFFFFFFFD0000000D7FFFFFFFFFFFFFFFFFF871FFFFFFF0000000000000000FFFFFE10DFFFFE96FFFFFFFFFDE40000010BFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "FFFFFFFFFFF0ECFFFFFF80000000000000003FFFFFF80FFFFFF417FFFFFFFFFC000000007FFFFFFFFFFFFFFFFFF9FC7FFFFFF0000000000000000FFFFFF821FFFFE917FFFFFFFFA200000002DFFFFFFFFFFFFFFFFFF07A7FFFFFE8000000000000003FFFFFF008DFFF8807FFFFFFFFD0000000010FFFFFFFFFFFFFFFFFF9FE7FFFFFF0000000000000007FFFFFF8003FFE800FFFFFFFFF80000000009BFFFFFFFFFFFFFFFFF87E7FFFFFF000000000000000FFFFFFF8025BFF001FFFFFFFFD800000000025FFFFFFFFFFFFFFFFF87C7FFFFFE8000000000000009FFFFFF4000DB8001FFFFFFFFA40000000000EFFFFFFFFFFFFFFFFF87CFFFFFFFA0000000000";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N51
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout  = ( !\addr_control|addr_out_rd [14] & ( (\addr_control|addr_out_rd [15] & (\addr_control|addr_out_rd [13] & !\addr_control|addr_out_rd [16])) ) )

	.dataa(!\addr_control|addr_out_rd [15]),
	.datab(!\addr_control|addr_out_rd [13]),
	.datac(gnd),
	.datad(!\addr_control|addr_out_rd [16]),
	.datae(gnd),
	.dataf(!\addr_control|addr_out_rd [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0 .lut_mask = 64'h1100110000000000;
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y38_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00005FFFFFF8004EC3001FFFFFFFFF6000000000177FFFFFFFFFFFFFFFF87EBFFFFFF800000000000000FFFFFFF0000780000FFFFFFFEC000000000002FFFFFFFFFFFFFFFFF87BFFFFFFF600000000000000FFFFFFFC000080001FFFFFFFE90000000000013FFFFFFFFFFFFFFFF87FFFFFFFFE00000000000006FFFFFFF8000260000FFFFFFFD40000000000017FFFFFFFFFFFFFFFF87FFFFFFFFE800000000000027FFFFFF8000100001FFFFFFFD8000000000000FFFFFFFFFFFFFFFFF87FFFFFFFFE80000000000007FFFFFFFC000000001FFFFFFFE00000000000012FFFFFFFFFFFFFFFF87FFFFFFFFD00000000000001FFFFFFFA000000003FFFFFFFF000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "0000000001FFFFFFFFFFFFFFFFF87FFFFFFFFF80000000000007FFFFFFF8000000005FFFFFFFC00000000000003FFFFFFFFFFFFFFFF87FFFFFFFFFC0000000000007FFFFFFFC000000001FFFFFFF800000000000002FFFFFFFFFFFFFFFF87FFFFFFFFFE0000000000027FFFFFFFE000000001FFFFFFE800000000000001BFFFFFFFFFFFFFFF87FFFFFFFFFC0000000000037FFFFFFFC000000007FFFFFFEC00000000000000BFFFFFFFFFFFFFFF87FFFFFFFFFD000000000001BFFFFFFFC000000003FFFFFFFC000000000000037FFFFFFFFFFFFFFF87FFFFFFFFFD000000000000FFFFFFFFE000000003FFFFFFF0000000000000007FFFFFFFFFFFFFFF87FFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "FFFFFFF800000000003FFFFFFFFC000000003FFFFFFE0000000000000003FFFFFFFFFFFFFFF87FFFFFFFFFF8000000000037FFFFFFFE00000000FFFFFFFEC00000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFF000000000003FFFFFFFFC000000003FFFFFFF0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFF800000000007FFFFFFFFC00000000FFFFFFFD0000000000000003FFFFFFFFFFFFFFF9FFFFFFFFFFF800000000007FFFFFFFFD000000007FFFFFFF0000000000000003FFFFFFFFFFFFFFF9FFFFFFFFFFFA00000000027FFFFFFFF8800000003FFFFFFD0000000000000001FFFFFFFFFFFFFFF87FFFFFFFFFFA00000000007FFFFFFFF00000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00011FFFFFFE8000000000000001FFFFFFFFFFFFFFF5FFFFFFFFFFFC0000000000FFFFFFFFEA000000008FFFFFFE0000000000000003FFFFFFFF8000001140000037FFFE0000000005FFFFFFFFA0000000007BFFFFF80000000000000003FFFFFFFFC00000010000000FFFFF00000000017FFFFFFFC00000000067FFFFFA0000000000000000FFFFFFFFC00000080000000FFFFF0000000003FFFFFFFF800000000027FFFFFC0000000000000000FFFFFFFFC00000000000001FFFFD0000000001FFFFFFFD0000000000137FFFFA0000000000000001FFFFFFFF800000000000001FFFFF0000000003FFFFFFFF000000000008FFFFFA0000000000000000FFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N15
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout  = ( !\addr_control|addr_out_rd [16] & ( !\addr_control|addr_out_rd [14] & ( (\addr_control|addr_out_rd [15] & !\addr_control|addr_out_rd [13]) ) ) )

	.dataa(!\addr_control|addr_out_rd [15]),
	.datab(gnd),
	.datac(!\addr_control|addr_out_rd [13]),
	.datad(gnd),
	.datae(!\addr_control|addr_out_rd [16]),
	.dataf(!\addr_control|addr_out_rd [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0 .lut_mask = 64'h5050000000000000;
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y46_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "FFFFC00000000000000FFFFFC000000023FFFFFFFE000000000004BFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF800000002FFFFFFFF8800000000001FFFFF80000000000000000FFFFFFFF800000000000000FFFFFC000000017FFFFFFED0000000000027FFFFC0000000000000000FFFFFFFF800000000000000FFFFFF800000013FFFFFFF400000000000077FFF80000000000000000FFFFFFFFC00000000000001FFFFFD00000000FFFFFFFFA00000000000027FFFC0000000000000001FFFFFFFFC00000000000001FFFFFFC0000003FFFFFFFC40000000000003BFFFC0000000000000000FFFFFFFFA00000000000001FFFFFE0000000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "1FFFFFFEE000000000000035FFF80000000000000000FFFFFFFFE00000000000002FFFFFF00000005FFFFFFF900000000000006FFFF80000000000000002FFFFFFFFC00000000000001FFFFFF40000013FFFFFFFA0000000000000007FFA0000000000000003FFFFFFFFD00000000000003FFFFFF80000007FFFFFFA400000000000000AFFF80000000000000000FFFFFFFFD00000000000005FFFFFF8000002DFFFFFFF0000000000000006BFFA0000000000000000FFFFFFFFD00000000000003FFFFFFE0000007FFFFFFAB000000000000010FFFE0000000000000003FFFFFFFFE40000000000013FFFFFFE0000007FFFFFFBD1840000000000063FFE0000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "000000000001FFFFFFFFE8000000000000BFFFFFF900000AFFFFFFFFFEE8200000000110FFFF0000000000000005FFFFFFFFF0000000000000FFFFFFFE000001FFFFFFFFFFF542000000E77FFFFD0000000000000001FFFFFFFFF8000000000002FFFFFFFC800003FFFFFFFFFFFFC200005EEF9FFFFE0000000000000015FFFFFFFFFC0000000000017FFFFFFD800015FFFFFFFFFFFFF8000047FFFFFFFE4000000000000017FFFFFFFFFC000000000001FFFFFFFF400016FFFFFFFFFFFFE800007BFFFFFFFE000000000000001BFFFFFFFFFC000000000002FFFFFFFFC0000FFFFFFFFFFFFFFA80007FFFFFFFFF8000000000000007FFFFFFFFFC8000000000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "007FFFFFFEE0000FFFFFFFFFFFFFFE8000FFFFFFFFFF800000000000000FFFFFFFFFFD000000000003FFFFFFFF880017FFFFFFFFFFFFFE0001FFFFFFFFFF8000000000000007FFFFFFFFFE000000000007FFFFFFFFC0000BFFFFFFFFFFFFFF00017FFFFFFFFF4000000000000017FFFFFFFFFFA0000000000BFFFFFFFFF4000FFFFFFFFFFFFFFE0003BFFFFFFFFFA00000000000002BFFFFFFFFFF800000000007FFFFFFFFE4002FFFFFFFFFFFFFFF0002FFFFFFFFFFE00000000000003FFFFFFFFFFEA0000000000FFFFFFFFFEC0017FFFFFFFFFFFFFF8003FFFFFFFFFFD00000000000003FFFFFFFFFFFC00000000027FFFFFFFFD8007FFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N54
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout  = ( !\addr_control|addr_out_rd [16] & ( \addr_control|addr_out_rd [14] & ( (\addr_control|addr_out_rd [13] & \addr_control|addr_out_rd [15]) ) ) )

	.dataa(gnd),
	.datab(!\addr_control|addr_out_rd [13]),
	.datac(!\addr_control|addr_out_rd [15]),
	.datad(gnd),
	.datae(!\addr_control|addr_out_rd [16]),
	.dataf(!\addr_control|addr_out_rd [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0 .lut_mask = 64'h0000000003030000;
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y36_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N18
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  = ( \memory1|altsyncram_component|auto_generated|ram_block1a32~portbdataout  & ( \memory1|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\memory1|altsyncram_component|auto_generated|ram_block1a48~portbdataout ))) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\memory1|altsyncram_component|auto_generated|ram_block1a40~portbdataout )))) ) ) ) # ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a32~portbdataout  & ( \memory1|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (\memory1|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ((\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (((\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\memory1|altsyncram_component|auto_generated|ram_block1a40~portbdataout )))) ) ) ) # ( \memory1|altsyncram_component|auto_generated|ram_block1a32~portbdataout  & ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # 
// (\memory1|altsyncram_component|auto_generated|ram_block1a48~portbdataout ))) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\memory1|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & 
// !\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|ram_block1a32~portbdataout  & ( !\memory1|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & ((\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\memory1|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & !\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datab(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datac(!\memory1|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datad(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\memory1|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.dataf(!\memory1|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h0344CF440377CF77;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N0
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w[3] (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3] = ( !\addr_control|addr_out_rd [16] & ( !\addr_control|addr_out_rd [14] & ( (!\addr_control|addr_out_rd [13] & !\addr_control|addr_out_rd [15]) ) ) )

	.dataa(gnd),
	.datab(!\addr_control|addr_out_rd [13]),
	.datac(!\addr_control|addr_out_rd [15]),
	.datad(gnd),
	.datae(!\addr_control|addr_out_rd [16]),
	.dataf(!\addr_control|addr_out_rd [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w[3] .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w[3] .lut_mask = 64'hC0C0000000000000;
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y37_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N21
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout  = ( !\addr_control|addr_out_rd [16] & ( \addr_control|addr_out_rd [14] & ( (!\addr_control|addr_out_rd [15] & \addr_control|addr_out_rd [13]) ) ) )

	.dataa(!\addr_control|addr_out_rd [15]),
	.datab(gnd),
	.datac(!\addr_control|addr_out_rd [13]),
	.datad(gnd),
	.datae(!\addr_control|addr_out_rd [16]),
	.dataf(!\addr_control|addr_out_rd [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0 .lut_mask = 64'h000000000A0A0000;
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X5_Y35_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "01FFFFFFFFFF840000000000004FFFFFFFFFFF940000000067FFFFFFFFF8013FFFFFFFFFFFFFFF8005FFFFFFFFFFE0000000000003BFFFFFFFFFFFB8000000023FFFFFFFFFF000FFFFFFFFFFFFFFFF800BFFFFFFFFFFF8000000000002FFFFFFFFFFFFDC00000000DFFFFFFFFFF9027FFFFFFFFFFFFFFF800FFFFFFFFFFFF8000000000000FFFFFFFFFFFFFA00000000BFFFFFFFFFF4007FFFFFFFFFFFFFFFE005FFFFFFFFFFE8000000000001FFFFFFFFFFFFFC20000031FFFFFFFFFFF5013FFFFFFFFFFFFFFFD01FFFFFFFFFFFF6000000000001FFFFFFFFFFFFFFC000001FFFFFFFFFFFF801DFFFFFFFFFFFFFFFD01BFFFFFFFFFFF90000000000057FFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "FFFFFFFFF400003FFFFFFFFFFFFF40FFFFFFFFFFFFFFFFE0BFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFD8800837FFFFFFFFFFFE81FFFFFFFFFFFFFFFFE03FFFFFFFFFFFFF900000000047FFFFFFFFFFFFFFF000017FFFFFFFFFFFFF05FFFFFFFFFFFFFFFFE81FFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFEF047BFFFFFFFFFFFFF46FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFD00000000157FFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFF43FFFFFFFFFFFFFFFFF13FFFFFFFFFFFFFF3000000063FFFFFFFFFFFFFFFFFFD6FFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFEC7FFFFFFFFFFFFFDE800000017FFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFA7FF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFD60000006BFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFE400000177FFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFDA0000255FFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED80A41FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8601CEFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFCE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N6
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout  = ( !\addr_control|addr_out_rd [16] & ( !\addr_control|addr_out_rd [14] & ( (\addr_control|addr_out_rd [13] & !\addr_control|addr_out_rd [15]) ) ) )

	.dataa(gnd),
	.datab(!\addr_control|addr_out_rd [13]),
	.datac(!\addr_control|addr_out_rd [15]),
	.datad(gnd),
	.datae(!\addr_control|addr_out_rd [16]),
	.dataf(!\addr_control|addr_out_rd [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0 .lut_mask = 64'h3030000000000000;
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y35_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N45
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout  = ( !\addr_control|addr_out_rd [16] & ( \addr_control|addr_out_rd [14] & ( (!\addr_control|addr_out_rd [15] & !\addr_control|addr_out_rd [13]) ) ) )

	.dataa(!\addr_control|addr_out_rd [15]),
	.datab(gnd),
	.datac(!\addr_control|addr_out_rd [13]),
	.datad(gnd),
	.datae(!\addr_control|addr_out_rd [16]),
	.dataf(!\addr_control|addr_out_rd [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0 .lut_mask = 64'h00000000A0A00000;
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y39_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N0
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  = ( \memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( \memory1|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory1|altsyncram_component|auto_generated|ram_block1a8~portbdataout ))) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\memory1|altsyncram_component|auto_generated|ram_block1a24~portbdataout )) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( \memory1|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\memory1|altsyncram_component|auto_generated|ram_block1a0~portbdataout ) ) ) ) # ( \memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory1|altsyncram_component|auto_generated|ram_block1a8~portbdataout ))) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|ram_block1a24~portbdataout )) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( (\memory1|altsyncram_component|auto_generated|ram_block1a0~portbdataout  & !\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datab(!\memory1|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datac(!\memory1|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datad(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\memory1|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h55000F3355FF0F33;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X35_Y31_N36
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode928w[3] (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3] = ( !\addr_control|addr_out_rd [15] & ( !\addr_control|addr_out_rd [14] & ( (!\addr_control|addr_out_rd [13] & \addr_control|addr_out_rd [16]) ) ) )

	.dataa(gnd),
	.datab(!\addr_control|addr_out_rd [13]),
	.datac(!\addr_control|addr_out_rd [16]),
	.datad(gnd),
	.datae(!\addr_control|addr_out_rd [15]),
	.dataf(!\addr_control|addr_out_rd [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode928w[3] .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode928w[3] .lut_mask = 64'h0C0C000000000000;
defparam \memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode928w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y37_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N39
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  = ( \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( \memory1|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( 
// ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout )))) # 
// (\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( \memory1|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & 
// ( ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|out_address_reg_b [2] & \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ))) # 
// (\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ) ) ) ) # ( \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( !\memory1|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & 
// ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// !\memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  & ( !\memory1|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b [2] & \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.datab(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datac(!\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.datad(!\memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.datae(!\memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.dataf(!\memory1|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h002288AA0F2F8FAF;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y31_N35
dffeas \memory1|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory1|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \memory1|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y34_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "FFFFFFFFFFFFFFFFFFE2BFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFBFFFFFFFFFFFD07F3FFFFFFFFFFFFFFFFFFFFFD8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFB00017FFFFFFFFFFFFFFFFFFFFE00FFFFFFC00000000000000013FFFFF0FFFFFFFFDBFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFFC01FFFFFFCFFFFFFFFFFFFFFFF7FFFFF8FFFFFFFFEFFFFFFFFFFFA000001FFFFFFFFFFFFFFFFFFFFC40FFFFFFC00000000000000017FFFFF05FFFFFFE0FFFFFFFFFFD80000009FFFFFFFFFFFFFFFFFFFCF87FFFFFE0000000000000001FFFFFF01BFFFFFB0FFFFFFFFFE800000003FFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "FFFFFFFFFFFD78FFFFFFD0000000000000002FFFFFF817FFFFFC07FFFFFFFFF8000000017FFFFFFFFFFFFFFFFFF1FAFFFFFFE8000000000000002FFFFFF007FFFFF817FFFFFFFFC0000000004FFFFFFFFFFFFFFFFFF87EFFFFFFF0000000000000003FFFFFF80BFFFFA417FFFFFFFF9000000000BFFFFFFFFFFFFFFFFFF8FCFFFFFFF8000000000000003FFFFFF801FFFE4017FFFFFFFF000000000007FFFFFFFFFFFFFFFFF978FFFFFFF0000000000000003FFFFFFC003FFE000FFFFFFFFF400000000007FFFFFFFFFFFFFFFFF97E7FFFFFFC00000000000000BFFFFFF4003FF0001FFFFFFFFF000000000003FFFFFFFFFFFFFFFFF978FFFFFFFA0000000000";
// synopsys translate_on

// Location: M10K_X26_Y31_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y43_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00007FFFFFF00003C8001FFFFFFFFC000000000005FFFFFFFFFFFFFFFFF97C7FFFFFFC000000000000017FFFFFF00001C0003FFFFFFFFA000000000002FFFFFFFFFFFFFFFFF97FFFFFFFFE00000000000000FFFFFFFC0001C0003FFFFFFFF80000000000017FFFFFFFFFFFFFFFF97FFFFFFFFF00000000000002FFFFFFFC000000001FFFFFFFFC0000000000007FFFFFFFFFFFFFFFF97FFFFFFFFF00000000000002FFFFFFFC000000001FFFFFFFF80000000000003FFFFFFFFFFFFFFFF97FFFFFFFFF80000000000007FFFFFFFC000000001FFFFFFFF00000000000007FFFFFFFFFFFFFFFF97FFFFFFFFF00000000000003FFFFFFF8000000001FFFFFFFF000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000001FFFFFFFFFFFFFFFF97FFFFFFFFF40000000000003FFFFFFFE000000003FFFFFFFE00000000000003FFFFFFFFFFFFFFFF97FFFFFFFFFC0000000000007FFFFFFFE000000005FFFFFFF800000000000000FFFFFFFFFFFFFFFF97FFFFFFFFFA000000000000FFFFFFFFC000000007FFFFFFF800000000000000FFFFFFFFFFFFFFFF97FFFFFFFFFA000000000000FFFFFFFFC000000005FFFFFFF800000000000001FFFFFFFFFFFFFFFF97FFFFFFFFFD000000000000FFFFFFFFC000000003FFFFFFF400000000000001FFFFFFFFFFFFFFFF97FFFFFFFFFE000000000001FFFFFFFFC000000003FFFFFFF0000000000000007FFFFFFFFFFFFFFF97FFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFF800000000003FFFFFFFFE000000003FFFFFFF0000000000000007FFFFFFFFFFFFFFF97FFFFFFFFFF800000000007FFFFFFFFC000000003FFFFFFE8000000000000007FFFFFFFFFFFFFFF97FFFFFFFFFF800000000001FFFFFFFFE00000000BFFFFFFF0000000000000003FFFFFFFFFFFFFFF9FFFFFFFFFFF400000000003FFFFFFFFE00000000FFFFFFFF0000000000000001FFFFFFFFFFFFFFF97FFFFFFFFFFC00000000003FFFFFFFFC000000007FFFFFFF0000000000000003FFFFFFFFFFFFFFF97FFFFFFFFFF800000000007FFFFFFFF8000000003FFFFFFC0000000000000001FFFFFFFFFFFFFFF97FFFFFFFFFFE00000000007FFFFFFFF40000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00005FFFFFFE0000000000000003FFFFFFFFFFFFFFF9FFFFFFFFFFFD0000000000FFFFFFFFE8000000001FFFFFFC0000000000000001FFFFFFFFA00000010000003FFFFD0000000001FFFFFFFFE8000000002FFFFFFA0000000000000003FFFFFFFF800000050000001FFFFF0000000001FFFFFFFFC00000000017FFFFFE0000000000000000FFFFFFFF800000000000001FFFFF8000000005FFFFFFFF800000000007FFFFFA0000000000000002FFFFFFFF800000000000000FFFFF0000000003FFFFFFFF800000000003FFFFFA0000000000000002FFFFFFFFC00000000000001FFFFF4000000003FFFFFFFF000000000003FFFFFC0000000000000001FFFF";
// synopsys translate_on

// Location: M10K_X58_Y32_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "FFFF800000000000001FFFFFC00000000FFFFFFFFD400000000000FFFFFC0000000000000000FFFFFFFFC00000000000000FFFFFC00000000FFFFFFFFA0000000000007FFFF80000000000000001FFFFFFFF800000000000001FFFFF8000000007FFFFFFFE0000000000003FFFF80000000000000000FFFFFFFF800000000000000FFFFFC00000000FFFFFFFFA0000000000007FFFFC0000000000000001FFFFFFFFC00000000000000FFFFFD00000002FFFFFFFE80000000000001FFFFC0000000000000001FFFFFFFF800000000000001FFFFFE00000002FFFFFFFC00000000000004FFFF80000000000000001FFFFFFFFE00000000000000FFFFFE0000000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "5FFFFFFF8000000000000017FFF80000000000000001FFFFFFFFC00000000000001FFFFFF00000007FFFFFFFC000000000000007FFF80000000000000001FFFFFFFFE00000000000003FFFFFFC0000007FFFFFFE2000000000000017FFFA0000000000000000FFFFFFFFD00000000000003FFFFFFC000000BFFFFFFF8000000000000001FFF80000000000000001FFFFFFFFE00000000000005FFFFFF8000000FFFFFFFC0000000000000003FFFE0000000000000001FFFFFFFFE00000000000005FFFFFF80000007FFFFFFAA0000000000000007FFC0000000000000003FFFFFFFFE00000000000003FFFFFFC000001FFFFFFFFCA00000000000005FFFE0000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "000000000003FFFFFFFFE80000000000003FFFFFFE000000FFFFFFFFFE500000000000E5BFFF0000000000000007FFFFFFFFE80000000000007FFFFFFE000001FFFFFFFFFFE080000000703FFFFE0000000000000001FFFFFFFFF0000000000000FFFFFFFE800001FFFFFFFFFFFF7400000A1FFFFFFE0000000000000005FFFFFFFFF40000000000007FFFFFFF800005FFFFFFFFFFFFFC000073FFFFFFFF0000000000000003FFFFFFFFFC000000000000FFFFFFFF000007FFFFFFFFFFFFF800003FFFFFFFFF0000000000000003FFFFFFFFFA000000000003FFFFFFFFC0000FFFFFFFFFFFFFFA0000FFFFFFFFFE0000000000000007FFFFFFFFFE0000000000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "03FFFFFFFF80000FFFFFFFFFFFFFFC00007FFFFFFFFF8000000000000007FFFFFFFFFF000000000005FFFFFFFF80000FFFFFFFFFFFFFFF0001FFFFFFFFFF400000000000001FFFFFFFFFFF000000000003FFFFFFFFD00007FFFFFFFFFFFFFF00013FFFFFFFFF8000000000000003FFFFFFFFFF000000000003FFFFFFFFC0000FFFFFFFFFFFFFFEC001FFFFFFFFFF800000000000002FFFFFFFFFFF800000000017FFFFFFFFF0003FFFFFFFFFFFFFFF0001FFFFFFFFFFA00000000000002FFFFFFFFFFF80000000000FFFFFFFFFE8001FFFFFFFFFFFFFFF8003FFFFFFFFFFE00000000000007FFFFFFFFFFF40000000002FFFFFFFFFF0005FFFFFFFFFFFFFFF40";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N30
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  = ( \memory1|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & ( \memory1|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory1|altsyncram_component|auto_generated|ram_block1a49~portbdataout )) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory1|altsyncram_component|auto_generated|ram_block1a57~portbdataout )))) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & ( 
// \memory1|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// ((\memory1|altsyncram_component|auto_generated|ram_block1a49~portbdataout )))) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\memory1|altsyncram_component|auto_generated|ram_block1a57~portbdataout )))) ) ) ) # ( \memory1|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & ( !\memory1|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|ram_block1a49~portbdataout ))) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # ((\memory1|altsyncram_component|auto_generated|ram_block1a57~portbdataout )))) ) ) ) # ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a41~portbdataout  & ( !\memory1|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory1|altsyncram_component|auto_generated|ram_block1a49~portbdataout )) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\memory1|altsyncram_component|auto_generated|ram_block1a57~portbdataout ))))) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory1|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datad(!\memory1|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datae(!\memory1|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.dataf(!\memory1|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y32_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y30_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "07FFFFFFFFFFC00000000000007FFFFFFFFFFFE0000000005FFFFFFFFFF4003FFFFFFFFFFFFFFF8007FFFFFFFFFFE40000000000003FFFFFFFFFFFE000000000AFFFFFFFFFFC00FFFFFFFFFFFFFFFFC007FFFFFFFFFFF00000000000003FFFFFFFFFFFF9000000055FFFFFFFFFF800FFFFFFFFFFFFFFFFC00FFFFFFFFFFFF80000000000007FFFFFFFFFFFFA00000001FFFFFFFFFFFC00FFFFFFFFFFFFFFFFC007FFFFFFFFFFFE000000000003FFFFFFFFFFFFF500000007FFFFFFFFFFFD007FFFFFFFFFFFFFFFD007FFFFFFFFFFFE800000000002FFFFFFFFFFFFFE0000001FFFFFFFFFFFFD00FFFFFFFFFFFFFFFFD01FFFFFFFFFFFFF000000000005FFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "FFFFFFFFA000002FFFFFFFFFFFFF03FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF80000000000BFFFFFFFFFFFFFF480000BFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF400000000015FFFFFFFFFFFFFFF70003FFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFE83FFFFFFFFFFFFF8000000000BFFFFFFFFFFFFFFFFE8D61FFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFF64000000003FFFFFFFFFFFFFFFFFC83FFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFC7FF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "FFFFFFFFFFFFFFFA7FFFFFFFFFFFFFF800000005FFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE4000000FFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFD000003FFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000FFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFCC030FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF597FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y35_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y32_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N6
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  = ( \memory1|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & ( \memory1|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|ram_block1a9~portbdataout )) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory1|altsyncram_component|auto_generated|ram_block1a25~portbdataout )))) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & ( 
// \memory1|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|ram_block1a9~portbdataout )) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory1|altsyncram_component|auto_generated|ram_block1a25~portbdataout ))))) ) ) ) # ( \memory1|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|ram_block1a9~portbdataout )) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory1|altsyncram_component|auto_generated|ram_block1a25~portbdataout ))))) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|ram_block1a1~portbdataout  & ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( (\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\memory1|altsyncram_component|auto_generated|ram_block1a9~portbdataout )) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory1|altsyncram_component|auto_generated|ram_block1a25~portbdataout ))))) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory1|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datad(!\memory1|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datae(!\memory1|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.dataf(!\memory1|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h04158C9D2637AEBF;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X34_Y35_N4
dffeas \memory1|altsyncram_component|auto_generated|out_address_reg_b[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory1|altsyncram_component|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \memory1|altsyncram_component|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y45_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N12
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  = ( \memory1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \memory1|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( 
// \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  ) ) ) # ( !\memory1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \memory1|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( 
// ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ))) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ))) # (\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [2] & ((\memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ))) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b [2] & (\memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.datab(!\memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.datac(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.datae(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.dataf(!\memory1|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .lut_mask = 64'h03F3000057F75555;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y44_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "FFFF800000000000001FFFFFC00000000FFFFFFFFE000000000003FFFFF80000000000000001FFFFFFFFC00000000000001FFFFFE00000000FFFFFFFFE0000000000007FFFFC0000000000000001FFFFFFFFC00000000000000FFFFFE00000000FFFFFFFF80000000000007FFFFC0000000000000000FFFFFFFFC00000000000001FFFFFD00000001FFFFFFFF80000000000005FFFFC0000000000000000FFFFFFFFE00000000000000FFFFFC00000002FFFFFFFE00000000000003FFFFC0000000000000001FFFFFFFFA00000000000001FFFFFF00000000FFFFFFFD00000000000003FFFF80000000000000000FFFFFFFFE00000000000002FFFFFF0000000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "1FFFFFFF8000000000000007FFFE0000000000000000FFFFFFFFE00000000000002FFFFFF80000005FFFFFFF0000000000000007FFFE0000000000000002FFFFFFFFE00000000000003FFFFFFC0000007FFFFFFF8000000000000007FFFE0000000000000001FFFFFFFFE00000000000003FFFFFF8000000FFFFFFFE0000000000000001FFFE0000000000000001FFFFFFFFD00000000000005FFFFFFE0000007FFFFFFE0000000000000002FFFE0000000000000002FFFFFFFFE00000000000001FFFFFFC0000007FFFFFFC0000000000000000FFFE0000000000000001FFFFFFFFE00000000000007FFFFFFF000000FFFFFFFFFA00000000000000BFFC0000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "000000000003FFFFFFFFF00000000000003FFFFFFE000003FFFFFFFFFC280000000001F1FFFF0000000000000003FFFFFFFFF80000000000007FFFFFFF000001FFFFFFFFFFEC400000002B3FFFFE0000000000000003FFFFFFFFF0000000000000FFFFFFFF800003FFFFFFFFFFFF0C00002F0FFFFFFE0000000000000007FFFFFFFFFC0000000000007FFFFFFF000001FFFFFFFFFFFFFC000027FFFFFFFE0000000000000007FFFFFFFFFC000000000001FFFFFFFFC00003FFFFFFFFFFFFF800003FFFFFFFFE8000000000000003FFFFFFFFFE000000000002FFFFFFFFC00003FFFFFFFFFFFFF80000FFFFFFFFFE800000000000000FFFFFFFFFFE0000000000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "01FFFFFFFF80000FFFFFFFFFFFFFFC00007FFFFFFFFF0000000000000007FFFFFFFFFE000000000005FFFFFFFFE0001FFFFFFFFFFFFFFF00007FFFFFFFFF0000000000000017FFFFFFFFFE000000000007FFFFFFFFC0001FFFFFFFFFFFFFFF0000FFFFFFFFFF800000000000001FFFFFFFFFFF00000000000BFFFFFFFFF0002FFFFFFFFFFFFFFE0000FFFFFFFFFFE00000000000000FFFFFFFFFFFC0000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF0001FFFFFFFFFF800000000000003FFFFFFFFFFF80000000000FFFFFFFFFE0001FFFFFFFFFFFFFFF8001FFFFFFFFFFD00000000000003FFFFFFFFFFFA0000000003FFFFFFFFFF8007FFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: M10K_X14_Y34_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "0000FFFFFFF4000BE8000FFFFFFFFD000000000005FFFFFFFFFFFFFFFFFC7FFFFFFFFC00000000000001FFFFFFFC000680002FFFFFFFFE000000000001FFFFFFFFFFFFFFFFFC7FFFFFFFFC00000000000000FFFFFFFC000040002FFFFFFFF8000000000000FFFFFFFFFFFFFFFFFC7FFFFFFFFD00000000000000FFFFFFFC000000001FFFFFFFF4000000000001FFFFFFFFFFFFFFFFFC7FFFFFFFFE00000000000003FFFFFFF8000000001FFFFFFFF8000000000000FFFFFFFFFFFFFFFFFC7FFFFFFFFE00000000000001FFFFFFFC000000003FFFFFFFF00000000000003FFFFFFFFFFFFFFFFC7FFFFFFFFF00000000000003FFFFFFFA000000001FFFFFFFE000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000003FFFFFFFFFFFFFFFFC7FFFFFFFFFC0000000000003FFFFFFFC000000001FFFFFFFC00000000000003FFFFFFFFFFFFFFFFC7FFFFFFFFFC000000000000BFFFFFFFC000000005FFFFFFF800000000000000FFFFFFFFFFFFFFFFC7FFFFFFFFFE000000000000FFFFFFFF8000000003FFFFFFFC00000000000001FFFFFFFFFFFFFFFFC7FFFFFFFFFC0000000000017FFFFFFFE000000007FFFFFFF400000000000001FFFFFFFFFFFFFFFFC7FFFFFFFFFD000000000001FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFFC7FFFFFFFFFD000000000001FFFFFFFFE000000007FFFFFFF000000000000000FFFFFFFFFFFFFFFFC7FFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFF000000000000FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFFC7FFFFFFFFFF800000000003FFFFFFFFF00000000BFFFFFFE0000000000000003FFFFFFFFFFFFFFFC7FFFFFFFFFF800000000007FFFFFFFFE00000000FFFFFFFF0000000000000003FFFFFFFFFFFFFFFCFFFFFFFFFFF000000000007FFFFFFFFD00000000FFFFFFFC0000000000000003FFFFFFFFFFFFFFFDFFFFFFFFFFF800000000003FFFFFFFFE000000007FFFFFFE0000000000000005FFFFFFFFFFFFFFFDFFFFFFFFFFFE00000000007FFFFFFFF8000000003FFFFFFE0000000000000001FFFFFFFFFFFFFFFDFFFFFFFFFFFE00000000017FFFFFFFF80000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00003FFFFFFE0000000000000001FFFFFFFFFFFFFFFD7FFFFFFFFFFF0000000000FFFFFFFFF8000000001FFFFFFE0000000000000001FFFFFFFFA00000098000002FFFFC0000000000FFFFFFFFE0000000000FFFFFFC0000000000000003FFFFFFFF800000080000001FFFFE0000000000FFFFFFFFC00000000007FFFFFC0000000000000000FFFFFFFF800000000000001FFFFF0000000003FFFFFFFFA00000000007FFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF0000000001FFFFFFFFC00000000001FFFFFE0000000000000000FFFFFFFFC00000000000000FFFFF0000000003FFFFFFFF000000000003FFFFFC0000000000000000FFFF";
// synopsys translate_on

// Location: M10K_X14_Y26_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y31_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "FFFFFFFFFFFFFFFFFFE2BFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF65CDFFFFFFFFFFFFFFFFFFFFFD0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFBFFFFFFFFFFFF00047FFFFFFFFFFFFFFFFFFFFC03FFFFFFA0000000000000001FFFFFE6FFFFFFFFEFFFFFFFFFFFD80000DFFFFFFFFFFFFFFFFFFFF800FFFFFFE00000000000000017FFFFE8FFFFFFFF8FFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFC607FFFFFC0000000000000001FFFFFE0FFFFFFFF4FFFFFFFFFFF80000001FFFFFFFFFFFFFFFFFFF8787FFFFFE0000000000000001FFFFFF01FFFFFF907FFFFFFFFF800000000FFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "FFFFFFFFFFFCF8FFFFFFE0000000000000001FFFFFF00FFFFFF40FFFFFFFFFF000000001FFFFFFFFFFFFFFFFFFF4FC7FFFFFF0000000000000001FFFFFF009FFFFC817FFFFFFFFF000000000BFFFFFFFFFFFFFFFFFFCFE7FFFFFE8000000000000007FFFFFF803FFFFE017FFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFCF8FFFFFFF8000000000000007FFFFFF0017FFF401FFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFC78FFFFFFF0000000000000007FFFFFF4007FFF000FFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFC7EFFFFFFF800000000000000FFFFFFF00017FC001FFFFFFFFF00000000000BFFFFFFFFFFFFFFFFFC7C7FFFFFF80000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N18
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  = ( \memory1|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( \memory1|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( 
// ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory1|altsyncram_component|auto_generated|ram_block1a34~portbdataout )) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\memory1|altsyncram_component|auto_generated|ram_block1a42~portbdataout )))) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( 
// \memory1|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # 
// (\memory1|altsyncram_component|auto_generated|ram_block1a34~portbdataout ))) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\memory1|altsyncram_component|auto_generated|ram_block1a42~portbdataout  & 
// !\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( \memory1|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( !\memory1|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory1|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\memory1|altsyncram_component|auto_generated|ram_block1a42~portbdataout )))) ) ) ) # ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a58~portbdataout  & ( !\memory1|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory1|altsyncram_component|auto_generated|ram_block1a34~portbdataout )) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\memory1|altsyncram_component|auto_generated|ram_block1a42~portbdataout ))))) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datab(!\memory1|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datac(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\memory1|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.dataf(!\memory1|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h5300530F53F053FF;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y44_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X34_Y29_N35
dffeas \memory1|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory1|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \memory1|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y29_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y28_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y25_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "01FFFFFFFFFFC00000000000007FFFFFFFFFFFF0000000003FFFFFFFFFF0007FFFFFFFFFFFFFFF4003FFFFFFFFFFE80000000000003FFFFFFFFFFFE800000000FFFFFFFFFFF800FFFFFFFFFFFFFFFF800BFFFFFFFFFFF8000000000000FFFFFFFFFFFFF000000001FFFFFFFFFFFC007FFFFFFFFFFFFFFF8007FFFFFFFFFFF4000000000000FFFFFFFFFFFFFA00000000FFFFFFFFFFF8017FFFFFFFFFFFFFFFC007FFFFFFFFFFFE000000000000FFFFFFFFFFFFFE00000001FFFFFFFFFFFE00FFFFFFFFFFFFFFFFC01FFFFFFFFFFFFC000000000003FFFFFFFFFFFFFE80000003FFFFFFFFFFFE03FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFD000000000003FFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "FFFFFFFFA000001FFFFFFFFFFFFE01FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFF80000000000BFFFFFFFFFFFFFFD800009FFFFFFFFFFFFE03FFFFFFFFFFFFFFFFE80FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFFFD0000FFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFD8A7FFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFD0000000001FFFFFFFFFFFFFFFFFC0BFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF43FFFFFFFFFFFFFF800000000BFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFB7FF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "FFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFE00000004FFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEC000001BFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE80000BFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF9C01AFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6F37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y40_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N36
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  = ( \memory1|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( \memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory1|altsyncram_component|auto_generated|ram_block1a10~portbdataout )) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\memory1|altsyncram_component|auto_generated|ram_block1a26~portbdataout ))) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( \memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory1|altsyncram_component|auto_generated|ram_block1a10~portbdataout )) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\memory1|altsyncram_component|auto_generated|ram_block1a26~portbdataout ))) ) ) ) # ( \memory1|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( !\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (\memory1|altsyncram_component|auto_generated|ram_block1a2~portbdataout ) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|ram_block1a18~portbdataout  & ( 
// !\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & \memory1|altsyncram_component|auto_generated|ram_block1a2~portbdataout ) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\memory1|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datac(!\memory1|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.datad(!\memory1|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datae(!\memory1|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.dataf(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h222277770A5F0A5F;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y31_N24
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  = ( \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & 
// ( ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout )))) # 
// (\memory1|altsyncram_component|auto_generated|ram_block1a66~portbdataout ) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & 
// ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( !\memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & ( ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & \memory1|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\memory1|altsyncram_component|auto_generated|ram_block1a66~portbdataout ) ) ) ) # ( 
// !\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( !\memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & \memory1|altsyncram_component|auto_generated|out_address_reg_b [2])) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.datac(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\memory1|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datae(!\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.dataf(!\memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .lut_mask = 64'h020202FFA2A2A2FF;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y39_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "FFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF5F1FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF3FFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFE01FFFFFFA00000000000000017FFFFF1FFFFFFFFFBFFFFFFFFFFE000005FFFFFFFFFFFFFFFFFFFFA01FFFFFFC00000000000000017FFFFE07FFFFFFF8FFFFFFFFFFF2000003FFFFFFFFFFFFFFFFFFFFC317FFFFFC0000000000000000FFFFFE8FFFFFFFF07FFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFFCF07FFFFFD0000000000000001FFFFFF03FFFFFFF0FFFFFFFFFF800000003FFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "FFFFFFFFFFF9787FFFFFF0000000000000003FFFFFF807FFFFF80FFFFFFFFFFC000000007FFFFFFFFFFFFFFFFFF97CFFFFFFF0000000000000001FFFFFF801FFFFF81FFFFFFFFFF8000000003FFFFFFFFFFFFFFFFFF4FCFFFFFFE0000000000000001FFFFFF001FFFFA007FFFFFFFFE0000000001FFFFFFFFFFFFFFFFFF4FA7FFFFFF0000000000000005FFFFFF000BFFF001FFFFFFFFFC0000000000FFFFFFFFFFFFFFFFFF47A7FFFFFF8000000000000007FFFFFF8005FF9000FFFFFFFFF80000000000FFFFFFFFFFFFFFFFFF47CFFFFFFFC000000000000007FFFFFF0002FF0000FFFFFFFFE800000000007FFFFFFFFFFFFFFFFF47CFFFFFFFC0000000000";
// synopsys translate_on

// Location: M10K_X14_Y23_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y41_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00007FFFFFF00003F8001FFFFFFFFE000000000005FFFFFFFFFFFFFFFFF47C7FFFFFFC00000000000000FFFFFFFC000680001FFFFFFFFC000000000002FFFFFFFFFFFFFFFFF47FFFFFFFFD00000000000001FFFFFFF8000080000FFFFFFFF8000000000000FFFFFFFFFFFFFFFFF47FFFFFFFFE00000000000003FFFFFFF8000000000FFFFFFFF8000000000000FFFFFFFFFFFFFFFFF47FFFFFFFFF00000000000003FFFFFFF8000000001FFFFFFFF0000000000000FFFFFFFFFFFFFFFFF47FFFFFFFFE00000000000001FFFFFFFC000000001FFFFFFFF00000000000003FFFFFFFFFFFFFFFF47FFFFFFFFF00000000000005FFFFFFFC000000003FFFFFFFC000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000007FFFFFFFFFFFFFFFF47FFFFFFFFF40000000000007FFFFFFFC000000003FFFFFFFC00000000000001FFFFFFFFFFFFFFFF47FFFFFFFFF80000000000007FFFFFFFC000000007FFFFFFFC00000000000002FFFFFFFFFFFFFFFF47FFFFFFFFFA000000000000FFFFFFFFE000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF47FFFFFFFFFE000000000000FFFFFFFFC000000007FFFFFFF000000000000001FFFFFFFFFFFFFFFF47FFFFFFFFFC000000000000FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF47FFFFFFFFFE000000000002FFFFFFFFE000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF47FFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFE000000000003FFFFFFFFE000000007FFFFFFF000000000000000BFFFFFFFFFFFFFFF47FFFFFFFFFF800000000003FFFFFFFFC000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF47FFFFFFFFFF800000000001FFFFFFFFE000000003FFFFFFE0000000000000007FFFFFFFFFFFFFFF4FFFFFFFFFFF400000000003FFFFFFFFC00000000BFFFFFFF0000000000000001FFFFFFFFFFFFFFF5FFFFFFFFFFF800000000007FFFFFFFFD000000007FFFFFFE0000000000000005FFFFFFFFFFFFFFF5FFFFFFFFFFFA0000000000FFFFFFFFFE00000000BFFFFFFC0000000000000003FFFFFFFFFFFFFFF5FFFFFFFFFFFC0000000000FFFFFFFFF00000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00005FFFFFFC0000000000000003FFFFFFFFFFFFFFFD7FFFFFFFFFFE0000000000FFFFFFFFF8000000001FFFFFFE0000000000000001FFFFFFFF9FFFFFF0FFFFFFDFFFFE0000000002FFFFFFFFF0000000001FFFFFFE0000000000000002FFFFFFFFC00000000000000FFFFE0000000003FFFFFFFFF00000000007FFFFFC0000000000000003FFFFFFFFC00000000000000FFFFF8000000003FFFFFFFF80000000000FFFFFFC0000000000000002FFFFFFFFC00000000000000FFFFF8000000001FFFFFFFF000000000005FFFFFC0000000000000000FFFFFFFF800000000000001FFFFF4000000003FFFFFFFE800000000003FFFFFC0000000000000000FFFF";
// synopsys translate_on

// Location: M10K_X58_Y35_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "FFFF800000000000000FFFFFC00000000BFFFFFFFC000000000001FFFFF80000000000000000FFFFFFFFC00000000000000FFFFFE000000007FFFFFFFE0000000000007FFFFC0000000000000001FFFFFFFF800000000000001FFFFFC000000007FFFFFFFC000000000000FFFFF80000000000000001FFFFFFFFC00000000000000FFFFFE00000001FFFFFFFF40000000000001FFFF80000000000000001FFFFFFFF800000000000000FFFFFF00000000FFFFFFFE00000000000001FFFFC0000000000000001FFFFFFFF800000000000003FFFFFF00000001FFFFFFFE00000000000001FFFFC0000000000000001FFFFFFFFA00000000000003FFFFFF8000000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "3FFFFFFFE000000000000007FFF80000000000000001FFFFFFFFC00000000000003FFFFFF00000005FFFFFFF000000000000000FFFFA0000000000000001FFFFFFFFC00000000000003FFFFFF80000007FFFFFFF8000000000000005FFF80000000000000001FFFFFFFFE00000000000001FFFFFFC000000BFFFFFFF0000000000000003FFFA0000000000000001FFFFFFFFF00000000000007FFFFFFE0000007FFFFFFC0000000000000000FFFC0000000000000003FFFFFFFFE00000000000007FFFFFFC0000007FFFFFFD8000000000000000FFFE0000000000000001FFFFFFFFF00000000000007FFFFFFC000001FFFFFFFFA600000000000000FFFE0000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "000000000003FFFFFFFFF0000000000000FFFFFFFD000001FFFFFFFFFD1800000000006F7FFC0000000000000003FFFFFFFFF8000000000000BFFFFFFF000000FFFFFFFFFFE4C0000000783FFFFE0000000000000005FFFFFFFFF8000000000000FFFFFFFF000001FFFFFFFFFFFF3C0000013FFFFFFE0000000000000003FFFFFFFFF80000000000017FFFFFFF000005FFFFFFFFFFFFFC000037FFFFFFFE0000000000000003FFFFFFFFF8000000000001FFFFFFFF800007FFFFFFFFFFFFFE00007FFFFFFFFE800000000000000FFFFFFFFFFA000000000002FFFFFFFF80000BFFFFFFFFFFFFFE0000BFFFFFFFFF8000000000000003FFFFFFFFFE0000000000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "03FFFFFFFFE0000FFFFFFFFFFFFFFC00007FFFFFFFFF8000000000000007FFFFFFFFFC000000000003FFFFFFFFE0001FFFFFFFFFFFFFFE0001FFFFFFFFFF8000000000000017FFFFFFFFFF000000000003FFFFFFFFC0000FFFFFFFFFFFFFFE0001FFFFFFFFFFC00000000000001FFFFFFFFFFE800000000003FFFFFFFFC0001FFFFFFFFFFFFFFE0001FFFFFFFFFFC00000000000000FFFFFFFFFFF80000000001FFFFFFFFFE0002FFFFFFFFFFFFFFF8003FFFFFFFFFFC00000000000000FFFFFFFFFFFC0000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF0001FFFFFFFFFFC00000000000001FFFFFFFFFFFC0000000002FFFFFFFFFF8003FFFFFFFFFFFFFFFC0";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N30
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  = ( \memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( \memory1|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory1|altsyncram_component|auto_generated|ram_block1a43~portbdataout ))) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\memory1|altsyncram_component|auto_generated|ram_block1a59~portbdataout )) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( \memory1|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\memory1|altsyncram_component|auto_generated|ram_block1a51~portbdataout ) ) ) ) # ( \memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory1|altsyncram_component|auto_generated|ram_block1a43~portbdataout ))) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|ram_block1a59~portbdataout )) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( (\memory1|altsyncram_component|auto_generated|ram_block1a51~portbdataout  & \memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.datab(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory1|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datad(!\memory1|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datae(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\memory1|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .lut_mask = 64'h111103CFDDDD03CF;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y35_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y43_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y33_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "03FFFFFFFFFFF00000000000005FFFFFFFFFFFE0000000001FFFFFFFFFF8003FFFFFFFFFFFFFFF8007FFFFFFFFFFE8000000000000FFFFFFFFFFFFE0000000003FFFFFFFFFF8007FFFFFFFFFFFFFFFC007FFFFFFFFFFF8000000000000FFFFFFFFFFFFF800000000FFFFFFFFFFFA00FFFFFFFFFFFFFFFFA00BFFFFFFFFFFF0000000000000FFFFFFFFFFFFFA00000000FFFFFFFFFFFE01FFFFFFFFFFFFFFFFC00FFFFFFFFFFFFC000000000000FFFFFFFFFFFFFF00000005FFFFFFFFFFFE00FFFFFFFFFFFFFFFFE017FFFFFFFFFFFC000000000001FFFFFFFFFFFFFF8000001BFFFFFFFFFFFC00FFFFFFFFFFFFFFFFD01FFFFFFFFFFFFC000000000007FFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "FFFFFFFFC000003FFFFFFFFFFFFE02FFFFFFFFFFFFFFFFE03FFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFE00000DFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFE83FFFFFFFFFFFFFC00000000017FFFFFFFFFFFFFFF40002FFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFA0000000003FFFFFFFFFFFFFFFFFB8CBFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFF55FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFE8000000003FFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFCFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "FFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE40001DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC018FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1247FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y41_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N24
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  = ( \memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( \memory1|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|ram_block1a11~portbdataout )) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\memory1|altsyncram_component|auto_generated|ram_block1a27~portbdataout ))) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( \memory1|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\memory1|altsyncram_component|auto_generated|ram_block1a19~portbdataout ) ) ) ) # ( \memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|ram_block1a11~portbdataout )) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory1|altsyncram_component|auto_generated|ram_block1a27~portbdataout ))) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & ( (\memory1|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & \memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datab(!\memory1|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datac(!\memory1|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datad(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\memory1|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .lut_mask = 64'h0055330FFF55330F;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y43_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N6
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout  = ( \memory1|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( \memory1|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( 
// \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  ) ) ) # ( !\memory1|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( \memory1|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( 
// ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ))) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ))) # (\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ) ) ) ) # ( 
// !\memory1|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( !\memory1|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ))) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout )) 
// ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datab(!\memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ),
	.datac(!\memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ),
	.datad(!\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.datae(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\memory1|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .lut_mask = 64'h1B1B00001BFF00FF;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y44_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y33_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "FFFFC00000000000001FFFFF800000000BFFFFFFFF000000000001FFFFFC0000000000000000FFFFFFFFC00000000000000FFFFF800000000FFFFFFFFC0000000000017FFFF80000000000000001FFFFFFFFC00000000000001FFFFFE00000001FFFFFFFF80000000000007FFFF80000000000000001FFFFFFFF800000000000001FFFFFE00000001FFFFFFFF00000000000003FFFF80000000000000001FFFFFFFF800000000000001FFFFFF00000000FFFFFFFE80000000000003FFFF80000000000000001FFFFFFFFA00000000000000FFFFFF00000001FFFFFFFE00000000000001FFFFC0000000000000000FFFFFFFFC00000000000002FFFFFE0000000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "1FFFFFFFA000000000000017FFF80000000000000001FFFFFFFFE00000000000003FFFFFF00000003FFFFFFFC000000000000007FFFC0000000000000000FFFFFFFFC00000000000001FFFFFFC0000003FFFFFFF0000000000000003FFFA0000000000000003FFFFFFFFE00000000000001FFFFFF8000000BFFFFFFE0000000000000003FFFC0000000000000000FFFFFFFFD00000000000003FFFFFF8000000FFFFFFFC0000000000000000FFFC0000000000000003FFFFFFFFF00000000000007FFFFFFE000001FFFFFFFCE000000000000001FFFC0000000000000001FFFFFFFFF00000000000007FFFFFFE000001FFFFFFFFF5000000000000027FFE0000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "000000000001FFFFFFFFF80000000000003FFFFFFF000001FFFFFFFFFFA000000000009EFFFC0000000000000003FFFFFFFFF0000000000000FFFFFFFF000001FFFFFFFFFFF900000000387FFFFC0000000000000005FFFFFFFFF00000000000007FFFFFFE000001FFFFFFFFFFFFD0000010DFFFFFFF0000000000000003FFFFFFFFF00000000000017FFFFFFF000003FFFFFFFFFFFFF800007FFFFFFFFF0000000000000003FFFFFFFFF8000000000000FFFFFFFFC00003FFFFFFFFFFFFF800007FFFFFFFFF0000000000000003FFFFFFFFFA000000000001FFFFFFFF80000BFFFFFFFFFFFFFE0000BFFFFFFFFF800000000000000FFFFFFFFFFE0000000000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "01FFFFFFFF800007FFFFFFFFFFFFFE0000FFFFFFFFFF0000000000000007FFFFFFFFFC000000000007FFFFFFFFC00007FFFFFFFFFFFFFF00007FFFFFFFFFC00000000000000FFFFFFFFFFF000000000003FFFFFFFFE0001FFFFFFFFFFFFFFF0000FFFFFFFFFFC00000000000000FFFFFFFFFFF00000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF0000FFFFFFFFFFC00000000000001FFFFFFFFFFF40000000000FFFFFFFFFF0003FFFFFFFFFFFFFFE0000FFFFFFFFFFC00000000000003FFFFFFFFFFFC0000000000FFFFFFFFFE0001FFFFFFFFFFFFFFF8001FFFFFFFFFFE00000000000001FFFFFFFFFFFC0000000001FFFFFFFFFF8001FFFFFFFFFFFFFFF00";
// synopsys translate_on

// Location: M10K_X14_Y31_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "FFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF777FFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFD0004FFFFFFFFFFFFFFFFFFFFFC01FFFFFFE00000000000000017FFFFE7FFFFFFFFDFFFFFFFFFFFC80000DFFFFFFFFFFFFFFFFFFFFA00FFFFFFDFFFFFFFFFFFFFFFEFFFFFE9FFFFFFFFE7FFFFFFFFFF80000017FFFFFFFFFFFFFFFFFFFC397FFFFFC0000000000000001FFFFFF0FFFFFFFF0FFFFFFFFFFE8000000BFFFFFFFFFFFFFFFFFFF8F8FFFFFFC0000000000000000FFFFFF03FFFFFFF0FFFFFFFFFFC00000002FFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "FFFFFFFFFFF8FC7FFFFFE0000000000000000FFFFFF807FFFFF00FFFFFFFFFF4000000017FFFFFFFFFFFFFFFFFFD7C7FFFFFE0000000000000003FFFFFF801FFFFD00FFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF878FFFFFFF8000000000000003FFFFFF800FFFFC00FFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF87CFFFFFFF8000000000000007FFFFFF8003FFF001FFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFF8FCFFFFFFF0000000000000007FFFFFF0003FFF000FFFFFFFFF00000000000FFFFFFFFFFFFFFFFFF8F8FFFFFFFC000000000000003FFFFFF40017F0000FFFFFFFFE000000000007FFFFFFFFFFFFFFFFF8FAFFFFFFFE0000000000";
// synopsys translate_on

// Location: M10K_X14_Y29_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00007FFFFFF8000BD0000FFFFFFFFD000000000001FFFFFFFFFFFFFFFFF8FFFFFFFFFC00000000000001FFFFFFFC0003E0000FFFFFFFFA000000000000FFFFFFFFFFFFFFFFF8FFFFFFFFFC00000000000000FFFFFFFC000080002FFFFFFFFC000000000000FFFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000000FFFFFFFC000000003FFFFFFFF80000000000007FFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000001FFFFFFFC000000003FFFFFFFE80000000000003FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000003FFFFFFF8000000003FFFFFFFE00000000000003FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000007FFFFFFF8000000003FFFFFFFC000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000007FFFFFFFFFFFFFFFF8FFFFFFFFFF40000000000007FFFFFFFE000000003FFFFFFFC00000000000003FFFFFFFFFFFFFFFF8FFFFFFFFFFC0000000000003FFFFFFF8000000003FFFFFFF800000000000002FFFFFFFFFFFFFFFF8FFFFFFFFFFC000000000000FFFFFFFFE000000001FFFFFFFC00000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000001FFFFFFFFE000000007FFFFFFFC000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFC000000000000FFFFFFFFE000000003FFFFFFF8000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFE000000000000FFFFFFFFC000000003FFFFFFF000000000000000FFFFFFFFFFFFFFFF8FFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFE000000000001FFFFFFFFC000000003FFFFFFE000000000000000BFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000001FFFFFFFFC000000003FFFFFFF0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFF000000000007FFFFFFFFF00000000BFFFFFFF0000000000000003FFFFFFFFFFFFFFF87FFFFFFFFFF400000000007FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF97FFFFFFFFFFC00000000003FFFFFFFFF00000000FFFFFFFF0000000000000003FFFFFFFFFFFFFFF97FFFFFFFFFFC0000000000FFFFFFFFFA000000003FFFFFFE0000000000000001FFFFFFFFFFFFFFF97FFFFFFFFFFE0000000001FFFFFFFFFC0000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00003FFFFFFC0000000000000003FFFFFFFFFFFFFFF9FFFFFFFFFFFE0000000000FFFFFFFFF0000000003FFFFFFE0000000000000003FFFFFFFFFFFFFFF97FFFFFEFFFFE0000000000FFFFFFFFE0000000001FFFFFFE0000000000000001FFFFFFFFC00000000000000FFFFE0000000001FFFFFFFFC00000000017FFFFF80000000000000002FFFFFFFFC00000000000000FFFFE0000000001FFFFFFFFA00000000007FFFFFE0000000000000001FFFFFFFFC00000000000000FFFFF0000000007FFFFFFFF800000000003FFFFF80000000000000000FFFFFFFF800000000000000FFFFF4000000007FFFFFFFE800000000001FFFFFC0000000000000001FFFF";
// synopsys translate_on

// Location: M10K_X69_Y29_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N12
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  = ( \memory1|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & ( \memory1|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & ( 
// ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory1|altsyncram_component|auto_generated|ram_block1a36~portbdataout )) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\memory1|altsyncram_component|auto_generated|ram_block1a52~portbdataout )))) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & ( 
// \memory1|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory1|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0]))) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\memory1|altsyncram_component|auto_generated|ram_block1a52~portbdataout ) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( \memory1|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & ( !\memory1|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\memory1|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\memory1|altsyncram_component|auto_generated|ram_block1a36~portbdataout ))) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & \memory1|altsyncram_component|auto_generated|ram_block1a52~portbdataout )))) ) ) ) # ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & ( !\memory1|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory1|altsyncram_component|auto_generated|ram_block1a36~portbdataout )) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\memory1|altsyncram_component|auto_generated|ram_block1a52~portbdataout ))))) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\memory1|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datac(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\memory1|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datae(!\memory1|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.dataf(!\memory1|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .lut_mask = 64'h20702A7A25752F7F;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y37_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "07FFFFFFFFFFE00000000000007FFFFFFFFFFFC0000000005FFFFFFFFFFC003FFFFFFFFFFFFFFF8007FFFFFFFFFFE00000000000007FFFFFFFFFFFE8000000007FFFFFFFFFF800FFFFFFFFFFFFFFFFC007FFFFFFFFFFF0000000000000FFFFFFFFFFFFFC000000007FFFFFFFFFF8007FFFFFFFFFFFFFFFA00FFFFFFFFFFFF0000000000000FFFFFFFFFFFFFA00000003FFFFFFFFFFFC007FFFFFFFFFFFFFFFC00FFFFFFFFFFFF8000000000000FFFFFFFFFFFFFD00000001FFFFFFFFFFFC01FFFFFFFFFFFFFFFFE017FFFFFFFFFFFE000000000001FFFFFFFFFFFFFF4000000FFFFFFFFFFFFF01FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFE000000000005FFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "FFFFFFFF8000003FFFFFFFFFFFFF03FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFE800007FFFFFFFFFFFFE03FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF400000000017FFFFFFFFFFFFFFFB00047FFFFFFFFFFFFF81FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFA0000000003FFFFFFFFFFFFFFFFFB06FFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFE93FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF43FFFFFFFFFFFFFF800000000FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFF0000000017FFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFC7FF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "FFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFE40001FFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y41_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y40_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y42_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y36_N3
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  = ( \memory1|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( \memory1|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\memory1|altsyncram_component|auto_generated|ram_block1a4~portbdataout )) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ))) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # ((\memory1|altsyncram_component|auto_generated|ram_block1a28~portbdataout )))) ) ) ) # ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( \memory1|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory1|altsyncram_component|auto_generated|ram_block1a4~portbdataout )))) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & 
// ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # ((\memory1|altsyncram_component|auto_generated|ram_block1a28~portbdataout )))) ) ) ) # ( \memory1|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (((\memory1|altsyncram_component|auto_generated|ram_block1a4~portbdataout )) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ))) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\memory1|altsyncram_component|auto_generated|ram_block1a28~portbdataout ))) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & ( !\memory1|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory1|altsyncram_component|auto_generated|ram_block1a4~portbdataout )))) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|ram_block1a28~portbdataout ))) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.datab(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory1|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datad(!\memory1|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datae(!\memory1|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.dataf(!\memory1|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .lut_mask = 64'h018923AB45CD67EF;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N48
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout  = ( \memory1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( \memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  & ( 
// (\memory1|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// \memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  & ( ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\memory1|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & 
// \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ))) # (\memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ) ) ) ) # ( \memory1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( 
// !\memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  & ( (\memory1|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ) ) ) ) # ( 
// !\memory1|altsyncram_component|auto_generated|out_address_reg_b [3] & ( !\memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  & ( (!\memory1|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & 
// (\memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & ((\memory1|altsyncram_component|auto_generated|out_address_reg_b [2])))) # (\memory1|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & 
// (((\memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  & \memory1|altsyncram_component|auto_generated|out_address_reg_b [2])) # (\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ))) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datab(!\memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ),
	.datac(!\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.datad(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.dataf(!\memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .lut_mask = 64'h05370505FF370505;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y35_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y33_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "01FFFFFFFFFFE00000000000007FFFFFFFFFFFE0000000007FFFFFFFFFF0003FFFFFFFFFFFFFFF8003FFFFFFFFFFE00000000000007FFFFFFFFFFFF800000000BFFFFFFFFFFC003FFFFFFFFFFFFFFF8007FFFFFFFFFFF80000000000007FFFFFFFFFFFF4000000017FFFFFFFFFF800FFFFFFFFFFFFFFFFC00FFFFFFFFFFFFC0000000000017FFFFFFFFFFFFE00000002FFFFFFFFFFFC007FFFFFFFFFFFFFFFE007FFFFFFFFFFFC000000000001FFFFFFFFFFFFFE00000003FFFFFFFFFFFE00FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFE000000000003FFFFFFFFFFFFFF0000000FFFFFFFFFFFFF01FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFE000000000007FFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFF8000003FFFFFFFFFFFFE03FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFE80000000000BFFFFFFFFFFFFFFF80000BFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFE01FFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFF03FFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFFFE6033FFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFD0000000005FFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFE800000000BFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFC7FF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "FFFFFFFFFFFFFFF87FFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE800007FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA72FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y35_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y40_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N42
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  = ( \memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( \memory1|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory1|altsyncram_component|auto_generated|ram_block1a13~portbdataout ))) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\memory1|altsyncram_component|auto_generated|ram_block1a29~portbdataout )) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( \memory1|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\memory1|altsyncram_component|auto_generated|ram_block1a21~portbdataout ) ) ) ) # ( \memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory1|altsyncram_component|auto_generated|ram_block1a13~portbdataout ))) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|ram_block1a29~portbdataout )) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( (\memory1|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & \memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datab(!\memory1|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datac(!\memory1|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datad(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datae(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\memory1|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .lut_mask = 64'h00550F33FF550F33;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y42_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED8DBFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF7FFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFC02FFFFFFDFFFFFFFFFFFFFFFEFFFFFE1FFFFFFFFFFFFFFFFFFFFD000001FFFFFFFFFFFFFFFFFFFFC01FFFFFFA00000000000000007FFFFF07FFFFFFFE7FFFFFFFFFF40000007FFFFFFFFFFFFFFFFFFF880FFFFFFE00000000000000007FFFFF83FFFFFFE8FFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFC78FFFFFFC0000000000000001FFFFFF00FFFFFFC07FFFFFFFFF800000002FFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "FFFFFFFFFFF8787FFFFFE0000000000000000FFFFFF01FFFFFF00FFFFFFFFFF800000000FFFFFFFFFFFFFFFFFFFCFCFFFFFFF0000000000000001FFFFFF807FFFFF007FFFFFFFFE0000000003FFFFFFFFFFFFFFFFFFDF87FFFFFF8000000000000003FFFFFF003FFFFE01FFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFFDF87FFFFFF0000000000000007FFFFFF800FFFE801FFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFDF87FFFFFFC000000000000003FFFFFF0007FFC001FFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFDF87FFFFFFC00000000000000FFFFFFF8001FF0000FFFFFFFFF000000000003FFFFFFFFFFFFFFFFFDFE7FFFFFF80000000000";
// synopsys translate_on

// Location: M10K_X26_Y39_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "FFFFC00000000000000FFFFFC000000007FFFFFFFE000000000000FFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF800000000FFFFFFFFE0000000000007FFFFC0000000000000000FFFFFFFF800000000000001FFFFFC000000007FFFFFFF8000000000000BFFFFC0000000000000000FFFFFFFFC00000000000000FFFFFE00000000FFFFFFFF80000000000003FFFFC0000000000000000FFFFFFFF800000000000001FFFFFF00000000FFFFFFFE00000000000003FFFFC0000000000000000FFFFFFFFC00000000000000FFFFFE00000001FFFFFFFD00000000000000FFFFC0000000000000001FFFFFFFFE00000000000001FFFFFF8000000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "3FFFFFFFE000000000000007FFF80000000000000001FFFFFFFFC00000000000003FFFFFF00000007FFFFFFF800000000000000BFFF80000000000000000FFFFFFFFC00000000000003FFFFFF00000003FFFFFFF8000000000000003FFFC0000000000000000FFFFFFFFE00000000000003FFFFFFC0000007FFFFFFE0000000000000003FFFE0000000000000003FFFFFFFFE00000000000001FFFFFF8000000FFFFFFFE0000000000000001FFFC0000000000000003FFFFFFFFE00000000000007FFFFFFC0000007FFFFFFC4000000000000000FFFE0000000000000003FFFFFFFFE00000000000007FFFFFFE000000FFFFFFFFD200000000000001FFFC0000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "000000000001FFFFFFFFE00000000000003FFFFFFF000001FFFFFFFFFE90000000000055FFFC0000000000000003FFFFFFFFF0000000000000FFFFFFFE000001FFFFFFFFFFF48000000012FFFFFF0000000000000003FFFFFFFFF80000000000007FFFFFFF800003FFFFFFFFFFFFB000000ABFFFFFFE0000000000000003FFFFFFFFFC000000000000FFFFFFFF000007FFFFFFFFFFFFFC00006FFFFFFFFE0000000000000003FFFFFFFFF8000000000001FFFFFFFF000003FFFFFFFFFFFFF800003FFFFFFFFE0000000000000003FFFFFFFFFC000000000000FFFFFFFFC00007FFFFFFFFFFFFFE00007FFFFFFFFF800000000000000FFFFFFFFFFE0000000000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "03FFFFFFFF80000FFFFFFFFFFFFFFC0000FFFFFFFFFF0000000000000007FFFFFFFFFF000000000001FFFFFFFFC00007FFFFFFFFFFFFFC00007FFFFFFFFF0000000000000007FFFFFFFFFE000000000003FFFFFFFFE0000FFFFFFFFFFFFFFE0000FFFFFFFFFF800000000000000FFFFFFFFFFF00000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF0001FFFFFFFFFFC00000000000001FFFFFFFFFFF00000000000FFFFFFFFFE0003FFFFFFFFFFFFFFF8003FFFFFFFFFFC00000000000003FFFFFFFFFFF80000000000FFFFFFFFFF8003FFFFFFFFFFFFFFF8001FFFFFFFFFFE00000000000003FFFFFFFFFFFE0000000001FFFFFFFFFF8007FFFFFFFFFFFFFFF00";
// synopsys translate_on

// Location: M10K_X26_Y36_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X5_Y37_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00007FFFFFFC000BF0001FFFFFFFFC000000000001FFFFFFFFFFFFFFFFFDFDFFFFFFFE000000000000007FFFFFFC0003E0000FFFFFFFFE000000000003FFFFFFFFFFFFFFFFFDFFFFFFFFFC00000000000001FFFFFFF8000000001FFFFFFFFC000000000001FFFFFFFFFFFFFFFFFDFFFFFFFFFE00000000000000FFFFFFFC000000003FFFFFFFF8000000000000FFFFFFFFFFFFFFFFFDFFFFFFFFFF00000000000001FFFFFFF8000000001FFFFFFFF8000000000000FFFFFFFFFFFFFFFFFDFFFFFFFFFF80000000000003FFFFFFFC000000003FFFFFFFE00000000000003FFFFFFFFFFFFFFFFDFFFFFFFFFF00000000000007FFFFFFF8000000001FFFFFFFF000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000001FFFFFFFFFFFFFFFFDFFFFFFFFFF80000000000003FFFFFFF8000000003FFFFFFFC00000000000003FFFFFFFFFFFFFFFFDFFFFFFFFFFC000000000000FFFFFFFFE000000001FFFFFFFE00000000000001FFFFFFFFFFFFFFFFDFFFFFFFFFF8000000000000FFFFFFFFE000000007FFFFFFF800000000000000FFFFFFFFFFFFFFFFDFFFFFFFFFFC0000000000007FFFFFFFC000000007FFFFFFFC00000000000001FFFFFFFFFFFFFFFFDFFFFFFFFFFC000000000001FFFFFFFFE000000007FFFFFFF800000000000000FFFFFFFFFFFFFFFFDFFFFFFFFFFE000000000000FFFFFFFFC000000003FFFFFFF8000000000000007FFFFFFFFFFFFFFFDFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "FFFFFFF000000000001FFFFFFFFE000000007FFFFFFF8000000000000007FFFFFFFFFFFFFFFDFFFFFFFFFFF800000000003FFFFFFFFC000000003FFFFFFF0000000000000007FFFFFFFFFFFFFFFDFFFFFFFFFFF000000000007FFFFFFFFC000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFFDFFFFFFFFFFF800000000003FFFFFFFFF00000000FFFFFFFF0000000000000007FFFFFFFFFFFFFFFCFFFFFFFFFFFC0000000000FFFFFFFFFC000000007FFFFFFC0000000000000001FFFFFFFFFFFFFFFCFFFFFFFFFFF80000000000FFFFFFFFFE00000000FFFFFFFE0000000000000003FFFFFFFFFFFFFFFCFFFFFFFFFFFC00000000007FFFFFFFF80000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00003FFFFFFC0000000000000003FFFFFFFFFFFFFFFCFFFFFFFFFFFE0000000001FFFFFFFFF8000000003FFFFFFC0000000000000001FFFFFFFFBFFFFFFCFFFFFFEFFFFE0000000000FFFFFFFFE0000000000FFFFFFE0000000000000003FFFFFFFF800000000000000FFFFF0000000001FFFFFFFFE00000000007FFFFFE0000000000000001FFFFFFFF800000000000000FFFFF8000000003FFFFFFFF80000000000BFFFFF80000000000000000FFFFFFFF800000000000000FFFFF0000000007FFFFFFFF400000000003FFFFF80000000000000000FFFFFFFFC00000000000000FFFFF8000000003FFFFFFFF800000000003FFFFFC0000000000000001FFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N48
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  = ( \memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( \memory1|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # (\memory1|altsyncram_component|auto_generated|ram_block1a61~portbdataout ) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// \memory1|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory1|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|ram_block1a53~portbdataout )) ) ) ) # ( \memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \memory1|altsyncram_component|auto_generated|ram_block1a61~portbdataout ) ) ) ) # ( 
// !\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q  & ( !\memory1|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\memory1|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|ram_block1a53~portbdataout )) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datab(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory1|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datad(!\memory1|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datae(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[0]~DUPLICATE_q ),
	.dataf(!\memory1|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y45_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y35_N54
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  = ( \memory1|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( \memory1|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( 
// \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  ) ) ) # ( !\memory1|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( \memory1|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( 
// ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout )) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// ((\memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout )))) # (\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ) ) ) ) # ( 
// !\memory1|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q  & ( !\memory1|altsyncram_component|auto_generated|ram_block1a69~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & 
// (\memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout )) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q  & ((\memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ))) 
// ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[2]~DUPLICATE_q ),
	.datab(!\memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.datac(!\memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ),
	.datad(!\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.datae(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[3]~DUPLICATE_q ),
	.dataf(!\memory1|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .lut_mask = 64'h2727000027FF00FF;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y27_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y38_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y27_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y25_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "03FFFFFFFFFFF00000000000003FFFFFFFFFFFF0000000003FFFFFFFFFF8003FFFFFFFFFFFFFFFC007FFFFFFFFFFF00000000000003FFFFFFFFFFFF0000000007FFFFFFFFFFC007FFFFFFFFFFFFFFF8003FFFFFFFFFFF8000000000000FFFFFFFFFFFFF800000000FFFFFFFFFFFC00FFFFFFFFFFFFFFFFC007FFFFFFFFFFF8000000000000FFFFFFFFFFFFFC00000001FFFFFFFFFFFE00FFFFFFFFFFFFFFFFE007FFFFFFFFFFF8000000000000FFFFFFFFFFFFFF00000007FFFFFFFFFFFC01FFFFFFFFFFFFFFFFC00FFFFFFFFFFFFE000000000003FFFFFFFFFFFFFF0000000FFFFFFFFFFFFE00FFFFFFFFFFFFFFFFE01FFFFFFFFFFFFF000000000003FFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "FFFFFFFFE000000FFFFFFFFFFFFE01FFFFFFFFFFFFFFFFE01FFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFE000003FFFFFFFFFFFFF01FFFFFFFFFFFFFFFFF03FFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFFFA0002FFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFFFF4017FFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFEFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFA000002FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF80000BFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC71FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N0
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  = ( \memory1|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( \memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (\memory1|altsyncram_component|auto_generated|ram_block1a14~portbdataout ) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( 
// \memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \memory1|altsyncram_component|auto_generated|ram_block1a14~portbdataout ) ) ) ) # ( 
// \memory1|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( !\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\memory1|altsyncram_component|auto_generated|ram_block1a6~portbdataout ))) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|ram_block1a22~portbdataout )) ) ) ) # ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( !\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\memory1|altsyncram_component|auto_generated|ram_block1a6~portbdataout ))) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|ram_block1a22~portbdataout )) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\memory1|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datac(!\memory1|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datad(!\memory1|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datae(!\memory1|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.dataf(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .lut_mask = 64'h05AF05AF22227777;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y45_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "FFFFC00000000000001FFFFFC000000007FFFFFFFF000000000000FFFFF80000000000000000FFFFFFFFC00000000000001FFFFFC00000000FFFFFFFFE000000000000FFFFF80000000000000000FFFFFFFF800000000000001FFFFFE00000000FFFFFFFF80000000000007FFFF80000000000000000FFFFFFFF800000000000000FFFFFC00000001FFFFFFFF00000000000007FFFF80000000000000000FFFFFFFFC00000000000000FFFFFE00000001FFFFFFFF00000000000003FFFF80000000000000000FFFFFFFFC00000000000001FFFFFE00000003FFFFFFFE00000000000000FFFF80000000000000000FFFFFFFFC00000000000001FFFFFF0000000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "1FFFFFFFC00000000000000FFFFC0000000000000000FFFFFFFFE00000000000001FFFFFF00000003FFFFFFFC000000000000007FFFC0000000000000001FFFFFFFFC00000000000003FFFFFF80000003FFFFFFF8000000000000007FFFC0000000000000001FFFFFFFFC00000000000001FFFFFFC0000007FFFFFFE0000000000000003FFFC0000000000000001FFFFFFFFE00000000000003FFFFFFC000000FFFFFFFC0000000000000000FFFE0000000000000001FFFFFFFFF00000000000003FFFFFFE000000FFFFFFFE80000000000000007FFE0000000000000003FFFFFFFFE00000000000007FFFFFFC000001FFFFFFFFE400000000000000FFFC0000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "000000000001FFFFFFFFF00000000000007FFFFFFE000000FFFFFFFFFF20000000000033FFFE0000000000000001FFFFFFFFF80000000000007FFFFFFE000003FFFFFFFFFFF90000000009FFFFFE0000000000000003FFFFFFFFF00000000000007FFFFFFF000001FFFFFFFFFFFFD80000067FFFFFFF0000000000000007FFFFFFFFF8000000000000FFFFFFFF000003FFFFFFFFFFFFFC00001FFFFFFFFE0000000000000003FFFFFFFFF8000000000001FFFFFFFF800003FFFFFFFFFFFFFC00003FFFFFFFFF0000000000000007FFFFFFFFFC000000000001FFFFFFFFC00007FFFFFFFFFFFFFC00007FFFFFFFFF0000000000000007FFFFFFFFFE0000000000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "03FFFFFFFFC0000FFFFFFFFFFFFFFC0000FFFFFFFFFF0000000000000007FFFFFFFFFE000000000003FFFFFFFFE0000FFFFFFFFFFFFFFE0000FFFFFFFFFF800000000000000FFFFFFFFFFE000000000003FFFFFFFFC0001FFFFFFFFFFFFFFF0001FFFFFFFFFFC00000000000001FFFFFFFFFFF800000000007FFFFFFFFE0000FFFFFFFFFFFFFFE0000FFFFFFFFFF800000000000000FFFFFFFFFFF800000000007FFFFFFFFE0001FFFFFFFFFFFFFFF0001FFFFFFFFFFE00000000000001FFFFFFFFFFF80000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF8001FFFFFFFFFFC00000000000001FFFFFFFFFFFE0000000003FFFFFFFFFF8003FFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: M10K_X14_Y42_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00007FFFFFF80007F0000FFFFFFFFE000000000003FFFFFFFFFFFFFFFFF8FEFFFFFFFE00000000000000FFFFFFF8000380001FFFFFFFFC000000000001FFFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000001FFFFFFFC000180001FFFFFFFFC000000000001FFFFFFFFFFFFFFFFF8FFFFFFFFFF00000000000001FFFFFFFC000000001FFFFFFFF00000000000007FFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000003FFFFFFF8000000003FFFFFFFF00000000000007FFFFFFFFFFFFFFFF8FFFFFFFFFF00000000000001FFFFFFF8000000003FFFFFFFE00000000000003FFFFFFFFFFFFFFFF8FFFFFFFFFF00000000000003FFFFFFFC000000001FFFFFFFE000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000003FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000003FFFFFFFC000000001FFFFFFFC00000000000003FFFFFFFFFFFFFFFF8FFFFFFFFFFC0000000000007FFFFFFFC000000003FFFFFFFC00000000000001FFFFFFFFFFFFFFFF8FFFFFFFFFFC000000000000FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000000FFFFFFFFE000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000001FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFF000000000001FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF8FFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFE000000000003FFFFFFFFC000000003FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFF000000000001FFFFFFFFE000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFF000000000003FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFF800000000003FFFFFFFFE000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFFC00000000007FFFFFFFFE00000000FFFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFFC0000000000FFFFFFFFFC000000007FFFFFFC0000000000000001FFFFFFFFFFFFFFF8FFFFFFFFFFFE0000000000FFFFFFFFFC0000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00007FFFFFFC0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFFC0000000001FFFFFFFFF8000000003FFFFFFE0000000000000003FFFFFFFFC00000000000001FFFFF0000000001FFFFFFFFE0000000000FFFFFFC0000000000000001FFFFFFFFC00000000000001FFFFE0000000003FFFFFFFFC0000000000FFFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF0000000001FFFFFFFFC00000000007FFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF0000000003FFFFFFFF800000000007FFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF8000000003FFFFFFFF000000000003FFFFF80000000000000000FFFF";
// synopsys translate_on

// Location: M10K_X14_Y32_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6037FFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFA0002FFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFF7FFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFC01FFFFFFC00000000000000007FFFFF1FFFFFFFF8FFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFF808FFFFFFE0000000000000000FFFFFF03FFFFFFF8FFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFC7C7FFFFFE0000000000000001FFFFFF83FFFFFFC07FFFFFFFFFE00000001FFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "FFFFFFFFFFFCF87FFFFFF0000000000000001FFFFFF807FFFFFC07FFFFFFFFF0000000007FFFFFFFFFFFFFFFFFF8F8FFFFFFE0000000000000003FFFFFF807FFFFF00FFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF8FCFFFFFFF0000000000000001FFFFFF000FFFF800FFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF8FCFFFFFFF0000000000000003FFFFFF000FFFF800FFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFF8FCFFFFFFF8000000000000003FFFFFF8001FFC001FFFFFFFFF00000000000FFFFFFFFFFFFFFFFFF8FCFFFFFFFC000000000000007FFFFFF8001FFC000FFFFFFFFE000000000003FFFFFFFFFFFFFFFFF8FC7FFFFFFC0000000000";
// synopsys translate_on

// Location: M10K_X69_Y26_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N30
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout  = ( \memory1|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( \memory1|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & ( 
// ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory1|altsyncram_component|auto_generated|ram_block1a38~portbdataout )) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\memory1|altsyncram_component|auto_generated|ram_block1a46~portbdataout )))) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( 
// \memory1|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory1|altsyncram_component|auto_generated|ram_block1a38~portbdataout )) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory1|altsyncram_component|auto_generated|ram_block1a46~portbdataout ))))) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\memory1|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( \memory1|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory1|altsyncram_component|auto_generated|ram_block1a38~portbdataout )) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory1|altsyncram_component|auto_generated|ram_block1a46~portbdataout ))))) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a62~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory1|altsyncram_component|auto_generated|ram_block1a38~portbdataout )) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory1|altsyncram_component|auto_generated|ram_block1a46~portbdataout ))))) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\memory1|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datac(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\memory1|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datae(!\memory1|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.dataf(!\memory1|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .lut_mask = 64'h202A707A252F757F;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y42_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N24
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  = ( \memory1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \memory1|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( 
// ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [3] & \memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout )) # (\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ) ) ) ) # ( 
// !\memory1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \memory1|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( ((\memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  & 
// !\memory1|altsyncram_component|auto_generated|out_address_reg_b [3])) # (\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ) ) ) ) # ( \memory1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [3] & \memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ) ) ) ) # ( 
// !\memory1|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\memory1|altsyncram_component|auto_generated|ram_block1a70~portbdataout  & ( (\memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  & 
// !\memory1|altsyncram_component|auto_generated|out_address_reg_b [3]) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.datab(!\memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ),
	.datac(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ),
	.datae(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\memory1|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .lut_mask = 64'h303000F0757555F5;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y44_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y30_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y41_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "FFFF800000000000000FFFFF8000000007FFFFFFFE000000000001FFFFFC0000000000000001FFFFFFFF800000000000000FFFFFC000000007FFFFFFFC000000000000FFFFFC0000000000000001FFFFFFFFC00000000000000FFFFFC00000000FFFFFFFFC0000000000007FFFFC0000000000000001FFFFFFFFC00000000000001FFFFFE00000000FFFFFFFF80000000000003FFFFC0000000000000001FFFFFFFFC00000000000001FFFFFE00000001FFFFFFFF00000000000001FFFFC0000000000000001FFFFFFFFC00000000000001FFFFFF00000001FFFFFFFE00000000000001FFFFC0000000000000001FFFFFFFFC00000000000001FFFFFF0000000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "3FFFFFFFC00000000000000FFFFC0000000000000001FFFFFFFFC00000000000001FFFFFF80000003FFFFFFF8000000000000007FFFC0000000000000001FFFFFFFFE00000000000001FFFFFF80000007FFFFFFF0000000000000003FFFC0000000000000001FFFFFFFFE00000000000003FFFFFF80000007FFFFFFF0000000000000001FFFC0000000000000001FFFFFFFFE00000000000003FFFFFFC0000007FFFFFFE0000000000000001FFFC0000000000000001FFFFFFFFE00000000000003FFFFFFC000000FFFFFFFF0000000000000000FFFC0000000000000001FFFFFFFFF00000000000003FFFFFFE000000FFFFFFFFF8000000000000007FFE0000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "000000000003FFFFFFFFF00000000000007FFFFFFE000001FFFFFFFFFFC000000000000FFFFE0000000000000003FFFFFFFFF00000000000007FFFFFFF000001FFFFFFFFFFFE0000000007FFFFFE0000000000000003FFFFFFFFF8000000000000FFFFFFFF000003FFFFFFFFFFFFE0000001FFFFFFFE0000000000000003FFFFFFFFF8000000000000FFFFFFFF800003FFFFFFFFFFFFF800003FFFFFFFFF0000000000000007FFFFFFFFFC000000000000FFFFFFFF800007FFFFFFFFFFFFFC00007FFFFFFFFF0000000000000007FFFFFFFFFC000000000001FFFFFFFF800007FFFFFFFFFFFFFC00007FFFFFFFFF0000000000000007FFFFFFFFFC0000000000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "01FFFFFFFFC00007FFFFFFFFFFFFFE00007FFFFFFFFF800000000000000FFFFFFFFFFE000000000003FFFFFFFFC0000FFFFFFFFFFFFFFE0000FFFFFFFFFF800000000000000FFFFFFFFFFF000000000007FFFFFFFFE0000FFFFFFFFFFFFFFE0000FFFFFFFFFF800000000000000FFFFFFFFFFF000000000007FFFFFFFFE0001FFFFFFFFFFFFFFF0001FFFFFFFFFFC00000000000001FFFFFFFFFFF80000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF0001FFFFFFFFFFC00000000000001FFFFFFFFFFFC0000000001FFFFFFFFFF0003FFFFFFFFFFFFFFF0003FFFFFFFFFFE00000000000003FFFFFFFFFFFC0000000001FFFFFFFFFF0003FFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: M10K_X5_Y36_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "0000FFFFFFF80007E0001FFFFFFFFE000000000003FFFFFFFFFFFFFFFFF8FFFFFFFFFC00000000000000FFFFFFF80001C0001FFFFFFFFC000000000001FFFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000000FFFFFFF8000000001FFFFFFFF8000000000000FFFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000001FFFFFFF8000000001FFFFFFFF8000000000000FFFFFFFFFFFFFFFFF8FFFFFFFFFF00000000000001FFFFFFFC000000001FFFFFFFF00000000000007FFFFFFFFFFFFFFFF8FFFFFFFFFF00000000000003FFFFFFFC000000001FFFFFFFF00000000000007FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000003FFFFFFFC000000003FFFFFFFE000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000003FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000007FFFFFFFC000000003FFFFFFFE00000000000001FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000007FFFFFFFC000000003FFFFFFFC00000000000001FFFFFFFFFFFFFFFF8FFFFFFFFFFC0000000000007FFFFFFFC000000003FFFFFFFC00000000000001FFFFFFFFFFFFFFFF8FFFFFFFFFFC000000000000FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000000FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000001FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFF000000000001FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFF000000000003FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFF800000000003FFFFFFFFE000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFF800000000007FFFFFFFFE000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFF800000000007FFFFFFFFE000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFFC00000000007FFFFFFFFC000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFFC0000000000FFFFFFFFF80000";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00003FFFFFFE0000000000000001FFFFFFFFFFFFFFF8FFFFFFFFFFFE0000000000FFFFFFFFF0000000001FFFFFFC0000000000000001FFFFFFFFFFFFFFF8FFFFFFFFFFFE0000000001FFFFFFFFF0000000001FFFFFFC0000000000000001FFFFFFFF800000000000000FFFFF0000000001FFFFFFFFE0000000000FFFFFFC0000000000000001FFFFFFFF800000000000000FFFFF0000000003FFFFFFFFC00000000007FFFFFC0000000000000001FFFFFFFF800000000000000FFFFF8000000003FFFFFFFF800000000003FFFFFC0000000000000001FFFFFFFF800000000000000FFFFF8000000007FFFFFFFF000000000001FFFFFC0000000000000001FFFF";
// synopsys translate_on

// Location: M10K_X14_Y40_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFE7FFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFC00FFFFFFC0000000000000000FFFFFF0FFFFFFFFC7FFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFFC70FFFFFFC0000000000000000FFFFFF07FFFFFFF07FFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFF8F8FFFFFFE0000000000000000FFFFFF01FFFFFFE0FFFFFFFFFFC00000001FFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "FFFFFFFFFFF8FCFFFFFFE0000000000000001FFFFFF00FFFFFF80FFFFFFFFFF800000000FFFFFFFFFFFFFFFFFFF8FC7FFFFFF0000000000000001FFFFFF003FFFFE00FFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFF8FC7FFFFFF0000000000000003FFFFFF801FFFFC00FFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFF8FC7FFFFFF8000000000000003FFFFFF8007FFF000FFFFFFFFF80000000000FFFFFFFFFFFFFFFFFF8FC7FFFFFF8000000000000007FFFFFF8003FFE000FFFFFFFFF800000000007FFFFFFFFFFFFFFFFF8FC7FFFFFF8000000000000007FFFFFF8000FF8001FFFFFFFFF000000000007FFFFFFFFFFFFFFFFF8FCFFFFFFFC0000000000";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N0
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout  = ( \memory1|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( \memory1|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\memory1|altsyncram_component|auto_generated|ram_block1a39~portbdataout ) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\memory1|altsyncram_component|auto_generated|ram_block1a63~portbdataout ))) ) ) ) # ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( \memory1|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & \memory1|altsyncram_component|auto_generated|ram_block1a39~portbdataout )))) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\memory1|altsyncram_component|auto_generated|ram_block1a63~portbdataout ))) ) ) ) # ( \memory1|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( 
// !\memory1|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\memory1|altsyncram_component|auto_generated|ram_block1a39~portbdataout ) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory1|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( !\memory1|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & \memory1|altsyncram_component|auto_generated|ram_block1a39~portbdataout )))) # 
// (\memory1|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory1|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & (\memory1|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\memory1|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.datac(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\memory1|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datae(!\memory1|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.dataf(!\memory1|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y27_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y28_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "03FFFFFFFFFFE00000000000003FFFFFFFFFFFE0000000003FFFFFFFFFF8007FFFFFFFFFFFFFFF8003FFFFFFFFFFF00000000000007FFFFFFFFFFFF0000000007FFFFFFFFFF8007FFFFFFFFFFFFFFFC007FFFFFFFFFFF00000000000007FFFFFFFFFFFF800000000FFFFFFFFFFFC007FFFFFFFFFFFFFFFC007FFFFFFFFFFF8000000000000FFFFFFFFFFFFFC00000001FFFFFFFFFFFC00FFFFFFFFFFFFFFFFC00FFFFFFFFFFFFC000000000001FFFFFFFFFFFFFE00000003FFFFFFFFFFFE00FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFC000000000001FFFFFFFFFFFFFF80000007FFFFFFFFFFFE01FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFE000000000003FFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "FFFFFFFFC000001FFFFFFFFFFFFF01FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFF000007FFFFFFFFFFFFF03FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFF800000000FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFCFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y28_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y40_N0
cyclonev_ram_block \memory1|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(gnd),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(gnd),
	.ena1(\memory1|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout ,\~GND~combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({\addr_control|addr_out_rd [12],\addr_control|addr_out_rd [11],\addr_control|addr_out_rd [10],\addr_control|addr_out_rd [9],\addr_control|addr_out_rd [8],\addr_control|addr_out_rd [7],\addr_control|addr_out_rd [6],\addr_control|addr_out_rd [5],\addr_control|addr_out_rd [4],
\addr_control|addr_out_rd [3],\addr_control|addr_out_rd [2],\addr_control|addr_out_rd [1],\addr_control|addr_out_rd [0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory1|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../imagem_output.mif";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "mem1:memory1|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 72800;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory1|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X33_Y27_N39
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  = ( \memory1|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( \memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|ram_block1a15~portbdataout )) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\memory1|altsyncram_component|auto_generated|ram_block1a31~portbdataout ))) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( \memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory1|altsyncram_component|auto_generated|ram_block1a15~portbdataout )) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\memory1|altsyncram_component|auto_generated|ram_block1a31~portbdataout ))) ) ) ) # ( \memory1|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( !\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// (\memory1|altsyncram_component|auto_generated|ram_block1a7~portbdataout ) # (\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( 
// !\memory1|altsyncram_component|auto_generated|out_address_reg_b [0] & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \memory1|altsyncram_component|auto_generated|ram_block1a7~portbdataout ) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\memory1|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datac(!\memory1|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datad(!\memory1|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datae(!\memory1|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.dataf(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .lut_mask = 64'h00AA55FF27272727;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X34_Y29_N6
cyclonev_lcell_comb \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~3 (
// Equation(s):
// \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout  = ( \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  & 
// ( ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout )))) # 
// (\memory1|altsyncram_component|auto_generated|ram_block1a71~portbdataout ) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  & 
// ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ))) ) ) ) # ( 
// \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( !\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  & ( ((!\memory1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout  & \memory1|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\memory1|altsyncram_component|auto_generated|ram_block1a71~portbdataout ) ) ) ) # ( 
// !\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( !\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  & ( (!\memory1|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout  & \memory1|altsyncram_component|auto_generated|out_address_reg_b [2])) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\memory1|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.datac(!\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ),
	.datad(!\memory1|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.dataf(!\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .extended_lut = "off";
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .lut_mask = 64'h000A333BAA0ABB3B;
defparam \memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: PLLOUTPUTCOUNTER_X0_Y4_N1
cyclonev_pll_output_counter \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER (
	.cascadein(gnd),
	.nen0(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_CNTNEN ),
	.shift0(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_SHIFT ),
	.shiftdone0i(gnd),
	.shiften(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIGSHIFTEN4 ),
	.tclk0(\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_TCLK ),
	.up0(\pll0|pll_inst|altera_pll_i|general[0].gpll~PLL_RECONFIG_O_UP ),
	.vco0ph({\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH7 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH6 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH5 ,
\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH4 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH3 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH2 ,
\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH1 ,\pll0|pll_inst|altera_pll_i|general[0].gpll~FRACTIONAL_PLL_O_VCOPH0 }),
	.cascadeout(),
	.divclk(\pll0|pll_inst|altera_pll_i|outclk_wire [1]),
	.shiftdone0o());
// synopsys translate_off
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_coarse_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_fine_dly = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_in_src = "ph_mux_clk";
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_ph_mux_prst = 0;
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .c_cnt_prst = 1;
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .cnt_fpll_src = "fpll_0";
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_bypass_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_hi_div = 6;
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_lo_div = 6;
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .dprio0_cnt_odd_div_even_duty_en = "false";
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .duty_cycle = 50;
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_clock_frequency = "25.0 mhz";
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .phase_shift = "0 ps";
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .fractional_pll_index = 0;
defparam \pll0|pll_inst|altera_pll_i|general[1].gpll~PLL_OUTPUT_COUNTER .output_counter_index = 4;
// synopsys translate_on

// Location: CLKCTRL_G3
cyclonev_clkena \pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 (
	.inclk(\pll0|pll_inst|altera_pll_i|outclk_wire [1]),
	.ena(vcc),
	.outclk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .clock_type = "global clock";
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .disable_mode = "low";
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_mode = "always enabled";
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .ena_register_power_up = "high";
defparam \pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N45
cyclonev_lcell_comb \Selector11~0 (
// Equation(s):
// \Selector11~0_combout  = (!\uc_state.RESET~q  & ((!\uc_state.IDLE~q ) # (\vga_mem_select.MEM2~q )))

	.dataa(!\vga_mem_select.MEM2~q ),
	.datab(gnd),
	.datac(!\uc_state.RESET~q ),
	.datad(!\uc_state.IDLE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~0 .extended_lut = "off";
defparam \Selector11~0 .lut_mask = 64'hF050F050F050F050;
defparam \Selector11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N33
cyclonev_lcell_comb \Selector11~1 (
// Equation(s):
// \Selector11~1_combout  = ( \Equal5~2_combout  & ( ((\Equal5~1_combout  & (\Equal5~0_combout  & \Selector13~1_combout ))) # (\Selector11~0_combout ) ) ) # ( !\Equal5~2_combout  & ( \Selector11~0_combout  ) )

	.dataa(!\Equal5~1_combout ),
	.datab(!\Equal5~0_combout ),
	.datac(!\Selector11~0_combout ),
	.datad(!\Selector13~1_combout ),
	.datae(gnd),
	.dataf(!\Equal5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector11~1 .extended_lut = "off";
defparam \Selector11~1 .lut_mask = 64'h0F0F0F0F0F1F0F1F;
defparam \Selector11~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N34
dffeas \vga_mem_select.MEM2 (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_mem_select.MEM2~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_mem_select.MEM2 .is_wysiwyg = "true";
defparam \vga_mem_select.MEM2 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N0
cyclonev_lcell_comb \vga_out|Add1~1 (
// Equation(s):
// \vga_out|Add1~1_sumout  = SUM(( \vga_out|v_counter [0] ) + ( VCC ) + ( !VCC ))
// \vga_out|Add1~2  = CARRY(( \vga_out|v_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|v_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add1~1_sumout ),
	.cout(\vga_out|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add1~1 .extended_lut = "off";
defparam \vga_out|Add1~1 .lut_mask = 64'h00000000000000FF;
defparam \vga_out|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N0
cyclonev_lcell_comb \vga_out|Add0~1 (
// Equation(s):
// \vga_out|Add0~1_sumout  = SUM(( \vga_out|h_counter [0] ) + ( VCC ) + ( !VCC ))
// \vga_out|Add0~2  = CARRY(( \vga_out|h_counter [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|h_counter [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add0~1_sumout ),
	.cout(\vga_out|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add0~1 .extended_lut = "off";
defparam \vga_out|Add0~1 .lut_mask = 64'h00000000000000FF;
defparam \vga_out|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N17
dffeas \vga_out|h_counter[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[5] .is_wysiwyg = "true";
defparam \vga_out|h_counter[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N3
cyclonev_lcell_comb \vga_out|Add0~9 (
// Equation(s):
// \vga_out|Add0~9_sumout  = SUM(( \vga_out|h_counter [1] ) + ( GND ) + ( \vga_out|Add0~2  ))
// \vga_out|Add0~10  = CARRY(( \vga_out|h_counter [1] ) + ( GND ) + ( \vga_out|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|h_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add0~9_sumout ),
	.cout(\vga_out|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add0~9 .extended_lut = "off";
defparam \vga_out|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N5
dffeas \vga_out|h_counter[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[1] .is_wysiwyg = "true";
defparam \vga_out|h_counter[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N6
cyclonev_lcell_comb \vga_out|Add0~13 (
// Equation(s):
// \vga_out|Add0~13_sumout  = SUM(( \vga_out|h_counter [2] ) + ( GND ) + ( \vga_out|Add0~10  ))
// \vga_out|Add0~14  = CARRY(( \vga_out|h_counter [2] ) + ( GND ) + ( \vga_out|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|h_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add0~13_sumout ),
	.cout(\vga_out|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add0~13 .extended_lut = "off";
defparam \vga_out|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N8
dffeas \vga_out|h_counter[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[2] .is_wysiwyg = "true";
defparam \vga_out|h_counter[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N9
cyclonev_lcell_comb \vga_out|Add0~17 (
// Equation(s):
// \vga_out|Add0~17_sumout  = SUM(( \vga_out|h_counter [3] ) + ( GND ) + ( \vga_out|Add0~14  ))
// \vga_out|Add0~18  = CARRY(( \vga_out|h_counter [3] ) + ( GND ) + ( \vga_out|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|h_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add0~17_sumout ),
	.cout(\vga_out|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add0~17 .extended_lut = "off";
defparam \vga_out|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N10
dffeas \vga_out|h_counter[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[3] .is_wysiwyg = "true";
defparam \vga_out|h_counter[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N12
cyclonev_lcell_comb \vga_out|Add0~33 (
// Equation(s):
// \vga_out|Add0~33_sumout  = SUM(( \vga_out|h_counter [4] ) + ( GND ) + ( \vga_out|Add0~18  ))
// \vga_out|Add0~34  = CARRY(( \vga_out|h_counter [4] ) + ( GND ) + ( \vga_out|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|h_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add0~33_sumout ),
	.cout(\vga_out|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add0~33 .extended_lut = "off";
defparam \vga_out|Add0~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N14
dffeas \vga_out|h_counter[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[4] .is_wysiwyg = "true";
defparam \vga_out|h_counter[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N15
cyclonev_lcell_comb \vga_out|Add0~5 (
// Equation(s):
// \vga_out|Add0~5_sumout  = SUM(( \vga_out|h_counter [5] ) + ( GND ) + ( \vga_out|Add0~34  ))
// \vga_out|Add0~6  = CARRY(( \vga_out|h_counter [5] ) + ( GND ) + ( \vga_out|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|h_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add0~5_sumout ),
	.cout(\vga_out|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add0~5 .extended_lut = "off";
defparam \vga_out|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N16
dffeas \vga_out|h_counter[5]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[5]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_out|h_counter[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N13
dffeas \vga_out|h_counter[4]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter[4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[4]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_out|h_counter[4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N18
cyclonev_lcell_comb \vga_out|Add0~29 (
// Equation(s):
// \vga_out|Add0~29_sumout  = SUM(( \vga_out|h_counter [6] ) + ( GND ) + ( \vga_out|Add0~6  ))
// \vga_out|Add0~30  = CARRY(( \vga_out|h_counter [6] ) + ( GND ) + ( \vga_out|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|h_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add0~29_sumout ),
	.cout(\vga_out|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add0~29 .extended_lut = "off";
defparam \vga_out|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N20
dffeas \vga_out|h_counter[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[6] .is_wysiwyg = "true";
defparam \vga_out|h_counter[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N45
cyclonev_lcell_comb \vga_out|Equal0~1 (
// Equation(s):
// \vga_out|Equal0~1_combout  = ( \vga_out|h_counter [6] & ( (\vga_out|h_counter [0] & \vga_out|h_counter[4]~DUPLICATE_q ) ) )

	.dataa(!\vga_out|h_counter [0]),
	.datab(gnd),
	.datac(!\vga_out|h_counter[4]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_out|h_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal0~1 .extended_lut = "off";
defparam \vga_out|Equal0~1 .lut_mask = 64'h0000000005050505;
defparam \vga_out|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N21
cyclonev_lcell_comb \vga_out|Add0~21 (
// Equation(s):
// \vga_out|Add0~21_sumout  = SUM(( \vga_out|h_counter [7] ) + ( GND ) + ( \vga_out|Add0~30  ))
// \vga_out|Add0~22  = CARRY(( \vga_out|h_counter [7] ) + ( GND ) + ( \vga_out|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|h_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add0~21_sumout ),
	.cout(\vga_out|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add0~21 .extended_lut = "off";
defparam \vga_out|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N22
dffeas \vga_out|h_counter[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[7] .is_wysiwyg = "true";
defparam \vga_out|h_counter[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N24
cyclonev_lcell_comb \vga_out|Add0~25 (
// Equation(s):
// \vga_out|Add0~25_sumout  = SUM(( \vga_out|h_counter [8] ) + ( GND ) + ( \vga_out|Add0~22  ))
// \vga_out|Add0~26  = CARRY(( \vga_out|h_counter [8] ) + ( GND ) + ( \vga_out|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|h_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add0~25_sumout ),
	.cout(\vga_out|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add0~25 .extended_lut = "off";
defparam \vga_out|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N25
dffeas \vga_out|h_counter[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[8] .is_wysiwyg = "true";
defparam \vga_out|h_counter[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N27
cyclonev_lcell_comb \vga_out|Add0~37 (
// Equation(s):
// \vga_out|Add0~37_sumout  = SUM(( \vga_out|h_counter [9] ) + ( GND ) + ( \vga_out|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|h_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add0~37_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add0~37 .extended_lut = "off";
defparam \vga_out|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N28
dffeas \vga_out|h_counter[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[9] .is_wysiwyg = "true";
defparam \vga_out|h_counter[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N7
dffeas \vga_out|h_counter[2]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter[2]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[2]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_out|h_counter[2]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N4
dffeas \vga_out|h_counter[1]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[1]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_out|h_counter[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N54
cyclonev_lcell_comb \vga_out|Equal0~0 (
// Equation(s):
// \vga_out|Equal0~0_combout  = ( !\vga_out|h_counter [7] & ( !\vga_out|h_counter [8] & ( (\vga_out|h_counter [3] & (\vga_out|h_counter[2]~DUPLICATE_q  & \vga_out|h_counter[1]~DUPLICATE_q )) ) ) )

	.dataa(gnd),
	.datab(!\vga_out|h_counter [3]),
	.datac(!\vga_out|h_counter[2]~DUPLICATE_q ),
	.datad(!\vga_out|h_counter[1]~DUPLICATE_q ),
	.datae(!\vga_out|h_counter [7]),
	.dataf(!\vga_out|h_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal0~0 .extended_lut = "off";
defparam \vga_out|Equal0~0 .lut_mask = 64'h0003000000000000;
defparam \vga_out|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N45
cyclonev_lcell_comb \vga_out|Equal2~0 (
// Equation(s):
// \vga_out|Equal2~0_combout  = ( \vga_out|Equal0~0_combout  & ( (!\vga_out|h_counter[5]~DUPLICATE_q  & (\vga_out|Equal0~1_combout  & !\vga_out|h_counter [9])) ) )

	.dataa(!\vga_out|h_counter[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_out|Equal0~1_combout ),
	.datad(!\vga_out|h_counter [9]),
	.datae(gnd),
	.dataf(!\vga_out|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal2~0 .extended_lut = "off";
defparam \vga_out|Equal2~0 .lut_mask = 64'h000000000A000A00;
defparam \vga_out|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N42
cyclonev_lcell_comb \vga_out|Equal0~2 (
// Equation(s):
// \vga_out|Equal0~2_combout  = ( \vga_out|h_counter [5] & ( (\vga_out|Equal0~1_combout  & (\vga_out|h_counter [9] & \vga_out|Equal0~0_combout )) ) )

	.dataa(gnd),
	.datab(!\vga_out|Equal0~1_combout ),
	.datac(!\vga_out|h_counter [9]),
	.datad(!\vga_out|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\vga_out|h_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal0~2 .extended_lut = "off";
defparam \vga_out|Equal0~2 .lut_mask = 64'h0000000000030003;
defparam \vga_out|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N36
cyclonev_lcell_comb \vga_out|Equal1~0 (
// Equation(s):
// \vga_out|Equal1~0_combout  = ( !\vga_out|h_counter [6] & ( (!\vga_out|h_counter [9] & !\vga_out|h_counter [4]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_out|h_counter [9]),
	.datad(!\vga_out|h_counter [4]),
	.datae(gnd),
	.dataf(!\vga_out|h_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal1~0 .extended_lut = "off";
defparam \vga_out|Equal1~0 .lut_mask = 64'hF000F00000000000;
defparam \vga_out|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N42
cyclonev_lcell_comb \vga_out|Equal3~0 (
// Equation(s):
// \vga_out|Equal3~0_combout  = ( \vga_out|Equal0~0_combout  & ( (\vga_out|h_counter[5]~DUPLICATE_q  & (\vga_out|Equal1~0_combout  & \vga_out|h_counter [0])) ) )

	.dataa(!\vga_out|h_counter[5]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\vga_out|Equal1~0_combout ),
	.datad(!\vga_out|h_counter [0]),
	.datae(gnd),
	.dataf(!\vga_out|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal3~0 .extended_lut = "off";
defparam \vga_out|Equal3~0 .lut_mask = 64'h0000000000050005;
defparam \vga_out|Equal3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N36
cyclonev_lcell_comb \vga_out|h_state~17 (
// Equation(s):
// \vga_out|h_state~17_combout  = ( \vga_out|h_state.H_BACK_STATE~q  & ( !\vga_out|Equal3~0_combout  ) ) # ( !\vga_out|h_state.H_BACK_STATE~q  & ( (\vga_out|h_state.H_ACTIVE_STATE~q ) # (\vga_out|Equal0~2_combout ) ) )

	.dataa(gnd),
	.datab(!\vga_out|Equal0~2_combout ),
	.datac(!\vga_out|Equal3~0_combout ),
	.datad(!\vga_out|h_state.H_ACTIVE_STATE~q ),
	.datae(gnd),
	.dataf(!\vga_out|h_state.H_BACK_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|h_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|h_state~17 .extended_lut = "off";
defparam \vga_out|h_state~17 .lut_mask = 64'h33FF33FFF0F0F0F0;
defparam \vga_out|h_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y31_N38
dffeas \vga_out|h_state.H_ACTIVE_STATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|h_state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_state.H_ACTIVE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_state.H_ACTIVE_STATE .is_wysiwyg = "true";
defparam \vga_out|h_state.H_ACTIVE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N39
cyclonev_lcell_comb \vga_out|Equal1~1 (
// Equation(s):
// \vga_out|Equal1~1_combout  = (\vga_out|Equal1~0_combout  & \vga_out|Equal0~0_combout )

	.dataa(!\vga_out|Equal1~0_combout ),
	.datab(gnd),
	.datac(!\vga_out|Equal0~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal1~1 .extended_lut = "off";
defparam \vga_out|Equal1~1 .lut_mask = 64'h0505050505050505;
defparam \vga_out|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N42
cyclonev_lcell_comb \vga_out|h_state~20 (
// Equation(s):
// \vga_out|h_state~20_combout  = ( \vga_out|h_state.H_FRONT_STATE~q  & ( \vga_out|h_counter[5]~DUPLICATE_q  ) ) # ( !\vga_out|h_state.H_FRONT_STATE~q  & ( \vga_out|h_counter[5]~DUPLICATE_q  & ( (\vga_out|Equal0~2_combout  & 
// !\vga_out|h_state.H_ACTIVE_STATE~q ) ) ) ) # ( \vga_out|h_state.H_FRONT_STATE~q  & ( !\vga_out|h_counter[5]~DUPLICATE_q  & ( (!\vga_out|h_counter [0]) # ((!\vga_out|Equal1~1_combout ) # ((\vga_out|Equal0~2_combout  & !\vga_out|h_state.H_ACTIVE_STATE~q ))) 
// ) ) ) # ( !\vga_out|h_state.H_FRONT_STATE~q  & ( !\vga_out|h_counter[5]~DUPLICATE_q  & ( (\vga_out|Equal0~2_combout  & !\vga_out|h_state.H_ACTIVE_STATE~q ) ) ) )

	.dataa(!\vga_out|Equal0~2_combout ),
	.datab(!\vga_out|h_counter [0]),
	.datac(!\vga_out|h_state.H_ACTIVE_STATE~q ),
	.datad(!\vga_out|Equal1~1_combout ),
	.datae(!\vga_out|h_state.H_FRONT_STATE~q ),
	.dataf(!\vga_out|h_counter[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|h_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|h_state~20 .extended_lut = "off";
defparam \vga_out|h_state~20 .lut_mask = 64'h5050FFDC5050FFFF;
defparam \vga_out|h_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y31_N43
dffeas \vga_out|h_state.H_FRONT_STATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|h_state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_state.H_FRONT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_state.H_FRONT_STATE .is_wysiwyg = "true";
defparam \vga_out|h_state.H_FRONT_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N54
cyclonev_lcell_comb \vga_out|h_state~21 (
// Equation(s):
// \vga_out|h_state~21_combout  = ( \vga_out|Equal0~0_combout  & ( (\vga_out|h_state.H_FRONT_STATE~q  & (!\vga_out|h_counter[5]~DUPLICATE_q  & (\vga_out|Equal1~0_combout  & \vga_out|h_counter [0]))) ) )

	.dataa(!\vga_out|h_state.H_FRONT_STATE~q ),
	.datab(!\vga_out|h_counter[5]~DUPLICATE_q ),
	.datac(!\vga_out|Equal1~0_combout ),
	.datad(!\vga_out|h_counter [0]),
	.datae(gnd),
	.dataf(!\vga_out|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|h_state~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|h_state~21 .extended_lut = "off";
defparam \vga_out|h_state~21 .lut_mask = 64'h0000000000040004;
defparam \vga_out|h_state~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N57
cyclonev_lcell_comb \vga_out|h_counter[0]~1 (
// Equation(s):
// \vga_out|h_counter[0]~1_combout  = ( \vga_out|Equal0~0_combout  & ( (!\vga_out|h_state.H_FRONT_STATE~q  & (\vga_out|h_counter[5]~DUPLICATE_q  & (\vga_out|Equal0~1_combout  & \vga_out|h_counter [9]))) ) )

	.dataa(!\vga_out|h_state.H_FRONT_STATE~q ),
	.datab(!\vga_out|h_counter[5]~DUPLICATE_q ),
	.datac(!\vga_out|Equal0~1_combout ),
	.datad(!\vga_out|h_counter [9]),
	.datae(gnd),
	.dataf(!\vga_out|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|h_counter[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|h_counter[0]~1 .extended_lut = "off";
defparam \vga_out|h_counter[0]~1 .lut_mask = 64'h0000000000020002;
defparam \vga_out|h_counter[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N48
cyclonev_lcell_comb \vga_out|h_counter[0]~2 (
// Equation(s):
// \vga_out|h_counter[0]~2_combout  = ( \vga_out|h_counter[0]~1_combout  & ( \vga_out|h_state.H_BACK_STATE~q  & ( \vga_out|Equal3~0_combout  ) ) ) # ( !\vga_out|h_counter[0]~1_combout  & ( \vga_out|h_state.H_BACK_STATE~q  & ( \vga_out|Equal3~0_combout  ) ) ) 
// # ( \vga_out|h_counter[0]~1_combout  & ( !\vga_out|h_state.H_BACK_STATE~q  & ( (!\vga_out|h_state.H_PULSE_STATE~q ) # (\vga_out|Equal2~0_combout ) ) ) ) # ( !\vga_out|h_counter[0]~1_combout  & ( !\vga_out|h_state.H_BACK_STATE~q  & ( 
// (!\vga_out|h_state.H_PULSE_STATE~q  & ((\vga_out|h_state~21_combout ))) # (\vga_out|h_state.H_PULSE_STATE~q  & (\vga_out|Equal2~0_combout )) ) ) )

	.dataa(!\vga_out|h_state.H_PULSE_STATE~q ),
	.datab(!\vga_out|Equal2~0_combout ),
	.datac(!\vga_out|h_state~21_combout ),
	.datad(!\vga_out|Equal3~0_combout ),
	.datae(!\vga_out|h_counter[0]~1_combout ),
	.dataf(!\vga_out|h_state.H_BACK_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|h_counter[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|h_counter[0]~2 .extended_lut = "off";
defparam \vga_out|h_counter[0]~2 .lut_mask = 64'h1B1BBBBB00FF00FF;
defparam \vga_out|h_counter[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N1
dffeas \vga_out|h_counter[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[0] .is_wysiwyg = "true";
defparam \vga_out|h_counter[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N36
cyclonev_lcell_comb \vga_out|h_state~19 (
// Equation(s):
// \vga_out|h_state~19_combout  = ( \vga_out|h_state.H_PULSE_STATE~q  & ( \vga_out|h_state.H_FRONT_STATE~q  & ( !\vga_out|Equal2~0_combout  ) ) ) # ( !\vga_out|h_state.H_PULSE_STATE~q  & ( \vga_out|h_state.H_FRONT_STATE~q  & ( (\vga_out|h_counter [0] & 
// (!\vga_out|h_counter[5]~DUPLICATE_q  & \vga_out|Equal1~1_combout )) ) ) ) # ( \vga_out|h_state.H_PULSE_STATE~q  & ( !\vga_out|h_state.H_FRONT_STATE~q  & ( !\vga_out|Equal2~0_combout  ) ) )

	.dataa(!\vga_out|h_counter [0]),
	.datab(!\vga_out|Equal2~0_combout ),
	.datac(!\vga_out|h_counter[5]~DUPLICATE_q ),
	.datad(!\vga_out|Equal1~1_combout ),
	.datae(!\vga_out|h_state.H_PULSE_STATE~q ),
	.dataf(!\vga_out|h_state.H_FRONT_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|h_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|h_state~19 .extended_lut = "off";
defparam \vga_out|h_state~19 .lut_mask = 64'h0000CCCC0050CCCC;
defparam \vga_out|h_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y31_N38
dffeas \vga_out|h_state.H_PULSE_STATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|h_state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_state.H_PULSE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_state.H_PULSE_STATE .is_wysiwyg = "true";
defparam \vga_out|h_state.H_PULSE_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N33
cyclonev_lcell_comb \vga_out|h_state~18 (
// Equation(s):
// \vga_out|h_state~18_combout  = ( \vga_out|Equal3~0_combout  & ( (\vga_out|h_state.H_PULSE_STATE~q  & (\vga_out|Equal2~0_combout  & !\vga_out|h_state.H_BACK_STATE~q )) ) ) # ( !\vga_out|Equal3~0_combout  & ( ((\vga_out|h_state.H_PULSE_STATE~q  & 
// \vga_out|Equal2~0_combout )) # (\vga_out|h_state.H_BACK_STATE~q ) ) )

	.dataa(!\vga_out|h_state.H_PULSE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_out|Equal2~0_combout ),
	.datad(!\vga_out|h_state.H_BACK_STATE~q ),
	.datae(gnd),
	.dataf(!\vga_out|Equal3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|h_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|h_state~18 .extended_lut = "off";
defparam \vga_out|h_state~18 .lut_mask = 64'h05FF05FF05000500;
defparam \vga_out|h_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y31_N34
dffeas \vga_out|h_state.H_BACK_STATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|h_state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_state.H_BACK_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_state.H_BACK_STATE .is_wysiwyg = "true";
defparam \vga_out|h_state.H_BACK_STATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N48
cyclonev_lcell_comb \vga_out|line_done~0 (
// Equation(s):
// \vga_out|line_done~0_combout  = ( \vga_out|line_done~q  & ( \vga_out|h_counter [0] & ( (!\vga_out|h_state.H_BACK_STATE~q  & \vga_out|h_state.H_ACTIVE_STATE~q ) ) ) ) # ( \vga_out|line_done~q  & ( !\vga_out|h_counter [0] & ( 
// (!\vga_out|h_state.H_BACK_STATE~q  & (((\vga_out|h_state.H_ACTIVE_STATE~q )))) # (\vga_out|h_state.H_BACK_STATE~q  & (\vga_out|h_counter[5]~DUPLICATE_q  & ((\vga_out|Equal1~1_combout )))) ) ) ) # ( !\vga_out|line_done~q  & ( !\vga_out|h_counter [0] & ( 
// (\vga_out|h_state.H_BACK_STATE~q  & (\vga_out|h_counter[5]~DUPLICATE_q  & \vga_out|Equal1~1_combout )) ) ) )

	.dataa(!\vga_out|h_state.H_BACK_STATE~q ),
	.datab(!\vga_out|h_counter[5]~DUPLICATE_q ),
	.datac(!\vga_out|h_state.H_ACTIVE_STATE~q ),
	.datad(!\vga_out|Equal1~1_combout ),
	.datae(!\vga_out|line_done~q ),
	.dataf(!\vga_out|h_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|line_done~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|line_done~0 .extended_lut = "off";
defparam \vga_out|line_done~0 .lut_mask = 64'h00110A1B00000A0A;
defparam \vga_out|line_done~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y31_N50
dffeas \vga_out|line_done (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|line_done~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|line_done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|line_done .is_wysiwyg = "true";
defparam \vga_out|line_done .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N11
dffeas \vga_out|v_counter[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[1]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter [3]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[3] .is_wysiwyg = "true";
defparam \vga_out|v_counter[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N3
cyclonev_lcell_comb \vga_out|Add1~25 (
// Equation(s):
// \vga_out|Add1~25_sumout  = SUM(( \vga_out|v_counter [1] ) + ( GND ) + ( \vga_out|Add1~2  ))
// \vga_out|Add1~26  = CARRY(( \vga_out|v_counter [1] ) + ( GND ) + ( \vga_out|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|v_counter [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add1~25_sumout ),
	.cout(\vga_out|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add1~25 .extended_lut = "off";
defparam \vga_out|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N6
cyclonev_lcell_comb \vga_out|Add1~33 (
// Equation(s):
// \vga_out|Add1~33_sumout  = SUM(( \vga_out|v_counter [2] ) + ( GND ) + ( \vga_out|Add1~26  ))
// \vga_out|Add1~34  = CARRY(( \vga_out|v_counter [2] ) + ( GND ) + ( \vga_out|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|v_counter [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add1~33_sumout ),
	.cout(\vga_out|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add1~33 .extended_lut = "off";
defparam \vga_out|Add1~33 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N8
dffeas \vga_out|v_counter[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[1]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter [2]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[2] .is_wysiwyg = "true";
defparam \vga_out|v_counter[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N9
cyclonev_lcell_comb \vga_out|Add1~5 (
// Equation(s):
// \vga_out|Add1~5_sumout  = SUM(( \vga_out|v_counter [3] ) + ( GND ) + ( \vga_out|Add1~34  ))
// \vga_out|Add1~6  = CARRY(( \vga_out|v_counter [3] ) + ( GND ) + ( \vga_out|Add1~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|v_counter [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add1~5_sumout ),
	.cout(\vga_out|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add1~5 .extended_lut = "off";
defparam \vga_out|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N10
dffeas \vga_out|v_counter[3]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[1]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[3]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_out|v_counter[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N12
cyclonev_lcell_comb \vga_out|Add1~13 (
// Equation(s):
// \vga_out|Add1~13_sumout  = SUM(( \vga_out|v_counter [4] ) + ( GND ) + ( \vga_out|Add1~6  ))
// \vga_out|Add1~14  = CARRY(( \vga_out|v_counter [4] ) + ( GND ) + ( \vga_out|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|v_counter [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add1~13_sumout ),
	.cout(\vga_out|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add1~13 .extended_lut = "off";
defparam \vga_out|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N14
dffeas \vga_out|v_counter[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[1]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter [4]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[4] .is_wysiwyg = "true";
defparam \vga_out|v_counter[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N15
cyclonev_lcell_comb \vga_out|Add1~9 (
// Equation(s):
// \vga_out|Add1~9_sumout  = SUM(( \vga_out|v_counter [5] ) + ( GND ) + ( \vga_out|Add1~14  ))
// \vga_out|Add1~10  = CARRY(( \vga_out|v_counter [5] ) + ( GND ) + ( \vga_out|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|v_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add1~9_sumout ),
	.cout(\vga_out|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add1~9 .extended_lut = "off";
defparam \vga_out|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N16
dffeas \vga_out|v_counter[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[1]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[5] .is_wysiwyg = "true";
defparam \vga_out|v_counter[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N18
cyclonev_lcell_comb \vga_out|Add1~37 (
// Equation(s):
// \vga_out|Add1~37_sumout  = SUM(( \vga_out|v_counter [6] ) + ( GND ) + ( \vga_out|Add1~10  ))
// \vga_out|Add1~38  = CARRY(( \vga_out|v_counter [6] ) + ( GND ) + ( \vga_out|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|v_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add1~37_sumout ),
	.cout(\vga_out|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add1~37 .extended_lut = "off";
defparam \vga_out|Add1~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N19
dffeas \vga_out|v_counter[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[1]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[6] .is_wysiwyg = "true";
defparam \vga_out|v_counter[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N21
cyclonev_lcell_comb \vga_out|Add1~21 (
// Equation(s):
// \vga_out|Add1~21_sumout  = SUM(( \vga_out|v_counter [7] ) + ( GND ) + ( \vga_out|Add1~38  ))
// \vga_out|Add1~22  = CARRY(( \vga_out|v_counter [7] ) + ( GND ) + ( \vga_out|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|v_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add1~21_sumout ),
	.cout(\vga_out|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add1~21 .extended_lut = "off";
defparam \vga_out|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N23
dffeas \vga_out|v_counter[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[1]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[7] .is_wysiwyg = "true";
defparam \vga_out|v_counter[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N24
cyclonev_lcell_comb \vga_out|Add1~17 (
// Equation(s):
// \vga_out|Add1~17_sumout  = SUM(( \vga_out|v_counter [8] ) + ( GND ) + ( \vga_out|Add1~22  ))
// \vga_out|Add1~18  = CARRY(( \vga_out|v_counter [8] ) + ( GND ) + ( \vga_out|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|v_counter [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add1~17_sumout ),
	.cout(\vga_out|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add1~17 .extended_lut = "off";
defparam \vga_out|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N25
dffeas \vga_out|v_counter[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[1]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter [8]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[8] .is_wysiwyg = "true";
defparam \vga_out|v_counter[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N30
cyclonev_lcell_comb \LessThan2~0 (
// Equation(s):
// \LessThan2~0_combout  = ( !\vga_out|v_counter [8] & ( (!\vga_out|v_counter [4] & !\vga_out|v_counter [7]) ) )

	.dataa(gnd),
	.datab(!\vga_out|v_counter [4]),
	.datac(!\vga_out|v_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_out|v_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~0 .extended_lut = "off";
defparam \LessThan2~0 .lut_mask = 64'hC0C0C0C000000000;
defparam \LessThan2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N57
cyclonev_lcell_comb \vga_out|Equal7~0 (
// Equation(s):
// \vga_out|Equal7~0_combout  = ( \vga_out|v_counter [0] & ( (\vga_out|Equal6~0_combout  & (!\vga_out|v_counter[3]~DUPLICATE_q  & (!\vga_out|v_counter [5] & \LessThan2~0_combout ))) ) )

	.dataa(!\vga_out|Equal6~0_combout ),
	.datab(!\vga_out|v_counter[3]~DUPLICATE_q ),
	.datac(!\vga_out|v_counter [5]),
	.datad(!\LessThan2~0_combout ),
	.datae(gnd),
	.dataf(!\vga_out|v_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal7~0 .extended_lut = "off";
defparam \vga_out|Equal7~0 .lut_mask = 64'h0000000000400040;
defparam \vga_out|Equal7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N33
cyclonev_lcell_comb \vga_out|Equal5~1 (
// Equation(s):
// \vga_out|Equal5~1_combout  = ( \vga_out|v_counter [2] & ( (\vga_out|v_counter [0] & (!\vga_out|v_counter [5] & \vga_out|v_counter [1])) ) )

	.dataa(!\vga_out|v_counter [0]),
	.datab(gnd),
	.datac(!\vga_out|v_counter [5]),
	.datad(!\vga_out|v_counter [1]),
	.datae(gnd),
	.dataf(!\vga_out|v_counter [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal5~1 .extended_lut = "off";
defparam \vga_out|Equal5~1 .lut_mask = 64'h0000000000500050;
defparam \vga_out|Equal5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N27
cyclonev_lcell_comb \vga_out|Add1~29 (
// Equation(s):
// \vga_out|Add1~29_sumout  = SUM(( \vga_out|v_counter [9] ) + ( GND ) + ( \vga_out|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\vga_out|v_counter [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\vga_out|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\vga_out|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Add1~29 .extended_lut = "off";
defparam \vga_out|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \vga_out|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N28
dffeas \vga_out|v_counter[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[1]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter [9]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[9] .is_wysiwyg = "true";
defparam \vga_out|v_counter[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N42
cyclonev_lcell_comb \vga_out|Equal5~0 (
// Equation(s):
// \vga_out|Equal5~0_combout  = ( \vga_out|v_counter[3]~DUPLICATE_q  & ( \vga_out|v_counter [8] & ( (\vga_out|v_counter [4] & !\vga_out|v_counter [9]) ) ) )

	.dataa(gnd),
	.datab(!\vga_out|v_counter [4]),
	.datac(gnd),
	.datad(!\vga_out|v_counter [9]),
	.datae(!\vga_out|v_counter[3]~DUPLICATE_q ),
	.dataf(!\vga_out|v_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal5~0 .extended_lut = "off";
defparam \vga_out|Equal5~0 .lut_mask = 64'h0000000000003300;
defparam \vga_out|Equal5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N51
cyclonev_lcell_comb \vga_out|Equal5~2 (
// Equation(s):
// \vga_out|Equal5~2_combout  = (\vga_out|Equal5~1_combout  & (\vga_out|v_counter [6] & (\vga_out|Equal5~0_combout  & \vga_out|v_counter [7])))

	.dataa(!\vga_out|Equal5~1_combout ),
	.datab(!\vga_out|v_counter [6]),
	.datac(!\vga_out|Equal5~0_combout ),
	.datad(!\vga_out|v_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal5~2 .extended_lut = "off";
defparam \vga_out|Equal5~2 .lut_mask = 64'h0001000100010001;
defparam \vga_out|Equal5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N48
cyclonev_lcell_comb \vga_out|Equal6~1 (
// Equation(s):
// \vga_out|Equal6~1_combout  = ( \vga_out|v_counter [0] & ( (!\vga_out|v_counter [5] & (\vga_out|Equal6~0_combout  & \LessThan2~0_combout )) ) )

	.dataa(gnd),
	.datab(!\vga_out|v_counter [5]),
	.datac(!\vga_out|Equal6~0_combout ),
	.datad(!\LessThan2~0_combout ),
	.datae(gnd),
	.dataf(!\vga_out|v_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal6~1 .extended_lut = "off";
defparam \vga_out|Equal6~1 .lut_mask = 64'h00000000000C000C;
defparam \vga_out|Equal6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N2
dffeas \vga_out|v_state.V_FRONT_STATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|v_state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_state.V_FRONT_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_state.V_FRONT_STATE .is_wysiwyg = "true";
defparam \vga_out|v_state.V_FRONT_STATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N47
dffeas \vga_out|v_state.V_ACTIVE_STATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|v_state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_state.V_ACTIVE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_state.V_ACTIVE_STATE .is_wysiwyg = "true";
defparam \vga_out|v_state.V_ACTIVE_STATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N0
cyclonev_lcell_comb \vga_out|v_state~20 (
// Equation(s):
// \vga_out|v_state~20_combout  = ( \vga_out|v_state.V_FRONT_STATE~q  & ( \vga_out|v_state.V_ACTIVE_STATE~q  & ( (!\vga_out|line_done~q ) # ((!\vga_out|Equal6~1_combout ) # (!\vga_out|v_counter[3]~DUPLICATE_q )) ) ) ) # ( \vga_out|v_state.V_FRONT_STATE~q  & 
// ( !\vga_out|v_state.V_ACTIVE_STATE~q  & ( (!\vga_out|line_done~q ) # (((!\vga_out|Equal6~1_combout ) # (!\vga_out|v_counter[3]~DUPLICATE_q )) # (\vga_out|Equal5~2_combout )) ) ) ) # ( !\vga_out|v_state.V_FRONT_STATE~q  & ( 
// !\vga_out|v_state.V_ACTIVE_STATE~q  & ( (\vga_out|line_done~q  & \vga_out|Equal5~2_combout ) ) ) )

	.dataa(!\vga_out|line_done~q ),
	.datab(!\vga_out|Equal5~2_combout ),
	.datac(!\vga_out|Equal6~1_combout ),
	.datad(!\vga_out|v_counter[3]~DUPLICATE_q ),
	.datae(!\vga_out|v_state.V_FRONT_STATE~q ),
	.dataf(!\vga_out|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|v_state~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|v_state~20 .extended_lut = "off";
defparam \vga_out|v_state~20 .lut_mask = 64'h1111FFFB0000FFFA;
defparam \vga_out|v_state~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N1
dffeas \vga_out|v_state.V_FRONT_STATE~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|v_state~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_state.V_FRONT_STATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_state.V_FRONT_STATE~DUPLICATE .is_wysiwyg = "true";
defparam \vga_out|v_state.V_FRONT_STATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N48
cyclonev_lcell_comb \vga_out|v_counter[1]~2 (
// Equation(s):
// \vga_out|v_counter[1]~2_combout  = ( !\vga_out|v_state.V_FRONT_STATE~DUPLICATE_q  & ( (\vga_out|Equal5~1_combout  & (\vga_out|v_counter [6] & (\vga_out|v_counter [7] & \vga_out|Equal5~0_combout ))) ) )

	.dataa(!\vga_out|Equal5~1_combout ),
	.datab(!\vga_out|v_counter [6]),
	.datac(!\vga_out|v_counter [7]),
	.datad(!\vga_out|Equal5~0_combout ),
	.datae(gnd),
	.dataf(!\vga_out|v_state.V_FRONT_STATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|v_counter[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|v_counter[1]~2 .extended_lut = "off";
defparam \vga_out|v_counter[1]~2 .lut_mask = 64'h0001000100000000;
defparam \vga_out|v_counter[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N12
cyclonev_lcell_comb \vga_out|v_state~19 (
// Equation(s):
// \vga_out|v_state~19_combout  = ( \vga_out|v_state.V_PULSE_STATE~q  & ( \vga_out|line_done~q  & ( (!\vga_out|Equal6~1_combout ) # (\vga_out|v_counter[3]~DUPLICATE_q ) ) ) ) # ( !\vga_out|v_state.V_PULSE_STATE~q  & ( \vga_out|line_done~q  & ( 
// (\vga_out|Equal6~1_combout  & (\vga_out|v_counter[3]~DUPLICATE_q  & \vga_out|v_state.V_FRONT_STATE~q )) ) ) ) # ( \vga_out|v_state.V_PULSE_STATE~q  & ( !\vga_out|line_done~q  ) )

	.dataa(!\vga_out|Equal6~1_combout ),
	.datab(!\vga_out|v_counter[3]~DUPLICATE_q ),
	.datac(!\vga_out|v_state.V_FRONT_STATE~q ),
	.datad(gnd),
	.datae(!\vga_out|v_state.V_PULSE_STATE~q ),
	.dataf(!\vga_out|line_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|v_state~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|v_state~19 .extended_lut = "off";
defparam \vga_out|v_state~19 .lut_mask = 64'h0000FFFF0101BBBB;
defparam \vga_out|v_state~19 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N14
dffeas \vga_out|v_state.V_PULSE_STATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|v_state~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_state.V_PULSE_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_state.V_PULSE_STATE .is_wysiwyg = "true";
defparam \vga_out|v_state.V_PULSE_STATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N6
cyclonev_lcell_comb \vga_out|v_counter[1]~1 (
// Equation(s):
// \vga_out|v_counter[1]~1_combout  = ( \LessThan2~0_combout  & ( \vga_out|v_counter [0] & ( (\vga_out|v_state.V_FRONT_STATE~q  & (\vga_out|v_counter[3]~DUPLICATE_q  & (\vga_out|Equal6~0_combout  & !\vga_out|v_counter [5]))) ) ) )

	.dataa(!\vga_out|v_state.V_FRONT_STATE~q ),
	.datab(!\vga_out|v_counter[3]~DUPLICATE_q ),
	.datac(!\vga_out|Equal6~0_combout ),
	.datad(!\vga_out|v_counter [5]),
	.datae(!\LessThan2~0_combout ),
	.dataf(!\vga_out|v_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|v_counter[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|v_counter[1]~1 .extended_lut = "off";
defparam \vga_out|v_counter[1]~1 .lut_mask = 64'h0000000000000100;
defparam \vga_out|v_counter[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N36
cyclonev_lcell_comb \vga_out|v_state~18 (
// Equation(s):
// \vga_out|v_state~18_combout  = ( \vga_out|line_done~q  & ( (!\vga_out|v_state.V_BACK_STATE~q  & (\vga_out|v_state.V_PULSE_STATE~q  & ((\vga_out|Equal7~0_combout )))) # (\vga_out|v_state.V_BACK_STATE~q  & (((!\vga_out|Equal8~0_combout )))) ) ) # ( 
// !\vga_out|line_done~q  & ( \vga_out|v_state.V_BACK_STATE~q  ) )

	.dataa(!\vga_out|v_state.V_BACK_STATE~q ),
	.datab(!\vga_out|v_state.V_PULSE_STATE~q ),
	.datac(!\vga_out|Equal8~0_combout ),
	.datad(!\vga_out|Equal7~0_combout ),
	.datae(gnd),
	.dataf(!\vga_out|line_done~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|v_state~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|v_state~18 .extended_lut = "off";
defparam \vga_out|v_state~18 .lut_mask = 64'h5555555550725072;
defparam \vga_out|v_state~18 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N38
dffeas \vga_out|v_state.V_BACK_STATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|v_state~18_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_state.V_BACK_STATE~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_state.V_BACK_STATE .is_wysiwyg = "true";
defparam \vga_out|v_state.V_BACK_STATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N30
cyclonev_lcell_comb \vga_out|v_counter[1]~3 (
// Equation(s):
// \vga_out|v_counter[1]~3_combout  = ( \vga_out|v_counter[1]~1_combout  & ( \vga_out|v_state.V_BACK_STATE~q  & ( \vga_out|Equal8~0_combout  ) ) ) # ( !\vga_out|v_counter[1]~1_combout  & ( \vga_out|v_state.V_BACK_STATE~q  & ( \vga_out|Equal8~0_combout  ) ) ) 
// # ( \vga_out|v_counter[1]~1_combout  & ( !\vga_out|v_state.V_BACK_STATE~q  & ( (!\vga_out|v_state.V_PULSE_STATE~q ) # (\vga_out|Equal7~0_combout ) ) ) ) # ( !\vga_out|v_counter[1]~1_combout  & ( !\vga_out|v_state.V_BACK_STATE~q  & ( 
// (!\vga_out|v_state.V_PULSE_STATE~q  & ((\vga_out|v_counter[1]~2_combout ))) # (\vga_out|v_state.V_PULSE_STATE~q  & (\vga_out|Equal7~0_combout )) ) ) )

	.dataa(!\vga_out|Equal8~0_combout ),
	.datab(!\vga_out|Equal7~0_combout ),
	.datac(!\vga_out|v_counter[1]~2_combout ),
	.datad(!\vga_out|v_state.V_PULSE_STATE~q ),
	.datae(!\vga_out|v_counter[1]~1_combout ),
	.dataf(!\vga_out|v_state.V_BACK_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|v_counter[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|v_counter[1]~3 .extended_lut = "off";
defparam \vga_out|v_counter[1]~3 .lut_mask = 64'h0F33FF3355555555;
defparam \vga_out|v_counter[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y33_N1
dffeas \vga_out|v_counter[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[1]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter [0]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[0] .is_wysiwyg = "true";
defparam \vga_out|v_counter[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y33_N5
dffeas \vga_out|v_counter[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|v_counter[1]~3_combout ),
	.sload(gnd),
	.ena(\vga_out|line_done~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_counter [1]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_counter[1] .is_wysiwyg = "true";
defparam \vga_out|v_counter[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N39
cyclonev_lcell_comb \vga_out|Equal6~0 (
// Equation(s):
// \vga_out|Equal6~0_combout  = ( !\vga_out|v_counter [6] & ( (!\vga_out|v_counter [1] & (!\vga_out|v_counter [2] & !\vga_out|v_counter [9])) ) )

	.dataa(!\vga_out|v_counter [1]),
	.datab(!\vga_out|v_counter [2]),
	.datac(!\vga_out|v_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_out|v_counter [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal6~0 .extended_lut = "off";
defparam \vga_out|Equal6~0 .lut_mask = 64'h8080808000000000;
defparam \vga_out|Equal6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N54
cyclonev_lcell_comb \vga_out|Equal8~0 (
// Equation(s):
// \vga_out|Equal8~0_combout  = ( \vga_out|v_counter [5] & ( (\vga_out|Equal6~0_combout  & (!\vga_out|v_counter[3]~DUPLICATE_q  & (!\vga_out|v_counter [0] & \LessThan2~0_combout ))) ) )

	.dataa(!\vga_out|Equal6~0_combout ),
	.datab(!\vga_out|v_counter[3]~DUPLICATE_q ),
	.datac(!\vga_out|v_counter [0]),
	.datad(!\LessThan2~0_combout ),
	.datae(gnd),
	.dataf(!\vga_out|v_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|Equal8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|Equal8~0 .extended_lut = "off";
defparam \vga_out|Equal8~0 .lut_mask = 64'h0000000000400040;
defparam \vga_out|Equal8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N45
cyclonev_lcell_comb \vga_out|v_state~17 (
// Equation(s):
// \vga_out|v_state~17_combout  = ( \vga_out|v_state.V_ACTIVE_STATE~q  & ( \vga_out|v_state.V_BACK_STATE~q  & ( (!\vga_out|Equal8~0_combout ) # (!\vga_out|line_done~q ) ) ) ) # ( !\vga_out|v_state.V_ACTIVE_STATE~q  & ( \vga_out|v_state.V_BACK_STATE~q  & ( 
// (!\vga_out|Equal8~0_combout ) # (!\vga_out|line_done~q ) ) ) ) # ( \vga_out|v_state.V_ACTIVE_STATE~q  & ( !\vga_out|v_state.V_BACK_STATE~q  ) ) # ( !\vga_out|v_state.V_ACTIVE_STATE~q  & ( !\vga_out|v_state.V_BACK_STATE~q  & ( (\vga_out|Equal5~2_combout  & 
// \vga_out|line_done~q ) ) ) )

	.dataa(!\vga_out|Equal8~0_combout ),
	.datab(gnd),
	.datac(!\vga_out|Equal5~2_combout ),
	.datad(!\vga_out|line_done~q ),
	.datae(!\vga_out|v_state.V_ACTIVE_STATE~q ),
	.dataf(!\vga_out|v_state.V_BACK_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|v_state~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|v_state~17 .extended_lut = "off";
defparam \vga_out|v_state~17 .lut_mask = 64'h000FFFFFFFAAFFAA;
defparam \vga_out|v_state~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N46
dffeas \vga_out|v_state.V_ACTIVE_STATE~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|v_state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|v_state.V_ACTIVE_STATE~DUPLICATE .is_wysiwyg = "true";
defparam \vga_out|v_state.V_ACTIVE_STATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N0
cyclonev_lcell_comb \Add0~1 (
// Equation(s):
// \Add0~1_sumout  = SUM(( VCC ) + ( (!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_out|v_counter [0]) ) + ( !VCC ))
// \Add0~2  = CARRY(( VCC ) + ( (!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_out|v_counter [0]) ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_out|v_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~1_sumout ),
	.cout(\Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \Add0~1 .extended_lut = "off";
defparam \Add0~1 .lut_mask = 64'h0000FF330000FFFF;
defparam \Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N3
cyclonev_lcell_comb \Add0~5 (
// Equation(s):
// \Add0~5_sumout  = SUM(( (!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_out|v_counter [1]) ) + ( GND ) + ( \Add0~2  ))
// \Add0~6  = CARRY(( (!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_out|v_counter [1]) ) + ( GND ) + ( \Add0~2  ))

	.dataa(gnd),
	.datab(!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datac(!\vga_out|v_counter [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~5_sumout ),
	.cout(\Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \Add0~5 .extended_lut = "off";
defparam \Add0~5 .lut_mask = 64'h0000FFFF00000C0C;
defparam \Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N6
cyclonev_lcell_comb \Add0~33 (
// Equation(s):
// \Add0~33_sumout  = SUM(( GND ) + ( (!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_out|v_counter [2]) ) + ( \Add0~6  ))
// \Add0~34  = CARRY(( GND ) + ( (!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_out|v_counter [2]) ) + ( \Add0~6  ))

	.dataa(gnd),
	.datab(!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_out|v_counter [2]),
	.datag(gnd),
	.cin(\Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~33_sumout ),
	.cout(\Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \Add0~33 .extended_lut = "off";
defparam \Add0~33 .lut_mask = 64'h0000FF3300000000;
defparam \Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N9
cyclonev_lcell_comb \Add0~37 (
// Equation(s):
// \Add0~37_sumout  = SUM(( (!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_out|v_counter[3]~DUPLICATE_q ) ) + ( VCC ) + ( \Add0~34  ))
// \Add0~38  = CARRY(( (!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_out|v_counter[3]~DUPLICATE_q ) ) + ( VCC ) + ( \Add0~34  ))

	.dataa(gnd),
	.datab(!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datac(!\vga_out|v_counter[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~37_sumout ),
	.cout(\Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \Add0~37 .extended_lut = "off";
defparam \Add0~37 .lut_mask = 64'h0000000000000C0C;
defparam \Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N12
cyclonev_lcell_comb \Add0~41 (
// Equation(s):
// \Add0~41_sumout  = SUM(( GND ) + ( (!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_out|v_counter [4]) ) + ( \Add0~38  ))
// \Add0~42  = CARRY(( GND ) + ( (!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_out|v_counter [4]) ) + ( \Add0~38  ))

	.dataa(gnd),
	.datab(!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_out|v_counter [4]),
	.datag(gnd),
	.cin(\Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~41_sumout ),
	.cout(\Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \Add0~41 .extended_lut = "off";
defparam \Add0~41 .lut_mask = 64'h0000FF3300000000;
defparam \Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N15
cyclonev_lcell_comb \Add0~13 (
// Equation(s):
// \Add0~13_sumout  = SUM(( (!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_out|v_counter [5]) ) + ( GND ) + ( \Add0~42  ))
// \Add0~14  = CARRY(( (!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_out|v_counter [5]) ) + ( GND ) + ( \Add0~42  ))

	.dataa(gnd),
	.datab(!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\vga_out|v_counter [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~13_sumout ),
	.cout(\Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \Add0~13 .extended_lut = "off";
defparam \Add0~13 .lut_mask = 64'h0000FFFF000000CC;
defparam \Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N18
cyclonev_lcell_comb \Add0~25 (
// Equation(s):
// \Add0~25_sumout  = SUM(( (!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_out|v_counter [6]) ) + ( GND ) + ( \Add0~14  ))
// \Add0~26  = CARRY(( (!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_out|v_counter [6]) ) + ( GND ) + ( \Add0~14  ))

	.dataa(gnd),
	.datab(!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\vga_out|v_counter [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~25_sumout ),
	.cout(\Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \Add0~25 .extended_lut = "off";
defparam \Add0~25 .lut_mask = 64'h0000FFFF000000CC;
defparam \Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N21
cyclonev_lcell_comb \Add0~9 (
// Equation(s):
// \Add0~9_sumout  = SUM(( (!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_out|v_counter [7]) ) + ( VCC ) + ( \Add0~26  ))
// \Add0~10  = CARRY(( (!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_out|v_counter [7]) ) + ( VCC ) + ( \Add0~26  ))

	.dataa(gnd),
	.datab(!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datac(!\vga_out|v_counter [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~9_sumout ),
	.cout(\Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \Add0~9 .extended_lut = "off";
defparam \Add0~9 .lut_mask = 64'h0000000000000C0C;
defparam \Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N24
cyclonev_lcell_comb \Add0~21 (
// Equation(s):
// \Add0~21_sumout  = SUM(( VCC ) + ( (!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_out|v_counter [8]) ) + ( \Add0~10  ))
// \Add0~22  = CARRY(( VCC ) + ( (!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_out|v_counter [8]) ) + ( \Add0~10  ))

	.dataa(gnd),
	.datab(!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_out|v_counter [8]),
	.datag(gnd),
	.cin(\Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~21_sumout ),
	.cout(\Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \Add0~21 .extended_lut = "off";
defparam \Add0~21 .lut_mask = 64'h0000FF330000FFFF;
defparam \Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N27
cyclonev_lcell_comb \Add0~29 (
// Equation(s):
// \Add0~29_sumout  = SUM(( (!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_out|v_counter [9]) ) + ( VCC ) + ( \Add0~22  ))
// \Add0~30  = CARRY(( (!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q  & \vga_out|v_counter [9]) ) + ( VCC ) + ( \Add0~22  ))

	.dataa(gnd),
	.datab(!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.datac(!\vga_out|v_counter [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~29_sumout ),
	.cout(\Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \Add0~29 .extended_lut = "off";
defparam \Add0~29 .lut_mask = 64'h0000000000000C0C;
defparam \Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N30
cyclonev_lcell_comb \Add0~17 (
// Equation(s):
// \Add0~17_sumout  = SUM(( VCC ) + ( GND ) + ( \Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add0~17_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add0~17 .extended_lut = "off";
defparam \Add0~17 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N0
cyclonev_lcell_comb \Add1~17 (
// Equation(s):
// \Add1~17_sumout  = SUM(( \Add0~1_sumout  ) + ( \Add0~33_sumout  ) + ( !VCC ))
// \Add1~18  = CARRY(( \Add0~1_sumout  ) + ( \Add0~33_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~33_sumout ),
	.datad(!\Add0~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~17_sumout ),
	.cout(\Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \Add1~17 .extended_lut = "off";
defparam \Add1~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N3
cyclonev_lcell_comb \Add1~21 (
// Equation(s):
// \Add1~21_sumout  = SUM(( \Add0~37_sumout  ) + ( \Add0~5_sumout  ) + ( \Add1~18  ))
// \Add1~22  = CARRY(( \Add0~37_sumout  ) + ( \Add0~5_sumout  ) + ( \Add1~18  ))

	.dataa(!\Add0~37_sumout ),
	.datab(gnd),
	.datac(!\Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~21_sumout ),
	.cout(\Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \Add1~21 .extended_lut = "off";
defparam \Add1~21 .lut_mask = 64'h0000F0F000005555;
defparam \Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N6
cyclonev_lcell_comb \Add1~25 (
// Equation(s):
// \Add1~25_sumout  = SUM(( \Add0~41_sumout  ) + ( \Add0~33_sumout  ) + ( \Add1~22  ))
// \Add1~26  = CARRY(( \Add0~41_sumout  ) + ( \Add0~33_sumout  ) + ( \Add1~22  ))

	.dataa(gnd),
	.datab(!\Add0~41_sumout ),
	.datac(!\Add0~33_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~25_sumout ),
	.cout(\Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \Add1~25 .extended_lut = "off";
defparam \Add1~25 .lut_mask = 64'h0000F0F000003333;
defparam \Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N9
cyclonev_lcell_comb \Add1~29 (
// Equation(s):
// \Add1~29_sumout  = SUM(( \Add0~37_sumout  ) + ( \Add0~13_sumout  ) + ( \Add1~26  ))
// \Add1~30  = CARRY(( \Add0~37_sumout  ) + ( \Add0~13_sumout  ) + ( \Add1~26  ))

	.dataa(!\Add0~13_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~37_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~29_sumout ),
	.cout(\Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \Add1~29 .extended_lut = "off";
defparam \Add1~29 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N12
cyclonev_lcell_comb \Add1~33 (
// Equation(s):
// \Add1~33_sumout  = SUM(( \Add0~25_sumout  ) + ( \Add0~41_sumout  ) + ( \Add1~30  ))
// \Add1~34  = CARRY(( \Add0~25_sumout  ) + ( \Add0~41_sumout  ) + ( \Add1~30  ))

	.dataa(gnd),
	.datab(!\Add0~25_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Add0~41_sumout ),
	.datag(gnd),
	.cin(\Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~33_sumout ),
	.cout(\Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \Add1~33 .extended_lut = "off";
defparam \Add1~33 .lut_mask = 64'h0000FF0000003333;
defparam \Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N15
cyclonev_lcell_comb \Add1~1 (
// Equation(s):
// \Add1~1_sumout  = SUM(( \Add0~13_sumout  ) + ( \Add0~9_sumout  ) + ( \Add1~34  ))
// \Add1~2  = CARRY(( \Add0~13_sumout  ) + ( \Add0~9_sumout  ) + ( \Add1~34  ))

	.dataa(!\Add0~9_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add0~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~1_sumout ),
	.cout(\Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \Add1~1 .extended_lut = "off";
defparam \Add1~1 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N18
cyclonev_lcell_comb \Add1~9 (
// Equation(s):
// \Add1~9_sumout  = SUM(( \Add0~21_sumout  ) + ( \Add0~25_sumout  ) + ( \Add1~2  ))
// \Add1~10  = CARRY(( \Add0~21_sumout  ) + ( \Add0~25_sumout  ) + ( \Add1~2  ))

	.dataa(gnd),
	.datab(!\Add0~25_sumout ),
	.datac(!\Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~9_sumout ),
	.cout(\Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \Add1~9 .extended_lut = "off";
defparam \Add1~9 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N21
cyclonev_lcell_comb \Add1~13 (
// Equation(s):
// \Add1~13_sumout  = SUM(( \Add0~29_sumout  ) + ( \Add0~9_sumout  ) + ( \Add1~10  ))
// \Add1~14  = CARRY(( \Add0~29_sumout  ) + ( \Add0~9_sumout  ) + ( \Add1~10  ))

	.dataa(!\Add0~9_sumout ),
	.datab(gnd),
	.datac(!\Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~13_sumout ),
	.cout(\Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \Add1~13 .extended_lut = "off";
defparam \Add1~13 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N24
cyclonev_lcell_comb \Add1~5 (
// Equation(s):
// \Add1~5_sumout  = SUM(( \Add0~17_sumout  ) + ( \Add0~21_sumout  ) + ( \Add1~14  ))

	.dataa(!\Add0~21_sumout ),
	.datab(gnd),
	.datac(!\Add0~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add1~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add1~5 .extended_lut = "off";
defparam \Add1~5 .lut_mask = 64'h0000AAAA00000F0F;
defparam \Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y31_N37
dffeas \vga_out|h_state.H_ACTIVE_STATE~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|h_state~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_state.H_ACTIVE_STATE~DUPLICATE .is_wysiwyg = "true";
defparam \vga_out|h_state.H_ACTIVE_STATE~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y31_N19
dffeas \vga_out|h_counter[6]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\vga_out|h_counter[0]~2_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|h_counter[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|h_counter[6]~DUPLICATE .is_wysiwyg = "true";
defparam \vga_out|h_counter[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N0
cyclonev_lcell_comb \Add2~1 (
// Equation(s):
// \Add2~1_sumout  = SUM(( VCC ) + ( (!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q  & \vga_out|h_counter [0]) ) + ( !VCC ))
// \Add2~2  = CARRY(( VCC ) + ( (!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q  & \vga_out|h_counter [0]) ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_out|h_counter [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~1_sumout ),
	.cout(\Add2~2 ),
	.shareout());
// synopsys translate_off
defparam \Add2~1 .extended_lut = "off";
defparam \Add2~1 .lut_mask = 64'h0000FF330000FFFF;
defparam \Add2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N3
cyclonev_lcell_comb \Add2~5 (
// Equation(s):
// \Add2~5_sumout  = SUM(( GND ) + ( (!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q  & \vga_out|h_counter[1]~DUPLICATE_q ) ) + ( \Add2~2  ))
// \Add2~6  = CARRY(( GND ) + ( (!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q  & \vga_out|h_counter[1]~DUPLICATE_q ) ) + ( \Add2~2  ))

	.dataa(gnd),
	.datab(!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_out|h_counter[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~5_sumout ),
	.cout(\Add2~6 ),
	.shareout());
// synopsys translate_off
defparam \Add2~5 .extended_lut = "off";
defparam \Add2~5 .lut_mask = 64'h0000FF3300000000;
defparam \Add2~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N6
cyclonev_lcell_comb \Add2~9 (
// Equation(s):
// \Add2~9_sumout  = SUM(( (!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q  & \vga_out|h_counter[2]~DUPLICATE_q ) ) + ( GND ) + ( \Add2~6  ))
// \Add2~10  = CARRY(( (!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q  & \vga_out|h_counter[2]~DUPLICATE_q ) ) + ( GND ) + ( \Add2~6  ))

	.dataa(gnd),
	.datab(!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\vga_out|h_counter[2]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~9_sumout ),
	.cout(\Add2~10 ),
	.shareout());
// synopsys translate_off
defparam \Add2~9 .extended_lut = "off";
defparam \Add2~9 .lut_mask = 64'h0000FFFF000000CC;
defparam \Add2~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N9
cyclonev_lcell_comb \Add2~13 (
// Equation(s):
// \Add2~13_sumout  = SUM(( GND ) + ( (!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q  & \vga_out|h_counter [3]) ) + ( \Add2~10  ))
// \Add2~14  = CARRY(( GND ) + ( (!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q  & \vga_out|h_counter [3]) ) + ( \Add2~10  ))

	.dataa(gnd),
	.datab(!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_out|h_counter [3]),
	.datag(gnd),
	.cin(\Add2~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~13_sumout ),
	.cout(\Add2~14 ),
	.shareout());
// synopsys translate_off
defparam \Add2~13 .extended_lut = "off";
defparam \Add2~13 .lut_mask = 64'h0000FF3300000000;
defparam \Add2~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N12
cyclonev_lcell_comb \Add2~17 (
// Equation(s):
// \Add2~17_sumout  = SUM(( (!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q  & \vga_out|h_counter[4]~DUPLICATE_q ) ) + ( GND ) + ( \Add2~14  ))
// \Add2~18  = CARRY(( (!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q  & \vga_out|h_counter[4]~DUPLICATE_q ) ) + ( GND ) + ( \Add2~14  ))

	.dataa(gnd),
	.datab(!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\vga_out|h_counter[4]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~17_sumout ),
	.cout(\Add2~18 ),
	.shareout());
// synopsys translate_off
defparam \Add2~17 .extended_lut = "off";
defparam \Add2~17 .lut_mask = 64'h0000FFFF000000CC;
defparam \Add2~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N15
cyclonev_lcell_comb \Add2~21 (
// Equation(s):
// \Add2~21_sumout  = SUM(( VCC ) + ( (!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q  & \vga_out|h_counter[5]~DUPLICATE_q ) ) + ( \Add2~18  ))
// \Add2~22  = CARRY(( VCC ) + ( (!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q  & \vga_out|h_counter[5]~DUPLICATE_q ) ) + ( \Add2~18  ))

	.dataa(gnd),
	.datab(!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_out|h_counter[5]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~21_sumout ),
	.cout(\Add2~22 ),
	.shareout());
// synopsys translate_off
defparam \Add2~21 .extended_lut = "off";
defparam \Add2~21 .lut_mask = 64'h0000FF330000FFFF;
defparam \Add2~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N18
cyclonev_lcell_comb \Add2~29 (
// Equation(s):
// \Add2~29_sumout  = SUM(( VCC ) + ( (!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q  & \vga_out|h_counter[6]~DUPLICATE_q ) ) + ( \Add2~22  ))
// \Add2~30  = CARRY(( VCC ) + ( (!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q  & \vga_out|h_counter[6]~DUPLICATE_q ) ) + ( \Add2~22  ))

	.dataa(gnd),
	.datab(!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_out|h_counter[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(\Add2~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~29_sumout ),
	.cout(\Add2~30 ),
	.shareout());
// synopsys translate_off
defparam \Add2~29 .extended_lut = "off";
defparam \Add2~29 .lut_mask = 64'h0000FF330000FFFF;
defparam \Add2~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N21
cyclonev_lcell_comb \Add2~33 (
// Equation(s):
// \Add2~33_sumout  = SUM(( (!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q  & \vga_out|h_counter [7]) ) + ( GND ) + ( \Add2~30  ))
// \Add2~34  = CARRY(( (!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q  & \vga_out|h_counter [7]) ) + ( GND ) + ( \Add2~30  ))

	.dataa(gnd),
	.datab(!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datac(gnd),
	.datad(!\vga_out|h_counter [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~33_sumout ),
	.cout(\Add2~34 ),
	.shareout());
// synopsys translate_off
defparam \Add2~33 .extended_lut = "off";
defparam \Add2~33 .lut_mask = 64'h0000FFFF000000CC;
defparam \Add2~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N24
cyclonev_lcell_comb \Add2~37 (
// Equation(s):
// \Add2~37_sumout  = SUM(( VCC ) + ( (!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q  & \vga_out|h_counter [8]) ) + ( \Add2~34  ))
// \Add2~38  = CARRY(( VCC ) + ( (!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q  & \vga_out|h_counter [8]) ) + ( \Add2~34  ))

	.dataa(gnd),
	.datab(!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_out|h_counter [8]),
	.datag(gnd),
	.cin(\Add2~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~37_sumout ),
	.cout(\Add2~38 ),
	.shareout());
// synopsys translate_off
defparam \Add2~37 .extended_lut = "off";
defparam \Add2~37 .lut_mask = 64'h0000FF330000FFFF;
defparam \Add2~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N27
cyclonev_lcell_comb \Add2~41 (
// Equation(s):
// \Add2~41_sumout  = SUM(( (\vga_out|h_counter [9] & !\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q ) ) + ( VCC ) + ( \Add2~38  ))
// \Add2~42  = CARRY(( (\vga_out|h_counter [9] & !\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q ) ) + ( VCC ) + ( \Add2~38  ))

	.dataa(!\vga_out|h_counter [9]),
	.datab(!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~41_sumout ),
	.cout(\Add2~42 ),
	.shareout());
// synopsys translate_off
defparam \Add2~41 .extended_lut = "off";
defparam \Add2~41 .lut_mask = 64'h0000000000004444;
defparam \Add2~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y31_N30
cyclonev_lcell_comb \Add2~25 (
// Equation(s):
// \Add2~25_sumout  = SUM(( VCC ) + ( GND ) + ( \Add2~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add2~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add2~25_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add2~25 .extended_lut = "off";
defparam \Add2~25 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \Add2~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N0
cyclonev_lcell_comb \Add3~17 (
// Equation(s):
// \Add3~17_sumout  = SUM(( \Add2~29_sumout  ) + ( \Add0~1_sumout  ) + ( !VCC ))
// \Add3~18  = CARRY(( \Add2~29_sumout  ) + ( \Add0~1_sumout  ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add0~1_sumout ),
	.datad(!\Add2~29_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~17_sumout ),
	.cout(\Add3~18 ),
	.shareout());
// synopsys translate_off
defparam \Add3~17 .extended_lut = "off";
defparam \Add3~17 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N3
cyclonev_lcell_comb \Add3~21 (
// Equation(s):
// \Add3~21_sumout  = SUM(( \Add2~33_sumout  ) + ( \Add0~5_sumout  ) + ( \Add3~18  ))
// \Add3~22  = CARRY(( \Add2~33_sumout  ) + ( \Add0~5_sumout  ) + ( \Add3~18  ))

	.dataa(!\Add2~33_sumout ),
	.datab(gnd),
	.datac(!\Add0~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~21_sumout ),
	.cout(\Add3~22 ),
	.shareout());
// synopsys translate_off
defparam \Add3~21 .extended_lut = "off";
defparam \Add3~21 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N6
cyclonev_lcell_comb \Add3~25 (
// Equation(s):
// \Add3~25_sumout  = SUM(( \Add2~37_sumout  ) + ( \Add1~17_sumout  ) + ( \Add3~22  ))
// \Add3~26  = CARRY(( \Add2~37_sumout  ) + ( \Add1~17_sumout  ) + ( \Add3~22  ))

	.dataa(gnd),
	.datab(!\Add1~17_sumout ),
	.datac(!\Add2~37_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~25_sumout ),
	.cout(\Add3~26 ),
	.shareout());
// synopsys translate_off
defparam \Add3~25 .extended_lut = "off";
defparam \Add3~25 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N9
cyclonev_lcell_comb \Add3~29 (
// Equation(s):
// \Add3~29_sumout  = SUM(( \Add2~41_sumout  ) + ( \Add1~21_sumout  ) + ( \Add3~26  ))
// \Add3~30  = CARRY(( \Add2~41_sumout  ) + ( \Add1~21_sumout  ) + ( \Add3~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add1~21_sumout ),
	.datad(!\Add2~41_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~29_sumout ),
	.cout(\Add3~30 ),
	.shareout());
// synopsys translate_off
defparam \Add3~29 .extended_lut = "off";
defparam \Add3~29 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N12
cyclonev_lcell_comb \Add3~33 (
// Equation(s):
// \Add3~33_sumout  = SUM(( \Add2~25_sumout  ) + ( \Add1~25_sumout  ) + ( \Add3~30  ))
// \Add3~34  = CARRY(( \Add2~25_sumout  ) + ( \Add1~25_sumout  ) + ( \Add3~30  ))

	.dataa(!\Add2~25_sumout ),
	.datab(gnd),
	.datac(!\Add1~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~33_sumout ),
	.cout(\Add3~34 ),
	.shareout());
// synopsys translate_off
defparam \Add3~33 .extended_lut = "off";
defparam \Add3~33 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N15
cyclonev_lcell_comb \Add3~37 (
// Equation(s):
// \Add3~37_sumout  = SUM(( \Add2~25_sumout  ) + ( \Add1~29_sumout  ) + ( \Add3~34  ))
// \Add3~38  = CARRY(( \Add2~25_sumout  ) + ( \Add1~29_sumout  ) + ( \Add3~34  ))

	.dataa(!\Add2~25_sumout ),
	.datab(gnd),
	.datac(!\Add1~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~37_sumout ),
	.cout(\Add3~38 ),
	.shareout());
// synopsys translate_off
defparam \Add3~37 .extended_lut = "off";
defparam \Add3~37 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N18
cyclonev_lcell_comb \Add3~41 (
// Equation(s):
// \Add3~41_sumout  = SUM(( \Add1~33_sumout  ) + ( \Add2~25_sumout  ) + ( \Add3~38  ))
// \Add3~42  = CARRY(( \Add1~33_sumout  ) + ( \Add2~25_sumout  ) + ( \Add3~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~25_sumout ),
	.datad(!\Add1~33_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~41_sumout ),
	.cout(\Add3~42 ),
	.shareout());
// synopsys translate_off
defparam \Add3~41 .extended_lut = "off";
defparam \Add3~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N21
cyclonev_lcell_comb \Add3~1 (
// Equation(s):
// \Add3~1_sumout  = SUM(( \Add2~25_sumout  ) + ( \Add1~1_sumout  ) + ( \Add3~42  ))
// \Add3~2  = CARRY(( \Add2~25_sumout  ) + ( \Add1~1_sumout  ) + ( \Add3~42  ))

	.dataa(!\Add2~25_sumout ),
	.datab(gnd),
	.datac(!\Add1~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~1_sumout ),
	.cout(\Add3~2 ),
	.shareout());
// synopsys translate_off
defparam \Add3~1 .extended_lut = "off";
defparam \Add3~1 .lut_mask = 64'h0000F0F000005555;
defparam \Add3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N24
cyclonev_lcell_comb \Add3~9 (
// Equation(s):
// \Add3~9_sumout  = SUM(( \Add1~9_sumout  ) + ( \Add2~25_sumout  ) + ( \Add3~2  ))
// \Add3~10  = CARRY(( \Add1~9_sumout  ) + ( \Add2~25_sumout  ) + ( \Add3~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\Add2~25_sumout ),
	.datad(!\Add1~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~9_sumout ),
	.cout(\Add3~10 ),
	.shareout());
// synopsys translate_off
defparam \Add3~9 .extended_lut = "off";
defparam \Add3~9 .lut_mask = 64'h0000F0F0000000FF;
defparam \Add3~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N27
cyclonev_lcell_comb \Add3~13 (
// Equation(s):
// \Add3~13_sumout  = SUM(( \Add1~13_sumout  ) + ( \Add2~25_sumout  ) + ( \Add3~10  ))
// \Add3~14  = CARRY(( \Add1~13_sumout  ) + ( \Add2~25_sumout  ) + ( \Add3~10  ))

	.dataa(!\Add2~25_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\Add1~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~13_sumout ),
	.cout(\Add3~14 ),
	.shareout());
// synopsys translate_off
defparam \Add3~13 .extended_lut = "off";
defparam \Add3~13 .lut_mask = 64'h0000AAAA000000FF;
defparam \Add3~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N30
cyclonev_lcell_comb \Add3~5 (
// Equation(s):
// \Add3~5_sumout  = SUM(( \Add2~25_sumout  ) + ( \Add1~5_sumout  ) + ( \Add3~14  ))

	.dataa(gnd),
	.datab(!\Add1~5_sumout ),
	.datac(!\Add2~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\Add3~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\Add3~5_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Add3~5 .extended_lut = "off";
defparam \Add3~5 .lut_mask = 64'h0000CCCC00000F0F;
defparam \Add3~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N36
cyclonev_lcell_comb \LessThan3~0 (
// Equation(s):
// \LessThan3~0_combout  = ( !\vga_out|v_counter [4] & ( (!\vga_out|v_counter[3]~DUPLICATE_q  & ((!\vga_out|v_counter [1]) # ((!\vga_out|v_counter [2]) # (!\vga_out|v_counter [0])))) ) )

	.dataa(!\vga_out|v_counter [1]),
	.datab(!\vga_out|v_counter [2]),
	.datac(!\vga_out|v_counter [0]),
	.datad(!\vga_out|v_counter[3]~DUPLICATE_q ),
	.datae(gnd),
	.dataf(!\vga_out|v_counter [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~0 .extended_lut = "off";
defparam \LessThan3~0 .lut_mask = 64'hFE00FE0000000000;
defparam \LessThan3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N39
cyclonev_lcell_comb \LessThan3~1 (
// Equation(s):
// \LessThan3~1_combout  = ( \vga_out|v_counter [8] & ( ((\vga_out|v_counter [6] & (!\LessThan3~0_combout  & \vga_out|v_counter [5]))) # (\vga_out|v_counter [7]) ) )

	.dataa(!\vga_out|v_counter [6]),
	.datab(!\vga_out|v_counter [7]),
	.datac(!\LessThan3~0_combout ),
	.datad(!\vga_out|v_counter [5]),
	.datae(gnd),
	.dataf(!\vga_out|v_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan3~1 .extended_lut = "off";
defparam \LessThan3~1 .lut_mask = 64'h0000000033733373;
defparam \LessThan3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N48
cyclonev_lcell_comb \LessThan0~0 (
// Equation(s):
// \LessThan0~0_combout  = ( \vga_out|h_counter [0] & ( !\vga_out|h_counter [5] & ( (!\vga_out|h_counter [1]) # ((!\vga_out|h_counter [2]) # ((!\vga_out|h_counter [3]) # (!\vga_out|h_counter[4]~DUPLICATE_q ))) ) ) ) # ( !\vga_out|h_counter [0] & ( 
// !\vga_out|h_counter [5] ) )

	.dataa(!\vga_out|h_counter [1]),
	.datab(!\vga_out|h_counter [2]),
	.datac(!\vga_out|h_counter [3]),
	.datad(!\vga_out|h_counter[4]~DUPLICATE_q ),
	.datae(!\vga_out|h_counter [0]),
	.dataf(!\vga_out|h_counter [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~0 .extended_lut = "off";
defparam \LessThan0~0 .lut_mask = 64'hFFFFFFFE00000000;
defparam \LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N36
cyclonev_lcell_comb \always1~2 (
// Equation(s):
// \always1~2_combout  = ( \vga_out|v_counter [6] & ( !\vga_out|v_counter [8] & ( (!\vga_out|v_counter [7] & ((!\vga_out|v_counter [5]) # (!\vga_out|v_counter [4]))) ) ) ) # ( !\vga_out|v_counter [6] & ( !\vga_out|v_counter [8] & ( !\vga_out|v_counter [7] ) 
// ) )

	.dataa(gnd),
	.datab(!\vga_out|v_counter [7]),
	.datac(!\vga_out|v_counter [5]),
	.datad(!\vga_out|v_counter [4]),
	.datae(!\vga_out|v_counter [6]),
	.dataf(!\vga_out|v_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~2 .extended_lut = "off";
defparam \always1~2 .lut_mask = 64'hCCCCCCC000000000;
defparam \always1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N33
cyclonev_lcell_comb \LessThan0~1 (
// Equation(s):
// \LessThan0~1_combout  = ( !\vga_out|h_counter [7] & ( !\vga_out|h_counter [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\vga_out|h_counter [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\vga_out|h_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan0~1 .extended_lut = "off";
defparam \LessThan0~1 .lut_mask = 64'hF0F0F0F000000000;
defparam \LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N42
cyclonev_lcell_comb \always1~1 (
// Equation(s):
// \always1~1_combout  = ( !\vga_out|v_counter [9] & ( !\vga_out|h_counter [9] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_out|v_counter [9]),
	.dataf(!\vga_out|h_counter [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~1 .extended_lut = "off";
defparam \always1~1 .lut_mask = 64'hFFFF000000000000;
defparam \always1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y33_N54
cyclonev_lcell_comb \LessThan2~1 (
// Equation(s):
// \LessThan2~1_combout  = ( \vga_out|v_counter [1] & ( !\vga_out|v_counter [8] & ( (!\vga_out|v_counter [7] & (!\vga_out|v_counter [3] & ((!\vga_out|v_counter [0]) # (!\vga_out|v_counter [2])))) ) ) ) # ( !\vga_out|v_counter [1] & ( !\vga_out|v_counter [8] 
// & ( (!\vga_out|v_counter [7] & !\vga_out|v_counter [3]) ) ) )

	.dataa(!\vga_out|v_counter [0]),
	.datab(!\vga_out|v_counter [2]),
	.datac(!\vga_out|v_counter [7]),
	.datad(!\vga_out|v_counter [3]),
	.datae(!\vga_out|v_counter [1]),
	.dataf(!\vga_out|v_counter [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\LessThan2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \LessThan2~1 .extended_lut = "off";
defparam \LessThan2~1 .lut_mask = 64'hF000E00000000000;
defparam \LessThan2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y31_N51
cyclonev_lcell_comb \always1~3 (
// Equation(s):
// \always1~3_combout  = ( !\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q  & ( !\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q  & ( (!\always1~2_combout  & (!\LessThan0~1_combout  & (\always1~1_combout  & !\LessThan2~1_combout ))) ) ) )

	.dataa(!\always1~2_combout ),
	.datab(!\LessThan0~1_combout ),
	.datac(!\always1~1_combout ),
	.datad(!\LessThan2~1_combout ),
	.datae(!\vga_out|v_state.V_ACTIVE_STATE~DUPLICATE_q ),
	.dataf(!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~3 .extended_lut = "off";
defparam \always1~3 .lut_mask = 64'h0800000000000000;
defparam \always1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y31_N57
cyclonev_lcell_comb \always1~4 (
// Equation(s):
// \always1~4_combout  = ( \always1~3_combout  & ( \vga_out|h_counter [7] & ( (!\LessThan3~1_combout  & ((!\vga_out|h_counter [6] & ((!\LessThan0~0_combout ) # (\vga_out|h_counter [8]))) # (\vga_out|h_counter [6] & ((!\vga_out|h_counter [8]) # 
// (\LessThan0~0_combout ))))) ) ) ) # ( \always1~3_combout  & ( !\vga_out|h_counter [7] & ( (!\LessThan3~1_combout  & (((!\LessThan0~0_combout ) # (\vga_out|h_counter [8])) # (\vga_out|h_counter [6]))) ) ) )

	.dataa(!\vga_out|h_counter [6]),
	.datab(!\vga_out|h_counter [8]),
	.datac(!\LessThan3~1_combout ),
	.datad(!\LessThan0~0_combout ),
	.datae(!\always1~3_combout ),
	.dataf(!\vga_out|h_counter [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~4 .extended_lut = "off";
defparam \always1~4 .lut_mask = 64'h0000F0700000E070;
defparam \always1~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y31_N31
dffeas \addr_from_vga[16] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add3~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga[16]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga[16] .is_wysiwyg = "true";
defparam \addr_from_vga[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N41
dffeas \addr_from_vga_sync[16] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_from_vga[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga_sync[16]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga_sync[16] .is_wysiwyg = "true";
defparam \addr_from_vga_sync[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y27_N4
dffeas \memory2|altsyncram_component|auto_generated|address_reg_b[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_from_vga_sync[16]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory2|altsyncram_component|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \memory2|altsyncram_component|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N2
dffeas \memory2|altsyncram_component|auto_generated|out_address_reg_b[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory2|altsyncram_component|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory2|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \memory2|altsyncram_component|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N29
dffeas \addr_from_vga[15] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add3~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga[15]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga[15] .is_wysiwyg = "true";
defparam \addr_from_vga[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N50
dffeas \addr_from_vga_sync[15] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_from_vga[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga_sync[15]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga_sync[15] .is_wysiwyg = "true";
defparam \addr_from_vga_sync[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N35
dffeas \memory2|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_from_vga_sync[15]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory2|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \memory2|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N31
dffeas \memory2|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory2|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory2|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \memory2|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N0
cyclonev_lcell_comb \data_to_vga_pipe[4]~0 (
// Equation(s):
// \data_to_vga_pipe[4]~0_combout  = ( \memory2|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \vga_mem_select.MEM2~q  ) ) # ( !\memory2|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (\vga_mem_select.MEM2~q  & 
// \memory2|altsyncram_component|auto_generated|out_address_reg_b [3]) ) )

	.dataa(gnd),
	.datab(!\vga_mem_select.MEM2~q ),
	.datac(gnd),
	.datad(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(gnd),
	.dataf(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_to_vga_pipe[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_to_vga_pipe[4]~0 .extended_lut = "off";
defparam \data_to_vga_pipe[4]~0 .lut_mask = 64'h0033003333333333;
defparam \data_to_vga_pipe[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y31_N22
dffeas \addr_from_vga[13] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add3~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga[13]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga[13] .is_wysiwyg = "true";
defparam \addr_from_vga[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N38
dffeas \addr_from_vga_sync[13] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_from_vga[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga_sync[13]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga_sync[13] .is_wysiwyg = "true";
defparam \addr_from_vga_sync[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N33
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|address_reg_b[0]~feeder (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout  = ( addr_from_vga_sync[13] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!addr_from_vga_sync[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|address_reg_b[0]~feeder .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|address_reg_b[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory2|altsyncram_component|auto_generated|address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N35
dffeas \memory2|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory2|altsyncram_component|auto_generated|address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory2|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \memory2|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N30
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout  = \memory2|altsyncram_component|auto_generated|address_reg_b [0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\memory2|altsyncram_component|auto_generated|address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \memory2|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y27_N32
dffeas \memory2|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory2|altsyncram_component|auto_generated|out_address_reg_b[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \memory2|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N25
dffeas \addr_from_vga[14] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add3~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga[14]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga[14] .is_wysiwyg = "true";
defparam \addr_from_vga[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N47
dffeas \addr_from_vga_sync[14] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_from_vga[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga_sync[14]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga_sync[14] .is_wysiwyg = "true";
defparam \addr_from_vga_sync[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N47
dffeas \memory2|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_from_vga_sync[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory2|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \memory2|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y27_N25
dffeas \memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory2|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE .is_wysiwyg = "true";
defparam \memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y24_N57
cyclonev_lcell_comb \Selector38~0 (
// Equation(s):
// \Selector38~0_combout  = ( !\uc_state.COPY_READ~q  & ( (!\uc_state.ALGORITHM~q  & \uc_state.IDLE~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\uc_state.ALGORITHM~q ),
	.datad(!\uc_state.IDLE~q ),
	.datae(gnd),
	.dataf(!\uc_state.COPY_READ~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~0 .extended_lut = "off";
defparam \Selector38~0 .lut_mask = 64'h00F000F000000000;
defparam \Selector38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y24_N54
cyclonev_lcell_comb \Selector38~1 (
// Equation(s):
// \Selector38~1_combout  = ( \Selector13~4_combout  & ( (!\uc_state.READ_AND_WRITE~q  & (!\uc_state.RESET~q  & \Selector38~0_combout )) ) ) # ( !\Selector13~4_combout  & ( ((!\uc_state.READ_AND_WRITE~q  & (!\uc_state.RESET~q  & \Selector38~0_combout ))) # 
// (\wren_mem2~q ) ) )

	.dataa(!\uc_state.READ_AND_WRITE~q ),
	.datab(!\uc_state.RESET~q ),
	.datac(!\Selector38~0_combout ),
	.datad(!\wren_mem2~q ),
	.datae(gnd),
	.dataf(!\Selector13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector38~1 .extended_lut = "off";
defparam \Selector38~1 .lut_mask = 64'h08FF08FF08080808;
defparam \Selector38~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y24_N55
dffeas wren_mem2(
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector38~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\wren_mem2~q ),
	.prn(vcc));
// synopsys translate_off
defparam wren_mem2.is_wysiwyg = "true";
defparam wren_mem2.power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N6
cyclonev_lcell_comb \addr_wr_mem2[16]~feeder (
// Equation(s):
// \addr_wr_mem2[16]~feeder_combout  = ( counter_address[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter_address[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_wr_mem2[16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_wr_mem2[16]~feeder .extended_lut = "off";
defparam \addr_wr_mem2[16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_wr_mem2[16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N8
dffeas \addr_wr_mem2[16] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_wr_mem2[16]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uc_state.COPY_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_wr_mem2[16]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_wr_mem2[16] .is_wysiwyg = "true";
defparam \addr_wr_mem2[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N30
cyclonev_lcell_comb \addr_wr_mem2[15]~feeder (
// Equation(s):
// \addr_wr_mem2[15]~feeder_combout  = ( counter_address[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter_address[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_wr_mem2[15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_wr_mem2[15]~feeder .extended_lut = "off";
defparam \addr_wr_mem2[15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_wr_mem2[15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N32
dffeas \addr_wr_mem2[15] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_wr_mem2[15]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uc_state.COPY_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_wr_mem2[15]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_wr_mem2[15] .is_wysiwyg = "true";
defparam \addr_wr_mem2[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N46
dffeas \addr_wr_mem2[14] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_address[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uc_state.COPY_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_wr_mem2[14]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_wr_mem2[14] .is_wysiwyg = "true";
defparam \addr_wr_mem2[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y25_N53
dffeas \addr_wr_mem2[13] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_address[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uc_state.COPY_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_wr_mem2[13]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_wr_mem2[13] .is_wysiwyg = "true";
defparam \addr_wr_mem2[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N27
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|decode2|w_anode755w[3] (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|decode2|w_anode755w [3] = ( !addr_wr_mem2[13] & ( (\wren_mem2~q  & (addr_wr_mem2[16] & (!addr_wr_mem2[15] & !addr_wr_mem2[14]))) ) )

	.dataa(!\wren_mem2~q ),
	.datab(!addr_wr_mem2[16]),
	.datac(!addr_wr_mem2[15]),
	.datad(!addr_wr_mem2[14]),
	.datae(gnd),
	.dataf(!addr_wr_mem2[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode755w[3] .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode755w[3] .lut_mask = 64'h1000100000000000;
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode755w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N36
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode928w[3] (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3] = ( addr_from_vga_sync[16] & ( (!addr_from_vga_sync[15] & (!addr_from_vga_sync[14] & !addr_from_vga_sync[13])) ) )

	.dataa(!addr_from_vga_sync[15]),
	.datab(!addr_from_vga_sync[14]),
	.datac(gnd),
	.datad(!addr_from_vga_sync[13]),
	.datae(gnd),
	.dataf(!addr_from_vga_sync[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode928w[3] .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode928w[3] .lut_mask = 64'h0000000088008800;
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode928w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X42_Y25_N39
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|address_reg_b[3]~feeder (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|address_reg_b[3]~feeder_combout  = ( counter_address[16] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter_address[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|address_reg_b[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|address_reg_b[3]~feeder .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|address_reg_b[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory3|altsyncram_component|auto_generated|address_reg_b[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y25_N41
dffeas \memory3|altsyncram_component|auto_generated|address_reg_b[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory3|altsyncram_component|auto_generated|address_reg_b[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory3|altsyncram_component|auto_generated|address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|address_reg_b[3] .is_wysiwyg = "true";
defparam \memory3|altsyncram_component|auto_generated|address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y25_N35
dffeas \memory3|altsyncram_component|auto_generated|out_address_reg_b[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory3|altsyncram_component|auto_generated|address_reg_b [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory3|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.prn(vcc));
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|out_address_reg_b[3] .is_wysiwyg = "true";
defparam \memory3|altsyncram_component|auto_generated|out_address_reg_b[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N30
cyclonev_lcell_comb \addr_control|Mux5~0 (
// Equation(s):
// \addr_control|Mux5~0_combout  = ( !\addr_control|state [2] & ( (\addr_control|state [1] & ((!\addr_control|state [0]) # ((!\addr_control|has_alg_on_exec~q  & ((\addr_control|wr_enable~DUPLICATE_q ))) # (\addr_control|has_alg_on_exec~q  & 
// (\addr_control|current_operation_step.010~q ))))) ) ) # ( \addr_control|state [2] & ( ((\addr_control|wr_enable~DUPLICATE_q  & ((!\addr_control|state [0]) # ((!\addr_control|state [1]) # (!\addr_control|wr_wait_counter [0]))))) ) )

	.dataa(!\addr_control|state [0]),
	.datab(!\addr_control|state [1]),
	.datac(!\addr_control|wr_wait_counter [0]),
	.datad(!\addr_control|has_alg_on_exec~q ),
	.datae(!\addr_control|state [2]),
	.dataf(!\addr_control|wr_enable~DUPLICATE_q ),
	.datag(!\addr_control|current_operation_step.010~q ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_control|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_control|Mux5~0 .extended_lut = "on";
defparam \addr_control|Mux5~0 .lut_mask = 64'h222300003323FEFE;
defparam \addr_control|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X37_Y19_N31
dffeas \addr_control|wr_enable~DUPLICATE (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|wr_enable~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|wr_enable~DUPLICATE .is_wysiwyg = "true";
defparam \addr_control|wr_enable~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N39
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|decode2|w_anode755w[3] (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|decode2|w_anode755w [3] = ( !\addr_control|addr_out_wr [13] & ( \addr_control|wr_enable~DUPLICATE_q  & ( (!\addr_control|addr_out_wr [14] & (\addr_control|addr_out_wr [16] & !\addr_control|addr_out_wr [15])) ) 
// ) )

	.dataa(!\addr_control|addr_out_wr [14]),
	.datab(gnd),
	.datac(!\addr_control|addr_out_wr [16]),
	.datad(!\addr_control|addr_out_wr [15]),
	.datae(!\addr_control|addr_out_wr [13]),
	.dataf(!\addr_control|wr_enable~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode755w[3] .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode755w[3] .lut_mask = 64'h000000000A000000;
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode755w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N0
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode928w[3] (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3] = ( !counter_address[13] & ( (counter_address[16] & (!counter_address[15] & !counter_address[14])) ) )

	.dataa(!counter_address[16]),
	.datab(!counter_address[15]),
	.datac(!counter_address[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter_address[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode928w[3] .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode928w[3] .lut_mask = 64'h4040404000000000;
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode928w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X69_Y22_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X40_Y25_N31
dffeas \memory3|altsyncram_component|auto_generated|address_reg_b[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_address[13]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory3|altsyncram_component|auto_generated|address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|address_reg_b[0] .is_wysiwyg = "true";
defparam \memory3|altsyncram_component|auto_generated|address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N10
dffeas \memory3|altsyncram_component|auto_generated|out_address_reg_b[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory3|altsyncram_component|auto_generated|address_reg_b [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.prn(vcc));
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|out_address_reg_b[0] .is_wysiwyg = "true";
defparam \memory3|altsyncram_component|auto_generated|out_address_reg_b[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y19_N32
dffeas \addr_control|wr_enable (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_control|Mux5~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\addr_control|wr_enable~q ),
	.prn(vcc));
// synopsys translate_off
defparam \addr_control|wr_enable .is_wysiwyg = "true";
defparam \addr_control|wr_enable .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N15
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|decode2|w_anode726w[3] (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|decode2|w_anode726w [3] = ( \addr_control|addr_out_wr [14] & ( (!\addr_control|addr_out_wr [13] & (!\addr_control|addr_out_wr [16] & (\addr_control|wr_enable~q  & \addr_control|addr_out_wr [15]))) ) )

	.dataa(!\addr_control|addr_out_wr [13]),
	.datab(!\addr_control|addr_out_wr [16]),
	.datac(!\addr_control|wr_enable~q ),
	.datad(!\addr_control|addr_out_wr [15]),
	.datae(gnd),
	.dataf(!\addr_control|addr_out_wr [14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode726w[3] .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode726w[3] .lut_mask = 64'h0000000000080008;
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode726w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N51
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout  = ( !counter_address[13] & ( (!counter_address[16] & (counter_address[15] & counter_address[14])) ) )

	.dataa(!counter_address[16]),
	.datab(!counter_address[15]),
	.datac(!counter_address[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter_address[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0 .lut_mask = 64'h0202020200000000;
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X14_Y21_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED8DBFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF7FFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFC02FFFFFFDFFFFFFFFFFFFFFFEFFFFFE1FFFFFFFFFFFFFFFFFFFFD000001FFFFFFFFFFFFFFFFFFFFC01FFFFFFA00000000000000007FFFFF07FFFFFFFE7FFFFFFFFFF40000007FFFFFFFFFFFFFFFFFFF880FFFFFFE00000000000000007FFFFF83FFFFFFE8FFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFC78FFFFFFC0000000000000001FFFFFF00FFFFFFC07FFFFFFFFF800000002FFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "FFFFFFFFFFF8787FFFFFE0000000000000000FFFFFF01FFFFFF00FFFFFFFFFF800000000FFFFFFFFFFFFFFFFFFFCFCFFFFFFF0000000000000001FFFFFF807FFFFF007FFFFFFFFE0000000003FFFFFFFFFFFFFFFFFFDF87FFFFFF8000000000000003FFFFFF003FFFFE01FFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFFDF87FFFFFF0000000000000007FFFFFF800FFFE801FFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFDF87FFFFFFC000000000000003FFFFFF0007FFC001FFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFDF87FFFFFFC00000000000000FFFFFFF8001FF0000FFFFFFFFF000000000003FFFFFFFFFFFFFFFFFDFE7FFFFFF80000000000";
// synopsys translate_on

// Location: FF_X43_Y23_N16
dffeas \memory3|altsyncram_component|auto_generated|address_reg_b[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_address[14]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory3|altsyncram_component|auto_generated|address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|address_reg_b[1] .is_wysiwyg = "true";
defparam \memory3|altsyncram_component|auto_generated|address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y23_N35
dffeas \memory3|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory3|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \memory3|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N9
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|decode2|w_anode706w[3] (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|decode2|w_anode706w [3] = ( !\addr_control|addr_out_wr [13] & ( \addr_control|wr_enable~DUPLICATE_q  & ( (!\addr_control|addr_out_wr [14] & (!\addr_control|addr_out_wr [16] & \addr_control|addr_out_wr [15])) ) 
// ) )

	.dataa(!\addr_control|addr_out_wr [14]),
	.datab(gnd),
	.datac(!\addr_control|addr_out_wr [16]),
	.datad(!\addr_control|addr_out_wr [15]),
	.datae(!\addr_control|addr_out_wr [13]),
	.dataf(!\addr_control|wr_enable~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode706w[3] .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode706w[3] .lut_mask = 64'h0000000000A00000;
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode706w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N24
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout  = ( !counter_address[13] & ( (!counter_address[14] & (counter_address[15] & !counter_address[16])) ) )

	.dataa(!counter_address[14]),
	.datab(!counter_address[15]),
	.datac(!counter_address[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter_address[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0 .lut_mask = 64'h2020202000000000;
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y9_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "FFFFC00000000000000FFFFFC000000007FFFFFFFE000000000000FFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF800000000FFFFFFFFE0000000000007FFFFC0000000000000000FFFFFFFF800000000000001FFFFFC000000007FFFFFFF8000000000000BFFFFC0000000000000000FFFFFFFFC00000000000000FFFFFE00000000FFFFFFFF80000000000003FFFFC0000000000000000FFFFFFFF800000000000001FFFFFF00000000FFFFFFFE00000000000003FFFFC0000000000000000FFFFFFFFC00000000000000FFFFFE00000001FFFFFFFD00000000000000FFFFC0000000000000001FFFFFFFFE00000000000001FFFFFF8000000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "3FFFFFFFE000000000000007FFF80000000000000001FFFFFFFFC00000000000003FFFFFF00000007FFFFFFF800000000000000BFFF80000000000000000FFFFFFFFC00000000000003FFFFFF00000003FFFFFFF8000000000000003FFFC0000000000000000FFFFFFFFE00000000000003FFFFFFC0000007FFFFFFE0000000000000003FFFE0000000000000003FFFFFFFFE00000000000001FFFFFF8000000FFFFFFFE0000000000000001FFFC0000000000000003FFFFFFFFE00000000000007FFFFFFC0000007FFFFFFC4000000000000000FFFE0000000000000003FFFFFFFFE00000000000007FFFFFFE000000FFFFFFFFD200000000000001FFFC0000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "000000000001FFFFFFFFE00000000000003FFFFFFF000001FFFFFFFFFE90000000000055FFFC0000000000000003FFFFFFFFF0000000000000FFFFFFFE000001FFFFFFFFFFF48000000012FFFFFF0000000000000003FFFFFFFFF80000000000007FFFFFFF800003FFFFFFFFFFFFB000000ABFFFFFFE0000000000000003FFFFFFFFFC000000000000FFFFFFFF000007FFFFFFFFFFFFFC00006FFFFFFFFE0000000000000003FFFFFFFFF8000000000001FFFFFFFF000003FFFFFFFFFFFFF800003FFFFFFFFE0000000000000003FFFFFFFFFC000000000000FFFFFFFFC00007FFFFFFFFFFFFFE00007FFFFFFFFF800000000000000FFFFFFFFFFE0000000000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "03FFFFFFFF80000FFFFFFFFFFFFFFC0000FFFFFFFFFF0000000000000007FFFFFFFFFF000000000001FFFFFFFFC00007FFFFFFFFFFFFFC00007FFFFFFFFF0000000000000007FFFFFFFFFE000000000003FFFFFFFFE0000FFFFFFFFFFFFFFE0000FFFFFFFFFF800000000000000FFFFFFFFFFF00000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF0001FFFFFFFFFFC00000000000001FFFFFFFFFFF00000000000FFFFFFFFFE0003FFFFFFFFFFFFFFF8003FFFFFFFFFFC00000000000003FFFFFFFFFFF80000000000FFFFFFFFFF8003FFFFFFFFFFFFFFF8001FFFFFFFFFFE00000000000003FFFFFFFFFFFE0000000001FFFFFFFFFF8007FFFFFFFFFFFFFFF00";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N12
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|decode2|w_anode716w[3] (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|decode2|w_anode716w [3] = ( \addr_control|wr_enable~DUPLICATE_q  & ( (\addr_control|addr_out_wr [13] & (!\addr_control|addr_out_wr [16] & (\addr_control|addr_out_wr [15] & !\addr_control|addr_out_wr [14]))) ) )

	.dataa(!\addr_control|addr_out_wr [13]),
	.datab(!\addr_control|addr_out_wr [16]),
	.datac(!\addr_control|addr_out_wr [15]),
	.datad(!\addr_control|addr_out_wr [14]),
	.datae(gnd),
	.dataf(!\addr_control|wr_enable~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode716w[3] .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode716w[3] .lut_mask = 64'h0000000004000400;
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode716w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N3
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout  = ( counter_address[13] & ( (!counter_address[16] & (counter_address[15] & !counter_address[14])) ) )

	.dataa(!counter_address[16]),
	.datab(!counter_address[15]),
	.datac(!counter_address[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter_address[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0 .lut_mask = 64'h0000000020202020;
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y18_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00007FFFFFFC000BF0001FFFFFFFFC000000000001FFFFFFFFFFFFFFFFFDFDFFFFFFFE000000000000007FFFFFFC0003E0000FFFFFFFFE000000000003FFFFFFFFFFFFFFFFFDFFFFFFFFFC00000000000001FFFFFFF8000000001FFFFFFFFC000000000001FFFFFFFFFFFFFFFFFDFFFFFFFFFE00000000000000FFFFFFFC000000003FFFFFFFF8000000000000FFFFFFFFFFFFFFFFFDFFFFFFFFFF00000000000001FFFFFFF8000000001FFFFFFFF8000000000000FFFFFFFFFFFFFFFFFDFFFFFFFFFF80000000000003FFFFFFFC000000003FFFFFFFE00000000000003FFFFFFFFFFFFFFFFDFFFFFFFFFF00000000000007FFFFFFF8000000001FFFFFFFF000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000001FFFFFFFFFFFFFFFFDFFFFFFFFFF80000000000003FFFFFFF8000000003FFFFFFFC00000000000003FFFFFFFFFFFFFFFFDFFFFFFFFFFC000000000000FFFFFFFFE000000001FFFFFFFE00000000000001FFFFFFFFFFFFFFFFDFFFFFFFFFF8000000000000FFFFFFFFE000000007FFFFFFF800000000000000FFFFFFFFFFFFFFFFDFFFFFFFFFFC0000000000007FFFFFFFC000000007FFFFFFFC00000000000001FFFFFFFFFFFFFFFFDFFFFFFFFFFC000000000001FFFFFFFFE000000007FFFFFFF800000000000000FFFFFFFFFFFFFFFFDFFFFFFFFFFE000000000000FFFFFFFFC000000003FFFFFFF8000000000000007FFFFFFFFFFFFFFFDFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "FFFFFFF000000000001FFFFFFFFE000000007FFFFFFF8000000000000007FFFFFFFFFFFFFFFDFFFFFFFFFFF800000000003FFFFFFFFC000000003FFFFFFF0000000000000007FFFFFFFFFFFFFFFDFFFFFFFFFFF000000000007FFFFFFFFC000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFFDFFFFFFFFFFF800000000003FFFFFFFFF00000000FFFFFFFF0000000000000007FFFFFFFFFFFFFFFCFFFFFFFFFFFC0000000000FFFFFFFFFC000000007FFFFFFC0000000000000001FFFFFFFFFFFFFFFCFFFFFFFFFFF80000000000FFFFFFFFFE00000000FFFFFFFE0000000000000003FFFFFFFFFFFFFFFCFFFFFFFFFFFC00000000007FFFFFFFF80000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00003FFFFFFC0000000000000003FFFFFFFFFFFFFFFCFFFFFFFFFFFE0000000001FFFFFFFFF8000000003FFFFFFC0000000000000001FFFFFFFFBFFFFFFCFFFFFFEFFFFE0000000000FFFFFFFFE0000000000FFFFFFE0000000000000003FFFFFFFF800000000000000FFFFF0000000001FFFFFFFFE00000000007FFFFFE0000000000000001FFFFFFFF800000000000000FFFFF8000000003FFFFFFFF80000000000BFFFFF80000000000000000FFFFFFFF800000000000000FFFFF0000000007FFFFFFFF400000000003FFFFF80000000000000000FFFFFFFFC00000000000000FFFFF8000000003FFFFFFFF800000000003FFFFFC0000000000000001FFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N18
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|decode2|w_anode736w[3] (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|decode2|w_anode736w [3] = ( \addr_control|addr_out_wr [15] & ( \addr_control|wr_enable~DUPLICATE_q  & ( (\addr_control|addr_out_wr [13] & (!\addr_control|addr_out_wr [16] & \addr_control|addr_out_wr [14])) ) ) 
// )

	.dataa(!\addr_control|addr_out_wr [13]),
	.datab(!\addr_control|addr_out_wr [16]),
	.datac(!\addr_control|addr_out_wr [14]),
	.datad(gnd),
	.datae(!\addr_control|addr_out_wr [15]),
	.dataf(!\addr_control|wr_enable~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode736w[3] .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode736w[3] .lut_mask = 64'h0000000000000404;
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode736w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N12
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout  = ( !counter_address[16] & ( counter_address[13] & ( (counter_address[15] & counter_address[14]) ) ) )

	.dataa(gnd),
	.datab(!counter_address[15]),
	.datac(gnd),
	.datad(!counter_address[14]),
	.datae(!counter_address[16]),
	.dataf(!counter_address[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0 .lut_mask = 64'h0000000000330000;
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y7_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N30
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  = ( \memory3|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( \memory3|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( 
// ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\memory3|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\memory3|altsyncram_component|auto_generated|ram_block1a53~portbdataout ))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( 
// \memory3|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\memory3|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a53~portbdataout )))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\memory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( \memory3|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\memory3|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a53~portbdataout )))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\memory3|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a53~portbdataout )))) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\memory3|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datac(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\memory3|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datae(!\memory3|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.dataf(!\memory3|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .lut_mask = 64'h02A252F207A757F7;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N45
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|address_reg_b[2]~feeder (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout  = ( counter_address[15] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter_address[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|address_reg_b[2]~feeder .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|address_reg_b[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \memory3|altsyncram_component|auto_generated|address_reg_b[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y25_N46
dffeas \memory3|altsyncram_component|auto_generated|address_reg_b[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\memory3|altsyncram_component|auto_generated|address_reg_b[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory3|altsyncram_component|auto_generated|address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|address_reg_b[2] .is_wysiwyg = "true";
defparam \memory3|altsyncram_component|auto_generated|address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y29_N2
dffeas \memory3|altsyncram_component|auto_generated|out_address_reg_b[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory3|altsyncram_component|auto_generated|address_reg_b [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.prn(vcc));
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|out_address_reg_b[2] .is_wysiwyg = "true";
defparam \memory3|altsyncram_component|auto_generated|out_address_reg_b[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N0
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  = ( !\memory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & !\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(gnd),
	.datac(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .lut_mask = 64'h5050000000000000;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N27
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|decode2|w_anode686w[3] (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|decode2|w_anode686w [3] = ( !\addr_control|addr_out_wr [13] & ( \addr_control|wr_enable~DUPLICATE_q  & ( (\addr_control|addr_out_wr [14] & (!\addr_control|addr_out_wr [16] & !\addr_control|addr_out_wr [15])) ) 
// ) )

	.dataa(!\addr_control|addr_out_wr [14]),
	.datab(gnd),
	.datac(!\addr_control|addr_out_wr [16]),
	.datad(!\addr_control|addr_out_wr [15]),
	.datae(!\addr_control|addr_out_wr [13]),
	.dataf(!\addr_control|wr_enable~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode686w[3] .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode686w[3] .lut_mask = 64'h0000000050000000;
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode686w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N42
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout  = ( !counter_address[13] & ( (counter_address[14] & (!counter_address[15] & !counter_address[16])) ) )

	.dataa(!counter_address[14]),
	.datab(!counter_address[15]),
	.datac(!counter_address[16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter_address[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0 .lut_mask = 64'h4040404000000000;
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y16_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N48
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|decode2|w_anode676w[3] (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|decode2|w_anode676w [3] = ( !\addr_control|addr_out_wr [15] & ( \addr_control|wr_enable~DUPLICATE_q  & ( (\addr_control|addr_out_wr [13] & (!\addr_control|addr_out_wr [16] & !\addr_control|addr_out_wr [14])) ) 
// ) )

	.dataa(!\addr_control|addr_out_wr [13]),
	.datab(!\addr_control|addr_out_wr [16]),
	.datac(!\addr_control|addr_out_wr [14]),
	.datad(gnd),
	.datae(!\addr_control|addr_out_wr [15]),
	.dataf(!\addr_control|wr_enable~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode676w[3] .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode676w[3] .lut_mask = 64'h0000000040400000;
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode676w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N9
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout  = ( counter_address[13] & ( (!counter_address[16] & (!counter_address[15] & !counter_address[14])) ) )

	.dataa(!counter_address[16]),
	.datab(!counter_address[15]),
	.datac(!counter_address[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter_address[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0 .lut_mask = 64'h0000000080808080;
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y16_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N0
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|decode2|w_anode696w[3] (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|decode2|w_anode696w [3] = ( !\addr_control|addr_out_wr [15] & ( \addr_control|wr_enable~DUPLICATE_q  & ( (\addr_control|addr_out_wr [13] & (!\addr_control|addr_out_wr [16] & \addr_control|addr_out_wr [14])) ) ) 
// )

	.dataa(!\addr_control|addr_out_wr [13]),
	.datab(!\addr_control|addr_out_wr [16]),
	.datac(!\addr_control|addr_out_wr [14]),
	.datad(gnd),
	.datae(!\addr_control|addr_out_wr [15]),
	.dataf(!\addr_control|wr_enable~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode696w[3] .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode696w[3] .lut_mask = 64'h0000000004040000;
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode696w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N48
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout  = ( counter_address[13] & ( (!counter_address[16] & (!counter_address[15] & counter_address[14])) ) )

	.dataa(!counter_address[16]),
	.datab(!counter_address[15]),
	.datac(!counter_address[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter_address[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0 .lut_mask = 64'h0000000008080808;
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y13_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "01FFFFFFFFFFE00000000000007FFFFFFFFFFFE0000000007FFFFFFFFFF0003FFFFFFFFFFFFFFF8003FFFFFFFFFFE00000000000007FFFFFFFFFFFF800000000BFFFFFFFFFFC003FFFFFFFFFFFFFFF8007FFFFFFFFFFF80000000000007FFFFFFFFFFFF4000000017FFFFFFFFFF800FFFFFFFFFFFFFFFFC00FFFFFFFFFFFFC0000000000017FFFFFFFFFFFFE00000002FFFFFFFFFFFC007FFFFFFFFFFFFFFFE007FFFFFFFFFFFC000000000001FFFFFFFFFFFFFE00000003FFFFFFFFFFFE00FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFE000000000003FFFFFFFFFFFFFF0000000FFFFFFFFFFFFF01FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFE000000000007FFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFF8000003FFFFFFFFFFFFE03FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFE80000000000BFFFFFFFFFFFFFFF80000BFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFE01FFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFF03FFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFFFE6033FFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFD0000000005FFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFE800000000BFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFC7FF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "FFFFFFFFFFFFFFF87FFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE800007FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA72FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X37_Y19_N42
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|decode2|w_anode659w[3] (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|decode2|w_anode659w [3] = ( !\addr_control|addr_out_wr [15] & ( \addr_control|wr_enable~DUPLICATE_q  & ( (!\addr_control|addr_out_wr [13] & (!\addr_control|addr_out_wr [16] & !\addr_control|addr_out_wr [14])) ) 
// ) )

	.dataa(!\addr_control|addr_out_wr [13]),
	.datab(!\addr_control|addr_out_wr [16]),
	.datac(!\addr_control|addr_out_wr [14]),
	.datad(gnd),
	.datae(!\addr_control|addr_out_wr [15]),
	.dataf(!\addr_control|wr_enable~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode659w[3] .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode659w[3] .lut_mask = 64'h0000000080800000;
defparam \memory3|altsyncram_component|auto_generated|decode2|w_anode659w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N6
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode841w[3] (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3] = ( !counter_address[13] & ( (!counter_address[16] & (!counter_address[15] & !counter_address[14])) ) )

	.dataa(!counter_address[16]),
	.datab(!counter_address[15]),
	.datac(!counter_address[14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter_address[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode841w[3] .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode841w[3] .lut_mask = 64'h8080808000000000;
defparam \memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode841w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y19_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N0
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  = ( \memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \memory3|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a13~portbdataout )) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\memory3|altsyncram_component|auto_generated|ram_block1a29~portbdataout ))) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \memory3|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\memory3|altsyncram_component|auto_generated|ram_block1a21~portbdataout ) ) ) ) # ( \memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a13~portbdataout )) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\memory3|altsyncram_component|auto_generated|ram_block1a29~portbdataout ))) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & ( (\memory3|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & \memory3|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datab(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\memory3|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datad(!\memory3|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.datae(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\memory3|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .lut_mask = 64'h11110C3FDDDD0C3F;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N30
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout  = ( \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & ( \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & 
// ( ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout )))) # 
// (\memory3|altsyncram_component|auto_generated|ram_block1a69~portbdataout ) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & ( \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & 
// ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ))) ) ) ) # ( 
// \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & ( !\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & ( ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  & \memory3|altsyncram_component|auto_generated|out_address_reg_b [2]))) # (\memory3|altsyncram_component|auto_generated|ram_block1a69~portbdataout ) ) ) ) # ( 
// !\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & ( !\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  & \memory3|altsyncram_component|auto_generated|out_address_reg_b [2])) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\memory3|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datac(!\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ),
	.datad(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datae(!\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.dataf(!\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .lut_mask = 64'h000A333BAA0ABB3B;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N1
dffeas \addr_wr_mem2[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_address[0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uc_state.COPY_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_wr_mem2[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_wr_mem2[0] .is_wysiwyg = "true";
defparam \addr_wr_mem2[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N10
dffeas \addr_wr_mem2[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_address[1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uc_state.COPY_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_wr_mem2[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_wr_mem2[1] .is_wysiwyg = "true";
defparam \addr_wr_mem2[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N39
cyclonev_lcell_comb \addr_wr_mem2[2]~feeder (
// Equation(s):
// \addr_wr_mem2[2]~feeder_combout  = ( counter_address[2] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter_address[2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_wr_mem2[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_wr_mem2[2]~feeder .extended_lut = "off";
defparam \addr_wr_mem2[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_wr_mem2[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N40
dffeas \addr_wr_mem2[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_wr_mem2[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uc_state.COPY_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_wr_mem2[2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_wr_mem2[2] .is_wysiwyg = "true";
defparam \addr_wr_mem2[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y22_N33
cyclonev_lcell_comb \addr_wr_mem2[3]~feeder (
// Equation(s):
// \addr_wr_mem2[3]~feeder_combout  = ( counter_address[3] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter_address[3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_wr_mem2[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_wr_mem2[3]~feeder .extended_lut = "off";
defparam \addr_wr_mem2[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_wr_mem2[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y22_N35
dffeas \addr_wr_mem2[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_wr_mem2[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uc_state.COPY_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_wr_mem2[3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_wr_mem2[3] .is_wysiwyg = "true";
defparam \addr_wr_mem2[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N34
dffeas \addr_wr_mem2[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_address[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uc_state.COPY_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_wr_mem2[4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_wr_mem2[4] .is_wysiwyg = "true";
defparam \addr_wr_mem2[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X34_Y29_N40
dffeas \addr_wr_mem2[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_address[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uc_state.COPY_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_wr_mem2[5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_wr_mem2[5] .is_wysiwyg = "true";
defparam \addr_wr_mem2[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y25_N33
cyclonev_lcell_comb \addr_wr_mem2[6]~feeder (
// Equation(s):
// \addr_wr_mem2[6]~feeder_combout  = ( counter_address[6] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter_address[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_wr_mem2[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_wr_mem2[6]~feeder .extended_lut = "off";
defparam \addr_wr_mem2[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_wr_mem2[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y25_N34
dffeas \addr_wr_mem2[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_wr_mem2[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uc_state.COPY_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_wr_mem2[6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_wr_mem2[6] .is_wysiwyg = "true";
defparam \addr_wr_mem2[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y24_N56
dffeas \addr_wr_mem2[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_address[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uc_state.COPY_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_wr_mem2[7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_wr_mem2[7] .is_wysiwyg = "true";
defparam \addr_wr_mem2[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X36_Y17_N30
cyclonev_lcell_comb \addr_wr_mem2[8]~feeder (
// Equation(s):
// \addr_wr_mem2[8]~feeder_combout  = ( counter_address[8] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter_address[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_wr_mem2[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_wr_mem2[8]~feeder .extended_lut = "off";
defparam \addr_wr_mem2[8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_wr_mem2[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X36_Y17_N31
dffeas \addr_wr_mem2[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_wr_mem2[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uc_state.COPY_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_wr_mem2[8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_wr_mem2[8] .is_wysiwyg = "true";
defparam \addr_wr_mem2[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y23_N33
cyclonev_lcell_comb \addr_wr_mem2[9]~feeder (
// Equation(s):
// \addr_wr_mem2[9]~feeder_combout  = ( counter_address[9] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter_address[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_wr_mem2[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_wr_mem2[9]~feeder .extended_lut = "off";
defparam \addr_wr_mem2[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_wr_mem2[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y23_N35
dffeas \addr_wr_mem2[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_wr_mem2[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uc_state.COPY_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_wr_mem2[9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_wr_mem2[9] .is_wysiwyg = "true";
defparam \addr_wr_mem2[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X33_Y27_N16
dffeas \addr_wr_mem2[10] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(counter_address[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\uc_state.COPY_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_wr_mem2[10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_wr_mem2[10] .is_wysiwyg = "true";
defparam \addr_wr_mem2[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N15
cyclonev_lcell_comb \addr_wr_mem2[11]~feeder (
// Equation(s):
// \addr_wr_mem2[11]~feeder_combout  = ( counter_address[11] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter_address[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_wr_mem2[11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_wr_mem2[11]~feeder .extended_lut = "off";
defparam \addr_wr_mem2[11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_wr_mem2[11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y25_N16
dffeas \addr_wr_mem2[11] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_wr_mem2[11]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uc_state.COPY_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_wr_mem2[11]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_wr_mem2[11] .is_wysiwyg = "true";
defparam \addr_wr_mem2[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X33_Y17_N30
cyclonev_lcell_comb \addr_wr_mem2[12]~feeder (
// Equation(s):
// \addr_wr_mem2[12]~feeder_combout  = ( counter_address[12] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!counter_address[12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_wr_mem2[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_wr_mem2[12]~feeder .extended_lut = "off";
defparam \addr_wr_mem2[12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \addr_wr_mem2[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X33_Y17_N31
dffeas \addr_wr_mem2[12] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_wr_mem2[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\uc_state.COPY_WRITE~q ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_wr_mem2[12]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_wr_mem2[12] .is_wysiwyg = "true";
defparam \addr_wr_mem2[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y31_N1
dffeas \addr_from_vga[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add2~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga[0] .is_wysiwyg = "true";
defparam \addr_from_vga[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y31_N3
cyclonev_lcell_comb \addr_from_vga_sync[0]~feeder (
// Equation(s):
// \addr_from_vga_sync[0]~feeder_combout  = addr_from_vga[0]

	.dataa(gnd),
	.datab(gnd),
	.datac(!addr_from_vga[0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_from_vga_sync[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_from_vga_sync[0]~feeder .extended_lut = "off";
defparam \addr_from_vga_sync[0]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \addr_from_vga_sync[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y31_N4
dffeas \addr_from_vga_sync[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_from_vga_sync[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga_sync[0]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga_sync[0] .is_wysiwyg = "true";
defparam \addr_from_vga_sync[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y31_N4
dffeas \addr_from_vga[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add2~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga[1] .is_wysiwyg = "true";
defparam \addr_from_vga[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y31_N6
cyclonev_lcell_comb \addr_from_vga_sync[1]~feeder (
// Equation(s):
// \addr_from_vga_sync[1]~feeder_combout  = addr_from_vga[1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!addr_from_vga[1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_from_vga_sync[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_from_vga_sync[1]~feeder .extended_lut = "off";
defparam \addr_from_vga_sync[1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \addr_from_vga_sync[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y31_N8
dffeas \addr_from_vga_sync[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_from_vga_sync[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga_sync[1]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga_sync[1] .is_wysiwyg = "true";
defparam \addr_from_vga_sync[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y31_N7
dffeas \addr_from_vga[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add2~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga[2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga[2] .is_wysiwyg = "true";
defparam \addr_from_vga[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y31_N34
dffeas \addr_from_vga_sync[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_from_vga[2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga_sync[2]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga_sync[2] .is_wysiwyg = "true";
defparam \addr_from_vga_sync[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y31_N10
dffeas \addr_from_vga[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add2~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga[3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga[3] .is_wysiwyg = "true";
defparam \addr_from_vga[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X45_Y31_N15
cyclonev_lcell_comb \addr_from_vga_sync[3]~feeder (
// Equation(s):
// \addr_from_vga_sync[3]~feeder_combout  = addr_from_vga[3]

	.dataa(gnd),
	.datab(gnd),
	.datac(!addr_from_vga[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_from_vga_sync[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_from_vga_sync[3]~feeder .extended_lut = "off";
defparam \addr_from_vga_sync[3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \addr_from_vga_sync[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X45_Y31_N17
dffeas \addr_from_vga_sync[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_from_vga_sync[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga_sync[3]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga_sync[3] .is_wysiwyg = "true";
defparam \addr_from_vga_sync[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y31_N14
dffeas \addr_from_vga[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add2~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga[4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga[4] .is_wysiwyg = "true";
defparam \addr_from_vga[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y31_N58
dffeas \addr_from_vga_sync[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_from_vga[4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga_sync[4]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga_sync[4] .is_wysiwyg = "true";
defparam \addr_from_vga_sync[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y31_N17
dffeas \addr_from_vga[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add2~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga[5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga[5] .is_wysiwyg = "true";
defparam \addr_from_vga[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X40_Y31_N29
dffeas \addr_from_vga_sync[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_from_vga[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga_sync[5]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga_sync[5] .is_wysiwyg = "true";
defparam \addr_from_vga_sync[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N1
dffeas \addr_from_vga[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add3~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga[6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga[6] .is_wysiwyg = "true";
defparam \addr_from_vga[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X37_Y31_N38
dffeas \addr_from_vga_sync[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_from_vga[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga_sync[6]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga_sync[6] .is_wysiwyg = "true";
defparam \addr_from_vga_sync[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N4
dffeas \addr_from_vga[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add3~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga[7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga[7] .is_wysiwyg = "true";
defparam \addr_from_vga[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y29_N34
dffeas \addr_from_vga_sync[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_from_vga[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga_sync[7]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga_sync[7] .is_wysiwyg = "true";
defparam \addr_from_vga_sync[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N8
dffeas \addr_from_vga[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add3~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga[8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga[8] .is_wysiwyg = "true";
defparam \addr_from_vga[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X43_Y30_N30
cyclonev_lcell_comb \addr_from_vga_sync[8]~feeder (
// Equation(s):
// \addr_from_vga_sync[8]~feeder_combout  = addr_from_vga[8]

	.dataa(!addr_from_vga[8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_from_vga_sync[8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_from_vga_sync[8]~feeder .extended_lut = "off";
defparam \addr_from_vga_sync[8]~feeder .lut_mask = 64'h5555555555555555;
defparam \addr_from_vga_sync[8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X43_Y30_N31
dffeas \addr_from_vga_sync[8] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_from_vga_sync[8]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga_sync[8]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga_sync[8] .is_wysiwyg = "true";
defparam \addr_from_vga_sync[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N10
dffeas \addr_from_vga[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add3~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga[9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga[9] .is_wysiwyg = "true";
defparam \addr_from_vga[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N29
dffeas \addr_from_vga_sync[9] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_from_vga[9]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga_sync[9]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga_sync[9] .is_wysiwyg = "true";
defparam \addr_from_vga_sync[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N14
dffeas \addr_from_vga[10] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add3~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga[10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga[10] .is_wysiwyg = "true";
defparam \addr_from_vga[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y31_N52
dffeas \addr_from_vga_sync[10] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_from_vga[10]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga_sync[10]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga_sync[10] .is_wysiwyg = "true";
defparam \addr_from_vga_sync[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N16
dffeas \addr_from_vga[11] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add3~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga[11]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga[11] .is_wysiwyg = "true";
defparam \addr_from_vga[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N43
dffeas \addr_from_vga_sync[11] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(addr_from_vga[11]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga_sync[11]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga_sync[11] .is_wysiwyg = "true";
defparam \addr_from_vga_sync[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X43_Y31_N19
dffeas \addr_from_vga[12] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\Add3~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\always1~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga[12]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga[12] .is_wysiwyg = "true";
defparam \addr_from_vga[12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y31_N3
cyclonev_lcell_comb \addr_from_vga_sync[12]~feeder (
// Equation(s):
// \addr_from_vga_sync[12]~feeder_combout  = addr_from_vga[12]

	.dataa(!addr_from_vga[12]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\addr_from_vga_sync[12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \addr_from_vga_sync[12]~feeder .extended_lut = "off";
defparam \addr_from_vga_sync[12]~feeder .lut_mask = 64'h5555555555555555;
defparam \addr_from_vga_sync[12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y31_N4
dffeas \addr_from_vga_sync[12] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\addr_from_vga_sync[12]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(addr_from_vga_sync[12]),
	.prn(vcc));
// synopsys translate_off
defparam \addr_from_vga_sync[12] .is_wysiwyg = "true";
defparam \addr_from_vga_sync[12] .power_up = "low";
// synopsys translate_on

// Location: M10K_X26_Y26_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a69 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a69_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_first_bit_number = 5;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_first_bit_number = 5;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a69 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N57
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|mux3|l3_w5_n1_mux_dataout~0 (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|mux3|l3_w5_n1_mux_dataout~0_combout  = ( !\memory2|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \memory2|altsyncram_component|auto_generated|ram_block1a69~portbdataout )) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory2|altsyncram_component|auto_generated|ram_block1a69~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|mux3|l3_w5_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w5_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w5_n1_mux_dataout~0 .lut_mask = 64'h0808080800000000;
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w5_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N3
cyclonev_lcell_comb \data_to_vga_pipe[4]~1 (
// Equation(s):
// \data_to_vga_pipe[4]~1_combout  = (\vga_mem_select.MEM2~q  & !\memory2|altsyncram_component|auto_generated|out_address_reg_b [3])

	.dataa(gnd),
	.datab(!\vga_mem_select.MEM2~q ),
	.datac(gnd),
	.datad(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\data_to_vga_pipe[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \data_to_vga_pipe[4]~1 .extended_lut = "off";
defparam \data_to_vga_pipe[4]~1 .lut_mask = 64'h3300330033003300;
defparam \data_to_vga_pipe[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N3
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|decode2|w_anode726w[3] (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|decode2|w_anode726w [3] = ( addr_wr_mem2[14] & ( !addr_wr_mem2[13] & ( (\wren_mem2~q  & (addr_wr_mem2[15] & !addr_wr_mem2[16])) ) ) )

	.dataa(!\wren_mem2~q ),
	.datab(!addr_wr_mem2[15]),
	.datac(!addr_wr_mem2[16]),
	.datad(gnd),
	.datae(!addr_wr_mem2[14]),
	.dataf(!addr_wr_mem2[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode726w[3] .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode726w[3] .lut_mask = 64'h0000101000000000;
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode726w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N45
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0 (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout  = ( addr_from_vga_sync[14] & ( addr_from_vga_sync[15] & ( (!addr_from_vga_sync[13] & !addr_from_vga_sync[16]) ) ) )

	.dataa(!addr_from_vga_sync[13]),
	.datab(gnd),
	.datac(!addr_from_vga_sync[16]),
	.datad(gnd),
	.datae(!addr_from_vga_sync[14]),
	.dataf(!addr_from_vga_sync[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0 .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0 .lut_mask = 64'h000000000000A0A0;
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y28_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a53 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a53_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_first_bit_number = 5;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_first_bit_number = 5;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED8DBFFFFFFFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF7FFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFC02FFFFFFDFFFFFFFFFFFFFFFEFFFFFE1FFFFFFFFFFFFFFFFFFFFD000001FFFFFFFFFFFFFFFFFFFFC01FFFFFFA00000000000000007FFFFF07FFFFFFFE7FFFFFFFFFF40000007FFFFFFFFFFFFFFFFFFF880FFFFFFE00000000000000007FFFFF83FFFFFFE8FFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFC78FFFFFFC0000000000000001FFFFFF00FFFFFFC07FFFFFFFFF800000002FFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a53 .mem_init0 = "FFFFFFFFFFF8787FFFFFE0000000000000000FFFFFF01FFFFFF00FFFFFFFFFF800000000FFFFFFFFFFFFFFFFFFFCFCFFFFFFF0000000000000001FFFFFF807FFFFF007FFFFFFFFE0000000003FFFFFFFFFFFFFFFFFFDF87FFFFFF8000000000000003FFFFFF003FFFFE01FFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFFDF87FFFFFF0000000000000007FFFFFF800FFFE801FFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFFDF87FFFFFFC000000000000003FFFFFF0007FFC001FFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFDF87FFFFFFC00000000000000FFFFFFF8001FF0000FFFFFFFFF000000000003FFFFFFFFFFFFFFFFFDFE7FFFFFF80000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N18
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|decode2|w_anode706w[3] (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|decode2|w_anode706w [3] = ( addr_wr_mem2[15] & ( (!addr_wr_mem2[13] & (!addr_wr_mem2[16] & (\wren_mem2~q  & !addr_wr_mem2[14]))) ) )

	.dataa(!addr_wr_mem2[13]),
	.datab(!addr_wr_mem2[16]),
	.datac(!\wren_mem2~q ),
	.datad(!addr_wr_mem2[14]),
	.datae(gnd),
	.dataf(!addr_wr_mem2[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode706w[3] .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode706w[3] .lut_mask = 64'h0000000008000800;
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode706w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N51
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0 (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout  = ( addr_from_vga_sync[15] & ( (!addr_from_vga_sync[13] & (!addr_from_vga_sync[14] & !addr_from_vga_sync[16])) ) )

	.dataa(!addr_from_vga_sync[13]),
	.datab(gnd),
	.datac(!addr_from_vga_sync[14]),
	.datad(!addr_from_vga_sync[16]),
	.datae(gnd),
	.dataf(!addr_from_vga_sync[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0 .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0 .lut_mask = 64'h00000000A000A000;
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y30_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a37 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a37_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_first_bit_number = 5;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_first_bit_number = 5;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .mem_init3 = "FFFFC00000000000000FFFFFC000000007FFFFFFFE000000000000FFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF800000000FFFFFFFFE0000000000007FFFFC0000000000000000FFFFFFFF800000000000001FFFFFC000000007FFFFFFF8000000000000BFFFFC0000000000000000FFFFFFFFC00000000000000FFFFFE00000000FFFFFFFF80000000000003FFFFC0000000000000000FFFFFFFF800000000000001FFFFFF00000000FFFFFFFE00000000000003FFFFC0000000000000000FFFFFFFFC00000000000000FFFFFE00000001FFFFFFFD00000000000000FFFFC0000000000000001FFFFFFFFE00000000000001FFFFFF8000000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .mem_init2 = "3FFFFFFFE000000000000007FFF80000000000000001FFFFFFFFC00000000000003FFFFFF00000007FFFFFFF800000000000000BFFF80000000000000000FFFFFFFFC00000000000003FFFFFF00000003FFFFFFF8000000000000003FFFC0000000000000000FFFFFFFFE00000000000003FFFFFFC0000007FFFFFFE0000000000000003FFFE0000000000000003FFFFFFFFE00000000000001FFFFFF8000000FFFFFFFE0000000000000001FFFC0000000000000003FFFFFFFFE00000000000007FFFFFFC0000007FFFFFFC4000000000000000FFFE0000000000000003FFFFFFFFE00000000000007FFFFFFE000000FFFFFFFFD200000000000001FFFC0000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .mem_init1 = "000000000001FFFFFFFFE00000000000003FFFFFFF000001FFFFFFFFFE90000000000055FFFC0000000000000003FFFFFFFFF0000000000000FFFFFFFE000001FFFFFFFFFFF48000000012FFFFFF0000000000000003FFFFFFFFF80000000000007FFFFFFF800003FFFFFFFFFFFFB000000ABFFFFFFE0000000000000003FFFFFFFFFC000000000000FFFFFFFF000007FFFFFFFFFFFFFC00006FFFFFFFFE0000000000000003FFFFFFFFF8000000000001FFFFFFFF000003FFFFFFFFFFFFF800003FFFFFFFFE0000000000000003FFFFFFFFFC000000000000FFFFFFFFC00007FFFFFFFFFFFFFE00007FFFFFFFFF800000000000000FFFFFFFFFFE0000000000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a37 .mem_init0 = "03FFFFFFFF80000FFFFFFFFFFFFFFC0000FFFFFFFFFF0000000000000007FFFFFFFFFF000000000001FFFFFFFFC00007FFFFFFFFFFFFFC00007FFFFFFFFF0000000000000007FFFFFFFFFE000000000003FFFFFFFFE0000FFFFFFFFFFFFFFE0000FFFFFFFFFF800000000000000FFFFFFFFFFF00000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF0001FFFFFFFFFFC00000000000001FFFFFFFFFFF00000000000FFFFFFFFFE0003FFFFFFFFFFFFFFF8003FFFFFFFFFFC00000000000003FFFFFFFFFFF80000000000FFFFFFFFFF8003FFFFFFFFFFFFFFF8001FFFFFFFFFFE00000000000003FFFFFFFFFFFE0000000001FFFFFFFFFF8007FFFFFFFFFFFFFFF00";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N48
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|decode2|w_anode716w[3] (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|decode2|w_anode716w [3] = ( !addr_wr_mem2[14] & ( addr_wr_mem2[13] & ( (!addr_wr_mem2[16] & (\wren_mem2~q  & addr_wr_mem2[15])) ) ) )

	.dataa(gnd),
	.datab(!addr_wr_mem2[16]),
	.datac(!\wren_mem2~q ),
	.datad(!addr_wr_mem2[15]),
	.datae(!addr_wr_mem2[14]),
	.dataf(!addr_wr_mem2[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode716w[3] .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode716w[3] .lut_mask = 64'h00000000000C0000;
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode716w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N39
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0 (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout  = ( addr_from_vga_sync[13] & ( (addr_from_vga_sync[15] & (!addr_from_vga_sync[14] & !addr_from_vga_sync[16])) ) )

	.dataa(!addr_from_vga_sync[15]),
	.datab(gnd),
	.datac(!addr_from_vga_sync[14]),
	.datad(!addr_from_vga_sync[16]),
	.datae(gnd),
	.dataf(!addr_from_vga_sync[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0 .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0 .lut_mask = 64'h0000000050005000;
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y33_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a45 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a45_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_first_bit_number = 5;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_first_bit_number = 5;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .mem_init3 = "00007FFFFFFC000BF0001FFFFFFFFC000000000001FFFFFFFFFFFFFFFFFDFDFFFFFFFE000000000000007FFFFFFC0003E0000FFFFFFFFE000000000003FFFFFFFFFFFFFFFFFDFFFFFFFFFC00000000000001FFFFFFF8000000001FFFFFFFFC000000000001FFFFFFFFFFFFFFFFFDFFFFFFFFFE00000000000000FFFFFFFC000000003FFFFFFFF8000000000000FFFFFFFFFFFFFFFFFDFFFFFFFFFF00000000000001FFFFFFF8000000001FFFFFFFF8000000000000FFFFFFFFFFFFFFFFFDFFFFFFFFFF80000000000003FFFFFFFC000000003FFFFFFFE00000000000003FFFFFFFFFFFFFFFFDFFFFFFFFFF00000000000007FFFFFFF8000000001FFFFFFFF000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .mem_init2 = "00000000001FFFFFFFFFFFFFFFFDFFFFFFFFFF80000000000003FFFFFFF8000000003FFFFFFFC00000000000003FFFFFFFFFFFFFFFFDFFFFFFFFFFC000000000000FFFFFFFFE000000001FFFFFFFE00000000000001FFFFFFFFFFFFFFFFDFFFFFFFFFF8000000000000FFFFFFFFE000000007FFFFFFF800000000000000FFFFFFFFFFFFFFFFDFFFFFFFFFFC0000000000007FFFFFFFC000000007FFFFFFFC00000000000001FFFFFFFFFFFFFFFFDFFFFFFFFFFC000000000001FFFFFFFFE000000007FFFFFFF800000000000000FFFFFFFFFFFFFFFFDFFFFFFFFFFE000000000000FFFFFFFFC000000003FFFFFFF8000000000000007FFFFFFFFFFFFFFFDFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .mem_init1 = "FFFFFFF000000000001FFFFFFFFE000000007FFFFFFF8000000000000007FFFFFFFFFFFFFFFDFFFFFFFFFFF800000000003FFFFFFFFC000000003FFFFFFF0000000000000007FFFFFFFFFFFFFFFDFFFFFFFFFFF000000000007FFFFFFFFC000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFFDFFFFFFFFFFF800000000003FFFFFFFFF00000000FFFFFFFF0000000000000007FFFFFFFFFFFFFFFCFFFFFFFFFFFC0000000000FFFFFFFFFC000000007FFFFFFC0000000000000001FFFFFFFFFFFFFFFCFFFFFFFFFFF80000000000FFFFFFFFFE00000000FFFFFFFE0000000000000003FFFFFFFFFFFFFFFCFFFFFFFFFFFC00000000007FFFFFFFF80000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a45 .mem_init0 = "00003FFFFFFC0000000000000003FFFFFFFFFFFFFFFCFFFFFFFFFFFE0000000001FFFFFFFFF8000000003FFFFFFC0000000000000001FFFFFFFFBFFFFFFCFFFFFFEFFFFE0000000000FFFFFFFFE0000000000FFFFFFE0000000000000003FFFFFFFF800000000000000FFFFF0000000001FFFFFFFFE00000000007FFFFFE0000000000000001FFFFFFFF800000000000000FFFFF8000000003FFFFFFFF80000000000BFFFFF80000000000000000FFFFFFFF800000000000000FFFFF0000000007FFFFFFFF400000000003FFFFF80000000000000000FFFFFFFFC00000000000000FFFFF8000000003FFFFFFFF800000000003FFFFFC0000000000000001FFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N42
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|decode2|w_anode736w[3] (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|decode2|w_anode736w [3] = ( addr_wr_mem2[14] & ( addr_wr_mem2[13] & ( (!addr_wr_mem2[16] & (\wren_mem2~q  & addr_wr_mem2[15])) ) ) )

	.dataa(gnd),
	.datab(!addr_wr_mem2[16]),
	.datac(!\wren_mem2~q ),
	.datad(!addr_wr_mem2[15]),
	.datae(!addr_wr_mem2[14]),
	.dataf(!addr_wr_mem2[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode736w[3] .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode736w[3] .lut_mask = 64'h000000000000000C;
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode736w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N48
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0 (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout  = ( !addr_from_vga_sync[16] & ( (addr_from_vga_sync[13] & (addr_from_vga_sync[14] & addr_from_vga_sync[15])) ) )

	.dataa(!addr_from_vga_sync[13]),
	.datab(!addr_from_vga_sync[14]),
	.datac(gnd),
	.datad(!addr_from_vga_sync[15]),
	.datae(gnd),
	.dataf(!addr_from_vga_sync[16]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0 .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0 .lut_mask = 64'h0011001100000000;
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y38_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a61 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a61_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_first_bit_number = 5;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_first_bit_number = 5;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a61 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y30_N33
cyclonev_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = ( \memory2|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( \memory2|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( 
// ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory2|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\memory2|altsyncram_component|auto_generated|ram_block1a53~portbdataout ))) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( 
// \memory2|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// \memory2|altsyncram_component|auto_generated|ram_block1a37~portbdataout )))) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\memory2|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\memory2|altsyncram_component|auto_generated|ram_block1a53~portbdataout ))) ) ) ) # ( \memory2|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( !\memory2|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\memory2|altsyncram_component|auto_generated|ram_block1a37~portbdataout ) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory2|altsyncram_component|auto_generated|ram_block1a53~portbdataout  & (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]))) ) ) ) # ( 
// !\memory2|altsyncram_component|auto_generated|ram_block1a45~portbdataout  & ( !\memory2|altsyncram_component|auto_generated|ram_block1a61~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory2|altsyncram_component|auto_generated|ram_block1a37~portbdataout ))) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\memory2|altsyncram_component|auto_generated|ram_block1a53~portbdataout )))) ) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\memory2|altsyncram_component|auto_generated|ram_block1a53~portbdataout ),
	.datac(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\memory2|altsyncram_component|auto_generated|ram_block1a37~portbdataout ),
	.datae(!\memory2|altsyncram_component|auto_generated|ram_block1a45~portbdataout ),
	.dataf(!\memory2|altsyncram_component|auto_generated|ram_block1a61~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~1 .extended_lut = "off";
defparam \Selector2~1 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \Selector2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N54
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|decode2|w_anode659w[3] (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|decode2|w_anode659w [3] = ( !addr_wr_mem2[15] & ( (\wren_mem2~q  & (!addr_wr_mem2[16] & (!addr_wr_mem2[13] & !addr_wr_mem2[14]))) ) )

	.dataa(!\wren_mem2~q ),
	.datab(!addr_wr_mem2[16]),
	.datac(!addr_wr_mem2[13]),
	.datad(!addr_wr_mem2[14]),
	.datae(gnd),
	.dataf(!addr_wr_mem2[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode659w[3] .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode659w[3] .lut_mask = 64'h4000400000000000;
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode659w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N18
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode841w[3] (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3] = ( !addr_from_vga_sync[15] & ( !addr_from_vga_sync[14] & ( (!addr_from_vga_sync[13] & !addr_from_vga_sync[16]) ) ) )

	.dataa(!addr_from_vga_sync[13]),
	.datab(!addr_from_vga_sync[16]),
	.datac(gnd),
	.datad(gnd),
	.datae(!addr_from_vga_sync[15]),
	.dataf(!addr_from_vga_sync[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode841w[3] .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode841w[3] .lut_mask = 64'h8888000000000000;
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode841w[3] .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y33_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a5 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a5_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_first_bit_number = 5;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_first_bit_number = 5;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a5 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N57
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|decode2|w_anode676w[3] (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|decode2|w_anode676w [3] = ( addr_wr_mem2[13] & ( (\wren_mem2~q  & (!addr_wr_mem2[16] & (!addr_wr_mem2[15] & !addr_wr_mem2[14]))) ) )

	.dataa(!\wren_mem2~q ),
	.datab(!addr_wr_mem2[16]),
	.datac(!addr_wr_mem2[15]),
	.datad(!addr_wr_mem2[14]),
	.datae(gnd),
	.dataf(!addr_wr_mem2[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode676w[3] .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode676w[3] .lut_mask = 64'h0000000040004000;
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode676w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y31_N57
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0 (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout  = ( addr_from_vga_sync[13] & ( (!addr_from_vga_sync[15] & (!addr_from_vga_sync[14] & !addr_from_vga_sync[16])) ) )

	.dataa(!addr_from_vga_sync[15]),
	.datab(!addr_from_vga_sync[14]),
	.datac(!addr_from_vga_sync[16]),
	.datad(gnd),
	.datae(!addr_from_vga_sync[13]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0 .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0 .lut_mask = 64'h0000808000008080;
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y29_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a13 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a13_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_first_bit_number = 5;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_first_bit_number = 5;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a13 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N24
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|decode2|w_anode696w[3] (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|decode2|w_anode696w [3] = ( !addr_wr_mem2[15] & ( (\wren_mem2~q  & (!addr_wr_mem2[16] & (addr_wr_mem2[13] & addr_wr_mem2[14]))) ) )

	.dataa(!\wren_mem2~q ),
	.datab(!addr_wr_mem2[16]),
	.datac(!addr_wr_mem2[13]),
	.datad(!addr_wr_mem2[14]),
	.datae(gnd),
	.dataf(!addr_wr_mem2[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode696w[3] .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode696w[3] .lut_mask = 64'h0004000400000000;
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode696w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N3
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0 (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout  = ( !addr_from_vga_sync[16] & ( addr_from_vga_sync[14] & ( (!addr_from_vga_sync[15] & addr_from_vga_sync[13]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!addr_from_vga_sync[15]),
	.datad(!addr_from_vga_sync[13]),
	.datae(!addr_from_vga_sync[16]),
	.dataf(!addr_from_vga_sync[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0 .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0 .lut_mask = 64'h0000000000F00000;
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y36_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a29 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a29_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_first_bit_number = 5;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_first_bit_number = 5;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .mem_init3 = "01FFFFFFFFFFE00000000000007FFFFFFFFFFFE0000000007FFFFFFFFFF0003FFFFFFFFFFFFFFF8003FFFFFFFFFFE00000000000007FFFFFFFFFFFF800000000BFFFFFFFFFFC003FFFFFFFFFFFFFFF8007FFFFFFFFFFF80000000000007FFFFFFFFFFFF4000000017FFFFFFFFFF800FFFFFFFFFFFFFFFFC00FFFFFFFFFFFFC0000000000017FFFFFFFFFFFFE00000002FFFFFFFFFFFC007FFFFFFFFFFFFFFFE007FFFFFFFFFFFC000000000001FFFFFFFFFFFFFE00000003FFFFFFFFFFFE00FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFE000000000003FFFFFFFFFFFFFF0000000FFFFFFFFFFFFF01FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFE000000000007FFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .mem_init2 = "FFFFFFFF8000003FFFFFFFFFFFFE03FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFE80000000000BFFFFFFFFFFFFFFF80000BFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFE01FFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFF03FFFFFFFFFFFFF80000000001FFFFFFFFFFFFFFFFE6033FFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFD0000000005FFFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFE800000000BFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFC00000000FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFC7FF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .mem_init1 = "FFFFFFFFFFFFFFF87FFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFE800007FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA72FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a29 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y25_N21
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|decode2|w_anode686w[3] (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|decode2|w_anode686w [3] = ( !addr_wr_mem2[15] & ( (!addr_wr_mem2[13] & (!addr_wr_mem2[16] & (\wren_mem2~q  & addr_wr_mem2[14]))) ) )

	.dataa(!addr_wr_mem2[13]),
	.datab(!addr_wr_mem2[16]),
	.datac(!\wren_mem2~q ),
	.datad(!addr_wr_mem2[14]),
	.datae(gnd),
	.dataf(!addr_wr_mem2[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode686w[3] .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode686w[3] .lut_mask = 64'h0008000800000000;
defparam \memory2|altsyncram_component|auto_generated|decode2|w_anode686w[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N54
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0 (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout  = ( !addr_from_vga_sync[15] & ( addr_from_vga_sync[14] & ( (!addr_from_vga_sync[13] & !addr_from_vga_sync[16]) ) ) )

	.dataa(!addr_from_vga_sync[13]),
	.datab(!addr_from_vga_sync[16]),
	.datac(gnd),
	.datad(gnd),
	.datae(!addr_from_vga_sync[15]),
	.dataf(!addr_from_vga_sync[14]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0 .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0 .lut_mask = 64'h0000000088880000;
defparam \memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y39_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a21 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a21_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_first_bit_number = 5;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_first_bit_number = 5;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a21 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X45_Y29_N33
cyclonev_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = ( \memory2|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( \memory2|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & ( ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory2|altsyncram_component|auto_generated|ram_block1a5~portbdataout )) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a13~portbdataout )))) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( \memory2|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )) # (\memory2|altsyncram_component|auto_generated|ram_block1a5~portbdataout ))) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \memory2|altsyncram_component|auto_generated|ram_block1a13~portbdataout )))) ) ) ) # ( 
// \memory2|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( !\memory2|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory2|altsyncram_component|auto_generated|ram_block1a5~portbdataout  & (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ))) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\memory2|altsyncram_component|auto_generated|ram_block1a13~portbdataout ) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q )))) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|ram_block1a29~portbdataout  & ( 
// !\memory2|altsyncram_component|auto_generated|ram_block1a21~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory2|altsyncram_component|auto_generated|ram_block1a5~portbdataout )) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a13~portbdataout ))))) ) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\memory2|altsyncram_component|auto_generated|ram_block1a5~portbdataout ),
	.datac(!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\memory2|altsyncram_component|auto_generated|ram_block1a13~portbdataout ),
	.datae(!\memory2|altsyncram_component|auto_generated|ram_block1a29~portbdataout ),
	.dataf(!\memory2|altsyncram_component|auto_generated|ram_block1a21~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~0 .extended_lut = "off";
defparam \Selector2~0 .lut_mask = 64'h207025752A7A2F7F;
defparam \Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N30
cyclonev_lcell_comb \Selector2~2 (
// Equation(s):
// \Selector2~2_combout  = ( \memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  & ( \Selector2~0_combout  & ( (!\data_to_vga_pipe[4]~0_combout ) # ((!\data_to_vga_pipe[4]~1_combout  & 
// (\memory2|altsyncram_component|auto_generated|mux3|l3_w5_n1_mux_dataout~0_combout )) # (\data_to_vga_pipe[4]~1_combout  & ((\Selector2~1_combout )))) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  & ( 
// \Selector2~0_combout  & ( (!\data_to_vga_pipe[4]~0_combout  & (((\data_to_vga_pipe[4]~1_combout )))) # (\data_to_vga_pipe[4]~0_combout  & ((!\data_to_vga_pipe[4]~1_combout  & 
// (\memory2|altsyncram_component|auto_generated|mux3|l3_w5_n1_mux_dataout~0_combout )) # (\data_to_vga_pipe[4]~1_combout  & ((\Selector2~1_combout ))))) ) ) ) # ( \memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  & ( 
// !\Selector2~0_combout  & ( (!\data_to_vga_pipe[4]~0_combout  & (((!\data_to_vga_pipe[4]~1_combout )))) # (\data_to_vga_pipe[4]~0_combout  & ((!\data_to_vga_pipe[4]~1_combout  & 
// (\memory2|altsyncram_component|auto_generated|mux3|l3_w5_n1_mux_dataout~0_combout )) # (\data_to_vga_pipe[4]~1_combout  & ((\Selector2~1_combout ))))) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout  & ( 
// !\Selector2~0_combout  & ( (\data_to_vga_pipe[4]~0_combout  & ((!\data_to_vga_pipe[4]~1_combout  & (\memory2|altsyncram_component|auto_generated|mux3|l3_w5_n1_mux_dataout~0_combout )) # (\data_to_vga_pipe[4]~1_combout  & ((\Selector2~1_combout ))))) ) ) )

	.dataa(!\data_to_vga_pipe[4]~0_combout ),
	.datab(!\memory2|altsyncram_component|auto_generated|mux3|l3_w5_n1_mux_dataout~0_combout ),
	.datac(!\data_to_vga_pipe[4]~1_combout ),
	.datad(!\Selector2~1_combout ),
	.datae(!\memory1|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~2_combout ),
	.dataf(!\Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector2~2 .extended_lut = "off";
defparam \Selector2~2 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \Selector2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y31_N32
dffeas inside_box(
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\always1~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\inside_box~q ),
	.prn(vcc));
// synopsys translate_off
defparam inside_box.is_wysiwyg = "true";
defparam inside_box.power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N51
cyclonev_lcell_comb \vga_mem_select.MEM3~0 (
// Equation(s):
// \vga_mem_select.MEM3~0_combout  = (!\uc_state.RESET~q  & ((!\vga_mem_select.MEM3~q ) # (!\uc_state.IDLE~q )))

	.dataa(!\vga_mem_select.MEM3~q ),
	.datab(gnd),
	.datac(!\uc_state.RESET~q ),
	.datad(!\uc_state.IDLE~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_mem_select.MEM3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_mem_select.MEM3~0 .extended_lut = "off";
defparam \vga_mem_select.MEM3~0 .lut_mask = 64'hF0A0F0A0F0A0F0A0;
defparam \vga_mem_select.MEM3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y24_N24
cyclonev_lcell_comb \vga_mem_select.MEM3~1 (
// Equation(s):
// \vga_mem_select.MEM3~1_combout  = ( \Equal5~2_combout  & ( (!\vga_mem_select.MEM3~0_combout  & ((!\Equal5~1_combout ) # ((!\Equal5~0_combout ) # (!\Selector13~1_combout )))) ) ) # ( !\Equal5~2_combout  & ( !\vga_mem_select.MEM3~0_combout  ) )

	.dataa(!\Equal5~1_combout ),
	.datab(!\Equal5~0_combout ),
	.datac(!\vga_mem_select.MEM3~0_combout ),
	.datad(!\Selector13~1_combout ),
	.datae(gnd),
	.dataf(!\Equal5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_mem_select.MEM3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_mem_select.MEM3~1 .extended_lut = "off";
defparam \vga_mem_select.MEM3~1 .lut_mask = 64'hF0F0F0F0F0E0F0E0;
defparam \vga_mem_select.MEM3~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y24_N26
dffeas \vga_mem_select.MEM3 (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\vga_mem_select.MEM3~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_mem_select.MEM3~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_mem_select.MEM3 .is_wysiwyg = "true";
defparam \vga_mem_select.MEM3 .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y27_N31
dffeas \data_to_vga_pipe[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector2~2_combout ),
	.asdata(\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~3_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inside_box~q ),
	.sload(\vga_mem_select.MEM3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_to_vga_pipe[5]),
	.prn(vcc));
// synopsys translate_off
defparam \data_to_vga_pipe[5] .is_wysiwyg = "true";
defparam \data_to_vga_pipe[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N51
cyclonev_lcell_comb \always1~0 (
// Equation(s):
// \always1~0_combout  = (\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q ) # (\vga_out|v_state.V_ACTIVE_STATE~q )

	.dataa(!\vga_out|v_state.V_ACTIVE_STATE~q ),
	.datab(gnd),
	.datac(!\vga_out|h_state.H_ACTIVE_STATE~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\always1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \always1~0 .extended_lut = "off";
defparam \always1~0 .lut_mask = 64'h5F5F5F5F5F5F5F5F;
defparam \always1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N5
dffeas \vga_out|red_reg[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(data_to_vga_pipe[5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|red_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|red_reg[5] .is_wysiwyg = "true";
defparam \vga_out|red_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y18_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y6_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y17_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y19_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y17_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "03FFFFFFFFFFF00000000000003FFFFFFFFFFFF0000000003FFFFFFFFFF8003FFFFFFFFFFFFFFFC007FFFFFFFFFFF00000000000003FFFFFFFFFFFF0000000007FFFFFFFFFFC007FFFFFFFFFFFFFFF8003FFFFFFFFFFF8000000000000FFFFFFFFFFFFF800000000FFFFFFFFFFFC00FFFFFFFFFFFFFFFFC007FFFFFFFFFFF8000000000000FFFFFFFFFFFFFC00000001FFFFFFFFFFFE00FFFFFFFFFFFFFFFFE007FFFFFFFFFFF8000000000000FFFFFFFFFFFFFF00000007FFFFFFFFFFFC01FFFFFFFFFFFFFFFFC00FFFFFFFFFFFFE000000000003FFFFFFFFFFFFFF0000000FFFFFFFFFFFFE00FFFFFFFFFFFFFFFFE01FFFFFFFFFFFFF000000000003FFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "FFFFFFFFE000000FFFFFFFFFFFFE01FFFFFFFFFFFFFFFFE01FFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFE000003FFFFFFFFFFFFF01FFFFFFFFFFFFFFFFF03FFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFFFA0002FFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFFFF4017FFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFEFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFA000002FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF80000BFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC71FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N36
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  = ( \memory3|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( \memory3|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( 
// ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\memory3|altsyncram_component|auto_generated|ram_block1a6~portbdataout ))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\memory3|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( 
// \memory3|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\memory3|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & 
// !\memory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\memory3|altsyncram_component|auto_generated|out_address_reg_b [0])) # 
// (\memory3|altsyncram_component|auto_generated|ram_block1a22~portbdataout ))) ) ) ) # ( \memory3|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( !\memory3|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\memory3|altsyncram_component|auto_generated|ram_block1a6~portbdataout )))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a22~portbdataout  & ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a14~portbdataout  & ( !\memory3|altsyncram_component|auto_generated|ram_block1a30~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\memory3|altsyncram_component|auto_generated|ram_block1a6~portbdataout ))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\memory3|altsyncram_component|auto_generated|ram_block1a22~portbdataout )))) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datab(!\memory3|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datac(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\memory3|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.dataf(!\memory3|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .lut_mask = 64'h350035F0350F35FF;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y11_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y12_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00007FFFFFF80007F0000FFFFFFFFE000000000003FFFFFFFFFFFFFFFFF8FEFFFFFFFE00000000000000FFFFFFF8000380001FFFFFFFFC000000000001FFFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000001FFFFFFFC000180001FFFFFFFFC000000000001FFFFFFFFFFFFFFFFF8FFFFFFFFFF00000000000001FFFFFFFC000000001FFFFFFFF00000000000007FFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000003FFFFFFF8000000003FFFFFFFF00000000000007FFFFFFFFFFFFFFFF8FFFFFFFFFF00000000000001FFFFFFF8000000003FFFFFFFE00000000000003FFFFFFFFFFFFFFFF8FFFFFFFFFF00000000000003FFFFFFFC000000001FFFFFFFE000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000003FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000003FFFFFFFC000000001FFFFFFFC00000000000003FFFFFFFFFFFFFFFF8FFFFFFFFFFC0000000000007FFFFFFFC000000003FFFFFFFC00000000000001FFFFFFFFFFFFFFFF8FFFFFFFFFFC000000000000FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000000FFFFFFFFE000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000001FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFF000000000001FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF8FFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFE000000000003FFFFFFFFC000000003FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFF000000000001FFFFFFFFE000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFF000000000003FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFF800000000003FFFFFFFFE000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFFC00000000007FFFFFFFFE00000000FFFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFFC0000000000FFFFFFFFFC000000007FFFFFFC0000000000000001FFFFFFFFFFFFFFF8FFFFFFFFFFFE0000000000FFFFFFFFFC0000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00007FFFFFFC0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFFC0000000001FFFFFFFFF8000000003FFFFFFE0000000000000003FFFFFFFFC00000000000001FFFFF0000000001FFFFFFFFE0000000000FFFFFFC0000000000000001FFFFFFFFC00000000000001FFFFE0000000003FFFFFFFFC0000000000FFFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF0000000001FFFFFFFFC00000000007FFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF0000000003FFFFFFFF800000000007FFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF8000000003FFFFFFFF000000000003FFFFF80000000000000000FFFF";
// synopsys translate_on

// Location: M10K_X26_Y15_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6037FFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFA0002FFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFF7FFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFC01FFFFFFC00000000000000007FFFFF1FFFFFFFF8FFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFF808FFFFFFE0000000000000000FFFFFF03FFFFFFF8FFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFC7C7FFFFFE0000000000000001FFFFFF83FFFFFFC07FFFFFFFFFE00000001FFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "FFFFFFFFFFFCF87FFFFFF0000000000000001FFFFFF807FFFFFC07FFFFFFFFF0000000007FFFFFFFFFFFFFFFFFF8F8FFFFFFE0000000000000003FFFFFF807FFFFF00FFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF8FCFFFFFFF0000000000000001FFFFFF000FFFF800FFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF8FCFFFFFFF0000000000000003FFFFFF000FFFF800FFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFF8FCFFFFFFF8000000000000003FFFFFF8001FFC001FFFFFFFFF00000000000FFFFFFFFFFFFFFFFFF8FCFFFFFFFC000000000000007FFFFFF8001FFC000FFFFFFFFE000000000003FFFFFFFFFFFFFFFFF8FC7FFFFFFC0000000000";
// synopsys translate_on

// Location: M10K_X41_Y11_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "FFFFC00000000000001FFFFFC000000007FFFFFFFF000000000000FFFFF80000000000000000FFFFFFFFC00000000000001FFFFFC00000000FFFFFFFFE000000000000FFFFF80000000000000000FFFFFFFF800000000000001FFFFFE00000000FFFFFFFF80000000000007FFFF80000000000000000FFFFFFFF800000000000000FFFFFC00000001FFFFFFFF00000000000007FFFF80000000000000000FFFFFFFFC00000000000000FFFFFE00000001FFFFFFFF00000000000003FFFF80000000000000000FFFFFFFFC00000000000001FFFFFE00000003FFFFFFFE00000000000000FFFF80000000000000000FFFFFFFFC00000000000001FFFFFF0000000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "1FFFFFFFC00000000000000FFFFC0000000000000000FFFFFFFFE00000000000001FFFFFF00000003FFFFFFFC000000000000007FFFC0000000000000001FFFFFFFFC00000000000003FFFFFF80000003FFFFFFF8000000000000007FFFC0000000000000001FFFFFFFFC00000000000001FFFFFFC0000007FFFFFFE0000000000000003FFFC0000000000000001FFFFFFFFE00000000000003FFFFFFC000000FFFFFFFC0000000000000000FFFE0000000000000001FFFFFFFFF00000000000003FFFFFFE000000FFFFFFFE80000000000000007FFE0000000000000003FFFFFFFFE00000000000007FFFFFFC000001FFFFFFFFE400000000000000FFFC0000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "000000000001FFFFFFFFF00000000000007FFFFFFE000000FFFFFFFFFF20000000000033FFFE0000000000000001FFFFFFFFF80000000000007FFFFFFE000003FFFFFFFFFFF90000000009FFFFFE0000000000000003FFFFFFFFF00000000000007FFFFFFF000001FFFFFFFFFFFFD80000067FFFFFFF0000000000000007FFFFFFFFF8000000000000FFFFFFFF000003FFFFFFFFFFFFFC00001FFFFFFFFE0000000000000003FFFFFFFFF8000000000001FFFFFFFF800003FFFFFFFFFFFFFC00003FFFFFFFFF0000000000000007FFFFFFFFFC000000000001FFFFFFFFC00007FFFFFFFFFFFFFC00007FFFFFFFFF0000000000000007FFFFFFFFFE0000000000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "03FFFFFFFFC0000FFFFFFFFFFFFFFC0000FFFFFFFFFF0000000000000007FFFFFFFFFE000000000003FFFFFFFFE0000FFFFFFFFFFFFFFE0000FFFFFFFFFF800000000000000FFFFFFFFFFE000000000003FFFFFFFFC0001FFFFFFFFFFFFFFF0001FFFFFFFFFFC00000000000001FFFFFFFFFFF800000000007FFFFFFFFE0000FFFFFFFFFFFFFFE0000FFFFFFFFFF800000000000000FFFFFFFFFFF800000000007FFFFFFFFE0001FFFFFFFFFFFFFFF0001FFFFFFFFFFE00000000000001FFFFFFFFFFF80000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF8001FFFFFFFFFFC00000000000001FFFFFFFFFFFE0000000003FFFFFFFFFF8003FFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N39
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout  = ( \memory3|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( \memory3|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\memory3|altsyncram_component|auto_generated|ram_block1a46~portbdataout ))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a62~portbdataout ))) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( 
// \memory3|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\memory3|altsyncram_component|auto_generated|ram_block1a46~portbdataout ))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a62~portbdataout )))) ) ) ) # ( \memory3|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\memory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\memory3|altsyncram_component|auto_generated|ram_block1a46~portbdataout ))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a62~portbdataout )))) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & ( (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\memory3|altsyncram_component|auto_generated|ram_block1a46~portbdataout ))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a62~portbdataout )))) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\memory3|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datac(!\memory3|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datad(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datae(!\memory3|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.dataf(!\memory3|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .lut_mask = 64'h051105BBAF11AFBB;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N30
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout  = ( \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  & ( \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout  & 
// ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & \memory3|altsyncram_component|auto_generated|ram_block1a70~portbdataout )) ) ) ) # ( 
// !\memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  & ( \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & \memory3|altsyncram_component|auto_generated|ram_block1a70~portbdataout )) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [2]))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & (\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & ((\memory3|altsyncram_component|auto_generated|ram_block1a70~portbdataout )))) ) ) ) # ( 
// \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  & ( !\memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [2]) # ((\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & \memory3|altsyncram_component|auto_generated|ram_block1a70~portbdataout )))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & (\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & ((\memory3|altsyncram_component|auto_generated|ram_block1a70~portbdataout )))) ) ) ) # ( 
// !\memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout  & ( !\memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout  & ( (\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout 
//  & \memory3|altsyncram_component|auto_generated|ram_block1a70~portbdataout ) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.datac(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\memory3|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datae(!\memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~0_combout ),
	.dataf(!\memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .lut_mask = 64'h0033A0B30A3BAABB;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y21_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a38 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a38_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_first_bit_number = 6;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_first_bit_number = 6;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .mem_init3 = "FFFFC00000000000001FFFFFC000000007FFFFFFFF000000000000FFFFF80000000000000000FFFFFFFFC00000000000001FFFFFC00000000FFFFFFFFE000000000000FFFFF80000000000000000FFFFFFFF800000000000001FFFFFE00000000FFFFFFFF80000000000007FFFF80000000000000000FFFFFFFF800000000000000FFFFFC00000001FFFFFFFF00000000000007FFFF80000000000000000FFFFFFFFC00000000000000FFFFFE00000001FFFFFFFF00000000000003FFFF80000000000000000FFFFFFFFC00000000000001FFFFFE00000003FFFFFFFE00000000000000FFFF80000000000000000FFFFFFFFC00000000000001FFFFFF0000000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .mem_init2 = "1FFFFFFFC00000000000000FFFFC0000000000000000FFFFFFFFE00000000000001FFFFFF00000003FFFFFFFC000000000000007FFFC0000000000000001FFFFFFFFC00000000000003FFFFFF80000003FFFFFFF8000000000000007FFFC0000000000000001FFFFFFFFC00000000000001FFFFFFC0000007FFFFFFE0000000000000003FFFC0000000000000001FFFFFFFFE00000000000003FFFFFFC000000FFFFFFFC0000000000000000FFFE0000000000000001FFFFFFFFF00000000000003FFFFFFE000000FFFFFFFE80000000000000007FFE0000000000000003FFFFFFFFE00000000000007FFFFFFC000001FFFFFFFFE400000000000000FFFC0000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .mem_init1 = "000000000001FFFFFFFFF00000000000007FFFFFFE000000FFFFFFFFFF20000000000033FFFE0000000000000001FFFFFFFFF80000000000007FFFFFFE000003FFFFFFFFFFF90000000009FFFFFE0000000000000003FFFFFFFFF00000000000007FFFFFFF000001FFFFFFFFFFFFD80000067FFFFFFF0000000000000007FFFFFFFFF8000000000000FFFFFFFF000003FFFFFFFFFFFFFC00001FFFFFFFFE0000000000000003FFFFFFFFF8000000000001FFFFFFFF800003FFFFFFFFFFFFFC00003FFFFFFFFF0000000000000007FFFFFFFFFC000000000001FFFFFFFFC00007FFFFFFFFFFFFFC00007FFFFFFFFF0000000000000007FFFFFFFFFE0000000000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a38 .mem_init0 = "03FFFFFFFFC0000FFFFFFFFFFFFFFC0000FFFFFFFFFF0000000000000007FFFFFFFFFE000000000003FFFFFFFFE0000FFFFFFFFFFFFFFE0000FFFFFFFFFF800000000000000FFFFFFFFFFE000000000003FFFFFFFFC0001FFFFFFFFFFFFFFF0001FFFFFFFFFFC00000000000001FFFFFFFFFFF800000000007FFFFFFFFE0000FFFFFFFFFFFFFFE0000FFFFFFFFFF800000000000000FFFFFFFFFFF800000000007FFFFFFFFE0001FFFFFFFFFFFFFFF0001FFFFFFFFFFE00000000000001FFFFFFFFFFF80000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF8001FFFFFFFFFFC00000000000001FFFFFFFFFFFE0000000003FFFFFFFFFF8003FFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: M10K_X49_Y18_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a62 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a62_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_first_bit_number = 6;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_first_bit_number = 6;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a62 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y27_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a46 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a46_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_first_bit_number = 6;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_first_bit_number = 6;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .mem_init3 = "00007FFFFFF80007F0000FFFFFFFFE000000000003FFFFFFFFFFFFFFFFF8FEFFFFFFFE00000000000000FFFFFFF8000380001FFFFFFFFC000000000001FFFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000001FFFFFFFC000180001FFFFFFFFC000000000001FFFFFFFFFFFFFFFFF8FFFFFFFFFF00000000000001FFFFFFFC000000001FFFFFFFF00000000000007FFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000003FFFFFFF8000000003FFFFFFFF00000000000007FFFFFFFFFFFFFFFF8FFFFFFFFFF00000000000001FFFFFFF8000000003FFFFFFFE00000000000003FFFFFFFFFFFFFFFF8FFFFFFFFFF00000000000003FFFFFFFC000000001FFFFFFFE000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .mem_init2 = "00000000003FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000003FFFFFFFC000000001FFFFFFFC00000000000003FFFFFFFFFFFFFFFF8FFFFFFFFFFC0000000000007FFFFFFFC000000003FFFFFFFC00000000000001FFFFFFFFFFFFFFFF8FFFFFFFFFFC000000000000FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000000FFFFFFFFE000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000001FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFF000000000001FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF8FFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .mem_init1 = "FFFFFFE000000000003FFFFFFFFC000000003FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFF000000000001FFFFFFFFE000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFF000000000003FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFF800000000003FFFFFFFFE000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFFC00000000007FFFFFFFFE00000000FFFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFFC0000000000FFFFFFFFFC000000007FFFFFFC0000000000000001FFFFFFFFFFFFFFF8FFFFFFFFFFFE0000000000FFFFFFFFFC0000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a46 .mem_init0 = "00007FFFFFFC0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFFC0000000001FFFFFFFFF8000000003FFFFFFE0000000000000003FFFFFFFFC00000000000001FFFFF0000000001FFFFFFFFE0000000000FFFFFFC0000000000000001FFFFFFFFC00000000000001FFFFE0000000003FFFFFFFFC0000000000FFFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF0000000001FFFFFFFFC00000000007FFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF0000000003FFFFFFFF800000000007FFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF8000000003FFFFFFFF000000000003FFFFF80000000000000000FFFF";
// synopsys translate_on

// Location: M10K_X58_Y24_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a54 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a54_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_first_bit_number = 6;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_first_bit_number = 6;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6037FFFFFFFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFA0002FFFFFFFFFFFFFFFFFFFFFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFF7FFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFC01FFFFFFC00000000000000007FFFFF1FFFFFFFF8FFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFF808FFFFFFE0000000000000000FFFFFF03FFFFFFF8FFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFFC7C7FFFFFE0000000000000001FFFFFF83FFFFFFC07FFFFFFFFFE00000001FFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a54 .mem_init0 = "FFFFFFFFFFFCF87FFFFFF0000000000000001FFFFFF807FFFFFC07FFFFFFFFF0000000007FFFFFFFFFFFFFFFFFF8F8FFFFFFE0000000000000003FFFFFF807FFFFF00FFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF8FCFFFFFFF0000000000000001FFFFFF000FFFF800FFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF8FCFFFFFFF0000000000000003FFFFFF000FFFF800FFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFF8FCFFFFFFF8000000000000003FFFFFF8001FFC001FFFFFFFFF00000000000FFFFFFFFFFFFFFFFFF8FCFFFFFFFC000000000000007FFFFFF8001FFC000FFFFFFFFE000000000003FFFFFFFFFFFFFFFFF8FC7FFFFFFC0000000000";
// synopsys translate_on

// Location: LABCELL_X48_Y27_N30
cyclonev_lcell_comb \Selector1~1 (
// Equation(s):
// \Selector1~1_combout  = ( \memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \memory2|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  
// & ((\memory2|altsyncram_component|auto_generated|ram_block1a46~portbdataout ))) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory2|altsyncram_component|auto_generated|ram_block1a62~portbdataout )) ) ) ) # ( 
// !\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \memory2|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// (\memory2|altsyncram_component|auto_generated|ram_block1a38~portbdataout ) ) ) ) # ( \memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\memory2|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory2|altsyncram_component|auto_generated|ram_block1a46~portbdataout ))) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\memory2|altsyncram_component|auto_generated|ram_block1a62~portbdataout )) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\memory2|altsyncram_component|auto_generated|ram_block1a54~portbdataout  & ( 
// (\memory2|altsyncram_component|auto_generated|ram_block1a38~portbdataout  & !\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|ram_block1a38~portbdataout ),
	.datab(!\memory2|altsyncram_component|auto_generated|ram_block1a62~portbdataout ),
	.datac(!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\memory2|altsyncram_component|auto_generated|ram_block1a46~portbdataout ),
	.datae(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\memory2|altsyncram_component|auto_generated|ram_block1a54~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~1 .extended_lut = "off";
defparam \Selector1~1 .lut_mask = 64'h505003F35F5F03F3;
defparam \Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y23_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a14 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a14_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_first_bit_number = 6;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_first_bit_number = 6;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a14 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y18_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a30 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a30_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_first_bit_number = 6;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_first_bit_number = 6;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .mem_init3 = "03FFFFFFFFFFF00000000000003FFFFFFFFFFFF0000000003FFFFFFFFFF8003FFFFFFFFFFFFFFFC007FFFFFFFFFFF00000000000003FFFFFFFFFFFF0000000007FFFFFFFFFFC007FFFFFFFFFFFFFFF8003FFFFFFFFFFF8000000000000FFFFFFFFFFFFF800000000FFFFFFFFFFFC00FFFFFFFFFFFFFFFFC007FFFFFFFFFFF8000000000000FFFFFFFFFFFFFC00000001FFFFFFFFFFFE00FFFFFFFFFFFFFFFFE007FFFFFFFFFFF8000000000000FFFFFFFFFFFFFF00000007FFFFFFFFFFFC01FFFFFFFFFFFFFFFFC00FFFFFFFFFFFFE000000000003FFFFFFFFFFFFFF0000000FFFFFFFFFFFFE00FFFFFFFFFFFFFFFFE01FFFFFFFFFFFFF000000000003FFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .mem_init2 = "FFFFFFFFE000000FFFFFFFFFFFFE01FFFFFFFFFFFFFFFFE01FFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFE000003FFFFFFFFFFFFF01FFFFFFFFFFFFFFFFF03FFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFFFA0002FFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFFFF4017FFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFEFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .mem_init1 = "FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFA000002FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF80000BFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD0005FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC71FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a30 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y23_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a22 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a22_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_first_bit_number = 6;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_first_bit_number = 6;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a22 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y20_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a6 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a6_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_first_bit_number = 6;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_first_bit_number = 6;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a6 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y24_N39
cyclonev_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = ( \memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \memory2|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (\memory2|altsyncram_component|auto_generated|ram_block1a14~portbdataout )) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory2|altsyncram_component|auto_generated|ram_block1a30~portbdataout ))) ) ) ) # ( 
// !\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \memory2|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// (\memory2|altsyncram_component|auto_generated|ram_block1a22~portbdataout ) ) ) ) # ( \memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\memory2|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory2|altsyncram_component|auto_generated|ram_block1a14~portbdataout )) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\memory2|altsyncram_component|auto_generated|ram_block1a30~portbdataout ))) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\memory2|altsyncram_component|auto_generated|ram_block1a6~portbdataout  & ( 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \memory2|altsyncram_component|auto_generated|ram_block1a22~portbdataout ) ) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|ram_block1a14~portbdataout ),
	.datab(!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory2|altsyncram_component|auto_generated|ram_block1a30~portbdataout ),
	.datad(!\memory2|altsyncram_component|auto_generated|ram_block1a22~portbdataout ),
	.datae(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\memory2|altsyncram_component|auto_generated|ram_block1a6~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~0 .extended_lut = "off";
defparam \Selector1~0 .lut_mask = 64'h00334747CCFF4747;
defparam \Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y17_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a70 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a70_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_first_bit_number = 6;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_first_bit_number = 6;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a70 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N9
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|mux3|l3_w6_n1_mux_dataout~0 (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|mux3|l3_w6_n1_mux_dataout~0_combout  = ( !\memory2|altsyncram_component|auto_generated|out_address_reg_b [2] & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \memory2|altsyncram_component|auto_generated|ram_block1a70~portbdataout )) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(gnd),
	.datac(!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\memory2|altsyncram_component|auto_generated|ram_block1a70~portbdataout ),
	.datae(gnd),
	.dataf(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|mux3|l3_w6_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w6_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w6_n1_mux_dataout~0 .lut_mask = 64'h00A000A000000000;
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w6_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N36
cyclonev_lcell_comb \Selector1~2 (
// Equation(s):
// \Selector1~2_combout  = ( \data_to_vga_pipe[4]~1_combout  & ( \memory2|altsyncram_component|auto_generated|mux3|l3_w6_n1_mux_dataout~0_combout  & ( (!\data_to_vga_pipe[4]~0_combout  & ((\Selector1~0_combout ))) # (\data_to_vga_pipe[4]~0_combout  & 
// (\Selector1~1_combout )) ) ) ) # ( !\data_to_vga_pipe[4]~1_combout  & ( \memory2|altsyncram_component|auto_generated|mux3|l3_w6_n1_mux_dataout~0_combout  & ( (\memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ) # 
// (\data_to_vga_pipe[4]~0_combout ) ) ) ) # ( \data_to_vga_pipe[4]~1_combout  & ( !\memory2|altsyncram_component|auto_generated|mux3|l3_w6_n1_mux_dataout~0_combout  & ( (!\data_to_vga_pipe[4]~0_combout  & ((\Selector1~0_combout ))) # 
// (\data_to_vga_pipe[4]~0_combout  & (\Selector1~1_combout )) ) ) ) # ( !\data_to_vga_pipe[4]~1_combout  & ( !\memory2|altsyncram_component|auto_generated|mux3|l3_w6_n1_mux_dataout~0_combout  & ( (!\data_to_vga_pipe[4]~0_combout  & 
// \memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ) ) ) )

	.dataa(!\data_to_vga_pipe[4]~0_combout ),
	.datab(!\memory1|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ),
	.datac(!\Selector1~1_combout ),
	.datad(!\Selector1~0_combout ),
	.datae(!\data_to_vga_pipe[4]~1_combout ),
	.dataf(!\memory2|altsyncram_component|auto_generated|mux3|l3_w6_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector1~2 .extended_lut = "off";
defparam \Selector1~2 .lut_mask = 64'h222205AF777705AF;
defparam \Selector1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y27_N37
dffeas \data_to_vga_pipe[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector1~2_combout ),
	.asdata(\memory3|altsyncram_component|auto_generated|mux3|l4_w6_n0_mux_dataout~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inside_box~q ),
	.sload(\vga_mem_select.MEM3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_to_vga_pipe[6]),
	.prn(vcc));
// synopsys translate_off
defparam \data_to_vga_pipe[6] .is_wysiwyg = "true";
defparam \data_to_vga_pipe[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N10
dffeas \vga_out|red_reg[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(data_to_vga_pipe[6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|red_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|red_reg[6] .is_wysiwyg = "true";
defparam \vga_out|red_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y12_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "0000FFFFFFF80007E0001FFFFFFFFE000000000003FFFFFFFFFFFFFFFFF8FFFFFFFFFC00000000000000FFFFFFF80001C0001FFFFFFFFC000000000001FFFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000000FFFFFFF8000000001FFFFFFFF8000000000000FFFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000001FFFFFFF8000000001FFFFFFFF8000000000000FFFFFFFFFFFFFFFFF8FFFFFFFFFF00000000000001FFFFFFFC000000001FFFFFFFF00000000000007FFFFFFFFFFFFFFFF8FFFFFFFFFF00000000000003FFFFFFFC000000001FFFFFFFF00000000000007FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000003FFFFFFFC000000003FFFFFFFE000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000003FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000007FFFFFFFC000000003FFFFFFFE00000000000001FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000007FFFFFFFC000000003FFFFFFFC00000000000001FFFFFFFFFFFFFFFF8FFFFFFFFFFC0000000000007FFFFFFFC000000003FFFFFFFC00000000000001FFFFFFFFFFFFFFFF8FFFFFFFFFFC000000000000FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000000FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000001FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFF000000000001FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFF000000000003FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFF800000000003FFFFFFFFE000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFF800000000007FFFFFFFFE000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFF800000000007FFFFFFFFE000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFFC00000000007FFFFFFFFC000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFFC0000000000FFFFFFFFF80000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00003FFFFFFE0000000000000001FFFFFFFFFFFFFFF8FFFFFFFFFFFE0000000000FFFFFFFFF0000000001FFFFFFC0000000000000001FFFFFFFFFFFFFFF8FFFFFFFFFFFE0000000001FFFFFFFFF0000000001FFFFFFC0000000000000001FFFFFFFF800000000000000FFFFF0000000001FFFFFFFFE0000000000FFFFFFC0000000000000001FFFFFFFF800000000000000FFFFF0000000003FFFFFFFFC00000000007FFFFFC0000000000000001FFFFFFFF800000000000000FFFFF8000000003FFFFFFFF800000000003FFFFFC0000000000000001FFFFFFFF800000000000000FFFFF8000000007FFFFFFFF000000000001FFFFFC0000000000000001FFFF";
// synopsys translate_on

// Location: M10K_X26_Y14_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFE7FFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFC00FFFFFFC0000000000000000FFFFFF0FFFFFFFFC7FFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFFC70FFFFFFC0000000000000000FFFFFF07FFFFFFF07FFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFF8F8FFFFFFE0000000000000000FFFFFF01FFFFFFE0FFFFFFFFFFC00000001FFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "FFFFFFFFFFF8FCFFFFFFE0000000000000001FFFFFF00FFFFFF80FFFFFFFFFF800000000FFFFFFFFFFFFFFFFFFF8FC7FFFFFF0000000000000001FFFFFF003FFFFE00FFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFF8FC7FFFFFF0000000000000003FFFFFF801FFFFC00FFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFF8FC7FFFFFF8000000000000003FFFFFF8007FFF000FFFFFFFFF80000000000FFFFFFFFFFFFFFFFFF8FC7FFFFFF8000000000000007FFFFFF8003FFE000FFFFFFFFF800000000007FFFFFFFFFFFFFFFFF8FC7FFFFFF8000000000000007FFFFFF8000FF8001FFFFFFFFF000000000007FFFFFFFFFFFFFFFFF8FCFFFFFFFC0000000000";
// synopsys translate_on

// Location: M10K_X38_Y11_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y14_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "FFFF800000000000000FFFFF8000000007FFFFFFFE000000000001FFFFFC0000000000000001FFFFFFFF800000000000000FFFFFC000000007FFFFFFFC000000000000FFFFFC0000000000000001FFFFFFFFC00000000000000FFFFFC00000000FFFFFFFFC0000000000007FFFFC0000000000000001FFFFFFFFC00000000000001FFFFFE00000000FFFFFFFF80000000000003FFFFC0000000000000001FFFFFFFFC00000000000001FFFFFE00000001FFFFFFFF00000000000001FFFFC0000000000000001FFFFFFFFC00000000000001FFFFFF00000001FFFFFFFE00000000000001FFFFC0000000000000001FFFFFFFFC00000000000001FFFFFF0000000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "3FFFFFFFC00000000000000FFFFC0000000000000001FFFFFFFFC00000000000001FFFFFF80000003FFFFFFF8000000000000007FFFC0000000000000001FFFFFFFFE00000000000001FFFFFF80000007FFFFFFF0000000000000003FFFC0000000000000001FFFFFFFFE00000000000003FFFFFF80000007FFFFFFF0000000000000001FFFC0000000000000001FFFFFFFFE00000000000003FFFFFFC0000007FFFFFFE0000000000000001FFFC0000000000000001FFFFFFFFE00000000000003FFFFFFC000000FFFFFFFF0000000000000000FFFC0000000000000001FFFFFFFFF00000000000003FFFFFFE000000FFFFFFFFF8000000000000007FFE0000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "000000000003FFFFFFFFF00000000000007FFFFFFE000001FFFFFFFFFFC000000000000FFFFE0000000000000003FFFFFFFFF00000000000007FFFFFFF000001FFFFFFFFFFFE0000000007FFFFFE0000000000000003FFFFFFFFF8000000000000FFFFFFFF000003FFFFFFFFFFFFE0000001FFFFFFFE0000000000000003FFFFFFFFF8000000000000FFFFFFFF800003FFFFFFFFFFFFF800003FFFFFFFFF0000000000000007FFFFFFFFFC000000000000FFFFFFFF800007FFFFFFFFFFFFFC00007FFFFFFFFF0000000000000007FFFFFFFFFC000000000001FFFFFFFF800007FFFFFFFFFFFFFC00007FFFFFFFFF0000000000000007FFFFFFFFFC0000000000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "01FFFFFFFFC00007FFFFFFFFFFFFFE00007FFFFFFFFF800000000000000FFFFFFFFFFE000000000003FFFFFFFFC0000FFFFFFFFFFFFFFE0000FFFFFFFFFF800000000000000FFFFFFFFFFF000000000007FFFFFFFFE0000FFFFFFFFFFFFFFE0000FFFFFFFFFF800000000000000FFFFFFFFFFF000000000007FFFFFFFFE0001FFFFFFFFFFFFFFF0001FFFFFFFFFFC00000000000001FFFFFFFFFFF80000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF0001FFFFFFFFFFC00000000000001FFFFFFFFFFFC0000000001FFFFFFFFFF0003FFFFFFFFFFFFFFF0003FFFFFFFFFFE00000000000003FFFFFFFFFFFC0000000001FFFFFFFFFF0003FFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N12
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout  = ( \memory3|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( \memory3|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((\memory3|altsyncram_component|auto_generated|ram_block1a55~portbdataout )))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\memory3|altsyncram_component|auto_generated|ram_block1a47~portbdataout )) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( \memory3|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((\memory3|altsyncram_component|auto_generated|ram_block1a55~portbdataout )))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a47~portbdataout ))) ) ) ) # ( \memory3|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\memory3|altsyncram_component|auto_generated|ram_block1a55~portbdataout )))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\memory3|altsyncram_component|auto_generated|ram_block1a47~portbdataout )) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|ram_block1a63~portbdataout  & ( !\memory3|altsyncram_component|auto_generated|ram_block1a39~portbdataout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\memory3|altsyncram_component|auto_generated|ram_block1a55~portbdataout )))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a47~portbdataout ))) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\memory3|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.datad(!\memory3|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datae(!\memory3|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.dataf(!\memory3|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .lut_mask = 64'h042615378CAE9DBF;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y6_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y13_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "03FFFFFFFFFFE00000000000003FFFFFFFFFFFE0000000003FFFFFFFFFF8007FFFFFFFFFFFFFFF8003FFFFFFFFFFF00000000000007FFFFFFFFFFFF0000000007FFFFFFFFFF8007FFFFFFFFFFFFFFFC007FFFFFFFFFFF00000000000007FFFFFFFFFFFF800000000FFFFFFFFFFFC007FFFFFFFFFFFFFFFC007FFFFFFFFFFF8000000000000FFFFFFFFFFFFFC00000001FFFFFFFFFFFC00FFFFFFFFFFFFFFFFC00FFFFFFFFFFFFC000000000001FFFFFFFFFFFFFE00000003FFFFFFFFFFFE00FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFC000000000001FFFFFFFFFFFFFF80000007FFFFFFFFFFFE01FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFE000000000003FFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "FFFFFFFFC000001FFFFFFFFFFFFF01FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFF000007FFFFFFFFFFFFF03FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFF800000000FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFCFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y21_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y9_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N42
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  = ( \memory3|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( \memory3|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]) # ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory3|altsyncram_component|auto_generated|ram_block1a23~portbdataout )) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory3|altsyncram_component|auto_generated|ram_block1a31~portbdataout )))) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( 
// \memory3|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\memory3|altsyncram_component|auto_generated|ram_block1a23~portbdataout ))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \memory3|altsyncram_component|auto_generated|ram_block1a31~portbdataout )))) ) ) ) # ( \memory3|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( !\memory3|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory3|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\memory3|altsyncram_component|auto_generated|ram_block1a31~portbdataout )))) ) ) ) # ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a15~portbdataout  & ( !\memory3|altsyncram_component|auto_generated|ram_block1a7~portbdataout  & ( (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory3|altsyncram_component|auto_generated|ram_block1a23~portbdataout )) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\memory3|altsyncram_component|auto_generated|ram_block1a31~portbdataout ))))) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\memory3|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datac(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\memory3|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.datae(!\memory3|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.dataf(!\memory3|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .lut_mask = 64'h02075257A2A7F2F7;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y20_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({vcc}),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N36
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout  = ( \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( \memory3|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & ( 
// ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout )))) # 
// (\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( \memory3|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & 
// ( ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & (\memory3|altsyncram_component|auto_generated|out_address_reg_b [2] & \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ))) # 
// (\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ) ) ) ) # ( \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( !\memory3|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & 
// ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// !\memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout  & ( !\memory3|altsyncram_component|auto_generated|ram_block1a71~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [2] & \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.datac(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datad(!\memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~1_combout ),
	.datae(!\memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~0_combout ),
	.dataf(!\memory3|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .lut_mask = 64'h000AA0AA333BB3BB;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y22_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a7 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a7_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_first_bit_number = 7;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_first_bit_number = 7;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a7 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y23_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a15 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a15_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_first_bit_number = 7;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_first_bit_number = 7;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a15 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y23_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a31 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a31_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_first_bit_number = 7;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_first_bit_number = 7;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .mem_init3 = "03FFFFFFFFFFE00000000000003FFFFFFFFFFFE0000000003FFFFFFFFFF8007FFFFFFFFFFFFFFF8003FFFFFFFFFFF00000000000007FFFFFFFFFFFF0000000007FFFFFFFFFF8007FFFFFFFFFFFFFFFC007FFFFFFFFFFF00000000000007FFFFFFFFFFFF800000000FFFFFFFFFFFC007FFFFFFFFFFFFFFFC007FFFFFFFFFFF8000000000000FFFFFFFFFFFFFC00000001FFFFFFFFFFFC00FFFFFFFFFFFFFFFFC00FFFFFFFFFFFFC000000000001FFFFFFFFFFFFFE00000003FFFFFFFFFFFE00FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFC000000000001FFFFFFFFFFFFFF80000007FFFFFFFFFFFE01FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFE000000000003FFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .mem_init2 = "FFFFFFFFC000001FFFFFFFFFFFFF01FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFF000007FFFFFFFFFFFFF03FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF80000000000FFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFF800000000FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFCFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .mem_init1 = "FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFE00000003FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a31 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y26_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a23 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a23_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_first_bit_number = 7;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_first_bit_number = 7;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a23 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N0
cyclonev_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = ( \memory2|altsyncram_component|auto_generated|ram_block1a31~portbdataout  & ( \memory2|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory2|altsyncram_component|auto_generated|ram_block1a7~portbdataout )) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a15~portbdataout )))) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|ram_block1a31~portbdataout  & ( \memory2|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a7~portbdataout )) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a15~portbdataout ))))) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( \memory2|altsyncram_component|auto_generated|ram_block1a31~portbdataout  & ( !\memory2|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a7~portbdataout )) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a15~portbdataout ))))) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (((\memory2|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|ram_block1a31~portbdataout  & ( !\memory2|altsyncram_component|auto_generated|ram_block1a23~portbdataout  & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a7~portbdataout )) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a15~portbdataout ))))) ) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|ram_block1a7~portbdataout ),
	.datab(!\memory2|altsyncram_component|auto_generated|ram_block1a15~portbdataout ),
	.datac(!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\memory2|altsyncram_component|auto_generated|ram_block1a31~portbdataout ),
	.dataf(!\memory2|altsyncram_component|auto_generated|ram_block1a23~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~0 .extended_lut = "off";
defparam \Selector0~0 .lut_mask = 64'h5030503F5F305F3F;
defparam \Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y26_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a39 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a39_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_first_bit_number = 7;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_first_bit_number = 7;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .mem_init3 = "FFFF800000000000000FFFFF8000000007FFFFFFFE000000000001FFFFFC0000000000000001FFFFFFFF800000000000000FFFFFC000000007FFFFFFFC000000000000FFFFFC0000000000000001FFFFFFFFC00000000000000FFFFFC00000000FFFFFFFFC0000000000007FFFFC0000000000000001FFFFFFFFC00000000000001FFFFFE00000000FFFFFFFF80000000000003FFFFC0000000000000001FFFFFFFFC00000000000001FFFFFE00000001FFFFFFFF00000000000001FFFFC0000000000000001FFFFFFFFC00000000000001FFFFFF00000001FFFFFFFE00000000000001FFFFC0000000000000001FFFFFFFFC00000000000001FFFFFF0000000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .mem_init2 = "3FFFFFFFC00000000000000FFFFC0000000000000001FFFFFFFFC00000000000001FFFFFF80000003FFFFFFF8000000000000007FFFC0000000000000001FFFFFFFFE00000000000001FFFFFF80000007FFFFFFF0000000000000003FFFC0000000000000001FFFFFFFFE00000000000003FFFFFF80000007FFFFFFF0000000000000001FFFC0000000000000001FFFFFFFFE00000000000003FFFFFFC0000007FFFFFFE0000000000000001FFFC0000000000000001FFFFFFFFE00000000000003FFFFFFC000000FFFFFFFF0000000000000000FFFC0000000000000001FFFFFFFFF00000000000003FFFFFFE000000FFFFFFFFF8000000000000007FFE0000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .mem_init1 = "000000000003FFFFFFFFF00000000000007FFFFFFE000001FFFFFFFFFFC000000000000FFFFE0000000000000003FFFFFFFFF00000000000007FFFFFFF000001FFFFFFFFFFFE0000000007FFFFFE0000000000000003FFFFFFFFF8000000000000FFFFFFFF000003FFFFFFFFFFFFE0000001FFFFFFFE0000000000000003FFFFFFFFF8000000000000FFFFFFFF800003FFFFFFFFFFFFF800003FFFFFFFFF0000000000000007FFFFFFFFFC000000000000FFFFFFFF800007FFFFFFFFFFFFFC00007FFFFFFFFF0000000000000007FFFFFFFFFC000000000001FFFFFFFF800007FFFFFFFFFFFFFC00007FFFFFFFFF0000000000000007FFFFFFFFFC0000000000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a39 .mem_init0 = "01FFFFFFFFC00007FFFFFFFFFFFFFE00007FFFFFFFFF800000000000000FFFFFFFFFFE000000000003FFFFFFFFC0000FFFFFFFFFFFFFFE0000FFFFFFFFFF800000000000000FFFFFFFFFFF000000000007FFFFFFFFE0000FFFFFFFFFFFFFFE0000FFFFFFFFFF800000000000000FFFFFFFFFFF000000000007FFFFFFFFE0001FFFFFFFFFFFFFFF0001FFFFFFFFFFC00000000000001FFFFFFFFFFF80000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF0001FFFFFFFFFFC00000000000001FFFFFFFFFFFC0000000001FFFFFFFFFF0003FFFFFFFFFFFFFFF0003FFFFFFFFFFE00000000000003FFFFFFFFFFFC0000000001FFFFFFFFFF0003FFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: M10K_X41_Y21_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a63 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a63_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_first_bit_number = 7;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_first_bit_number = 7;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a63 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y24_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a47 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a47_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_first_bit_number = 7;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_first_bit_number = 7;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .mem_init3 = "0000FFFFFFF80007E0001FFFFFFFFE000000000003FFFFFFFFFFFFFFFFF8FFFFFFFFFC00000000000000FFFFFFF80001C0001FFFFFFFFC000000000001FFFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000000FFFFFFF8000000001FFFFFFFF8000000000000FFFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000001FFFFFFF8000000001FFFFFFFF8000000000000FFFFFFFFFFFFFFFFF8FFFFFFFFFF00000000000001FFFFFFFC000000001FFFFFFFF00000000000007FFFFFFFFFFFFFFFF8FFFFFFFFFF00000000000003FFFFFFFC000000001FFFFFFFF00000000000007FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000003FFFFFFFC000000003FFFFFFFE000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .mem_init2 = "00000000003FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000007FFFFFFFC000000003FFFFFFFE00000000000001FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000007FFFFFFFC000000003FFFFFFFC00000000000001FFFFFFFFFFFFFFFF8FFFFFFFFFFC0000000000007FFFFFFFC000000003FFFFFFFC00000000000001FFFFFFFFFFFFFFFF8FFFFFFFFFFC000000000000FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000000FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000001FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .mem_init1 = "FFFFFFF000000000001FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFF000000000003FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFF800000000003FFFFFFFFE000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFF800000000007FFFFFFFFE000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFF800000000007FFFFFFFFE000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFFC00000000007FFFFFFFFC000000007FFFFFFE0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFFC0000000000FFFFFFFFF80000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a47 .mem_init0 = "00003FFFFFFE0000000000000001FFFFFFFFFFFFFFF8FFFFFFFFFFFE0000000000FFFFFFFFF0000000001FFFFFFC0000000000000001FFFFFFFFFFFFFFF8FFFFFFFFFFFE0000000001FFFFFFFFF0000000001FFFFFFC0000000000000001FFFFFFFF800000000000000FFFFF0000000001FFFFFFFFE0000000000FFFFFFC0000000000000001FFFFFFFF800000000000000FFFFF0000000003FFFFFFFFC00000000007FFFFFC0000000000000001FFFFFFFF800000000000000FFFFF8000000003FFFFFFFF800000000003FFFFFC0000000000000001FFFFFFFF800000000000000FFFFF8000000007FFFFFFFF000000000001FFFFFC0000000000000001FFFF";
// synopsys translate_on

// Location: M10K_X58_Y27_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a55 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a55_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_first_bit_number = 7;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_first_bit_number = 7;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800FFFFFFFFFFFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFC0001FFFFFFFFFFFFFFFFFFFFFE01FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFE7FFFFFFFFFFE000003FFFFFFFFFFFFFFFFFFFFC00FFFFFFC0000000000000000FFFFFF0FFFFFFFFC7FFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFFC70FFFFFFC0000000000000000FFFFFF07FFFFFFF07FFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFF8F8FFFFFFE0000000000000000FFFFFF01FFFFFFE0FFFFFFFFFFC00000001FFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a55 .mem_init0 = "FFFFFFFFFFF8FCFFFFFFE0000000000000001FFFFFF00FFFFFF80FFFFFFFFFF800000000FFFFFFFFFFFFFFFFFFF8FC7FFFFFF0000000000000001FFFFFF003FFFFE00FFFFFFFFFF0000000007FFFFFFFFFFFFFFFFFF8FC7FFFFFF0000000000000003FFFFFF801FFFFC00FFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFF8FC7FFFFFF8000000000000003FFFFFF8007FFF000FFFFFFFFF80000000000FFFFFFFFFFFFFFFFFF8FC7FFFFFF8000000000000007FFFFFF8003FFE000FFFFFFFFF800000000007FFFFFFFFFFFFFFFFF8FC7FFFFFF8000000000000007FFFFFF8000FF8001FFFFFFFFF000000000007FFFFFFFFFFFFFFFFF8FCFFFFFFFC0000000000";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N6
cyclonev_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = ( \memory2|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( \memory2|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\memory2|altsyncram_component|auto_generated|ram_block1a39~portbdataout )) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]))) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((\memory2|altsyncram_component|auto_generated|ram_block1a63~portbdataout )))) ) ) ) # ( 
// !\memory2|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( \memory2|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a39~portbdataout ))) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((\memory2|altsyncram_component|auto_generated|ram_block1a63~portbdataout )))) ) ) ) # ( \memory2|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( 
// !\memory2|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\memory2|altsyncram_component|auto_generated|ram_block1a39~portbdataout )) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]))) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\memory2|altsyncram_component|auto_generated|ram_block1a63~portbdataout )))) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|ram_block1a47~portbdataout  & ( !\memory2|altsyncram_component|auto_generated|ram_block1a55~portbdataout  & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a39~portbdataout ))) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a63~portbdataout )))) ) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\memory2|altsyncram_component|auto_generated|ram_block1a39~portbdataout ),
	.datad(!\memory2|altsyncram_component|auto_generated|ram_block1a63~portbdataout ),
	.datae(!\memory2|altsyncram_component|auto_generated|ram_block1a47~portbdataout ),
	.dataf(!\memory2|altsyncram_component|auto_generated|ram_block1a55~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~1 .extended_lut = "off";
defparam \Selector0~1 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \Selector0~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y25_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a71 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a71_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_first_bit_number = 7;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_first_bit_number = 7;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a71 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: FF_X40_Y27_N26
dffeas \memory2|altsyncram_component|auto_generated|out_address_reg_b[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\memory2|altsyncram_component|auto_generated|address_reg_b [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\memory2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.prn(vcc));
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|out_address_reg_b[1] .is_wysiwyg = "true";
defparam \memory2|altsyncram_component|auto_generated|out_address_reg_b[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N36
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|mux3|l3_w7_n1_mux_dataout~0 (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|mux3|l3_w7_n1_mux_dataout~0_combout  = ( !\memory2|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & \memory2|altsyncram_component|auto_generated|ram_block1a71~portbdataout )) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\memory2|altsyncram_component|auto_generated|ram_block1a71~portbdataout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|mux3|l3_w7_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w7_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w7_n1_mux_dataout~0 .lut_mask = 64'h0808080800000000;
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w7_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N0
cyclonev_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = ( \memory2|altsyncram_component|auto_generated|mux3|l3_w7_n1_mux_dataout~0_combout  & ( \data_to_vga_pipe[4]~0_combout  & ( (!\data_to_vga_pipe[4]~1_combout ) # (\Selector0~1_combout ) ) ) ) # ( 
// !\memory2|altsyncram_component|auto_generated|mux3|l3_w7_n1_mux_dataout~0_combout  & ( \data_to_vga_pipe[4]~0_combout  & ( (\Selector0~1_combout  & \data_to_vga_pipe[4]~1_combout ) ) ) ) # ( 
// \memory2|altsyncram_component|auto_generated|mux3|l3_w7_n1_mux_dataout~0_combout  & ( !\data_to_vga_pipe[4]~0_combout  & ( (!\data_to_vga_pipe[4]~1_combout  & ((\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ))) # 
// (\data_to_vga_pipe[4]~1_combout  & (\Selector0~0_combout )) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|mux3|l3_w7_n1_mux_dataout~0_combout  & ( !\data_to_vga_pipe[4]~0_combout  & ( (!\data_to_vga_pipe[4]~1_combout  & 
// ((\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ))) # (\data_to_vga_pipe[4]~1_combout  & (\Selector0~0_combout )) ) ) )

	.dataa(!\Selector0~0_combout ),
	.datab(!\Selector0~1_combout ),
	.datac(!\memory1|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~3_combout ),
	.datad(!\data_to_vga_pipe[4]~1_combout ),
	.datae(!\memory2|altsyncram_component|auto_generated|mux3|l3_w7_n1_mux_dataout~0_combout ),
	.dataf(!\data_to_vga_pipe[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector0~2 .extended_lut = "off";
defparam \Selector0~2 .lut_mask = 64'h0F550F550033FF33;
defparam \Selector0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N1
dffeas \data_to_vga_pipe[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector0~2_combout ),
	.asdata(\memory3|altsyncram_component|auto_generated|mux3|l4_w7_n0_mux_dataout~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inside_box~q ),
	.sload(\vga_mem_select.MEM3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_to_vga_pipe[7]),
	.prn(vcc));
// synopsys translate_off
defparam \data_to_vga_pipe[7] .is_wysiwyg = "true";
defparam \data_to_vga_pipe[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N16
dffeas \vga_out|red_reg[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(data_to_vga_pipe[7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|red_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|red_reg[7] .is_wysiwyg = "true";
defparam \vga_out|red_reg[7] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y15_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "01FFFFFFFFFF840000000000004FFFFFFFFFFF940000000067FFFFFFFFF8013FFFFFFFFFFFFFFF8005FFFFFFFFFFE0000000000003BFFFFFFFFFFFB8000000023FFFFFFFFFF000FFFFFFFFFFFFFFFF800BFFFFFFFFFFF8000000000002FFFFFFFFFFFFDC00000000DFFFFFFFFFF9027FFFFFFFFFFFFFFF800FFFFFFFFFFFF8000000000000FFFFFFFFFFFFFA00000000BFFFFFFFFFF4007FFFFFFFFFFFFFFFE005FFFFFFFFFFE8000000000001FFFFFFFFFFFFFC20000031FFFFFFFFFFF5013FFFFFFFFFFFFFFFD01FFFFFFFFFFFF6000000000001FFFFFFFFFFFFFFC000001FFFFFFFFFFFF801DFFFFFFFFFFFFFFFD01BFFFFFFFFFFF90000000000057FFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "FFFFFFFFF400003FFFFFFFFFFFFF40FFFFFFFFFFFFFFFFE0BFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFD8800837FFFFFFFFFFFE81FFFFFFFFFFFFFFFFE03FFFFFFFFFFFFF900000000047FFFFFFFFFFFFFFF000017FFFFFFFFFFFFF05FFFFFFFFFFFFFFFFE81FFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFEF047BFFFFFFFFFFFFF46FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFD00000000157FFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFF43FFFFFFFFFFFFFFFFF13FFFFFFFFFFFFFF3000000063FFFFFFFFFFFFFFFFFFD6FFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFEC7FFFFFFFFFFFFFDE800000017FFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFA7FF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFD60000006BFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFE400000177FFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFDA0000255FFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED80A41FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8601CEFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFCE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y10_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y17_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y7_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N42
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout  = ( \memory3|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( \memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\memory3|altsyncram_component|auto_generated|ram_block1a24~portbdataout ) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( 
// \memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (\memory3|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & \memory3|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( 
// \memory3|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( !\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory3|altsyncram_component|auto_generated|ram_block1a0~portbdataout )) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory3|altsyncram_component|auto_generated|ram_block1a8~portbdataout ))) ) ) ) # ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a16~portbdataout  & ( !\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory3|altsyncram_component|auto_generated|ram_block1a0~portbdataout )) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory3|altsyncram_component|auto_generated|ram_block1a8~portbdataout ))) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datab(!\memory3|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\memory3|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datae(!\memory3|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.dataf(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .lut_mask = 64'h303F303F0505F5F5;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y13_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y17_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "FFFFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFFFFFFFFFFD6AFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFC2BBFFFFFFFFFFFFFFFFFFFFFF8B7FFFFFFFFFFFFFFFFFFFFFFBFFFFFB7FFFFFFFBFFFFFFFFFFE7280016FFFFFFFFFFFFFFFFFFFFE00FFFFFFA00000000000000017FFFFF5BFFFFFFFE3FFFFFFFFFEC840188FFFFFFFFFFFFFFFFFFFFB04FFFFFFFFFFFFFFFFFFFFFFF7FFFFE14FFFFFFDCFFFFFFFFFFBE40001A6FFFFFFFFFFFFFFFFFFF83D7FFFFF800000000000000017FFFFF81FFFFFFF47FFFFFFFFFD0000000D7FFFFFFFFFFFFFFFFFF871FFFFFFF0000000000000000FFFFFE10DFFFFE96FFFFFFFFFDE40000010BFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "FFFFFFFFFFF0ECFFFFFF80000000000000003FFFFFF80FFFFFF417FFFFFFFFFC000000007FFFFFFFFFFFFFFFFFF9FC7FFFFFF0000000000000000FFFFFF821FFFFE917FFFFFFFFA200000002DFFFFFFFFFFFFFFFFFF07A7FFFFFE8000000000000003FFFFFF008DFFF8807FFFFFFFFD0000000010FFFFFFFFFFFFFFFFFF9FE7FFFFFF0000000000000007FFFFFF8003FFE800FFFFFFFFF80000000009BFFFFFFFFFFFFFFFFF87E7FFFFFF000000000000000FFFFFFF8025BFF001FFFFFFFFD800000000025FFFFFFFFFFFFFFFFF87C7FFFFFE8000000000000009FFFFFF4000DB8001FFFFFFFFA40000000000EFFFFFFFFFFFFFFFFF87CFFFFFFFA0000000000";
// synopsys translate_on

// Location: M10K_X38_Y7_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "FFFFC00000000000000FFFFFC000000023FFFFFFFE000000000004BFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF800000002FFFFFFFF8800000000001FFFFF80000000000000000FFFFFFFF800000000000000FFFFFC000000017FFFFFFED0000000000027FFFFC0000000000000000FFFFFFFF800000000000000FFFFFF800000013FFFFFFF400000000000077FFF80000000000000000FFFFFFFFC00000000000001FFFFFD00000000FFFFFFFFA00000000000027FFFC0000000000000001FFFFFFFFC00000000000001FFFFFFC0000003FFFFFFFC40000000000003BFFFC0000000000000000FFFFFFFFA00000000000001FFFFFE0000000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "1FFFFFFEE000000000000035FFF80000000000000000FFFFFFFFE00000000000002FFFFFF00000005FFFFFFF900000000000006FFFF80000000000000002FFFFFFFFC00000000000001FFFFFF40000013FFFFFFFA0000000000000007FFA0000000000000003FFFFFFFFD00000000000003FFFFFF80000007FFFFFFA400000000000000AFFF80000000000000000FFFFFFFFD00000000000005FFFFFF8000002DFFFFFFF0000000000000006BFFA0000000000000000FFFFFFFFD00000000000003FFFFFFE0000007FFFFFFAB000000000000010FFFE0000000000000003FFFFFFFFE40000000000013FFFFFFE0000007FFFFFFBD1840000000000063FFE0000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "000000000001FFFFFFFFE8000000000000BFFFFFF900000AFFFFFFFFFEE8200000000110FFFF0000000000000005FFFFFFFFF0000000000000FFFFFFFE000001FFFFFFFFFFF542000000E77FFFFD0000000000000001FFFFFFFFF8000000000002FFFFFFFC800003FFFFFFFFFFFFC200005EEF9FFFFE0000000000000015FFFFFFFFFC0000000000017FFFFFFD800015FFFFFFFFFFFFF8000047FFFFFFFE4000000000000017FFFFFFFFFC000000000001FFFFFFFF400016FFFFFFFFFFFFE800007BFFFFFFFE000000000000001BFFFFFFFFFC000000000002FFFFFFFFC0000FFFFFFFFFFFFFFA80007FFFFFFFFF8000000000000007FFFFFFFFFC8000000000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "007FFFFFFEE0000FFFFFFFFFFFFFFE8000FFFFFFFFFF800000000000000FFFFFFFFFFD000000000003FFFFFFFF880017FFFFFFFFFFFFFE0001FFFFFFFFFF8000000000000007FFFFFFFFFE000000000007FFFFFFFFC0000BFFFFFFFFFFFFFF00017FFFFFFFFF4000000000000017FFFFFFFFFFA0000000000BFFFFFFFFF4000FFFFFFFFFFFFFFE0003BFFFFFFFFFA00000000000002BFFFFFFFFFF800000000007FFFFFFFFE4002FFFFFFFFFFFFFFF0002FFFFFFFFFFE00000000000003FFFFFFFFFFEA0000000000FFFFFFFFFEC0017FFFFFFFFFFFFFF8003FFFFFFFFFFD00000000000003FFFFFFFFFFFC00000000027FFFFFFFFD8007FFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: M10K_X26_Y13_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y12_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00005FFFFFF8004EC3001FFFFFFFFF6000000000177FFFFFFFFFFFFFFFF87EBFFFFFF800000000000000FFFFFFF0000780000FFFFFFFEC000000000002FFFFFFFFFFFFFFFFF87BFFFFFFF600000000000000FFFFFFFC000080001FFFFFFFE90000000000013FFFFFFFFFFFFFFFF87FFFFFFFFE00000000000006FFFFFFF8000260000FFFFFFFD40000000000017FFFFFFFFFFFFFFFF87FFFFFFFFE800000000000027FFFFFF8000100001FFFFFFFD8000000000000FFFFFFFFFFFFFFFFF87FFFFFFFFE80000000000007FFFFFFFC000000001FFFFFFFE00000000000012FFFFFFFFFFFFFFFF87FFFFFFFFD00000000000001FFFFFFFA000000003FFFFFFFF000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "0000000001FFFFFFFFFFFFFFFFF87FFFFFFFFF80000000000007FFFFFFF8000000005FFFFFFFC00000000000003FFFFFFFFFFFFFFFF87FFFFFFFFFC0000000000007FFFFFFFC000000001FFFFFFF800000000000002FFFFFFFFFFFFFFFF87FFFFFFFFFE0000000000027FFFFFFFE000000001FFFFFFE800000000000001BFFFFFFFFFFFFFFF87FFFFFFFFFC0000000000037FFFFFFFC000000007FFFFFFEC00000000000000BFFFFFFFFFFFFFFF87FFFFFFFFFD000000000001BFFFFFFFC000000003FFFFFFFC000000000000037FFFFFFFFFFFFFFF87FFFFFFFFFD000000000000FFFFFFFFE000000003FFFFFFF0000000000000007FFFFFFFFFFFFFFF87FFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "FFFFFFF800000000003FFFFFFFFC000000003FFFFFFE0000000000000003FFFFFFFFFFFFFFF87FFFFFFFFFF8000000000037FFFFFFFE00000000FFFFFFFEC00000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFF000000000003FFFFFFFFC000000003FFFFFFF0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFF800000000007FFFFFFFFC00000000FFFFFFFD0000000000000003FFFFFFFFFFFFFFF9FFFFFFFFFFF800000000007FFFFFFFFD000000007FFFFFFF0000000000000003FFFFFFFFFFFFFFF9FFFFFFFFFFFA00000000027FFFFFFFF8800000003FFFFFFD0000000000000001FFFFFFFFFFFFFFF87FFFFFFFFFFA00000000007FFFFFFFF00000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00011FFFFFFE8000000000000001FFFFFFFFFFFFFFF5FFFFFFFFFFFC0000000000FFFFFFFFEA000000008FFFFFFE0000000000000003FFFFFFFF8000001140000037FFFE0000000005FFFFFFFFA0000000007BFFFFF80000000000000003FFFFFFFFC00000010000000FFFFF00000000017FFFFFFFC00000000067FFFFFA0000000000000000FFFFFFFFC00000080000000FFFFF0000000003FFFFFFFF800000000027FFFFFC0000000000000000FFFFFFFFC00000000000001FFFFD0000000001FFFFFFFD0000000000137FFFFA0000000000000001FFFFFFFF800000000000001FFFFF0000000003FFFFFFFF000000000008FFFFFA0000000000000000FFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N18
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  = ( \memory3|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & ( \memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory3|altsyncram_component|auto_generated|ram_block1a48~portbdataout )) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\memory3|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & ( \memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory3|altsyncram_component|auto_generated|ram_block1a48~portbdataout )) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\memory3|altsyncram_component|auto_generated|ram_block1a56~portbdataout ))) ) ) ) # ( \memory3|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & ( !\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\memory3|altsyncram_component|auto_generated|ram_block1a32~portbdataout ) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|ram_block1a40~portbdataout  & ( 
// !\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (\memory3|altsyncram_component|auto_generated|ram_block1a32~portbdataout  & !\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datab(!\memory3|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datac(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\memory3|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datae(!\memory3|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.dataf(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .lut_mask = 64'h30303F3F505F505F;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N24
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout  = ( \memory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((\memory3|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout )) ) ) ) # ( 
// !\memory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\memory3|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout )) # (\memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\memory3|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// \memory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( (\memory3|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & 
// \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\memory3|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout )) # 
// (\memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\memory3|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & 
// \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout )))) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~0_combout ),
	.datac(!\memory3|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datad(!\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.datae(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .lut_mask = 64'h222F000F222FAAAF;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y32_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a0 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a0 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y28_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a8 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a8_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_first_bit_number = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_first_bit_number = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a8 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y28_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a16 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a16_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_first_bit_number = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_first_bit_number = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a16 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y36_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a24 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a24_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_first_bit_number = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_first_bit_number = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .mem_init3 = "01FFFFFFFFFF840000000000004FFFFFFFFFFF940000000067FFFFFFFFF8013FFFFFFFFFFFFFFF8005FFFFFFFFFFE0000000000003BFFFFFFFFFFFB8000000023FFFFFFFFFF000FFFFFFFFFFFFFFFF800BFFFFFFFFFFF8000000000002FFFFFFFFFFFFDC00000000DFFFFFFFFFF9027FFFFFFFFFFFFFFF800FFFFFFFFFFFF8000000000000FFFFFFFFFFFFFA00000000BFFFFFFFFFF4007FFFFFFFFFFFFFFFE005FFFFFFFFFFE8000000000001FFFFFFFFFFFFFC20000031FFFFFFFFFFF5013FFFFFFFFFFFFFFFD01FFFFFFFFFFFF6000000000001FFFFFFFFFFFFFFC000001FFFFFFFFFFFF801DFFFFFFFFFFFFFFFD01BFFFFFFFFFFF90000000000057FFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .mem_init2 = "FFFFFFFFF400003FFFFFFFFFFFFF40FFFFFFFFFFFFFFFFE0BFFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFD8800837FFFFFFFFFFFE81FFFFFFFFFFFFFFFFE03FFFFFFFFFFFFF900000000047FFFFFFFFFFFFFFF000017FFFFFFFFFFFFF05FFFFFFFFFFFFFFFFE81FFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFEF047BFFFFFFFFFFFFF46FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFD00000000157FFFFFFFFFFFFFFFFC1BFFFFFFFFFFFFFFF43FFFFFFFFFFFFFFFFF13FFFFFFFFFFFFFF3000000063FFFFFFFFFFFFFFFFFFD6FFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFEC7FFFFFFFFFFFFFDE800000017FFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFA7FF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .mem_init1 = "FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFD60000006BFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFE400000177FFFFFFFFFFFFFFFFFF4FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFDA0000255FFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED80A41FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB8601CEFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFCE2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a24 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y28_N3
cyclonev_lcell_comb \Selector7~0 (
// Equation(s):
// \Selector7~0_combout  = ( \memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \memory2|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( 
// (\memory2|altsyncram_component|auto_generated|ram_block1a16~portbdataout ) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// \memory2|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a0~portbdataout )) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a8~portbdataout ))) ) ) ) # ( \memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// !\memory2|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & \memory2|altsyncram_component|auto_generated|ram_block1a16~portbdataout ) ) ) ) # ( 
// !\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\memory2|altsyncram_component|auto_generated|ram_block1a24~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory2|altsyncram_component|auto_generated|ram_block1a0~portbdataout )) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a8~portbdataout ))) ) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\memory2|altsyncram_component|auto_generated|ram_block1a0~portbdataout ),
	.datac(!\memory2|altsyncram_component|auto_generated|ram_block1a8~portbdataout ),
	.datad(!\memory2|altsyncram_component|auto_generated|ram_block1a16~portbdataout ),
	.datae(!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\memory2|altsyncram_component|auto_generated|ram_block1a24~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~0 .extended_lut = "off";
defparam \Selector7~0 .lut_mask = 64'h272700AA272755FF;
defparam \Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y30_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a32 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a32_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_first_bit_number = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_first_bit_number = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .mem_init3 = "FFFFC00000000000000FFFFFC000000023FFFFFFFE000000000004BFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF800000002FFFFFFFF8800000000001FFFFF80000000000000000FFFFFFFF800000000000000FFFFFC000000017FFFFFFED0000000000027FFFFC0000000000000000FFFFFFFF800000000000000FFFFFF800000013FFFFFFF400000000000077FFF80000000000000000FFFFFFFFC00000000000001FFFFFD00000000FFFFFFFFA00000000000027FFFC0000000000000001FFFFFFFFC00000000000001FFFFFFC0000003FFFFFFFC40000000000003BFFFC0000000000000000FFFFFFFFA00000000000001FFFFFE0000000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .mem_init2 = "1FFFFFFEE000000000000035FFF80000000000000000FFFFFFFFE00000000000002FFFFFF00000005FFFFFFF900000000000006FFFF80000000000000002FFFFFFFFC00000000000001FFFFFF40000013FFFFFFFA0000000000000007FFA0000000000000003FFFFFFFFD00000000000003FFFFFF80000007FFFFFFA400000000000000AFFF80000000000000000FFFFFFFFD00000000000005FFFFFF8000002DFFFFFFF0000000000000006BFFA0000000000000000FFFFFFFFD00000000000003FFFFFFE0000007FFFFFFAB000000000000010FFFE0000000000000003FFFFFFFFE40000000000013FFFFFFE0000007FFFFFFBD1840000000000063FFE0000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .mem_init1 = "000000000001FFFFFFFFE8000000000000BFFFFFF900000AFFFFFFFFFEE8200000000110FFFF0000000000000005FFFFFFFFF0000000000000FFFFFFFE000001FFFFFFFFFFF542000000E77FFFFD0000000000000001FFFFFFFFF8000000000002FFFFFFFC800003FFFFFFFFFFFFC200005EEF9FFFFE0000000000000015FFFFFFFFFC0000000000017FFFFFFD800015FFFFFFFFFFFFF8000047FFFFFFFE4000000000000017FFFFFFFFFC000000000001FFFFFFFF400016FFFFFFFFFFFFE800007BFFFFFFFE000000000000001BFFFFFFFFFC000000000002FFFFFFFFC0000FFFFFFFFFFFFFFA80007FFFFFFFFF8000000000000007FFFFFFFFFC8000000000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a32 .mem_init0 = "007FFFFFFEE0000FFFFFFFFFFFFFFE8000FFFFFFFFFF800000000000000FFFFFFFFFFD000000000003FFFFFFFF880017FFFFFFFFFFFFFE0001FFFFFFFFFF8000000000000007FFFFFFFFFE000000000007FFFFFFFFC0000BFFFFFFFFFFFFFF00017FFFFFFFFF4000000000000017FFFFFFFFFFA0000000000BFFFFFFFFF4000FFFFFFFFFFFFFFE0003BFFFFFFFFFA00000000000002BFFFFFFFFFF800000000007FFFFFFFFE4002FFFFFFFFFFFFFFF0002FFFFFFFFFFE00000000000003FFFFFFFFFFEA0000000000FFFFFFFFFEC0017FFFFFFFFFFFFFF8003FFFFFFFFFFD00000000000003FFFFFFFFFFFC00000000027FFFFFFFFD8007FFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: M10K_X41_Y37_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a40 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a40_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_first_bit_number = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_first_bit_number = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .mem_init3 = "00005FFFFFF8004EC3001FFFFFFFFF6000000000177FFFFFFFFFFFFFFFF87EBFFFFFF800000000000000FFFFFFF0000780000FFFFFFFEC000000000002FFFFFFFFFFFFFFFFF87BFFFFFFF600000000000000FFFFFFFC000080001FFFFFFFE90000000000013FFFFFFFFFFFFFFFF87FFFFFFFFE00000000000006FFFFFFF8000260000FFFFFFFD40000000000017FFFFFFFFFFFFFFFF87FFFFFFFFE800000000000027FFFFFF8000100001FFFFFFFD8000000000000FFFFFFFFFFFFFFFFF87FFFFFFFFE80000000000007FFFFFFFC000000001FFFFFFFE00000000000012FFFFFFFFFFFFFFFF87FFFFFFFFD00000000000001FFFFFFFA000000003FFFFFFFF000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .mem_init2 = "0000000001FFFFFFFFFFFFFFFFF87FFFFFFFFF80000000000007FFFFFFF8000000005FFFFFFFC00000000000003FFFFFFFFFFFFFFFF87FFFFFFFFFC0000000000007FFFFFFFC000000001FFFFFFF800000000000002FFFFFFFFFFFFFFFF87FFFFFFFFFE0000000000027FFFFFFFE000000001FFFFFFE800000000000001BFFFFFFFFFFFFFFF87FFFFFFFFFC0000000000037FFFFFFFC000000007FFFFFFEC00000000000000BFFFFFFFFFFFFFFF87FFFFFFFFFD000000000001BFFFFFFFC000000003FFFFFFFC000000000000037FFFFFFFFFFFFFFF87FFFFFFFFFD000000000000FFFFFFFFE000000003FFFFFFF0000000000000007FFFFFFFFFFFFFFF87FFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .mem_init1 = "FFFFFFF800000000003FFFFFFFFC000000003FFFFFFE0000000000000003FFFFFFFFFFFFFFF87FFFFFFFFFF8000000000037FFFFFFFE00000000FFFFFFFEC00000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFF000000000003FFFFFFFFC000000003FFFFFFF0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFF800000000007FFFFFFFFC00000000FFFFFFFD0000000000000003FFFFFFFFFFFFFFF9FFFFFFFFFFF800000000007FFFFFFFFD000000007FFFFFFF0000000000000003FFFFFFFFFFFFFFF9FFFFFFFFFFFA00000000027FFFFFFFF8800000003FFFFFFD0000000000000001FFFFFFFFFFFFFFF87FFFFFFFFFFA00000000007FFFFFFFF00000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a40 .mem_init0 = "00011FFFFFFE8000000000000001FFFFFFFFFFFFFFF5FFFFFFFFFFFC0000000000FFFFFFFFEA000000008FFFFFFE0000000000000003FFFFFFFF8000001140000037FFFE0000000005FFFFFFFFA0000000007BFFFFF80000000000000003FFFFFFFFC00000010000000FFFFF00000000017FFFFFFFC00000000067FFFFFA0000000000000000FFFFFFFFC00000080000000FFFFF0000000003FFFFFFFF800000000027FFFFFC0000000000000000FFFFFFFFC00000000000001FFFFD0000000001FFFFFFFD0000000000137FFFFA0000000000000001FFFFFFFF800000000000001FFFFF0000000003FFFFFFFF000000000008FFFFFA0000000000000000FFFF";
// synopsys translate_on

// Location: M10K_X49_Y31_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a48 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a48_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_first_bit_number = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_first_bit_number = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDBFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .mem_init1 = "FFFFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFFFFFFFFFFD6AFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFC2BBFFFFFFFFFFFFFFFFFFFFFF8B7FFFFFFFFFFFFFFFFFFFFFFBFFFFFB7FFFFFFFBFFFFFFFFFFE7280016FFFFFFFFFFFFFFFFFFFFE00FFFFFFA00000000000000017FFFFF5BFFFFFFFE3FFFFFFFFFEC840188FFFFFFFFFFFFFFFFFFFFB04FFFFFFFFFFFFFFFFFFFFFFF7FFFFE14FFFFFFDCFFFFFFFFFFBE40001A6FFFFFFFFFFFFFFFFFFF83D7FFFFF800000000000000017FFFFF81FFFFFFF47FFFFFFFFFD0000000D7FFFFFFFFFFFFFFFFFF871FFFFFFF0000000000000000FFFFFE10DFFFFE96FFFFFFFFFDE40000010BFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a48 .mem_init0 = "FFFFFFFFFFF0ECFFFFFF80000000000000003FFFFFF80FFFFFF417FFFFFFFFFC000000007FFFFFFFFFFFFFFFFFF9FC7FFFFFF0000000000000000FFFFFF821FFFFE917FFFFFFFFA200000002DFFFFFFFFFFFFFFFFFF07A7FFFFFE8000000000000003FFFFFF008DFFF8807FFFFFFFFD0000000010FFFFFFFFFFFFFFFFFF9FE7FFFFFF0000000000000007FFFFFF8003FFE800FFFFFFFFF80000000009BFFFFFFFFFFFFFFFFF87E7FFFFFF000000000000000FFFFFFF8025BFF001FFFFFFFFD800000000025FFFFFFFFFFFFFFFFF87C7FFFFFE8000000000000009FFFFFF4000DB8001FFFFFFFFA40000000000EFFFFFFFFFFFFFFFFF87CFFFFFFFA0000000000";
// synopsys translate_on

// Location: M10K_X49_Y38_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a56 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a56_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_first_bit_number = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_first_bit_number = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a56 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X48_Y30_N3
cyclonev_lcell_comb \Selector7~1 (
// Equation(s):
// \Selector7~1_combout  = ( \memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \memory2|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]) 
// # (\memory2|altsyncram_component|auto_generated|ram_block1a48~portbdataout ) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \memory2|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a32~portbdataout )) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\memory2|altsyncram_component|auto_generated|ram_block1a40~portbdataout ))) ) ) ) # ( \memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\memory2|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( 
// (\memory2|altsyncram_component|auto_generated|ram_block1a48~portbdataout  & !\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// !\memory2|altsyncram_component|auto_generated|ram_block1a56~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a32~portbdataout )) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a40~portbdataout ))) ) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|ram_block1a32~portbdataout ),
	.datab(!\memory2|altsyncram_component|auto_generated|ram_block1a40~portbdataout ),
	.datac(!\memory2|altsyncram_component|auto_generated|ram_block1a48~portbdataout ),
	.datad(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\memory2|altsyncram_component|auto_generated|ram_block1a56~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~1 .extended_lut = "off";
defparam \Selector7~1 .lut_mask = 64'h55330F0055330FFF;
defparam \Selector7~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y28_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a64 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a64_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_first_bit_number = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_first_bit_number = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a64 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N42
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|mux3|l3_w0_n1_mux_dataout~0 (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|mux3|l3_w0_n1_mux_dataout~0_combout  = ( \memory2|altsyncram_component|auto_generated|ram_block1a64~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & !\memory2|altsyncram_component|auto_generated|out_address_reg_b [0])) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\memory2|altsyncram_component|auto_generated|ram_block1a64~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|mux3|l3_w0_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w0_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w0_n1_mux_dataout~0 .lut_mask = 64'h0000000080808080;
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w0_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N12
cyclonev_lcell_comb \Selector7~2 (
// Equation(s):
// \Selector7~2_combout  = ( \data_to_vga_pipe[4]~0_combout  & ( \memory2|altsyncram_component|auto_generated|mux3|l3_w0_n1_mux_dataout~0_combout  & ( (!\data_to_vga_pipe[4]~1_combout ) # (\Selector7~1_combout ) ) ) ) # ( !\data_to_vga_pipe[4]~0_combout  & ( 
// \memory2|altsyncram_component|auto_generated|mux3|l3_w0_n1_mux_dataout~0_combout  & ( (!\data_to_vga_pipe[4]~1_combout  & ((\memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ))) # (\data_to_vga_pipe[4]~1_combout  & 
// (\Selector7~0_combout )) ) ) ) # ( \data_to_vga_pipe[4]~0_combout  & ( !\memory2|altsyncram_component|auto_generated|mux3|l3_w0_n1_mux_dataout~0_combout  & ( (\data_to_vga_pipe[4]~1_combout  & \Selector7~1_combout ) ) ) ) # ( 
// !\data_to_vga_pipe[4]~0_combout  & ( !\memory2|altsyncram_component|auto_generated|mux3|l3_w0_n1_mux_dataout~0_combout  & ( (!\data_to_vga_pipe[4]~1_combout  & ((\memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ))) # 
// (\data_to_vga_pipe[4]~1_combout  & (\Selector7~0_combout )) ) ) )

	.dataa(!\data_to_vga_pipe[4]~1_combout ),
	.datab(!\Selector7~0_combout ),
	.datac(!\Selector7~1_combout ),
	.datad(!\memory1|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.datae(!\data_to_vga_pipe[4]~0_combout ),
	.dataf(!\memory2|altsyncram_component|auto_generated|mux3|l3_w0_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector7~2 .extended_lut = "off";
defparam \Selector7~2 .lut_mask = 64'h11BB050511BBAFAF;
defparam \Selector7~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y27_N13
dffeas \data_to_vga_pipe[0] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector7~2_combout ),
	.asdata(\memory3|altsyncram_component|auto_generated|mux3|l4_w0_n0_mux_dataout~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inside_box~q ),
	.sload(\vga_mem_select.MEM3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_to_vga_pipe[0]),
	.prn(vcc));
// synopsys translate_off
defparam \data_to_vga_pipe[0] .is_wysiwyg = "true";
defparam \data_to_vga_pipe[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N21
cyclonev_lcell_comb \vga_out|blue_reg[5]~feeder (
// Equation(s):
// \vga_out|blue_reg[5]~feeder_combout  = data_to_vga_pipe[0]

	.dataa(gnd),
	.datab(!data_to_vga_pipe[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|blue_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|blue_reg[5]~feeder .extended_lut = "off";
defparam \vga_out|blue_reg[5]~feeder .lut_mask = 64'h3333333333333333;
defparam \vga_out|blue_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N23
dffeas \vga_out|blue_reg[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|blue_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|blue_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|blue_reg[5] .is_wysiwyg = "true";
defparam \vga_out|blue_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X38_Y15_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00007FFFFFF00003C8001FFFFFFFFC000000000005FFFFFFFFFFFFFFFFF97C7FFFFFFC000000000000017FFFFFF00001C0003FFFFFFFFA000000000002FFFFFFFFFFFFFFFFF97FFFFFFFFE00000000000000FFFFFFFC0001C0003FFFFFFFF80000000000017FFFFFFFFFFFFFFFF97FFFFFFFFF00000000000002FFFFFFFC000000001FFFFFFFFC0000000000007FFFFFFFFFFFFFFFF97FFFFFFFFF00000000000002FFFFFFFC000000001FFFFFFFF80000000000003FFFFFFFFFFFFFFFF97FFFFFFFFF80000000000007FFFFFFFC000000001FFFFFFFF00000000000007FFFFFFFFFFFFFFFF97FFFFFFFFF00000000000003FFFFFFF8000000001FFFFFFFF000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000001FFFFFFFFFFFFFFFF97FFFFFFFFF40000000000003FFFFFFFE000000003FFFFFFFE00000000000003FFFFFFFFFFFFFFFF97FFFFFFFFFC0000000000007FFFFFFFE000000005FFFFFFF800000000000000FFFFFFFFFFFFFFFF97FFFFFFFFFA000000000000FFFFFFFFC000000007FFFFFFF800000000000000FFFFFFFFFFFFFFFF97FFFFFFFFFA000000000000FFFFFFFFC000000005FFFFFFF800000000000001FFFFFFFFFFFFFFFF97FFFFFFFFFD000000000000FFFFFFFFC000000003FFFFFFF400000000000001FFFFFFFFFFFFFFFF97FFFFFFFFFE000000000001FFFFFFFFC000000003FFFFFFF0000000000000007FFFFFFFFFFFFFFF97FFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFF800000000003FFFFFFFFE000000003FFFFFFF0000000000000007FFFFFFFFFFFFFFF97FFFFFFFFFF800000000007FFFFFFFFC000000003FFFFFFE8000000000000007FFFFFFFFFFFFFFF97FFFFFFFFFF800000000001FFFFFFFFE00000000BFFFFFFF0000000000000003FFFFFFFFFFFFFFF9FFFFFFFFFFF400000000003FFFFFFFFE00000000FFFFFFFF0000000000000001FFFFFFFFFFFFFFF97FFFFFFFFFFC00000000003FFFFFFFFC000000007FFFFFFF0000000000000003FFFFFFFFFFFFFFF97FFFFFFFFFF800000000007FFFFFFFF8000000003FFFFFFC0000000000000001FFFFFFFFFFFFFFF97FFFFFFFFFFE00000000007FFFFFFFF40000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00005FFFFFFE0000000000000003FFFFFFFFFFFFFFF9FFFFFFFFFFFD0000000000FFFFFFFFE8000000001FFFFFFC0000000000000001FFFFFFFFA00000010000003FFFFD0000000001FFFFFFFFE8000000002FFFFFFA0000000000000003FFFFFFFF800000050000001FFFFF0000000001FFFFFFFFC00000000017FFFFFE0000000000000000FFFFFFFF800000000000001FFFFF8000000005FFFFFFFF800000000007FFFFFA0000000000000002FFFFFFFF800000000000000FFFFF0000000003FFFFFFFF800000000003FFFFFA0000000000000002FFFFFFFFC00000000000001FFFFF4000000003FFFFFFFF000000000003FFFFFC0000000000000001FFFF";
// synopsys translate_on

// Location: M10K_X38_Y8_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y15_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "FFFFFFFFFFFFFFFFFFE2BFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFBFFFFFFFFFFFD07F3FFFFFFFFFFFFFFFFFFFFFD8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFB00017FFFFFFFFFFFFFFFFFFFFE00FFFFFFC00000000000000013FFFFF0FFFFFFFFDBFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFFC01FFFFFFCFFFFFFFFFFFFFFFF7FFFFF8FFFFFFFFEFFFFFFFFFFFA000001FFFFFFFFFFFFFFFFFFFFC40FFFFFFC00000000000000017FFFFF05FFFFFFE0FFFFFFFFFFD80000009FFFFFFFFFFFFFFFFFFFCF87FFFFFE0000000000000001FFFFFF01BFFFFFB0FFFFFFFFFE800000003FFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "FFFFFFFFFFFD78FFFFFFD0000000000000002FFFFFF817FFFFFC07FFFFFFFFF8000000017FFFFFFFFFFFFFFFFFF1FAFFFFFFE8000000000000002FFFFFF007FFFFF817FFFFFFFFC0000000004FFFFFFFFFFFFFFFFFF87EFFFFFFF0000000000000003FFFFFF80BFFFFA417FFFFFFFF9000000000BFFFFFFFFFFFFFFFFFF8FCFFFFFFF8000000000000003FFFFFF801FFFE4017FFFFFFFF000000000007FFFFFFFFFFFFFFFFF978FFFFFFF0000000000000003FFFFFFC003FFE000FFFFFFFFF400000000007FFFFFFFFFFFFFFFFF97E7FFFFFFC00000000000000BFFFFFF4003FF0001FFFFFFFFF000000000003FFFFFFFFFFFFFFFFF978FFFFFFFA0000000000";
// synopsys translate_on

// Location: M10K_X49_Y11_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "FFFF800000000000001FFFFFC00000000FFFFFFFFD400000000000FFFFFC0000000000000000FFFFFFFFC00000000000000FFFFFC00000000FFFFFFFFA0000000000007FFFF80000000000000001FFFFFFFF800000000000001FFFFF8000000007FFFFFFFE0000000000003FFFF80000000000000000FFFFFFFF800000000000000FFFFFC00000000FFFFFFFFA0000000000007FFFFC0000000000000001FFFFFFFFC00000000000000FFFFFD00000002FFFFFFFE80000000000001FFFFC0000000000000001FFFFFFFF800000000000001FFFFFE00000002FFFFFFFC00000000000004FFFF80000000000000001FFFFFFFFE00000000000000FFFFFE0000000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "5FFFFFFF8000000000000017FFF80000000000000001FFFFFFFFC00000000000001FFFFFF00000007FFFFFFFC000000000000007FFF80000000000000001FFFFFFFFE00000000000003FFFFFFC0000007FFFFFFE2000000000000017FFFA0000000000000000FFFFFFFFD00000000000003FFFFFFC000000BFFFFFFF8000000000000001FFF80000000000000001FFFFFFFFE00000000000005FFFFFF8000000FFFFFFFC0000000000000003FFFE0000000000000001FFFFFFFFE00000000000005FFFFFF80000007FFFFFFAA0000000000000007FFC0000000000000003FFFFFFFFE00000000000003FFFFFFC000001FFFFFFFFCA00000000000005FFFE0000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "000000000003FFFFFFFFE80000000000003FFFFFFE000000FFFFFFFFFE500000000000E5BFFF0000000000000007FFFFFFFFE80000000000007FFFFFFE000001FFFFFFFFFFE080000000703FFFFE0000000000000001FFFFFFFFF0000000000000FFFFFFFE800001FFFFFFFFFFFF7400000A1FFFFFFE0000000000000005FFFFFFFFF40000000000007FFFFFFF800005FFFFFFFFFFFFFC000073FFFFFFFF0000000000000003FFFFFFFFFC000000000000FFFFFFFF000007FFFFFFFFFFFFF800003FFFFFFFFF0000000000000003FFFFFFFFFA000000000003FFFFFFFFC0000FFFFFFFFFFFFFFA0000FFFFFFFFFE0000000000000007FFFFFFFFFE0000000000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "03FFFFFFFF80000FFFFFFFFFFFFFFC00007FFFFFFFFF8000000000000007FFFFFFFFFF000000000005FFFFFFFF80000FFFFFFFFFFFFFFF0001FFFFFFFFFF400000000000001FFFFFFFFFFF000000000003FFFFFFFFD00007FFFFFFFFFFFFFF00013FFFFFFFFF8000000000000003FFFFFFFFFF000000000003FFFFFFFFC0000FFFFFFFFFFFFFFEC001FFFFFFFFFF800000000000002FFFFFFFFFFF800000000017FFFFFFFFF0003FFFFFFFFFFFFFFF0001FFFFFFFFFFA00000000000002FFFFFFFFFFF80000000000FFFFFFFFFE8001FFFFFFFFFFFFFFF8003FFFFFFFFFFE00000000000007FFFFFFFFFFF40000000002FFFFFFFFFF0005FFFFFFFFFFFFFFF40";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N54
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout  = ( \memory3|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( \memory3|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a41~portbdataout )) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\memory3|altsyncram_component|auto_generated|ram_block1a57~portbdataout )))) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( 
// \memory3|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a41~portbdataout )) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\memory3|altsyncram_component|auto_generated|ram_block1a57~portbdataout ))))) ) ) ) # ( \memory3|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a41~portbdataout )) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\memory3|altsyncram_component|auto_generated|ram_block1a57~portbdataout ))))) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a33~portbdataout  & ( (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\memory3|altsyncram_component|auto_generated|ram_block1a41~portbdataout )) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\memory3|altsyncram_component|auto_generated|ram_block1a57~portbdataout ))))) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datac(!\memory3|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datad(!\memory3|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datae(!\memory3|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.dataf(!\memory3|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .lut_mask = 64'h041526378C9DAEBF;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y16_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y13_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y8_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y14_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "07FFFFFFFFFFC00000000000007FFFFFFFFFFFE0000000005FFFFFFFFFF4003FFFFFFFFFFFFFFF8007FFFFFFFFFFE40000000000003FFFFFFFFFFFE000000000AFFFFFFFFFFC00FFFFFFFFFFFFFFFFC007FFFFFFFFFFF00000000000003FFFFFFFFFFFF9000000055FFFFFFFFFF800FFFFFFFFFFFFFFFFC00FFFFFFFFFFFF80000000000007FFFFFFFFFFFFA00000001FFFFFFFFFFFC00FFFFFFFFFFFFFFFFC007FFFFFFFFFFFE000000000003FFFFFFFFFFFFF500000007FFFFFFFFFFFD007FFFFFFFFFFFFFFFD007FFFFFFFFFFFE800000000002FFFFFFFFFFFFFE0000001FFFFFFFFFFFFD00FFFFFFFFFFFFFFFFD01FFFFFFFFFFFFF000000000005FFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "FFFFFFFFA000002FFFFFFFFFFFFF03FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF80000000000BFFFFFFFFFFFFFF480000BFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF400000000015FFFFFFFFFFFFFFF70003FFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFE83FFFFFFFFFFFFF8000000000BFFFFFFFFFFFFFFFFE8D61FFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFF64000000003FFFFFFFFFFFFFFFFFC83FFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFC7FF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "FFFFFFFFFFFFFFFA7FFFFFFFFFFFFFF800000005FFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE4000000FFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFD000003FFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000FFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFCC030FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF597FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N51
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  = ( \memory3|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( \memory3|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( 
// ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory3|altsyncram_component|auto_generated|ram_block1a1~portbdataout ))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory3|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( 
// \memory3|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// \memory3|altsyncram_component|auto_generated|ram_block1a1~portbdataout )))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\memory3|altsyncram_component|auto_generated|out_address_reg_b [1])) # 
// (\memory3|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))) ) ) ) # ( \memory3|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( !\memory3|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\memory3|altsyncram_component|auto_generated|ram_block1a1~portbdataout ) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory3|altsyncram_component|auto_generated|ram_block1a9~portbdataout  & (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]))) ) ) ) # ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( !\memory3|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory3|altsyncram_component|auto_generated|ram_block1a1~portbdataout ))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory3|altsyncram_component|auto_generated|ram_block1a9~portbdataout )))) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\memory3|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datac(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\memory3|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\memory3|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.dataf(!\memory3|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y11_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N12
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout  = ( \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( \memory3|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( 
// ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout )))) # 
// (\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( \memory3|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & 
// ( ((\memory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ))) # 
// (\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ) ) ) ) # ( \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( !\memory3|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & 
// ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [2]) # (\memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ))) ) ) ) # ( 
// !\memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout  & ( !\memory3|altsyncram_component|auto_generated|ram_block1a65~portbdataout  & ( (\memory3|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout )) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.datac(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~1_combout ),
	.datae(!\memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~0_combout ),
	.dataf(!\memory3|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .lut_mask = 64'h0050A0F03373B3F3;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y25_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a9 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a9_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_first_bit_number = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_first_bit_number = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a9 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y21_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a1 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a1_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_first_bit_number = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_first_bit_number = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a1 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y25_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a17 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a17_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_first_bit_number = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_first_bit_number = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a17 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y19_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a25 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a25_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_first_bit_number = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_first_bit_number = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .mem_init3 = "07FFFFFFFFFFC00000000000007FFFFFFFFFFFE0000000005FFFFFFFFFF4003FFFFFFFFFFFFFFF8007FFFFFFFFFFE40000000000003FFFFFFFFFFFE000000000AFFFFFFFFFFC00FFFFFFFFFFFFFFFFC007FFFFFFFFFFF00000000000003FFFFFFFFFFFF9000000055FFFFFFFFFF800FFFFFFFFFFFFFFFFC00FFFFFFFFFFFF80000000000007FFFFFFFFFFFFA00000001FFFFFFFFFFFC00FFFFFFFFFFFFFFFFC007FFFFFFFFFFFE000000000003FFFFFFFFFFFFF500000007FFFFFFFFFFFD007FFFFFFFFFFFFFFFD007FFFFFFFFFFFE800000000002FFFFFFFFFFFFFE0000001FFFFFFFFFFFFD00FFFFFFFFFFFFFFFFD01FFFFFFFFFFFFF000000000005FFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .mem_init2 = "FFFFFFFFA000002FFFFFFFFFFFFF03FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF80000000000BFFFFFFFFFFFFFF480000BFFFFFFFFFFFFE03FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF400000000015FFFFFFFFFFFFFFF70003FFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFE83FFFFFFFFFFFFF8000000000BFFFFFFFFFFFFFFFFE8D61FFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFF64000000003FFFFFFFFFFFFFFFFFC83FFFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF47FFFFFFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFC7FF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .mem_init1 = "FFFFFFFFFFFFFFFA7FFFFFFFFFFFFFF800000005FFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFE4000000FFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFD000003FFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC40000FFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFCC030FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFF597FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a25 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y25_N36
cyclonev_lcell_comb \Selector6~0 (
// Equation(s):
// \Selector6~0_combout  = ( \memory2|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( \memory2|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\memory2|altsyncram_component|auto_generated|ram_block1a1~portbdataout ))) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( \memory2|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory2|altsyncram_component|auto_generated|ram_block1a1~portbdataout )))) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\memory2|altsyncram_component|auto_generated|ram_block1a9~portbdataout )) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ))) ) ) ) # ( 
// \memory2|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( !\memory2|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\memory2|altsyncram_component|auto_generated|ram_block1a1~portbdataout )) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ))) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory2|altsyncram_component|auto_generated|ram_block1a9~portbdataout ))) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|ram_block1a17~portbdataout  & ( 
// !\memory2|altsyncram_component|auto_generated|ram_block1a25~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\memory2|altsyncram_component|auto_generated|ram_block1a1~portbdataout ))) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a9~portbdataout )))) ) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory2|altsyncram_component|auto_generated|ram_block1a9~portbdataout ),
	.datad(!\memory2|altsyncram_component|auto_generated|ram_block1a1~portbdataout ),
	.datae(!\memory2|altsyncram_component|auto_generated|ram_block1a17~portbdataout ),
	.dataf(!\memory2|altsyncram_component|auto_generated|ram_block1a25~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~0 .extended_lut = "off";
defparam \Selector6~0 .lut_mask = 64'h048C26AE159D37BF;
defparam \Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y24_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a49 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a49_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_first_bit_number = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_first_bit_number = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .mem_init1 = "FFFFFFFFFFFFFFFFFFE2BFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFBFFFFFFFFFFFD07F3FFFFFFFFFFFFFFFFFFFFFD8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF7FFFFFFFFFFFB00017FFFFFFFFFFFFFFFFFFFFE00FFFFFFC00000000000000013FFFFF0FFFFFFFFDBFFFFFFFFFFF800007FFFFFFFFFFFFFFFFFFFFC01FFFFFFCFFFFFFFFFFFFFFFF7FFFFF8FFFFFFFFEFFFFFFFFFFFA000001FFFFFFFFFFFFFFFFFFFFC40FFFFFFC00000000000000017FFFFF05FFFFFFE0FFFFFFFFFFD80000009FFFFFFFFFFFFFFFFFFFCF87FFFFFE0000000000000001FFFFFF01BFFFFFB0FFFFFFFFFE800000003FFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a49 .mem_init0 = "FFFFFFFFFFFD78FFFFFFD0000000000000002FFFFFF817FFFFFC07FFFFFFFFF8000000017FFFFFFFFFFFFFFFFFF1FAFFFFFFE8000000000000002FFFFFF007FFFFF817FFFFFFFFC0000000004FFFFFFFFFFFFFFFFFF87EFFFFFFF0000000000000003FFFFFF80BFFFFA417FFFFFFFF9000000000BFFFFFFFFFFFFFFFFFF8FCFFFFFFF8000000000000003FFFFFF801FFFE4017FFFFFFFF000000000007FFFFFFFFFFFFFFFFF978FFFFFFF0000000000000003FFFFFFC003FFE000FFFFFFFFF400000000007FFFFFFFFFFFFFFFFF97E7FFFFFFC00000000000000BFFFFFF4003FF0001FFFFFFFFF000000000003FFFFFFFFFFFFFFFFF978FFFFFFFA0000000000";
// synopsys translate_on

// Location: M10K_X38_Y22_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a41 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a41_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_first_bit_number = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_first_bit_number = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .mem_init3 = "00007FFFFFF00003C8001FFFFFFFFC000000000005FFFFFFFFFFFFFFFFF97C7FFFFFFC000000000000017FFFFFF00001C0003FFFFFFFFA000000000002FFFFFFFFFFFFFFFFF97FFFFFFFFE00000000000000FFFFFFFC0001C0003FFFFFFFF80000000000017FFFFFFFFFFFFFFFF97FFFFFFFFF00000000000002FFFFFFFC000000001FFFFFFFFC0000000000007FFFFFFFFFFFFFFFF97FFFFFFFFF00000000000002FFFFFFFC000000001FFFFFFFF80000000000003FFFFFFFFFFFFFFFF97FFFFFFFFF80000000000007FFFFFFFC000000001FFFFFFFF00000000000007FFFFFFFFFFFFFFFF97FFFFFFFFF00000000000003FFFFFFF8000000001FFFFFFFF000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .mem_init2 = "00000000001FFFFFFFFFFFFFFFF97FFFFFFFFF40000000000003FFFFFFFE000000003FFFFFFFE00000000000003FFFFFFFFFFFFFFFF97FFFFFFFFFC0000000000007FFFFFFFE000000005FFFFFFF800000000000000FFFFFFFFFFFFFFFF97FFFFFFFFFA000000000000FFFFFFFFC000000007FFFFFFF800000000000000FFFFFFFFFFFFFFFF97FFFFFFFFFA000000000000FFFFFFFFC000000005FFFFFFF800000000000001FFFFFFFFFFFFFFFF97FFFFFFFFFD000000000000FFFFFFFFC000000003FFFFFFF400000000000001FFFFFFFFFFFFFFFF97FFFFFFFFFE000000000001FFFFFFFFC000000003FFFFFFF0000000000000007FFFFFFFFFFFFFFF97FFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .mem_init1 = "FFFFFFF800000000003FFFFFFFFE000000003FFFFFFF0000000000000007FFFFFFFFFFFFFFF97FFFFFFFFFF800000000007FFFFFFFFC000000003FFFFFFE8000000000000007FFFFFFFFFFFFFFF97FFFFFFFFFF800000000001FFFFFFFFE00000000BFFFFFFF0000000000000003FFFFFFFFFFFFFFF9FFFFFFFFFFF400000000003FFFFFFFFE00000000FFFFFFFF0000000000000001FFFFFFFFFFFFFFF97FFFFFFFFFFC00000000003FFFFFFFFC000000007FFFFFFF0000000000000003FFFFFFFFFFFFFFF97FFFFFFFFFF800000000007FFFFFFFF8000000003FFFFFFC0000000000000001FFFFFFFFFFFFFFF97FFFFFFFFFFE00000000007FFFFFFFF40000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a41 .mem_init0 = "00005FFFFFFE0000000000000003FFFFFFFFFFFFFFF9FFFFFFFFFFFD0000000000FFFFFFFFE8000000001FFFFFFC0000000000000001FFFFFFFFA00000010000003FFFFD0000000001FFFFFFFFE8000000002FFFFFFA0000000000000003FFFFFFFF800000050000001FFFFF0000000001FFFFFFFFC00000000017FFFFFE0000000000000000FFFFFFFF800000000000001FFFFF8000000005FFFFFFFF800000000007FFFFFA0000000000000002FFFFFFFF800000000000000FFFFF0000000003FFFFFFFF800000000003FFFFFA0000000000000002FFFFFFFFC00000000000001FFFFF4000000003FFFFFFFF000000000003FFFFFC0000000000000001FFFF";
// synopsys translate_on

// Location: M10K_X49_Y24_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a33 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a33_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_first_bit_number = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_first_bit_number = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .mem_init3 = "FFFF800000000000001FFFFFC00000000FFFFFFFFD400000000000FFFFFC0000000000000000FFFFFFFFC00000000000000FFFFFC00000000FFFFFFFFA0000000000007FFFF80000000000000001FFFFFFFF800000000000001FFFFF8000000007FFFFFFFE0000000000003FFFF80000000000000000FFFFFFFF800000000000000FFFFFC00000000FFFFFFFFA0000000000007FFFFC0000000000000001FFFFFFFFC00000000000000FFFFFD00000002FFFFFFFE80000000000001FFFFC0000000000000001FFFFFFFF800000000000001FFFFFE00000002FFFFFFFC00000000000004FFFF80000000000000001FFFFFFFFE00000000000000FFFFFE0000000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .mem_init2 = "5FFFFFFF8000000000000017FFF80000000000000001FFFFFFFFC00000000000001FFFFFF00000007FFFFFFFC000000000000007FFF80000000000000001FFFFFFFFE00000000000003FFFFFFC0000007FFFFFFE2000000000000017FFFA0000000000000000FFFFFFFFD00000000000003FFFFFFC000000BFFFFFFF8000000000000001FFF80000000000000001FFFFFFFFE00000000000005FFFFFF8000000FFFFFFFC0000000000000003FFFE0000000000000001FFFFFFFFE00000000000005FFFFFF80000007FFFFFFAA0000000000000007FFC0000000000000003FFFFFFFFE00000000000003FFFFFFC000001FFFFFFFFCA00000000000005FFFE0000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .mem_init1 = "000000000003FFFFFFFFE80000000000003FFFFFFE000000FFFFFFFFFE500000000000E5BFFF0000000000000007FFFFFFFFE80000000000007FFFFFFE000001FFFFFFFFFFE080000000703FFFFE0000000000000001FFFFFFFFF0000000000000FFFFFFFE800001FFFFFFFFFFFF7400000A1FFFFFFE0000000000000005FFFFFFFFF40000000000007FFFFFFF800005FFFFFFFFFFFFFC000073FFFFFFFF0000000000000003FFFFFFFFFC000000000000FFFFFFFF000007FFFFFFFFFFFFF800003FFFFFFFFF0000000000000003FFFFFFFFFA000000000003FFFFFFFFC0000FFFFFFFFFFFFFFA0000FFFFFFFFFE0000000000000007FFFFFFFFFE0000000000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a33 .mem_init0 = "03FFFFFFFF80000FFFFFFFFFFFFFFC00007FFFFFFFFF8000000000000007FFFFFFFFFF000000000005FFFFFFFF80000FFFFFFFFFFFFFFF0001FFFFFFFFFF400000000000001FFFFFFFFFFF000000000003FFFFFFFFD00007FFFFFFFFFFFFFF00013FFFFFFFFF8000000000000003FFFFFFFFFF000000000003FFFFFFFFC0000FFFFFFFFFFFFFFEC001FFFFFFFFFF800000000000002FFFFFFFFFFF800000000017FFFFFFFFF0003FFFFFFFFFFFFFFF0001FFFFFFFFFFA00000000000002FFFFFFFFFFF80000000000FFFFFFFFFE8001FFFFFFFFFFFFFFF8003FFFFFFFFFFE00000000000007FFFFFFFFFFF40000000002FFFFFFFFFF0005FFFFFFFFFFFFFFF40";
// synopsys translate_on

// Location: M10K_X49_Y20_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a57 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a57_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_first_bit_number = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_first_bit_number = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a57 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y24_N33
cyclonev_lcell_comb \Selector6~1 (
// Equation(s):
// \Selector6~1_combout  = ( \memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \memory2|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & ( (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]) 
// # (\memory2|altsyncram_component|auto_generated|ram_block1a49~portbdataout ) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \memory2|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a33~portbdataout ))) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory2|altsyncram_component|auto_generated|ram_block1a41~portbdataout )) ) ) ) # ( \memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\memory2|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & ( 
// (\memory2|altsyncram_component|auto_generated|ram_block1a49~portbdataout  & !\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( 
// !\memory2|altsyncram_component|auto_generated|ram_block1a57~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a33~portbdataout ))) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a41~portbdataout )) ) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|ram_block1a49~portbdataout ),
	.datab(!\memory2|altsyncram_component|auto_generated|ram_block1a41~portbdataout ),
	.datac(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\memory2|altsyncram_component|auto_generated|ram_block1a33~portbdataout ),
	.datae(!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\memory2|altsyncram_component|auto_generated|ram_block1a57~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~1 .extended_lut = "off";
defparam \Selector6~1 .lut_mask = 64'h03F3505003F35F5F;
defparam \Selector6~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y19_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a65 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a65_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_first_bit_number = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_first_bit_number = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a65 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N39
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|mux3|l3_w1_n1_mux_dataout~0 (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|mux3|l3_w1_n1_mux_dataout~0_combout  = ( !\memory2|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & \memory2|altsyncram_component|auto_generated|ram_block1a65~portbdataout )) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(gnd),
	.datad(!\memory2|altsyncram_component|auto_generated|ram_block1a65~portbdataout ),
	.datae(gnd),
	.dataf(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|mux3|l3_w1_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w1_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w1_n1_mux_dataout~0 .lut_mask = 64'h0088008800000000;
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w1_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N6
cyclonev_lcell_comb \Selector6~2 (
// Equation(s):
// \Selector6~2_combout  = ( \Selector6~1_combout  & ( \memory2|altsyncram_component|auto_generated|mux3|l3_w1_n1_mux_dataout~0_combout  & ( ((!\data_to_vga_pipe[4]~1_combout  & 
// ((\memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ))) # (\data_to_vga_pipe[4]~1_combout  & (\Selector6~0_combout ))) # (\data_to_vga_pipe[4]~0_combout ) ) ) ) # ( !\Selector6~1_combout  & ( 
// \memory2|altsyncram_component|auto_generated|mux3|l3_w1_n1_mux_dataout~0_combout  & ( (!\data_to_vga_pipe[4]~0_combout  & ((!\data_to_vga_pipe[4]~1_combout  & ((\memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ))) # 
// (\data_to_vga_pipe[4]~1_combout  & (\Selector6~0_combout )))) # (\data_to_vga_pipe[4]~0_combout  & (((!\data_to_vga_pipe[4]~1_combout )))) ) ) ) # ( \Selector6~1_combout  & ( 
// !\memory2|altsyncram_component|auto_generated|mux3|l3_w1_n1_mux_dataout~0_combout  & ( (!\data_to_vga_pipe[4]~0_combout  & ((!\data_to_vga_pipe[4]~1_combout  & ((\memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ))) # 
// (\data_to_vga_pipe[4]~1_combout  & (\Selector6~0_combout )))) # (\data_to_vga_pipe[4]~0_combout  & (((\data_to_vga_pipe[4]~1_combout )))) ) ) ) # ( !\Selector6~1_combout  & ( 
// !\memory2|altsyncram_component|auto_generated|mux3|l3_w1_n1_mux_dataout~0_combout  & ( (!\data_to_vga_pipe[4]~0_combout  & ((!\data_to_vga_pipe[4]~1_combout  & ((\memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ))) # 
// (\data_to_vga_pipe[4]~1_combout  & (\Selector6~0_combout )))) ) ) )

	.dataa(!\Selector6~0_combout ),
	.datab(!\data_to_vga_pipe[4]~0_combout ),
	.datac(!\memory1|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.datad(!\data_to_vga_pipe[4]~1_combout ),
	.datae(!\Selector6~1_combout ),
	.dataf(!\memory2|altsyncram_component|auto_generated|mux3|l3_w1_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector6~2 .extended_lut = "off";
defparam \Selector6~2 .lut_mask = 64'h0C440C773F443F77;
defparam \Selector6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N7
dffeas \data_to_vga_pipe[1] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector6~2_combout ),
	.asdata(\memory3|altsyncram_component|auto_generated|mux3|l4_w1_n0_mux_dataout~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inside_box~q ),
	.sload(\vga_mem_select.MEM3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_to_vga_pipe[1]),
	.prn(vcc));
// synopsys translate_off
defparam \data_to_vga_pipe[1] .is_wysiwyg = "true";
defparam \data_to_vga_pipe[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N24
cyclonev_lcell_comb \vga_out|blue_reg[6]~feeder (
// Equation(s):
// \vga_out|blue_reg[6]~feeder_combout  = data_to_vga_pipe[1]

	.dataa(gnd),
	.datab(!data_to_vga_pipe[1]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|blue_reg[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|blue_reg[6]~feeder .extended_lut = "off";
defparam \vga_out|blue_reg[6]~feeder .lut_mask = 64'h3333333333333333;
defparam \vga_out|blue_reg[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N26
dffeas \vga_out|blue_reg[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|blue_reg[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|blue_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|blue_reg[6] .is_wysiwyg = "true";
defparam \vga_out|blue_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X41_Y17_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y16_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "FFFF800000000000001FFFFFC00000000FFFFFFFFE000000000003FFFFF80000000000000001FFFFFFFFC00000000000001FFFFFE00000000FFFFFFFFE0000000000007FFFFC0000000000000001FFFFFFFFC00000000000000FFFFFE00000000FFFFFFFF80000000000007FFFFC0000000000000000FFFFFFFFC00000000000001FFFFFD00000001FFFFFFFF80000000000005FFFFC0000000000000000FFFFFFFFE00000000000000FFFFFC00000002FFFFFFFE00000000000003FFFFC0000000000000001FFFFFFFFA00000000000001FFFFFF00000000FFFFFFFD00000000000003FFFF80000000000000000FFFFFFFFE00000000000002FFFFFF0000000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "1FFFFFFF8000000000000007FFFE0000000000000000FFFFFFFFE00000000000002FFFFFF80000005FFFFFFF0000000000000007FFFE0000000000000002FFFFFFFFE00000000000003FFFFFFC0000007FFFFFFF8000000000000007FFFE0000000000000001FFFFFFFFE00000000000003FFFFFF8000000FFFFFFFE0000000000000001FFFE0000000000000001FFFFFFFFD00000000000005FFFFFFE0000007FFFFFFE0000000000000002FFFE0000000000000002FFFFFFFFE00000000000001FFFFFFC0000007FFFFFFC0000000000000000FFFE0000000000000001FFFFFFFFE00000000000007FFFFFFF000000FFFFFFFFFA00000000000000BFFC0000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "000000000003FFFFFFFFF00000000000003FFFFFFE000003FFFFFFFFFC280000000001F1FFFF0000000000000003FFFFFFFFF80000000000007FFFFFFF000001FFFFFFFFFFEC400000002B3FFFFE0000000000000003FFFFFFFFF0000000000000FFFFFFFF800003FFFFFFFFFFFF0C00002F0FFFFFFE0000000000000007FFFFFFFFFC0000000000007FFFFFFF000001FFFFFFFFFFFFFC000027FFFFFFFE0000000000000007FFFFFFFFFC000000000001FFFFFFFFC00003FFFFFFFFFFFFF800003FFFFFFFFE8000000000000003FFFFFFFFFE000000000002FFFFFFFFC00003FFFFFFFFFFFFF80000FFFFFFFFFE800000000000000FFFFFFFFFFE0000000000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "01FFFFFFFF80000FFFFFFFFFFFFFFC00007FFFFFFFFF0000000000000007FFFFFFFFFE000000000005FFFFFFFFE0001FFFFFFFFFFFFFFF00007FFFFFFFFF0000000000000017FFFFFFFFFE000000000007FFFFFFFFC0001FFFFFFFFFFFFFFF0000FFFFFFFFFF800000000000001FFFFFFFFFFF00000000000BFFFFFFFFF0002FFFFFFFFFFFFFFE0000FFFFFFFFFFE00000000000000FFFFFFFFFFFC0000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF0001FFFFFFFFFF800000000000003FFFFFFFFFFF80000000000FFFFFFFFFE0001FFFFFFFFFFFFFFF8001FFFFFFFFFFD00000000000003FFFFFFFFFFFA0000000003FFFFFFFFFF8007FFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: M10K_X26_Y16_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y22_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "0000FFFFFFF4000BE8000FFFFFFFFD000000000005FFFFFFFFFFFFFFFFFC7FFFFFFFFC00000000000001FFFFFFFC000680002FFFFFFFFE000000000001FFFFFFFFFFFFFFFFFC7FFFFFFFFC00000000000000FFFFFFFC000040002FFFFFFFF8000000000000FFFFFFFFFFFFFFFFFC7FFFFFFFFD00000000000000FFFFFFFC000000001FFFFFFFF4000000000001FFFFFFFFFFFFFFFFFC7FFFFFFFFE00000000000003FFFFFFF8000000001FFFFFFFF8000000000000FFFFFFFFFFFFFFFFFC7FFFFFFFFE00000000000001FFFFFFFC000000003FFFFFFFF00000000000003FFFFFFFFFFFFFFFFC7FFFFFFFFF00000000000003FFFFFFFA000000001FFFFFFFE000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000003FFFFFFFFFFFFFFFFC7FFFFFFFFFC0000000000003FFFFFFFC000000001FFFFFFFC00000000000003FFFFFFFFFFFFFFFFC7FFFFFFFFFC000000000000BFFFFFFFC000000005FFFFFFF800000000000000FFFFFFFFFFFFFFFFC7FFFFFFFFFE000000000000FFFFFFFF8000000003FFFFFFFC00000000000001FFFFFFFFFFFFFFFFC7FFFFFFFFFC0000000000017FFFFFFFE000000007FFFFFFF400000000000001FFFFFFFFFFFFFFFFC7FFFFFFFFFD000000000001FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFFC7FFFFFFFFFD000000000001FFFFFFFFE000000007FFFFFFF000000000000000FFFFFFFFFFFFFFFFC7FFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFF000000000000FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFFC7FFFFFFFFFF800000000003FFFFFFFFF00000000BFFFFFFE0000000000000003FFFFFFFFFFFFFFFC7FFFFFFFFFF800000000007FFFFFFFFE00000000FFFFFFFF0000000000000003FFFFFFFFFFFFFFFCFFFFFFFFFFF000000000007FFFFFFFFD00000000FFFFFFFC0000000000000003FFFFFFFFFFFFFFFDFFFFFFFFFFF800000000003FFFFFFFFE000000007FFFFFFE0000000000000005FFFFFFFFFFFFFFFDFFFFFFFFFFFE00000000007FFFFFFFF8000000003FFFFFFE0000000000000001FFFFFFFFFFFFFFFDFFFFFFFFFFFE00000000017FFFFFFFF80000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00003FFFFFFE0000000000000001FFFFFFFFFFFFFFFD7FFFFFFFFFFF0000000000FFFFFFFFF8000000001FFFFFFE0000000000000001FFFFFFFFA00000098000002FFFFC0000000000FFFFFFFFE0000000000FFFFFFC0000000000000003FFFFFFFF800000080000001FFFFE0000000000FFFFFFFFC00000000007FFFFFC0000000000000000FFFFFFFF800000000000001FFFFF0000000003FFFFFFFFA00000000007FFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF0000000001FFFFFFFFC00000000001FFFFFE0000000000000000FFFFFFFFC00000000000000FFFFF0000000003FFFFFFFF000000000003FFFFFC0000000000000000FFFF";
// synopsys translate_on

// Location: M10K_X41_Y14_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "FFFFFFFFFFFFFFFFFFE2BFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF65CDFFFFFFFFFFFFFFFFFFFFFD0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFBFFFFFFFFFFFF00047FFFFFFFFFFFFFFFFFFFFC03FFFFFFA0000000000000001FFFFFE6FFFFFFFFEFFFFFFFFFFFD80000DFFFFFFFFFFFFFFFFFFFF800FFFFFFE00000000000000017FFFFE8FFFFFFFF8FFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFC607FFFFFC0000000000000001FFFFFE0FFFFFFFF4FFFFFFFFFFF80000001FFFFFFFFFFFFFFFFFFF8787FFFFFE0000000000000001FFFFFF01FFFFFF907FFFFFFFFF800000000FFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "FFFFFFFFFFFCF8FFFFFFE0000000000000001FFFFFF00FFFFFF40FFFFFFFFFF000000001FFFFFFFFFFFFFFFFFFF4FC7FFFFFF0000000000000001FFFFFF009FFFFC817FFFFFFFFF000000000BFFFFFFFFFFFFFFFFFFCFE7FFFFFE8000000000000007FFFFFF803FFFFE017FFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFCF8FFFFFFF8000000000000007FFFFFF0017FFF401FFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFC78FFFFFFF0000000000000007FFFFFF4007FFF000FFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFC7EFFFFFFF800000000000000FFFFFFF00017FC001FFFFFFFFF00000000000BFFFFFFFFFFFFFFFFFC7C7FFFFFF80000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N36
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  = ( \memory3|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( \memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]) # (\memory3|altsyncram_component|auto_generated|ram_block1a58~portbdataout ) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( 
// \memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & \memory3|altsyncram_component|auto_generated|ram_block1a58~portbdataout ) ) ) ) # ( 
// \memory3|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( !\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory3|altsyncram_component|auto_generated|ram_block1a34~portbdataout )) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory3|altsyncram_component|auto_generated|ram_block1a42~portbdataout ))) ) ) ) # ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a50~portbdataout  & ( !\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory3|altsyncram_component|auto_generated|ram_block1a34~portbdataout )) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory3|altsyncram_component|auto_generated|ram_block1a42~portbdataout ))) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\memory3|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datac(!\memory3|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.datad(!\memory3|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datae(!\memory3|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.dataf(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .lut_mask = 64'h227722770505AFAF;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y14_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y15_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y20_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y14_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "01FFFFFFFFFFC00000000000007FFFFFFFFFFFF0000000003FFFFFFFFFF0007FFFFFFFFFFFFFFF4003FFFFFFFFFFE80000000000003FFFFFFFFFFFE800000000FFFFFFFFFFF800FFFFFFFFFFFFFFFF800BFFFFFFFFFFF8000000000000FFFFFFFFFFFFF000000001FFFFFFFFFFFC007FFFFFFFFFFFFFFF8007FFFFFFFFFFF4000000000000FFFFFFFFFFFFFA00000000FFFFFFFFFFF8017FFFFFFFFFFFFFFFC007FFFFFFFFFFFE000000000000FFFFFFFFFFFFFE00000001FFFFFFFFFFFE00FFFFFFFFFFFFFFFFC01FFFFFFFFFFFFC000000000003FFFFFFFFFFFFFE80000003FFFFFFFFFFFE03FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFD000000000003FFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "FFFFFFFFA000001FFFFFFFFFFFFE01FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFF80000000000BFFFFFFFFFFFFFFD800009FFFFFFFFFFFFE03FFFFFFFFFFFFFFFFE80FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFFFD0000FFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFD8A7FFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFD0000000001FFFFFFFFFFFFFFFFFC0BFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF43FFFFFFFFFFFFFF800000000BFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFB7FF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "FFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFE00000004FFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEC000001BFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE80000BFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF9C01AFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6F37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N30
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  = ( \memory3|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( \memory3|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( 
// ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a2~portbdataout )) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\memory3|altsyncram_component|auto_generated|ram_block1a18~portbdataout )))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( 
// \memory3|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\memory3|altsyncram_component|auto_generated|ram_block1a18~portbdataout ) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( \memory3|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( !\memory3|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\memory3|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\memory3|altsyncram_component|auto_generated|ram_block1a2~portbdataout ))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & \memory3|altsyncram_component|auto_generated|ram_block1a18~portbdataout )))) ) ) ) # ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( !\memory3|altsyncram_component|auto_generated|ram_block1a26~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a2~portbdataout )) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\memory3|altsyncram_component|auto_generated|ram_block1a18~portbdataout ))))) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\memory3|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datac(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\memory3|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datae(!\memory3|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.dataf(!\memory3|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .lut_mask = 64'h20702A7A25752F7F;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N12
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  = ( \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & 
// ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((\memory3|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout )) ) ) ) # ( 
// !\memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((\memory3|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout )))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [2] & (\memory3|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & ((\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( !\memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (\memory3|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & ((\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout )))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((\memory3|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout )))) ) ) ) # ( 
// !\memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout  & ( !\memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout  & ( (\memory3|altsyncram_component|auto_generated|ram_block1a66~portbdataout  & 
// \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(!\memory3|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datac(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.datae(!\memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~1_combout ),
	.dataf(!\memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .lut_mask = 64'h00335073A0B3F0F3;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y36_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a42 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a42_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_first_bit_number = 2;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_first_bit_number = 2;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .mem_init3 = "0000FFFFFFF4000BE8000FFFFFFFFD000000000005FFFFFFFFFFFFFFFFFC7FFFFFFFFC00000000000001FFFFFFFC000680002FFFFFFFFE000000000001FFFFFFFFFFFFFFFFFC7FFFFFFFFC00000000000000FFFFFFFC000040002FFFFFFFF8000000000000FFFFFFFFFFFFFFFFFC7FFFFFFFFD00000000000000FFFFFFFC000000001FFFFFFFF4000000000001FFFFFFFFFFFFFFFFFC7FFFFFFFFE00000000000003FFFFFFF8000000001FFFFFFFF8000000000000FFFFFFFFFFFFFFFFFC7FFFFFFFFE00000000000001FFFFFFFC000000003FFFFFFFF00000000000003FFFFFFFFFFFFFFFFC7FFFFFFFFF00000000000003FFFFFFFA000000001FFFFFFFE000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .mem_init2 = "00000000003FFFFFFFFFFFFFFFFC7FFFFFFFFFC0000000000003FFFFFFFC000000001FFFFFFFC00000000000003FFFFFFFFFFFFFFFFC7FFFFFFFFFC000000000000BFFFFFFFC000000005FFFFFFF800000000000000FFFFFFFFFFFFFFFFC7FFFFFFFFFE000000000000FFFFFFFF8000000003FFFFFFFC00000000000001FFFFFFFFFFFFFFFFC7FFFFFFFFFC0000000000017FFFFFFFE000000007FFFFFFF400000000000001FFFFFFFFFFFFFFFFC7FFFFFFFFFD000000000001FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFFC7FFFFFFFFFD000000000001FFFFFFFFE000000007FFFFFFF000000000000000FFFFFFFFFFFFFFFFC7FFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .mem_init1 = "FFFFFFF000000000000FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFFC7FFFFFFFFFF800000000003FFFFFFFFF00000000BFFFFFFE0000000000000003FFFFFFFFFFFFFFFC7FFFFFFFFFF800000000007FFFFFFFFE00000000FFFFFFFF0000000000000003FFFFFFFFFFFFFFFCFFFFFFFFFFF000000000007FFFFFFFFD00000000FFFFFFFC0000000000000003FFFFFFFFFFFFFFFDFFFFFFFFFFF800000000003FFFFFFFFE000000007FFFFFFE0000000000000005FFFFFFFFFFFFFFFDFFFFFFFFFFFE00000000007FFFFFFFF8000000003FFFFFFE0000000000000001FFFFFFFFFFFFFFFDFFFFFFFFFFFE00000000017FFFFFFFF80000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a42 .mem_init0 = "00003FFFFFFE0000000000000001FFFFFFFFFFFFFFFD7FFFFFFFFFFF0000000000FFFFFFFFF8000000001FFFFFFE0000000000000001FFFFFFFFA00000098000002FFFFC0000000000FFFFFFFFE0000000000FFFFFFC0000000000000003FFFFFFFF800000080000001FFFFE0000000000FFFFFFFFC00000000007FFFFFC0000000000000000FFFFFFFF800000000000001FFFFF0000000003FFFFFFFFA00000000007FFFFFC0000000000000001FFFFFFFFC00000000000001FFFFF0000000001FFFFFFFFC00000000001FFFFFE0000000000000000FFFFFFFFC00000000000000FFFFF0000000003FFFFFFFF000000000003FFFFFC0000000000000000FFFF";
// synopsys translate_on

// Location: M10K_X49_Y33_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a58 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a58_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_first_bit_number = 2;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_first_bit_number = 2;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a58 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y30_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a50 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a50_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_first_bit_number = 2;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_first_bit_number = 2;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .mem_init1 = "FFFFFFFFFFFFFFFFFFE2BFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF65CDFFFFFFFFFFFFFFFFFFFFFD0BFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFBFFFFFFFFFFFF00047FFFFFFFFFFFFFFFFFFFFC03FFFFFFA0000000000000001FFFFFE6FFFFFFFFEFFFFFFFFFFFD80000DFFFFFFFFFFFFFFFFFFFF800FFFFFFE00000000000000017FFFFE8FFFFFFFF8FFFFFFFFFFF0000000FFFFFFFFFFFFFFFFFFFFC607FFFFFC0000000000000001FFFFFE0FFFFFFFF4FFFFFFFFFFF80000001FFFFFFFFFFFFFFFFFFF8787FFFFFE0000000000000001FFFFFF01FFFFFF907FFFFFFFFF800000000FFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a50 .mem_init0 = "FFFFFFFFFFFCF8FFFFFFE0000000000000001FFFFFF00FFFFFF40FFFFFFFFFF000000001FFFFFFFFFFFFFFFFFFF4FC7FFFFFF0000000000000001FFFFFF009FFFFC817FFFFFFFFF000000000BFFFFFFFFFFFFFFFFFFCFE7FFFFFE8000000000000007FFFFFF803FFFFE017FFFFFFFFE0000000000FFFFFFFFFFFFFFFFFFCF8FFFFFFF8000000000000007FFFFFF0017FFF401FFFFFFFFFC00000000007FFFFFFFFFFFFFFFFFC78FFFFFFF0000000000000007FFFFFF4007FFF000FFFFFFFFF00000000000FFFFFFFFFFFFFFFFFFC7EFFFFFFF800000000000000FFFFFFF00017FC001FFFFFFFFF00000000000BFFFFFFFFFFFFFFFFFC7C7FFFFFF80000000000";
// synopsys translate_on

// Location: M10K_X58_Y29_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a34 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a34_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_first_bit_number = 2;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_first_bit_number = 2;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .mem_init3 = "FFFF800000000000001FFFFFC00000000FFFFFFFFE000000000003FFFFF80000000000000001FFFFFFFFC00000000000001FFFFFE00000000FFFFFFFFE0000000000007FFFFC0000000000000001FFFFFFFFC00000000000000FFFFFE00000000FFFFFFFF80000000000007FFFFC0000000000000000FFFFFFFFC00000000000001FFFFFD00000001FFFFFFFF80000000000005FFFFC0000000000000000FFFFFFFFE00000000000000FFFFFC00000002FFFFFFFE00000000000003FFFFC0000000000000001FFFFFFFFA00000000000001FFFFFF00000000FFFFFFFD00000000000003FFFF80000000000000000FFFFFFFFE00000000000002FFFFFF0000000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .mem_init2 = "1FFFFFFF8000000000000007FFFE0000000000000000FFFFFFFFE00000000000002FFFFFF80000005FFFFFFF0000000000000007FFFE0000000000000002FFFFFFFFE00000000000003FFFFFFC0000007FFFFFFF8000000000000007FFFE0000000000000001FFFFFFFFE00000000000003FFFFFF8000000FFFFFFFE0000000000000001FFFE0000000000000001FFFFFFFFD00000000000005FFFFFFE0000007FFFFFFE0000000000000002FFFE0000000000000002FFFFFFFFE00000000000001FFFFFFC0000007FFFFFFC0000000000000000FFFE0000000000000001FFFFFFFFE00000000000007FFFFFFF000000FFFFFFFFFA00000000000000BFFC0000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .mem_init1 = "000000000003FFFFFFFFF00000000000003FFFFFFE000003FFFFFFFFFC280000000001F1FFFF0000000000000003FFFFFFFFF80000000000007FFFFFFF000001FFFFFFFFFFEC400000002B3FFFFE0000000000000003FFFFFFFFF0000000000000FFFFFFFF800003FFFFFFFFFFFF0C00002F0FFFFFFE0000000000000007FFFFFFFFFC0000000000007FFFFFFF000001FFFFFFFFFFFFFC000027FFFFFFFE0000000000000007FFFFFFFFFC000000000001FFFFFFFFC00003FFFFFFFFFFFFF800003FFFFFFFFE8000000000000003FFFFFFFFFE000000000002FFFFFFFFC00003FFFFFFFFFFFFF80000FFFFFFFFFE800000000000000FFFFFFFFFFE0000000000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a34 .mem_init0 = "01FFFFFFFF80000FFFFFFFFFFFFFFC00007FFFFFFFFF0000000000000007FFFFFFFFFE000000000005FFFFFFFFE0001FFFFFFFFFFFFFFF00007FFFFFFFFF0000000000000017FFFFFFFFFE000000000007FFFFFFFFC0001FFFFFFFFFFFFFFF0000FFFFFFFFFF800000000000001FFFFFFFFFFF00000000000BFFFFFFFFF0002FFFFFFFFFFFFFFE0000FFFFFFFFFFE00000000000000FFFFFFFFFFFC0000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF0001FFFFFFFFFF800000000000003FFFFFFFFFFF80000000000FFFFFFFFFE0001FFFFFFFFFFFFFFF8001FFFFFFFFFFD00000000000003FFFFFFFFFFFA0000000003FFFFFFFFFF8007FFFFFFFFFFFFFFF80";
// synopsys translate_on

// Location: LABCELL_X48_Y29_N33
cyclonev_lcell_comb \Selector5~1 (
// Equation(s):
// \Selector5~1_combout  = ( \memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \memory2|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  
// & (\memory2|altsyncram_component|auto_generated|ram_block1a42~portbdataout )) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((\memory2|altsyncram_component|auto_generated|ram_block1a58~portbdataout ))) ) ) ) # ( 
// !\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \memory2|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # 
// (\memory2|altsyncram_component|auto_generated|ram_block1a50~portbdataout ) ) ) ) # ( \memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\memory2|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (\memory2|altsyncram_component|auto_generated|ram_block1a42~portbdataout )) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & 
// ((\memory2|altsyncram_component|auto_generated|ram_block1a58~portbdataout ))) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\memory2|altsyncram_component|auto_generated|ram_block1a34~portbdataout  & ( 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & \memory2|altsyncram_component|auto_generated|ram_block1a50~portbdataout ) ) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datab(!\memory2|altsyncram_component|auto_generated|ram_block1a42~portbdataout ),
	.datac(!\memory2|altsyncram_component|auto_generated|ram_block1a58~portbdataout ),
	.datad(!\memory2|altsyncram_component|auto_generated|ram_block1a50~portbdataout ),
	.datae(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\memory2|altsyncram_component|auto_generated|ram_block1a34~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~1 .extended_lut = "off";
defparam \Selector5~1 .lut_mask = 64'h00552727AAFF2727;
defparam \Selector5~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y38_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a18 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a18_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_first_bit_number = 2;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_first_bit_number = 2;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a18 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y32_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a26 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a26_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_first_bit_number = 2;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_first_bit_number = 2;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .mem_init3 = "01FFFFFFFFFFC00000000000007FFFFFFFFFFFF0000000003FFFFFFFFFF0007FFFFFFFFFFFFFFF4003FFFFFFFFFFE80000000000003FFFFFFFFFFFE800000000FFFFFFFFFFF800FFFFFFFFFFFFFFFF800BFFFFFFFFFFF8000000000000FFFFFFFFFFFFF000000001FFFFFFFFFFFC007FFFFFFFFFFFFFFF8007FFFFFFFFFFF4000000000000FFFFFFFFFFFFFA00000000FFFFFFFFFFF8017FFFFFFFFFFFFFFFC007FFFFFFFFFFFE000000000000FFFFFFFFFFFFFE00000001FFFFFFFFFFFE00FFFFFFFFFFFFFFFFC01FFFFFFFFFFFFC000000000003FFFFFFFFFFFFFE80000003FFFFFFFFFFFE03FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFD000000000003FFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .mem_init2 = "FFFFFFFFA000001FFFFFFFFFFFFE01FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFF80000000000BFFFFFFFFFFFFFFD800009FFFFFFFFFFFFE03FFFFFFFFFFFFFFFFE80FFFFFFFFFFFFFC0000000000FFFFFFFFFFFFFFFFD0000FFFFFFFFFFFFFF07FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFD8A7FFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFD0000000001FFFFFFFFFFFFFFFFFC0BFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF43FFFFFFFFFFFFFF800000000BFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFA7FFFFFFFFFFFFFFFFF8BFFFFFFFFFFFFFF000000001FFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFB7FF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .mem_init1 = "FFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFE00000004FFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFEC000001BFFFFFFFFFFFFFFFFFFF17FFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000007FFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE80000BFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFF9C01AFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6F37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a26 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y29_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a10 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a10_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_first_bit_number = 2;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_first_bit_number = 2;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a10 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y34_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a2 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a2_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a2 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X42_Y27_N30
cyclonev_lcell_comb \Selector5~0 (
// Equation(s):
// \Selector5~0_combout  = ( \memory2|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( \memory2|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a18~portbdataout )) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a26~portbdataout )))) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( 
// \memory2|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a18~portbdataout )) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a26~portbdataout ))))) ) ) ) # ( \memory2|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( 
// !\memory2|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\memory2|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a18~portbdataout )) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a26~portbdataout ))))) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|ram_block1a10~portbdataout  & ( 
// !\memory2|altsyncram_component|auto_generated|ram_block1a2~portbdataout  & ( (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory2|altsyncram_component|auto_generated|ram_block1a18~portbdataout )) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a26~portbdataout ))))) ) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|ram_block1a18~portbdataout ),
	.datab(!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\memory2|altsyncram_component|auto_generated|ram_block1a26~portbdataout ),
	.datae(!\memory2|altsyncram_component|auto_generated|ram_block1a10~portbdataout ),
	.dataf(!\memory2|altsyncram_component|auto_generated|ram_block1a2~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~0 .extended_lut = "off";
defparam \Selector5~0 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X41_Y34_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a66 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a66_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_first_bit_number = 2;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_first_bit_number = 2;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a66 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N15
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|mux3|l3_w2_n1_mux_dataout~0 (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|mux3|l3_w2_n1_mux_dataout~0_combout  = ( !\memory2|altsyncram_component|auto_generated|out_address_reg_b [1] & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [2] & 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & \memory2|altsyncram_component|auto_generated|ram_block1a66~portbdataout )) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datab(gnd),
	.datac(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(!\memory2|altsyncram_component|auto_generated|ram_block1a66~portbdataout ),
	.datae(gnd),
	.dataf(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|mux3|l3_w2_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w2_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w2_n1_mux_dataout~0 .lut_mask = 64'h00A000A000000000;
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w2_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N42
cyclonev_lcell_comb \Selector5~2 (
// Equation(s):
// \Selector5~2_combout  = ( \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( \memory2|altsyncram_component|auto_generated|mux3|l3_w2_n1_mux_dataout~0_combout  & ( (!\data_to_vga_pipe[4]~1_combout ) # 
// ((!\data_to_vga_pipe[4]~0_combout  & ((\Selector5~0_combout ))) # (\data_to_vga_pipe[4]~0_combout  & (\Selector5~1_combout ))) ) ) ) # ( !\memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( 
// \memory2|altsyncram_component|auto_generated|mux3|l3_w2_n1_mux_dataout~0_combout  & ( (!\data_to_vga_pipe[4]~0_combout  & (((\Selector5~0_combout  & \data_to_vga_pipe[4]~1_combout )))) # (\data_to_vga_pipe[4]~0_combout  & 
// (((!\data_to_vga_pipe[4]~1_combout )) # (\Selector5~1_combout ))) ) ) ) # ( \memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( !\memory2|altsyncram_component|auto_generated|mux3|l3_w2_n1_mux_dataout~0_combout  & ( 
// (!\data_to_vga_pipe[4]~0_combout  & (((!\data_to_vga_pipe[4]~1_combout ) # (\Selector5~0_combout )))) # (\data_to_vga_pipe[4]~0_combout  & (\Selector5~1_combout  & ((\data_to_vga_pipe[4]~1_combout )))) ) ) ) # ( 
// !\memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout  & ( !\memory2|altsyncram_component|auto_generated|mux3|l3_w2_n1_mux_dataout~0_combout  & ( (\data_to_vga_pipe[4]~1_combout  & ((!\data_to_vga_pipe[4]~0_combout  & 
// ((\Selector5~0_combout ))) # (\data_to_vga_pipe[4]~0_combout  & (\Selector5~1_combout )))) ) ) )

	.dataa(!\Selector5~1_combout ),
	.datab(!\data_to_vga_pipe[4]~0_combout ),
	.datac(!\Selector5~0_combout ),
	.datad(!\data_to_vga_pipe[4]~1_combout ),
	.datae(!\memory1|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.dataf(!\memory2|altsyncram_component|auto_generated|mux3|l3_w2_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector5~2 .extended_lut = "off";
defparam \Selector5~2 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \Selector5~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N43
dffeas \data_to_vga_pipe[2] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector5~2_combout ),
	.asdata(\memory3|altsyncram_component|auto_generated|mux3|l4_w2_n0_mux_dataout~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inside_box~q ),
	.sload(\vga_mem_select.MEM3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_to_vga_pipe[2]),
	.prn(vcc));
// synopsys translate_off
defparam \data_to_vga_pipe[2] .is_wysiwyg = "true";
defparam \data_to_vga_pipe[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N27
cyclonev_lcell_comb \vga_out|green_reg[5]~feeder (
// Equation(s):
// \vga_out|green_reg[5]~feeder_combout  = data_to_vga_pipe[2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!data_to_vga_pipe[2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|green_reg[5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|green_reg[5]~feeder .extended_lut = "off";
defparam \vga_out|green_reg[5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \vga_out|green_reg[5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N28
dffeas \vga_out|green_reg[5] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|green_reg[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|green_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|green_reg[5] .is_wysiwyg = "true";
defparam \vga_out|green_reg[5] .power_up = "low";
// synopsys translate_on

// Location: M10K_X14_Y19_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "FFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF5F1FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF3FFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFE01FFFFFFA00000000000000017FFFFF1FFFFFFFFFBFFFFFFFFFFE000005FFFFFFFFFFFFFFFFFFFFA01FFFFFFC00000000000000017FFFFE07FFFFFFF8FFFFFFFFFFF2000003FFFFFFFFFFFFFFFFFFFFC317FFFFFC0000000000000000FFFFFE8FFFFFFFF07FFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFFCF07FFFFFD0000000000000001FFFFFF03FFFFFFF0FFFFFFFFFF800000003FFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "FFFFFFFFFFF9787FFFFFF0000000000000003FFFFFF807FFFFF80FFFFFFFFFFC000000007FFFFFFFFFFFFFFFFFF97CFFFFFFF0000000000000001FFFFFF801FFFFF81FFFFFFFFFF8000000003FFFFFFFFFFFFFFFFFF4FCFFFFFFE0000000000000001FFFFFF001FFFFA007FFFFFFFFE0000000001FFFFFFFFFFFFFFFFFF4FA7FFFFFF0000000000000005FFFFFF000BFFF001FFFFFFFFFC0000000000FFFFFFFFFFFFFFFFFF47A7FFFFFF8000000000000007FFFFFF8005FF9000FFFFFFFFF80000000000FFFFFFFFFFFFFFFFFF47CFFFFFFFC000000000000007FFFFFF0002FF0000FFFFFFFFE800000000007FFFFFFFFFFFFFFFFF47CFFFFFFFC0000000000";
// synopsys translate_on

// Location: M10K_X26_Y19_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00007FFFFFF00003F8001FFFFFFFFE000000000005FFFFFFFFFFFFFFFFF47C7FFFFFFC00000000000000FFFFFFFC000680001FFFFFFFFC000000000002FFFFFFFFFFFFFFFFF47FFFFFFFFD00000000000001FFFFFFF8000080000FFFFFFFF8000000000000FFFFFFFFFFFFFFFFF47FFFFFFFFE00000000000003FFFFFFF8000000000FFFFFFFF8000000000000FFFFFFFFFFFFFFFFF47FFFFFFFFF00000000000003FFFFFFF8000000001FFFFFFFF0000000000000FFFFFFFFFFFFFFFFF47FFFFFFFFE00000000000001FFFFFFFC000000001FFFFFFFF00000000000003FFFFFFFFFFFFFFFF47FFFFFFFFF00000000000005FFFFFFFC000000003FFFFFFFC000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000007FFFFFFFFFFFFFFFF47FFFFFFFFF40000000000007FFFFFFFC000000003FFFFFFFC00000000000001FFFFFFFFFFFFFFFF47FFFFFFFFF80000000000007FFFFFFFC000000007FFFFFFFC00000000000002FFFFFFFFFFFFFFFF47FFFFFFFFFA000000000000FFFFFFFFE000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF47FFFFFFFFFE000000000000FFFFFFFFC000000007FFFFFFF000000000000001FFFFFFFFFFFFFFFF47FFFFFFFFFC000000000000FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF47FFFFFFFFFE000000000002FFFFFFFFE000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF47FFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFE000000000003FFFFFFFFE000000007FFFFFFF000000000000000BFFFFFFFFFFFFFFF47FFFFFFFFFF800000000003FFFFFFFFC000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF47FFFFFFFFFF800000000001FFFFFFFFE000000003FFFFFFE0000000000000007FFFFFFFFFFFFFFF4FFFFFFFFFFF400000000003FFFFFFFFC00000000BFFFFFFF0000000000000001FFFFFFFFFFFFFFF5FFFFFFFFFFF800000000007FFFFFFFFD000000007FFFFFFE0000000000000005FFFFFFFFFFFFFFF5FFFFFFFFFFFA0000000000FFFFFFFFFE00000000BFFFFFFC0000000000000003FFFFFFFFFFFFFFF5FFFFFFFFFFFC0000000000FFFFFFFFF00000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00005FFFFFFC0000000000000003FFFFFFFFFFFFFFFD7FFFFFFFFFFE0000000000FFFFFFFFF8000000001FFFFFFE0000000000000001FFFFFFFF9FFFFFF0FFFFFFDFFFFE0000000002FFFFFFFFF0000000001FFFFFFE0000000000000002FFFFFFFFC00000000000000FFFFE0000000003FFFFFFFFF00000000007FFFFFC0000000000000003FFFFFFFFC00000000000000FFFFF8000000003FFFFFFFF80000000000FFFFFFC0000000000000002FFFFFFFFC00000000000000FFFFF8000000001FFFFFFFF000000000005FFFFFC0000000000000000FFFFFFFF800000000000001FFFFF4000000003FFFFFFFE800000000003FFFFFC0000000000000000FFFF";
// synopsys translate_on

// Location: M10K_X38_Y18_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "FFFF800000000000000FFFFFC00000000BFFFFFFFC000000000001FFFFF80000000000000000FFFFFFFFC00000000000000FFFFFE000000007FFFFFFFE0000000000007FFFFC0000000000000001FFFFFFFF800000000000001FFFFFC000000007FFFFFFFC000000000000FFFFF80000000000000001FFFFFFFFC00000000000000FFFFFE00000001FFFFFFFF40000000000001FFFF80000000000000001FFFFFFFF800000000000000FFFFFF00000000FFFFFFFE00000000000001FFFFC0000000000000001FFFFFFFF800000000000003FFFFFF00000001FFFFFFFE00000000000001FFFFC0000000000000001FFFFFFFFA00000000000003FFFFFF8000000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "3FFFFFFFE000000000000007FFF80000000000000001FFFFFFFFC00000000000003FFFFFF00000005FFFFFFF000000000000000FFFFA0000000000000001FFFFFFFFC00000000000003FFFFFF80000007FFFFFFF8000000000000005FFF80000000000000001FFFFFFFFE00000000000001FFFFFFC000000BFFFFFFF0000000000000003FFFA0000000000000001FFFFFFFFF00000000000007FFFFFFE0000007FFFFFFC0000000000000000FFFC0000000000000003FFFFFFFFE00000000000007FFFFFFC0000007FFFFFFD8000000000000000FFFE0000000000000001FFFFFFFFF00000000000007FFFFFFC000001FFFFFFFFA600000000000000FFFE0000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "000000000003FFFFFFFFF0000000000000FFFFFFFD000001FFFFFFFFFD1800000000006F7FFC0000000000000003FFFFFFFFF8000000000000BFFFFFFF000000FFFFFFFFFFE4C0000000783FFFFE0000000000000005FFFFFFFFF8000000000000FFFFFFFF000001FFFFFFFFFFFF3C0000013FFFFFFE0000000000000003FFFFFFFFF80000000000017FFFFFFF000005FFFFFFFFFFFFFC000037FFFFFFFE0000000000000003FFFFFFFFF8000000000001FFFFFFFF800007FFFFFFFFFFFFFE00007FFFFFFFFE800000000000000FFFFFFFFFFA000000000002FFFFFFFF80000BFFFFFFFFFFFFFE0000BFFFFFFFFF8000000000000003FFFFFFFFFE0000000000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "03FFFFFFFFE0000FFFFFFFFFFFFFFC00007FFFFFFFFF8000000000000007FFFFFFFFFC000000000003FFFFFFFFE0001FFFFFFFFFFFFFFE0001FFFFFFFFFF8000000000000017FFFFFFFFFF000000000003FFFFFFFFC0000FFFFFFFFFFFFFFE0001FFFFFFFFFFC00000000000001FFFFFFFFFFE800000000003FFFFFFFFC0001FFFFFFFFFFFFFFE0001FFFFFFFFFFC00000000000000FFFFFFFFFFF80000000001FFFFFFFFFE0002FFFFFFFFFFFFFFF8003FFFFFFFFFFC00000000000000FFFFFFFFFFFC0000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF0001FFFFFFFFFFC00000000000001FFFFFFFFFFFC0000000002FFFFFFFFFF8003FFFFFFFFFFFFFFFC0";
// synopsys translate_on

// Location: M10K_X26_Y9_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N18
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  = ( \memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ( \memory3|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\memory3|altsyncram_component|auto_generated|ram_block1a43~portbdataout ) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// \memory3|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\memory3|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a51~portbdataout )) ) ) ) # ( \memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( (\memory3|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & !\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( 
// !\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & ( !\memory3|altsyncram_component|auto_generated|ram_block1a59~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\memory3|altsyncram_component|auto_generated|ram_block1a35~portbdataout ))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a51~portbdataout )) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.datab(!\memory3|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datac(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\memory3|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datae(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.dataf(!\memory3|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .lut_mask = 64'h05F5303005F53F3F;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X58_Y18_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y10_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y15_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "03FFFFFFFFFFF00000000000005FFFFFFFFFFFE0000000001FFFFFFFFFF8003FFFFFFFFFFFFFFF8007FFFFFFFFFFE8000000000000FFFFFFFFFFFFE0000000003FFFFFFFFFF8007FFFFFFFFFFFFFFFC007FFFFFFFFFFF8000000000000FFFFFFFFFFFFF800000000FFFFFFFFFFFA00FFFFFFFFFFFFFFFFA00BFFFFFFFFFFF0000000000000FFFFFFFFFFFFFA00000000FFFFFFFFFFFE01FFFFFFFFFFFFFFFFC00FFFFFFFFFFFFC000000000000FFFFFFFFFFFFFF00000005FFFFFFFFFFFE00FFFFFFFFFFFFFFFFE017FFFFFFFFFFFC000000000001FFFFFFFFFFFFFF8000001BFFFFFFFFFFFC00FFFFFFFFFFFFFFFFD01FFFFFFFFFFFFC000000000007FFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "FFFFFFFFC000003FFFFFFFFFFFFE02FFFFFFFFFFFFFFFFE03FFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFE00000DFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFE83FFFFFFFFFFFFFC00000000017FFFFFFFFFFFFFFF40002FFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFA0000000003FFFFFFFFFFFFFFFFFB8CBFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFF55FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFE8000000003FFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFCFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "FFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE40001DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC018FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1247FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X14_Y16_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y12_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y15_N33
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  = ( \memory3|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( \memory3|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\memory3|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\memory3|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]) # (\memory3|altsyncram_component|auto_generated|ram_block1a27~portbdataout )))) ) ) ) # ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( \memory3|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\memory3|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\memory3|altsyncram_component|auto_generated|ram_block1a3~portbdataout ))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & \memory3|altsyncram_component|auto_generated|ram_block1a27~portbdataout )))) ) ) ) # ( \memory3|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory3|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]) # 
// (\memory3|altsyncram_component|auto_generated|ram_block1a27~portbdataout )))) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|ram_block1a11~portbdataout  & ( !\memory3|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory3|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & \memory3|altsyncram_component|auto_generated|ram_block1a27~portbdataout )))) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\memory3|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datac(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\memory3|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datae(!\memory3|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.dataf(!\memory3|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .lut_mask = 64'h202570752A2F7A7F;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X43_Y23_N54
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout  = ( \memory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  & ( 
// (!\memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  & (\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & ((\memory3|altsyncram_component|auto_generated|ram_block1a67~portbdataout )))) # 
// (\memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  & ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & 
// \memory3|altsyncram_component|auto_generated|ram_block1a67~portbdataout )))) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & \memory3|altsyncram_component|auto_generated|ram_block1a67~portbdataout )) ) ) ) # ( 
// \memory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  & ( (!\memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  & 
// (\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & ((\memory3|altsyncram_component|auto_generated|ram_block1a67~portbdataout )))) # (\memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout  & 
// ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & \memory3|altsyncram_component|auto_generated|ram_block1a67~portbdataout )))) ) ) ) # ( 
// !\memory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout  & ( (\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout  & 
// \memory3|altsyncram_component|auto_generated|ram_block1a67~portbdataout ) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~1_combout ),
	.datab(!\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.datac(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datad(!\memory3|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.datae(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .lut_mask = 64'h00335073F0F35073;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y19_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a27 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a27_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_first_bit_number = 3;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_first_bit_number = 3;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .mem_init3 = "03FFFFFFFFFFF00000000000005FFFFFFFFFFFE0000000001FFFFFFFFFF8003FFFFFFFFFFFFFFF8007FFFFFFFFFFE8000000000000FFFFFFFFFFFFE0000000003FFFFFFFFFF8007FFFFFFFFFFFFFFFC007FFFFFFFFFFF8000000000000FFFFFFFFFFFFF800000000FFFFFFFFFFFA00FFFFFFFFFFFFFFFFA00BFFFFFFFFFFF0000000000000FFFFFFFFFFFFFA00000000FFFFFFFFFFFE01FFFFFFFFFFFFFFFFC00FFFFFFFFFFFFC000000000000FFFFFFFFFFFFFF00000005FFFFFFFFFFFE00FFFFFFFFFFFFFFFFE017FFFFFFFFFFFC000000000001FFFFFFFFFFFFFF8000001BFFFFFFFFFFFC00FFFFFFFFFFFFFFFFD01FFFFFFFFFFFFC000000000007FFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .mem_init2 = "FFFFFFFFC000003FFFFFFFFFFFFE02FFFFFFFFFFFFFFFFE03FFFFFFFFFFFFF800000000007FFFFFFFFFFFFFFE00000DFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFE83FFFFFFFFFFFFFC00000000017FFFFFFFFFFFFFFF40002FFFFFFFFFFFFFF83FFFFFFFFFFFFFFFFF83FFFFFFFFFFFFFA0000000003FFFFFFFFFFFFFFFFFB8CBFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFF07FFFFFFFFFFFFFE0000000001FFFFFFFFFFFFFFFFFF55FFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFC3FFFFFFFFFFFFFE8000000003FFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFF8000000007FFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFCFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .mem_init1 = "FFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF00000001FFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFF80000003FFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFE000000FFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFE40001DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAC018FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1247FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a27 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y23_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a11 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a11_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_first_bit_number = 3;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_first_bit_number = 3;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a11 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y25_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a19 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a19_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_first_bit_number = 3;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_first_bit_number = 3;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a19 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y21_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a3 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a3_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_first_bit_number = 3;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a3 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N33
cyclonev_lcell_comb \Selector4~0 (
// Equation(s):
// \Selector4~0_combout  = ( \memory2|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( \memory2|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\memory2|altsyncram_component|auto_generated|ram_block1a11~portbdataout ))) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\memory2|altsyncram_component|auto_generated|ram_block1a27~portbdataout ))) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( \memory2|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((\memory2|altsyncram_component|auto_generated|ram_block1a11~portbdataout )))) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a27~portbdataout ))) ) ) ) # ( 
// \memory2|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( !\memory2|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a11~portbdataout )))) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((\memory2|altsyncram_component|auto_generated|ram_block1a27~portbdataout )))) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|ram_block1a19~portbdataout  & ( 
// !\memory2|altsyncram_component|auto_generated|ram_block1a3~portbdataout  & ( (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\memory2|altsyncram_component|auto_generated|ram_block1a11~portbdataout ))) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory2|altsyncram_component|auto_generated|ram_block1a27~portbdataout )))) ) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\memory2|altsyncram_component|auto_generated|ram_block1a27~portbdataout ),
	.datad(!\memory2|altsyncram_component|auto_generated|ram_block1a11~portbdataout ),
	.datae(!\memory2|altsyncram_component|auto_generated|ram_block1a19~portbdataout ),
	.dataf(!\memory2|altsyncram_component|auto_generated|ram_block1a3~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~0 .extended_lut = "off";
defparam \Selector4~0 .lut_mask = 64'h0123456789ABCDEF;
defparam \Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y26_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a51 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a51_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_first_bit_number = 3;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_first_bit_number = 3;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .mem_init1 = "FFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFF5F1FFFFFFFFFFFFFFFFFFFFFFF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFF3FFFFFFFFFFF80001FFFFFFFFFFFFFFFFFFFFFE01FFFFFFA00000000000000017FFFFF1FFFFFFFFFBFFFFFFFFFFE000005FFFFFFFFFFFFFFFFFFFFA01FFFFFFC00000000000000017FFFFE07FFFFFFF8FFFFFFFFFFF2000003FFFFFFFFFFFFFFFFFFFFC317FFFFFC0000000000000000FFFFFE8FFFFFFFF07FFFFFFFFFC00000001FFFFFFFFFFFFFFFFFFFCF07FFFFFD0000000000000001FFFFFF03FFFFFFF0FFFFFFFFFF800000003FFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a51 .mem_init0 = "FFFFFFFFFFF9787FFFFFF0000000000000003FFFFFF807FFFFF80FFFFFFFFFFC000000007FFFFFFFFFFFFFFFFFF97CFFFFFFF0000000000000001FFFFFF801FFFFF81FFFFFFFFFF8000000003FFFFFFFFFFFFFFFFFF4FCFFFFFFE0000000000000001FFFFFF001FFFFA007FFFFFFFFE0000000001FFFFFFFFFFFFFFFFFF4FA7FFFFFF0000000000000005FFFFFF000BFFF001FFFFFFFFFC0000000000FFFFFFFFFFFFFFFFFF47A7FFFFFF8000000000000007FFFFFF8005FF9000FFFFFFFFF80000000000FFFFFFFFFFFFFFFFFF47CFFFFFFFC000000000000007FFFFFF0002FF0000FFFFFFFFE800000000007FFFFFFFFFFFFFFFFF47CFFFFFFFC0000000000";
// synopsys translate_on

// Location: M10K_X38_Y20_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a59 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a59_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_first_bit_number = 3;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_first_bit_number = 3;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a59 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y22_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a43 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a43_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_first_bit_number = 3;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_first_bit_number = 3;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .mem_init3 = "00007FFFFFF00003F8001FFFFFFFFE000000000005FFFFFFFFFFFFFFFFF47C7FFFFFFC00000000000000FFFFFFFC000680001FFFFFFFFC000000000002FFFFFFFFFFFFFFFFF47FFFFFFFFD00000000000001FFFFFFF8000080000FFFFFFFF8000000000000FFFFFFFFFFFFFFFFF47FFFFFFFFE00000000000003FFFFFFF8000000000FFFFFFFF8000000000000FFFFFFFFFFFFFFFFF47FFFFFFFFF00000000000003FFFFFFF8000000001FFFFFFFF0000000000000FFFFFFFFFFFFFFFFF47FFFFFFFFE00000000000001FFFFFFFC000000001FFFFFFFF00000000000003FFFFFFFFFFFFFFFF47FFFFFFFFF00000000000005FFFFFFFC000000003FFFFFFFC000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .mem_init2 = "00000000007FFFFFFFFFFFFFFFF47FFFFFFFFF40000000000007FFFFFFFC000000003FFFFFFFC00000000000001FFFFFFFFFFFFFFFF47FFFFFFFFF80000000000007FFFFFFFC000000007FFFFFFFC00000000000002FFFFFFFFFFFFFFFF47FFFFFFFFFA000000000000FFFFFFFFE000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF47FFFFFFFFFE000000000000FFFFFFFFC000000007FFFFFFF000000000000001FFFFFFFFFFFFFFFF47FFFFFFFFFC000000000000FFFFFFFFC000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF47FFFFFFFFFE000000000002FFFFFFFFE000000003FFFFFFF800000000000000FFFFFFFFFFFFFFFF47FFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .mem_init1 = "FFFFFFE000000000003FFFFFFFFE000000007FFFFFFF000000000000000BFFFFFFFFFFFFFFF47FFFFFFFFFF800000000003FFFFFFFFC000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF47FFFFFFFFFF800000000001FFFFFFFFE000000003FFFFFFE0000000000000007FFFFFFFFFFFFFFF4FFFFFFFFFFF400000000003FFFFFFFFC00000000BFFFFFFF0000000000000001FFFFFFFFFFFFFFF5FFFFFFFFFFF800000000007FFFFFFFFD000000007FFFFFFE0000000000000005FFFFFFFFFFFFFFF5FFFFFFFFFFFA0000000000FFFFFFFFFE00000000BFFFFFFC0000000000000003FFFFFFFFFFFFFFF5FFFFFFFFFFFC0000000000FFFFFFFFF00000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a43 .mem_init0 = "00005FFFFFFC0000000000000003FFFFFFFFFFFFFFFD7FFFFFFFFFFE0000000000FFFFFFFFF8000000001FFFFFFE0000000000000001FFFFFFFF9FFFFFF0FFFFFFDFFFFE0000000002FFFFFFFFF0000000001FFFFFFE0000000000000002FFFFFFFFC00000000000000FFFFE0000000003FFFFFFFFF00000000007FFFFFC0000000000000003FFFFFFFFC00000000000000FFFFF8000000003FFFFFFFF80000000000FFFFFFC0000000000000002FFFFFFFFC00000000000000FFFFF8000000001FFFFFFFF000000000005FFFFFC0000000000000000FFFFFFFF800000000000001FFFFF4000000003FFFFFFFE800000000003FFFFFC0000000000000000FFFF";
// synopsys translate_on

// Location: M10K_X58_Y22_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a35 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a35_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_first_bit_number = 3;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_first_bit_number = 3;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .mem_init3 = "FFFF800000000000000FFFFFC00000000BFFFFFFFC000000000001FFFFF80000000000000000FFFFFFFFC00000000000000FFFFFE000000007FFFFFFFE0000000000007FFFFC0000000000000001FFFFFFFF800000000000001FFFFFC000000007FFFFFFFC000000000000FFFFF80000000000000001FFFFFFFFC00000000000000FFFFFE00000001FFFFFFFF40000000000001FFFF80000000000000001FFFFFFFF800000000000000FFFFFF00000000FFFFFFFE00000000000001FFFFC0000000000000001FFFFFFFF800000000000003FFFFFF00000001FFFFFFFE00000000000001FFFFC0000000000000001FFFFFFFFA00000000000003FFFFFF8000000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .mem_init2 = "3FFFFFFFE000000000000007FFF80000000000000001FFFFFFFFC00000000000003FFFFFF00000005FFFFFFF000000000000000FFFFA0000000000000001FFFFFFFFC00000000000003FFFFFF80000007FFFFFFF8000000000000005FFF80000000000000001FFFFFFFFE00000000000001FFFFFFC000000BFFFFFFF0000000000000003FFFA0000000000000001FFFFFFFFF00000000000007FFFFFFE0000007FFFFFFC0000000000000000FFFC0000000000000003FFFFFFFFE00000000000007FFFFFFC0000007FFFFFFD8000000000000000FFFE0000000000000001FFFFFFFFF00000000000007FFFFFFC000001FFFFFFFFA600000000000000FFFE0000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .mem_init1 = "000000000003FFFFFFFFF0000000000000FFFFFFFD000001FFFFFFFFFD1800000000006F7FFC0000000000000003FFFFFFFFF8000000000000BFFFFFFF000000FFFFFFFFFFE4C0000000783FFFFE0000000000000005FFFFFFFFF8000000000000FFFFFFFF000001FFFFFFFFFFFF3C0000013FFFFFFE0000000000000003FFFFFFFFF80000000000017FFFFFFF000005FFFFFFFFFFFFFC000037FFFFFFFE0000000000000003FFFFFFFFF8000000000001FFFFFFFF800007FFFFFFFFFFFFFE00007FFFFFFFFE800000000000000FFFFFFFFFFA000000000002FFFFFFFF80000BFFFFFFFFFFFFFE0000BFFFFFFFFF8000000000000003FFFFFFFFFE0000000000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a35 .mem_init0 = "03FFFFFFFFE0000FFFFFFFFFFFFFFC00007FFFFFFFFF8000000000000007FFFFFFFFFC000000000003FFFFFFFFE0001FFFFFFFFFFFFFFE0001FFFFFFFFFF8000000000000017FFFFFFFFFF000000000003FFFFFFFFC0000FFFFFFFFFFFFFFE0001FFFFFFFFFFC00000000000001FFFFFFFFFFE800000000003FFFFFFFFC0001FFFFFFFFFFFFFFE0001FFFFFFFFFFC00000000000000FFFFFFFFFFF80000000001FFFFFFFFFE0002FFFFFFFFFFFFFFF8003FFFFFFFFFFC00000000000000FFFFFFFFFFFC0000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF0001FFFFFFFFFFC00000000000001FFFFFFFFFFFC0000000002FFFFFFFFFF8003FFFFFFFFFFFFFFFC0";
// synopsys translate_on

// Location: LABCELL_X43_Y26_N36
cyclonev_lcell_comb \Selector4~1 (
// Equation(s):
// \Selector4~1_combout  = ( \memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \memory2|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] 
// & (\memory2|altsyncram_component|auto_generated|ram_block1a51~portbdataout )) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a59~portbdataout ))) ) ) ) # ( 
// !\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( \memory2|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\memory2|altsyncram_component|auto_generated|ram_block1a43~portbdataout ) ) ) ) # ( \memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\memory2|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a51~portbdataout )) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\memory2|altsyncram_component|auto_generated|ram_block1a59~portbdataout ))) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ( !\memory2|altsyncram_component|auto_generated|ram_block1a35~portbdataout  & ( 
// (\memory2|altsyncram_component|auto_generated|ram_block1a43~portbdataout  & \memory2|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|ram_block1a51~portbdataout ),
	.datab(!\memory2|altsyncram_component|auto_generated|ram_block1a59~portbdataout ),
	.datac(!\memory2|altsyncram_component|auto_generated|ram_block1a43~portbdataout ),
	.datad(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.dataf(!\memory2|altsyncram_component|auto_generated|ram_block1a35~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~1 .extended_lut = "off";
defparam \Selector4~1 .lut_mask = 64'h000F5533FF0F5533;
defparam \Selector4~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X26_Y24_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a67 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a67_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_first_bit_number = 3;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_first_bit_number = 3;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a67 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N18
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|mux3|l3_w3_n1_mux_dataout~0 (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|mux3|l3_w3_n1_mux_dataout~0_combout  = ( \memory2|altsyncram_component|auto_generated|ram_block1a67~portbdataout  & ( !\memory2|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & !\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]) ) ) )

	.dataa(gnd),
	.datab(!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datac(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datad(gnd),
	.datae(!\memory2|altsyncram_component|auto_generated|ram_block1a67~portbdataout ),
	.dataf(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|mux3|l3_w3_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w3_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w3_n1_mux_dataout~0 .lut_mask = 64'h0000C0C000000000;
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w3_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X39_Y27_N48
cyclonev_lcell_comb \Selector4~2 (
// Equation(s):
// \Selector4~2_combout  = ( \data_to_vga_pipe[4]~0_combout  & ( \memory2|altsyncram_component|auto_generated|mux3|l3_w3_n1_mux_dataout~0_combout  & ( (!\data_to_vga_pipe[4]~1_combout ) # (\Selector4~1_combout ) ) ) ) # ( !\data_to_vga_pipe[4]~0_combout  & ( 
// \memory2|altsyncram_component|auto_generated|mux3|l3_w3_n1_mux_dataout~0_combout  & ( (!\data_to_vga_pipe[4]~1_combout  & ((\memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ))) # (\data_to_vga_pipe[4]~1_combout  & 
// (\Selector4~0_combout )) ) ) ) # ( \data_to_vga_pipe[4]~0_combout  & ( !\memory2|altsyncram_component|auto_generated|mux3|l3_w3_n1_mux_dataout~0_combout  & ( (\data_to_vga_pipe[4]~1_combout  & \Selector4~1_combout ) ) ) ) # ( 
// !\data_to_vga_pipe[4]~0_combout  & ( !\memory2|altsyncram_component|auto_generated|mux3|l3_w3_n1_mux_dataout~0_combout  & ( (!\data_to_vga_pipe[4]~1_combout  & ((\memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ))) # 
// (\data_to_vga_pipe[4]~1_combout  & (\Selector4~0_combout )) ) ) )

	.dataa(!\data_to_vga_pipe[4]~1_combout ),
	.datab(!\Selector4~0_combout ),
	.datac(!\Selector4~1_combout ),
	.datad(!\memory1|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ),
	.datae(!\data_to_vga_pipe[4]~0_combout ),
	.dataf(!\memory2|altsyncram_component|auto_generated|mux3|l3_w3_n1_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector4~2 .extended_lut = "off";
defparam \Selector4~2 .lut_mask = 64'h11BB050511BBAFAF;
defparam \Selector4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y27_N49
dffeas \data_to_vga_pipe[3] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector4~2_combout ),
	.asdata(\memory3|altsyncram_component|auto_generated|mux3|l4_w3_n0_mux_dataout~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inside_box~q ),
	.sload(\vga_mem_select.MEM3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_to_vga_pipe[3]),
	.prn(vcc));
// synopsys translate_off
defparam \data_to_vga_pipe[3] .is_wysiwyg = "true";
defparam \data_to_vga_pipe[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X39_Y33_N35
dffeas \vga_out|green_reg[6] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(gnd),
	.asdata(data_to_vga_pipe[3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|green_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|green_reg[6] .is_wysiwyg = "true";
defparam \vga_out|green_reg[6] .power_up = "low";
// synopsys translate_on

// Location: M10K_X69_Y16_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X26_Y20_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00007FFFFFF8000BD0000FFFFFFFFD000000000001FFFFFFFFFFFFFFFFF8FFFFFFFFFC00000000000001FFFFFFFC0003E0000FFFFFFFFA000000000000FFFFFFFFFFFFFFFFF8FFFFFFFFFC00000000000000FFFFFFFC000080002FFFFFFFFC000000000000FFFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000000FFFFFFFC000000003FFFFFFFF80000000000007FFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000001FFFFFFFC000000003FFFFFFFE80000000000003FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000003FFFFFFF8000000003FFFFFFFE00000000000003FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000007FFFFFFF8000000003FFFFFFFC000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000007FFFFFFFFFFFFFFFF8FFFFFFFFFF40000000000007FFFFFFFE000000003FFFFFFFC00000000000003FFFFFFFFFFFFFFFF8FFFFFFFFFFC0000000000003FFFFFFF8000000003FFFFFFF800000000000002FFFFFFFFFFFFFFFF8FFFFFFFFFFC000000000000FFFFFFFFE000000001FFFFFFFC00000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000001FFFFFFFFE000000007FFFFFFFC000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFC000000000000FFFFFFFFE000000003FFFFFFF8000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFE000000000000FFFFFFFFC000000003FFFFFFF000000000000000FFFFFFFFFFFFFFFF8FFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFE000000000001FFFFFFFFC000000003FFFFFFE000000000000000BFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000001FFFFFFFFC000000003FFFFFFF0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFF000000000007FFFFFFFFF00000000BFFFFFFF0000000000000003FFFFFFFFFFFFFFF87FFFFFFFFFF400000000007FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF97FFFFFFFFFFC00000000003FFFFFFFFF00000000FFFFFFFF0000000000000003FFFFFFFFFFFFFFF97FFFFFFFFFFC0000000000FFFFFFFFFA000000003FFFFFFE0000000000000001FFFFFFFFFFFFFFF97FFFFFFFFFFE0000000001FFFFFFFFFC0000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00003FFFFFFC0000000000000003FFFFFFFFFFFFFFF9FFFFFFFFFFFE0000000000FFFFFFFFF0000000003FFFFFFE0000000000000003FFFFFFFFFFFFFFF97FFFFFEFFFFE0000000000FFFFFFFFE0000000001FFFFFFE0000000000000001FFFFFFFFC00000000000000FFFFE0000000001FFFFFFFFC00000000017FFFFF80000000000000002FFFFFFFFC00000000000000FFFFE0000000001FFFFFFFFA00000000007FFFFFE0000000000000001FFFFFFFFC00000000000000FFFFF0000000007FFFFFFFF800000000003FFFFF80000000000000000FFFFFFFF800000000000000FFFFF4000000007FFFFFFFE800000000001FFFFFC0000000000000001FFFF";
// synopsys translate_on

// Location: M10K_X26_Y10_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X49_Y7_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "FFFFC00000000000001FFFFF800000000BFFFFFFFF000000000001FFFFFC0000000000000000FFFFFFFFC00000000000000FFFFF800000000FFFFFFFFC0000000000017FFFF80000000000000001FFFFFFFFC00000000000001FFFFFE00000001FFFFFFFF80000000000007FFFF80000000000000001FFFFFFFF800000000000001FFFFFE00000001FFFFFFFF00000000000003FFFF80000000000000001FFFFFFFF800000000000001FFFFFF00000000FFFFFFFE80000000000003FFFF80000000000000001FFFFFFFFA00000000000000FFFFFF00000001FFFFFFFE00000000000001FFFFC0000000000000000FFFFFFFFC00000000000002FFFFFE0000000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "1FFFFFFFA000000000000017FFF80000000000000001FFFFFFFFE00000000000003FFFFFF00000003FFFFFFFC000000000000007FFFC0000000000000000FFFFFFFFC00000000000001FFFFFFC0000003FFFFFFF0000000000000003FFFA0000000000000003FFFFFFFFE00000000000001FFFFFF8000000BFFFFFFE0000000000000003FFFC0000000000000000FFFFFFFFD00000000000003FFFFFF8000000FFFFFFFC0000000000000000FFFC0000000000000003FFFFFFFFF00000000000007FFFFFFE000001FFFFFFFCE000000000000001FFFC0000000000000001FFFFFFFFF00000000000007FFFFFFE000001FFFFFFFFF5000000000000027FFE0000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "000000000001FFFFFFFFF80000000000003FFFFFFF000001FFFFFFFFFFA000000000009EFFFC0000000000000003FFFFFFFFF0000000000000FFFFFFFF000001FFFFFFFFFFF900000000387FFFFC0000000000000005FFFFFFFFF00000000000007FFFFFFE000001FFFFFFFFFFFFD0000010DFFFFFFF0000000000000003FFFFFFFFF00000000000017FFFFFFF000003FFFFFFFFFFFFF800007FFFFFFFFF0000000000000003FFFFFFFFF8000000000000FFFFFFFFC00003FFFFFFFFFFFFF800007FFFFFFFFF0000000000000003FFFFFFFFFA000000000001FFFFFFFF80000BFFFFFFFFFFFFFE0000BFFFFFFFFF800000000000000FFFFFFFFFFE0000000000";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "01FFFFFFFF800007FFFFFFFFFFFFFE0000FFFFFFFFFF0000000000000007FFFFFFFFFC000000000007FFFFFFFFC00007FFFFFFFFFFFFFF00007FFFFFFFFFC00000000000000FFFFFFFFFFF000000000003FFFFFFFFE0001FFFFFFFFFFFFFFF0000FFFFFFFFFFC00000000000000FFFFFFFFFFF00000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF0000FFFFFFFFFFC00000000000001FFFFFFFFFFF40000000000FFFFFFFFFF0003FFFFFFFFFFFFFFE0000FFFFFFFFFFC00000000000003FFFFFFFFFFFC0000000000FFFFFFFFFE0001FFFFFFFFFFFFFFF8001FFFFFFFFFFE00000000000001FFFFFFFFFFFC0000000001FFFFFFFFFF8001FFFFFFFFFFFFFFF00";
// synopsys translate_on

// Location: M10K_X14_Y18_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "FFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF777FFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFD0004FFFFFFFFFFFFFFFFFFFFFC01FFFFFFE00000000000000017FFFFE7FFFFFFFFDFFFFFFFFFFFC80000DFFFFFFFFFFFFFFFFFFFFA00FFFFFFDFFFFFFFFFFFFFFFEFFFFFE9FFFFFFFFE7FFFFFFFFFF80000017FFFFFFFFFFFFFFFFFFFC397FFFFFC0000000000000001FFFFFF0FFFFFFFF0FFFFFFFFFFE8000000BFFFFFFFFFFFFFFFFFFF8F8FFFFFFC0000000000000000FFFFFF03FFFFFFF0FFFFFFFFFFC00000002FFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "FFFFFFFFFFF8FC7FFFFFE0000000000000000FFFFFF807FFFFF00FFFFFFFFFF4000000017FFFFFFFFFFFFFFFFFFD7C7FFFFFE0000000000000003FFFFFF801FFFFD00FFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF878FFFFFFF8000000000000003FFFFFF800FFFFC00FFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF87CFFFFFFF8000000000000007FFFFFF8003FFF001FFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFF8FCFFFFFFF0000000000000007FFFFFF0003FFF000FFFFFFFFF00000000000FFFFFFFFFFFFFFFFFF8F8FFFFFFFC000000000000003FFFFFF40017F0000FFFFFFFFE000000000007FFFFFFFFFFFFFFFFF8FAFFFFFFFE0000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N51
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout  = ( \memory3|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( \memory3|altsyncram_component|auto_generated|ram_block1a52~portbdataout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]) # ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a44~portbdataout )) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & ((\memory3|altsyncram_component|auto_generated|ram_block1a60~portbdataout )))) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( 
// \memory3|altsyncram_component|auto_generated|ram_block1a52~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a44~portbdataout  & 
// ((\memory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]) # 
// (\memory3|altsyncram_component|auto_generated|ram_block1a60~portbdataout )))) ) ) ) # ( \memory3|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( !\memory3|altsyncram_component|auto_generated|ram_block1a52~portbdataout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0])) # (\memory3|altsyncram_component|auto_generated|ram_block1a44~portbdataout ))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (((\memory3|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & \memory3|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a36~portbdataout  & ( !\memory3|altsyncram_component|auto_generated|ram_block1a52~portbdataout  & ( (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & (\memory3|altsyncram_component|auto_generated|ram_block1a44~portbdataout )) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// ((\memory3|altsyncram_component|auto_generated|ram_block1a60~portbdataout ))))) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\memory3|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datac(!\memory3|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.datad(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\memory3|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.dataf(!\memory3|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .lut_mask = 64'h0027AA275527FF27;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X49_Y10_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X69_Y21_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X58_Y12_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "07FFFFFFFFFFE00000000000007FFFFFFFFFFFC0000000005FFFFFFFFFFC003FFFFFFFFFFFFFFF8007FFFFFFFFFFE00000000000007FFFFFFFFFFFE8000000007FFFFFFFFFF800FFFFFFFFFFFFFFFFC007FFFFFFFFFFF0000000000000FFFFFFFFFFFFFC000000007FFFFFFFFFF8007FFFFFFFFFFFFFFFA00FFFFFFFFFFFF0000000000000FFFFFFFFFFFFFA00000003FFFFFFFFFFFC007FFFFFFFFFFFFFFFC00FFFFFFFFFFFF8000000000000FFFFFFFFFFFFFD00000001FFFFFFFFFFFC01FFFFFFFFFFFFFFFFE017FFFFFFFFFFFE000000000001FFFFFFFFFFFFFF4000000FFFFFFFFFFFFF01FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFE000000000005FFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "FFFFFFFF8000003FFFFFFFFFFFFF03FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFE800007FFFFFFFFFFFFE03FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF400000000017FFFFFFFFFFFFFFFB00047FFFFFFFFFFFFF81FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFA0000000003FFFFFFFFFFFFFFFFFB06FFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFE93FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF43FFFFFFFFFFFFFF800000000FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFF0000000017FFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFC7FF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "FFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFE40001FFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y9_N0
cyclonev_ram_block \memory3|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\memory3|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory3|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.ena1(\memory3|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\~GND~combout }),
	.portaaddr({\addr_control|addr_out_wr [12],\addr_control|addr_out_wr [11],\addr_control|addr_out_wr [10],\addr_control|addr_out_wr [9],\addr_control|addr_out_wr [8],\addr_control|addr_out_wr [7],\addr_control|addr_out_wr [6],\addr_control|addr_out_wr [5],\addr_control|addr_out_wr [4],
\addr_control|addr_out_wr [3],\addr_control|addr_out_wr [2],\addr_control|addr_out_wr [1],\addr_control|addr_out_wr [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({counter_address[12],counter_address[11],counter_address[10],counter_address[9],counter_address[8],counter_address[7],counter_address[6],counter_address[5],counter_address[4],counter_address[3],counter_address[2],counter_address[1],counter_address[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory3|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../imagem_output.mif";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "mem1:memory3|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 72800;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory3|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y21_N18
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  = ( \memory3|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( \memory3|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\memory3|altsyncram_component|auto_generated|ram_block1a20~portbdataout ))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\memory3|altsyncram_component|auto_generated|ram_block1a12~portbdataout ) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( \memory3|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1])) # (\memory3|altsyncram_component|auto_generated|ram_block1a20~portbdataout ))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & \memory3|altsyncram_component|auto_generated|ram_block1a12~portbdataout )))) ) ) ) # ( \memory3|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( 
// !\memory3|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory3|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((\memory3|altsyncram_component|auto_generated|ram_block1a12~portbdataout ) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1])))) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|ram_block1a28~portbdataout  & ( !\memory3|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory3|altsyncram_component|auto_generated|ram_block1a20~portbdataout  & (\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [0] & (((!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1] & \memory3|altsyncram_component|auto_generated|ram_block1a12~portbdataout )))) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datab(!\memory3|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datac(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(!\memory3|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.datae(!\memory3|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.dataf(!\memory3|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .lut_mask = 64'h02520757A2F2A7F7;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y29_N54
cyclonev_lcell_comb \memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2 (
// Equation(s):
// \memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout  = ( \memory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & (((\memory3|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout )) # 
// (\memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ))) # (\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & (\memory3|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & 
// (\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ))) ) ) ) # ( !\memory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ( \memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  & ( 
// (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3]) # ((\memory3|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout )) ) ) ) # ( 
// \memory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  & ( (!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & 
// (((\memory3|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout )) # (\memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ))) # 
// (\memory3|altsyncram_component|auto_generated|out_address_reg_b [3] & (\memory3|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & (\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ))) ) ) ) # ( 
// !\memory3|altsyncram_component|auto_generated|out_address_reg_b [2] & ( !\memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout  & ( (\memory3|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & 
// \memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ) ) ) )

	.dataa(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [3]),
	.datab(!\memory3|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.datac(!\memory3|altsyncram_component|auto_generated|mux3|l4_w5_n0_mux_dataout~0_combout ),
	.datad(!\memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~1_combout ),
	.datae(!\memory3|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.dataf(!\memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .extended_lut = "off";
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .lut_mask = 64'h030303ABABAB03AB;
defparam \memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y31_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a20 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode686w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode868w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a20_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_first_bit_number = 4;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_first_bit_number = 4;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a20 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y30_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a28 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode696w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode878w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a28_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_first_bit_number = 4;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_first_bit_number = 4;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .mem_init3 = "07FFFFFFFFFFE00000000000007FFFFFFFFFFFC0000000005FFFFFFFFFFC003FFFFFFFFFFFFFFF8007FFFFFFFFFFE00000000000007FFFFFFFFFFFE8000000007FFFFFFFFFF800FFFFFFFFFFFFFFFFC007FFFFFFFFFFF0000000000000FFFFFFFFFFFFFC000000007FFFFFFFFFF8007FFFFFFFFFFFFFFFA00FFFFFFFFFFFF0000000000000FFFFFFFFFFFFFA00000003FFFFFFFFFFFC007FFFFFFFFFFFFFFFC00FFFFFFFFFFFF8000000000000FFFFFFFFFFFFFD00000001FFFFFFFFFFFC01FFFFFFFFFFFFFFFFE017FFFFFFFFFFFE000000000001FFFFFFFFFFFFFF4000000FFFFFFFFFFFFF01FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFE000000000005FFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .mem_init2 = "FFFFFFFF8000003FFFFFFFFFFFFF03FFFFFFFFFFFFFFFFE00FFFFFFFFFFFFF000000000007FFFFFFFFFFFFFFE800007FFFFFFFFFFFFE03FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFF400000000017FFFFFFFFFFFFFFFB00047FFFFFFFFFFFFF81FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFA0000000003FFFFFFFFFFFFFFFFFB06FFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFF01FFFFFFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFE93FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF43FFFFFFFFFFFFFF800000000FFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFF0000000017FFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFC7FF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .mem_init1 = "FFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFF00000007FFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFF8000000FFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFC000001FFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFE40001FFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF57FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a28 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y29_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a12 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode676w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode858w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a12_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_first_bit_number = 4;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_first_bit_number = 4;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a12 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X38_Y34_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a4 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode659w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode841w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a4_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_first_bit_number = 4;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_first_bit_number = 4;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a4 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X43_Y27_N42
cyclonev_lcell_comb \Selector3~0 (
// Equation(s):
// \Selector3~0_combout  = ( \memory2|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( \memory2|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ) # ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a20~portbdataout )) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a28~portbdataout )))) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( 
// \memory2|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a20~portbdataout )) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a28~portbdataout ))))) ) ) ) # ( \memory2|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( 
// !\memory2|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( (!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & (((\memory2|altsyncram_component|auto_generated|out_address_reg_b [0])))) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a20~portbdataout )) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a28~portbdataout ))))) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|ram_block1a12~portbdataout  & ( 
// !\memory2|altsyncram_component|auto_generated|ram_block1a4~portbdataout  & ( (\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q  & ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// (\memory2|altsyncram_component|auto_generated|ram_block1a20~portbdataout )) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a28~portbdataout ))))) ) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|ram_block1a20~portbdataout ),
	.datab(!\memory2|altsyncram_component|auto_generated|ram_block1a28~portbdataout ),
	.datac(!\memory2|altsyncram_component|auto_generated|out_address_reg_b[1]~DUPLICATE_q ),
	.datad(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\memory2|altsyncram_component|auto_generated|ram_block1a12~portbdataout ),
	.dataf(!\memory2|altsyncram_component|auto_generated|ram_block1a4~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~0 .extended_lut = "off";
defparam \Selector3~0 .lut_mask = 64'h050305F3F503F5F3;
defparam \Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y26_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a68 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode755w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode928w [3]),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a68_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_first_bit_number = 4;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_first_bit_number = 4;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .mem_init3 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a68 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N54
cyclonev_lcell_comb \memory2|altsyncram_component|auto_generated|mux3|l3_w4_n1_mux_dataout~0 (
// Equation(s):
// \memory2|altsyncram_component|auto_generated|mux3|l3_w4_n1_mux_dataout~0_combout  = ( \memory2|altsyncram_component|auto_generated|ram_block1a68~portbdataout  & ( !\memory2|altsyncram_component|auto_generated|out_address_reg_b [2] & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & !\memory2|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) )

	.dataa(gnd),
	.datab(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datac(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datad(gnd),
	.datae(!\memory2|altsyncram_component|auto_generated|ram_block1a68~portbdataout ),
	.dataf(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\memory2|altsyncram_component|auto_generated|mux3|l3_w4_n1_mux_dataout~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w4_n1_mux_dataout~0 .extended_lut = "off";
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w4_n1_mux_dataout~0 .lut_mask = 64'h0000C0C000000000;
defparam \memory2|altsyncram_component|auto_generated|mux3|l3_w4_n1_mux_dataout~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X38_Y32_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a44 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode716w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode898w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a44_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_first_bit_number = 4;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_first_bit_number = 4;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .mem_init3 = "00007FFFFFF8000BD0000FFFFFFFFD000000000001FFFFFFFFFFFFFFFFF8FFFFFFFFFC00000000000001FFFFFFFC0003E0000FFFFFFFFA000000000000FFFFFFFFFFFFFFFFF8FFFFFFFFFC00000000000000FFFFFFFC000080002FFFFFFFFC000000000000FFFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000000FFFFFFFC000000003FFFFFFFF80000000000007FFFFFFFFFFFFFFFF8FFFFFFFFFE00000000000001FFFFFFFC000000003FFFFFFFE80000000000003FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000003FFFFFFF8000000003FFFFFFFE00000000000003FFFFFFFFFFFFFFFF8FFFFFFFFFF80000000000007FFFFFFF8000000003FFFFFFFC000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .mem_init2 = "00000000007FFFFFFFFFFFFFFFF8FFFFFFFFFF40000000000007FFFFFFFE000000003FFFFFFFC00000000000003FFFFFFFFFFFFFFFF8FFFFFFFFFFC0000000000003FFFFFFF8000000003FFFFFFF800000000000002FFFFFFFFFFFFFFFF8FFFFFFFFFFC000000000000FFFFFFFFE000000001FFFFFFFC00000000000000FFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000001FFFFFFFFE000000007FFFFFFFC000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFC000000000000FFFFFFFFE000000003FFFFFFF8000000000000007FFFFFFFFFFFFFFF8FFFFFFFFFFE000000000000FFFFFFFFC000000003FFFFFFF000000000000000FFFFFFFFFFFFFFFF8FFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .mem_init1 = "FFFFFFE000000000001FFFFFFFFC000000003FFFFFFE000000000000000BFFFFFFFFFFFFFFF8FFFFFFFFFFE000000000001FFFFFFFFC000000003FFFFFFF0000000000000003FFFFFFFFFFFFFFF8FFFFFFFFFFF000000000007FFFFFFFFF00000000BFFFFFFF0000000000000003FFFFFFFFFFFFFFF87FFFFFFFFFF400000000007FFFFFFFFE000000007FFFFFFF0000000000000007FFFFFFFFFFFFFFF97FFFFFFFFFFC00000000003FFFFFFFFF00000000FFFFFFFF0000000000000003FFFFFFFFFFFFFFF97FFFFFFFFFFC0000000000FFFFFFFFFA000000003FFFFFFE0000000000000001FFFFFFFFFFFFFFF97FFFFFFFFFFE0000000001FFFFFFFFFC0000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a44 .mem_init0 = "00003FFFFFFC0000000000000003FFFFFFFFFFFFFFF9FFFFFFFFFFFE0000000000FFFFFFFFF0000000003FFFFFFE0000000000000003FFFFFFFFFFFFFFF97FFFFFEFFFFE0000000000FFFFFFFFE0000000001FFFFFFE0000000000000001FFFFFFFFC00000000000000FFFFE0000000001FFFFFFFFC00000000017FFFFF80000000000000002FFFFFFFFC00000000000000FFFFE0000000001FFFFFFFFA00000000007FFFFFE0000000000000001FFFFFFFFC00000000000000FFFFF0000000007FFFFFFFF800000000003FFFFF80000000000000000FFFFFFFF800000000000000FFFFF4000000007FFFFFFFE800000000001FFFFFC0000000000000001FFFF";
// synopsys translate_on

// Location: M10K_X41_Y27_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a36 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode706w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode888w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a36_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_first_bit_number = 4;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_first_bit_number = 4;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .mem_init3 = "FFFFC00000000000001FFFFF800000000BFFFFFFFF000000000001FFFFFC0000000000000000FFFFFFFFC00000000000000FFFFF800000000FFFFFFFFC0000000000017FFFF80000000000000001FFFFFFFFC00000000000001FFFFFE00000001FFFFFFFF80000000000007FFFF80000000000000001FFFFFFFF800000000000001FFFFFE00000001FFFFFFFF00000000000003FFFF80000000000000001FFFFFFFF800000000000001FFFFFF00000000FFFFFFFE80000000000003FFFF80000000000000001FFFFFFFFA00000000000000FFFFFF00000001FFFFFFFE00000000000001FFFFC0000000000000000FFFFFFFFC00000000000002FFFFFE0000000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .mem_init2 = "1FFFFFFFA000000000000017FFF80000000000000001FFFFFFFFE00000000000003FFFFFF00000003FFFFFFFC000000000000007FFFC0000000000000000FFFFFFFFC00000000000001FFFFFFC0000003FFFFFFF0000000000000003FFFA0000000000000003FFFFFFFFE00000000000001FFFFFF8000000BFFFFFFE0000000000000003FFFC0000000000000000FFFFFFFFD00000000000003FFFFFF8000000FFFFFFFC0000000000000000FFFC0000000000000003FFFFFFFFF00000000000007FFFFFFE000001FFFFFFFCE000000000000001FFFC0000000000000001FFFFFFFFF00000000000007FFFFFFE000001FFFFFFFFF5000000000000027FFE0000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .mem_init1 = "000000000001FFFFFFFFF80000000000003FFFFFFF000001FFFFFFFFFFA000000000009EFFFC0000000000000003FFFFFFFFF0000000000000FFFFFFFF000001FFFFFFFFFFF900000000387FFFFC0000000000000005FFFFFFFFF00000000000007FFFFFFE000001FFFFFFFFFFFFD0000010DFFFFFFF0000000000000003FFFFFFFFF00000000000017FFFFFFF000003FFFFFFFFFFFFF800007FFFFFFFFF0000000000000003FFFFFFFFF8000000000000FFFFFFFFC00003FFFFFFFFFFFFF800007FFFFFFFFF0000000000000003FFFFFFFFFA000000000001FFFFFFFF80000BFFFFFFFFFFFFFE0000BFFFFFFFFF800000000000000FFFFFFFFFFE0000000000";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a36 .mem_init0 = "01FFFFFFFF800007FFFFFFFFFFFFFE0000FFFFFFFFFF0000000000000007FFFFFFFFFC000000000007FFFFFFFFC00007FFFFFFFFFFFFFF00007FFFFFFFFFC00000000000000FFFFFFFFFFF000000000003FFFFFFFFE0001FFFFFFFFFFFFFFF0000FFFFFFFFFFC00000000000000FFFFFFFFFFF00000000000FFFFFFFFFF0001FFFFFFFFFFFFFFF0000FFFFFFFFFFC00000000000001FFFFFFFFFFF40000000000FFFFFFFFFF0003FFFFFFFFFFFFFFE0000FFFFFFFFFFC00000000000003FFFFFFFFFFFC0000000000FFFFFFFFFE0001FFFFFFFFFFFFFFF8001FFFFFFFFFFE00000000000001FFFFFFFFFFFC0000000001FFFFFFFFFF8001FFFFFFFFFFFFFFF00";
// synopsys translate_on

// Location: M10K_X38_Y27_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a60 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode736w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode918w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a60_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_first_bit_number = 4;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_first_bit_number = 4;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .mem_init1 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a60 .mem_init0 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
// synopsys translate_on

// Location: M10K_X41_Y31_N0
cyclonev_ram_block \memory2|altsyncram_component|auto_generated|ram_block1a52 (
	.portawe(\memory2|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.clk1(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.ena0(\memory2|altsyncram_component|auto_generated|decode2|w_anode726w [3]),
	.ena1(\memory2|altsyncram_component|auto_generated|rden_decode_b|w_anode908w[3]~0_combout ),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout }),
	.portaaddr({addr_wr_mem2[12],addr_wr_mem2[11],addr_wr_mem2[10],addr_wr_mem2[9],addr_wr_mem2[8],addr_wr_mem2[7],addr_wr_mem2[6],addr_wr_mem2[5],addr_wr_mem2[4],addr_wr_mem2[3],addr_wr_mem2[2],addr_wr_mem2[1],addr_wr_mem2[0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(1'b0),
	.portbaddr({addr_from_vga_sync[12],addr_from_vga_sync[11],addr_from_vga_sync[10],addr_from_vga_sync[9],addr_from_vga_sync[8],addr_from_vga_sync[7],addr_from_vga_sync[6],addr_from_vga_sync[5],addr_from_vga_sync[4],addr_from_vga_sync[3],addr_from_vga_sync[2],addr_from_vga_sync[1],addr_from_vga_sync[0]}),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\memory2|altsyncram_component|auto_generated|ram_block1a52_PORTBDATAOUT_bus ),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .clk0_core_clock_enable = "ena0";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .clk1_core_clock_enable = "ena1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_offset_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .data_interleave_width_in_bits = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .init_file = "../imagem_output.mif";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .init_file_layout = "port_a";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .logical_ram_name = "mem1:memory2|altsyncram:altsyncram_component|altsyncram_vt02:auto_generated|ALTSYNCRAM";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .mixed_port_feed_through_mode = "dont_care";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .operation_mode = "dual_port";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_byte_enable_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_out_clock = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_first_bit_number = 4;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_address_width = 13;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clear = "none";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_out_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_data_width = 1;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_address = 0;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_first_bit_number = 4;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_last_address = 8191;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_depth = 72800;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_logical_ram_width = 8;
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_during_write_mode = "new_data_no_nbe_read";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .port_b_read_enable_clock = "clock1";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .ram_block_type = "M20K";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .mem_init3 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .mem_init2 = "FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .mem_init1 = "FFFFFFFFFFFFFFFFFFF87FFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF777FFFFFFFFFFFFFFFFFFFFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFD0004FFFFFFFFFFFFFFFFFFFFFC01FFFFFFE00000000000000017FFFFE7FFFFFFFFDFFFFFFFFFFFC80000DFFFFFFFFFFFFFFFFFFFFA00FFFFFFDFFFFFFFFFFFFFFFEFFFFFE9FFFFFFFFE7FFFFFFFFFF80000017FFFFFFFFFFFFFFFFFFFC397FFFFFC0000000000000001FFFFFF0FFFFFFFF0FFFFFFFFFFE8000000BFFFFFFFFFFFFFFFFFFF8F8FFFFFFC0000000000000000FFFFFF03FFFFFFF0FFFFFFFFFFC00000002FFFFFFFF";
defparam \memory2|altsyncram_component|auto_generated|ram_block1a52 .mem_init0 = "FFFFFFFFFFF8FC7FFFFFE0000000000000000FFFFFF807FFFFF00FFFFFFFFFF4000000017FFFFFFFFFFFFFFFFFFD7C7FFFFFE0000000000000003FFFFFF801FFFFD00FFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF878FFFFFFF8000000000000003FFFFFF800FFFFC00FFFFFFFFFE0000000003FFFFFFFFFFFFFFFFFF87CFFFFFFF8000000000000007FFFFFF8003FFF001FFFFFFFFFC0000000001FFFFFFFFFFFFFFFFFF8FCFFFFFFF0000000000000007FFFFFF0003FFF000FFFFFFFFF00000000000FFFFFFFFFFFFFFFFFF8F8FFFFFFFC000000000000003FFFFFF40017F0000FFFFFFFFE000000000007FFFFFFFFFFFFFFFFF8FAFFFFFFFE0000000000";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N18
cyclonev_lcell_comb \Selector3~1 (
// Equation(s):
// \Selector3~1_combout  = ( \memory2|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & ( \memory2|altsyncram_component|auto_generated|ram_block1a52~portbdataout  & ( ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & 
// ((\memory2|altsyncram_component|auto_generated|ram_block1a36~portbdataout ))) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a44~portbdataout ))) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b [1]) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & ( \memory2|altsyncram_component|auto_generated|ram_block1a52~portbdataout  & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a36~portbdataout ))) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a44~portbdataout )))) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( \memory2|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & ( !\memory2|altsyncram_component|auto_generated|ram_block1a52~portbdataout  & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a36~portbdataout ))) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a44~portbdataout )))) # (\memory2|altsyncram_component|auto_generated|out_address_reg_b [1] & 
// (((\memory2|altsyncram_component|auto_generated|out_address_reg_b [0])))) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|ram_block1a60~portbdataout  & ( !\memory2|altsyncram_component|auto_generated|ram_block1a52~portbdataout  & ( 
// (!\memory2|altsyncram_component|auto_generated|out_address_reg_b [1] & ((!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & ((\memory2|altsyncram_component|auto_generated|ram_block1a36~portbdataout ))) # 
// (\memory2|altsyncram_component|auto_generated|out_address_reg_b [0] & (\memory2|altsyncram_component|auto_generated|ram_block1a44~portbdataout )))) ) ) )

	.dataa(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [1]),
	.datab(!\memory2|altsyncram_component|auto_generated|ram_block1a44~portbdataout ),
	.datac(!\memory2|altsyncram_component|auto_generated|ram_block1a36~portbdataout ),
	.datad(!\memory2|altsyncram_component|auto_generated|out_address_reg_b [0]),
	.datae(!\memory2|altsyncram_component|auto_generated|ram_block1a60~portbdataout ),
	.dataf(!\memory2|altsyncram_component|auto_generated|ram_block1a52~portbdataout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~1 .extended_lut = "off";
defparam \Selector3~1 .lut_mask = 64'h0A220A775F225F77;
defparam \Selector3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X40_Y27_N51
cyclonev_lcell_comb \Selector3~2 (
// Equation(s):
// \Selector3~2_combout  = ( \memory2|altsyncram_component|auto_generated|mux3|l3_w4_n1_mux_dataout~0_combout  & ( \Selector3~1_combout  & ( ((!\data_to_vga_pipe[4]~1_combout  & 
// (\memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout )) # (\data_to_vga_pipe[4]~1_combout  & ((\Selector3~0_combout )))) # (\data_to_vga_pipe[4]~0_combout ) ) ) ) # ( 
// !\memory2|altsyncram_component|auto_generated|mux3|l3_w4_n1_mux_dataout~0_combout  & ( \Selector3~1_combout  & ( (!\data_to_vga_pipe[4]~1_combout  & (\memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout  & 
// (!\data_to_vga_pipe[4]~0_combout ))) # (\data_to_vga_pipe[4]~1_combout  & (((\Selector3~0_combout ) # (\data_to_vga_pipe[4]~0_combout )))) ) ) ) # ( \memory2|altsyncram_component|auto_generated|mux3|l3_w4_n1_mux_dataout~0_combout  & ( 
// !\Selector3~1_combout  & ( (!\data_to_vga_pipe[4]~1_combout  & (((\data_to_vga_pipe[4]~0_combout )) # (\memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ))) # (\data_to_vga_pipe[4]~1_combout  & 
// (((!\data_to_vga_pipe[4]~0_combout  & \Selector3~0_combout )))) ) ) ) # ( !\memory2|altsyncram_component|auto_generated|mux3|l3_w4_n1_mux_dataout~0_combout  & ( !\Selector3~1_combout  & ( (!\data_to_vga_pipe[4]~0_combout  & 
// ((!\data_to_vga_pipe[4]~1_combout  & (\memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout )) # (\data_to_vga_pipe[4]~1_combout  & ((\Selector3~0_combout ))))) ) ) )

	.dataa(!\memory1|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ),
	.datab(!\data_to_vga_pipe[4]~1_combout ),
	.datac(!\data_to_vga_pipe[4]~0_combout ),
	.datad(!\Selector3~0_combout ),
	.datae(!\memory2|altsyncram_component|auto_generated|mux3|l3_w4_n1_mux_dataout~0_combout ),
	.dataf(!\Selector3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\Selector3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \Selector3~2 .extended_lut = "off";
defparam \Selector3~2 .lut_mask = 64'h40704C7C43734F7F;
defparam \Selector3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X40_Y27_N52
dffeas \data_to_vga_pipe[4] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[0]~CLKENA0_outclk ),
	.d(\Selector3~2_combout ),
	.asdata(\memory3|altsyncram_component|auto_generated|mux3|l4_w4_n0_mux_dataout~2_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\inside_box~q ),
	.sload(\vga_mem_select.MEM3~q ),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(data_to_vga_pipe[4]),
	.prn(vcc));
// synopsys translate_off
defparam \data_to_vga_pipe[4] .is_wysiwyg = "true";
defparam \data_to_vga_pipe[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N18
cyclonev_lcell_comb \vga_out|green_reg[7]~feeder (
// Equation(s):
// \vga_out|green_reg[7]~feeder_combout  = data_to_vga_pipe[4]

	.dataa(!data_to_vga_pipe[4]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|green_reg[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|green_reg[7]~feeder .extended_lut = "off";
defparam \vga_out|green_reg[7]~feeder .lut_mask = 64'h5555555555555555;
defparam \vga_out|green_reg[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N19
dffeas \vga_out|green_reg[7] (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|green_reg[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\always1~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|green_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|green_reg[7] .is_wysiwyg = "true";
defparam \vga_out|green_reg[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X39_Y33_N39
cyclonev_lcell_comb \vga_out|vsync_reg~0 (
// Equation(s):
// \vga_out|vsync_reg~0_combout  = ( \vga_out|v_state.V_ACTIVE_STATE~q  & ( ((!\vga_out|v_state.V_PULSE_STATE~q  & ((\vga_out|vsync_reg~q ) # (\vga_out|v_state.V_FRONT_STATE~DUPLICATE_q )))) # (\vga_out|v_state.V_BACK_STATE~q ) ) ) # ( 
// !\vga_out|v_state.V_ACTIVE_STATE~q  & ( (!\vga_out|v_state.V_PULSE_STATE~q ) # (\vga_out|v_state.V_BACK_STATE~q ) ) )

	.dataa(!\vga_out|v_state.V_BACK_STATE~q ),
	.datab(!\vga_out|v_state.V_PULSE_STATE~q ),
	.datac(!\vga_out|v_state.V_FRONT_STATE~DUPLICATE_q ),
	.datad(!\vga_out|vsync_reg~q ),
	.datae(gnd),
	.dataf(!\vga_out|v_state.V_ACTIVE_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|vsync_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|vsync_reg~0 .extended_lut = "off";
defparam \vga_out|vsync_reg~0 .lut_mask = 64'hDDDDDDDD5DDD5DDD;
defparam \vga_out|vsync_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X39_Y33_N41
dffeas \vga_out|vsync_reg (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|vsync_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|vsync_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|vsync_reg .is_wysiwyg = "true";
defparam \vga_out|vsync_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X42_Y31_N30
cyclonev_lcell_comb \vga_out|hysnc_reg~0 (
// Equation(s):
// \vga_out|hysnc_reg~0_combout  = ( \vga_out|h_state.H_BACK_STATE~q  ) # ( !\vga_out|h_state.H_BACK_STATE~q  & ( (!\vga_out|h_state.H_PULSE_STATE~q  & ((!\vga_out|h_state.H_ACTIVE_STATE~q ) # ((\vga_out|hysnc_reg~q ) # (\vga_out|h_state.H_FRONT_STATE~q )))) 
// ) )

	.dataa(!\vga_out|h_state.H_PULSE_STATE~q ),
	.datab(!\vga_out|h_state.H_ACTIVE_STATE~q ),
	.datac(!\vga_out|h_state.H_FRONT_STATE~q ),
	.datad(!\vga_out|hysnc_reg~q ),
	.datae(gnd),
	.dataf(!\vga_out|h_state.H_BACK_STATE~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|hysnc_reg~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|hysnc_reg~0 .extended_lut = "off";
defparam \vga_out|hysnc_reg~0 .lut_mask = 64'h8AAA8AAAFFFFFFFF;
defparam \vga_out|hysnc_reg~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y31_N32
dffeas \vga_out|hysnc_reg (
	.clk(\pll0|pll_inst|altera_pll_i|outclk_wire[1]~CLKENA0_outclk ),
	.d(\vga_out|hysnc_reg~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\vga_out|hysnc_reg~q ),
	.prn(vcc));
// synopsys translate_off
defparam \vga_out|hysnc_reg .is_wysiwyg = "true";
defparam \vga_out|hysnc_reg .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X11_Y79_N30
cyclonev_lcell_comb \vga_out|blank (
// Equation(s):
// \vga_out|blank~combout  = ( \vga_out|vsync_reg~q  & ( \vga_out|hysnc_reg~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\vga_out|vsync_reg~q ),
	.dataf(!\vga_out|hysnc_reg~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\vga_out|blank~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \vga_out|blank .extended_lut = "off";
defparam \vga_out|blank .lut_mask = 64'h000000000000FFFF;
defparam \vga_out|blank .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \DATA_IN[0]~input (
	.i(DATA_IN[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DATA_IN[0]~input_o ));
// synopsys translate_off
defparam \DATA_IN[0]~input .bus_hold = "false";
defparam \DATA_IN[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \DATA_IN[1]~input (
	.i(DATA_IN[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DATA_IN[1]~input_o ));
// synopsys translate_off
defparam \DATA_IN[1]~input .bus_hold = "false";
defparam \DATA_IN[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \DATA_IN[2]~input (
	.i(DATA_IN[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DATA_IN[2]~input_o ));
// synopsys translate_off
defparam \DATA_IN[2]~input .bus_hold = "false";
defparam \DATA_IN[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X88_Y0_N2
cyclonev_io_ibuf \DATA_IN[3]~input (
	.i(DATA_IN[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DATA_IN[3]~input_o ));
// synopsys translate_off
defparam \DATA_IN[3]~input .bus_hold = "false";
defparam \DATA_IN[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X89_Y15_N55
cyclonev_io_ibuf \DATA_IN[4]~input (
	.i(DATA_IN[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DATA_IN[4]~input_o ));
// synopsys translate_off
defparam \DATA_IN[4]~input .bus_hold = "false";
defparam \DATA_IN[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X12_Y81_N52
cyclonev_io_ibuf \DATA_IN[5]~input (
	.i(DATA_IN[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DATA_IN[5]~input_o ));
// synopsys translate_off
defparam \DATA_IN[5]~input .bus_hold = "false";
defparam \DATA_IN[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X78_Y0_N1
cyclonev_io_ibuf \DATA_IN[6]~input (
	.i(DATA_IN[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DATA_IN[6]~input_o ));
// synopsys translate_off
defparam \DATA_IN[6]~input .bus_hold = "false";
defparam \DATA_IN[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \DATA_IN[7]~input (
	.i(DATA_IN[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\DATA_IN[7]~input_o ));
// synopsys translate_off
defparam \DATA_IN[7]~input .bus_hold = "false";
defparam \DATA_IN[7]~input .simulate_z_as = "z";
// synopsys translate_on


altera_pll_reconfig_tasks pll_reconfig_inst_tasks();
// synopsys translate_off
defparam pll_reconfig_inst_tasks .number_of_fplls = 1;
// synopsys translate_on

endmodule
