# Synopsys Constraint Checker, version maplat, Build 1796R, built Aug  4 2017
# Copyright (C) 1994-2017 Synopsys, Inc. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Thu Jun  6 13:15:55 2019


##### DESIGN INFO #######################################################

Top View:                "testBench"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                            Ending                              |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                              divFreq|clk_derived_clock           |     No paths         |     No paths         |     No paths         |     142.857                          
testBench|sigOSC_inferred_clock     testBench|sigOSC_inferred_clock     |     142.857          |     No paths         |     No paths         |     No paths                         
divFreq|clk_derived_clock           System                              |     142.857          |     No paths         |     142.857          |     No paths                         
divFreq|clk_derived_clock           testBench|sigOSC_inferred_clock     |     142.857          |     No paths         |     No paths         |     No paths                         
divFreq|clk_derived_clock           divFreq|clk_derived_clock           |     142.857          |     No paths         |     No paths         |     No paths                         
===================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:FlagReg[0]
p:FlagReg[1]
p:FlagReg[2]
p:FlagReg[3]
p:Start
p:charview[0]
p:charview[1]
p:charview[2]
p:charview[3]
p:charview[4]
p:charview[5]
p:charview[6]
p:charview[7]
p:e
p:getIn
p:lcd_data[0]
p:lcd_data[1]
p:lcd_data[2]
p:lcd_data[3]
p:lcd_data[4]
p:lcd_data[5]
p:lcd_data[6]
p:lcd_data[7]
p:pcview[0]
p:pcview[1]
p:pcview[2]
p:pcview[3]
p:pcview[4]
p:pcview[5]
p:pcview[6]
p:pcview[7]
p:rs
p:rw
p:sel[0]
p:sel[1]
p:selchr[0]
p:selchr[1]
p:selview[0]
p:selview[1]
p:selview[2]
p:selview[3]
p:selview[4]
p:selview[5]
p:selview[6]
p:selview[7]


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
