/****************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on               Mon Nov 17 11:58:05 2014
 *                 Full Compile MD5 Checksum  7c712d144f2919fdac508431993b36d7
 *                     (minus title and desc)
 *                 MD5 Checksum               bc950b877a17d97d6325a810f8bd832e
 *
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     15193
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *
 *
 ***************************************************************************/

#ifndef BCHP_VICE2_MISC_0_H__
#define BCHP_VICE2_MISC_0_H__

/***************************************************************************
 *VICE2_MISC_0 - VICE2 MISC Control Registers
 ***************************************************************************/
#define BCHP_VICE2_MISC_0_REVISION               0x00781000 /* [RO] VICE2 Revision */
#define BCHP_VICE2_MISC_0_SW_INIT_SET            0x00781004 /* [RW] VICE2 Soft Init Set */
#define BCHP_VICE2_MISC_0_SW_INIT_CLR            0x00781008 /* [RW] VICE2 Soft Init Clear */
#define BCHP_VICE2_MISC_0_SW_INIT_CONTROL        0x0078100c /* [RW] VICE2 Soft Init Control */
#define BCHP_VICE2_MISC_0_TEST_PORT_SEL          0x00781010 /* [RW] VICE2 Test Port Select */
#define BCHP_VICE2_MISC_0_TEST_PORT_DATA         0x00781014 /* [RO] VICE2 Test Port Status */
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS       0x00781018 /* [RO] VICE2 Error Status */
#define BCHP_VICE2_MISC_0_VICE2_CLOCK_CTRL       0x0078101c /* [RW] VICE2 clock control register */
#define BCHP_VICE2_MISC_0_SCRATCH                0x00781020 /* [RW] Scratch Register */
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS 0x00781024 /* [RO] VICE2 SCB0 SW INIT ACK Status */
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS 0x00781028 /* [RO] VICE2 SCB1 SW INIT ACK Status */
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS    0x0078102c /* [RO] PDA POWER UP STATUS */
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS 0x00781030 /* [RO] VICE2 SCB2 SW INIT ACK Status */

/***************************************************************************
 *REVISION - VICE2 Revision
 ***************************************************************************/
/* VICE2_MISC_0 :: REVISION :: reserved0 [31:16] */
#define BCHP_VICE2_MISC_0_REVISION_reserved0_MASK                  0xffff0000
#define BCHP_VICE2_MISC_0_REVISION_reserved0_SHIFT                 16

/* VICE2_MISC_0 :: REVISION :: MAJOR [15:08] */
#define BCHP_VICE2_MISC_0_REVISION_MAJOR_MASK                      0x0000ff00
#define BCHP_VICE2_MISC_0_REVISION_MAJOR_SHIFT                     8
#define BCHP_VICE2_MISC_0_REVISION_MAJOR_DEFAULT                   0x00000020

/* VICE2_MISC_0 :: REVISION :: MINOR [07:00] */
#define BCHP_VICE2_MISC_0_REVISION_MINOR_MASK                      0x000000ff
#define BCHP_VICE2_MISC_0_REVISION_MINOR_SHIFT                     0
#define BCHP_VICE2_MISC_0_REVISION_MINOR_DEFAULT                   0x00000022

/***************************************************************************
 *SW_INIT_SET - VICE2 Soft Init Set
 ***************************************************************************/
/* VICE2_MISC_0 :: SW_INIT_SET :: reserved0 [31:19] */
#define BCHP_VICE2_MISC_0_SW_INIT_SET_reserved0_MASK               0xfff80000
#define BCHP_VICE2_MISC_0_SW_INIT_SET_reserved0_SHIFT              19

/* VICE2_MISC_0 :: SW_INIT_SET :: SCB2_RD [18:18] */
#define BCHP_VICE2_MISC_0_SW_INIT_SET_SCB2_RD_MASK                 0x00040000
#define BCHP_VICE2_MISC_0_SW_INIT_SET_SCB2_RD_SHIFT                18
#define BCHP_VICE2_MISC_0_SW_INIT_SET_SCB2_RD_DEFAULT              0x00000000

/* VICE2_MISC_0 :: SW_INIT_SET :: MAU_PFRI [17:17] */
#define BCHP_VICE2_MISC_0_SW_INIT_SET_MAU_PFRI_MASK                0x00020000
#define BCHP_VICE2_MISC_0_SW_INIT_SET_MAU_PFRI_SHIFT               17
#define BCHP_VICE2_MISC_0_SW_INIT_SET_MAU_PFRI_DEFAULT             0x00000000

/* VICE2_MISC_0 :: SW_INIT_SET :: VIP1 [16:16] */
#define BCHP_VICE2_MISC_0_SW_INIT_SET_VIP1_MASK                    0x00010000
#define BCHP_VICE2_MISC_0_SW_INIT_SET_VIP1_SHIFT                   16
#define BCHP_VICE2_MISC_0_SW_INIT_SET_VIP1_DEFAULT                 0x00000000

/* VICE2_MISC_0 :: SW_INIT_SET :: SCB1_RD [15:15] */
#define BCHP_VICE2_MISC_0_SW_INIT_SET_SCB1_RD_MASK                 0x00008000
#define BCHP_VICE2_MISC_0_SW_INIT_SET_SCB1_RD_SHIFT                15
#define BCHP_VICE2_MISC_0_SW_INIT_SET_SCB1_RD_DEFAULT              0x00000000

/* VICE2_MISC_0 :: SW_INIT_SET :: SCB0_RD [14:14] */
#define BCHP_VICE2_MISC_0_SW_INIT_SET_SCB0_RD_MASK                 0x00004000
#define BCHP_VICE2_MISC_0_SW_INIT_SET_SCB0_RD_SHIFT                14
#define BCHP_VICE2_MISC_0_SW_INIT_SET_SCB0_RD_DEFAULT              0x00000000

/* VICE2_MISC_0 :: SW_INIT_SET :: INT2 [13:13] */
#define BCHP_VICE2_MISC_0_SW_INIT_SET_INT2_MASK                    0x00002000
#define BCHP_VICE2_MISC_0_SW_INIT_SET_INT2_SHIFT                   13
#define BCHP_VICE2_MISC_0_SW_INIT_SET_INT2_DEFAULT                 0x00000000

/* VICE2_MISC_0 :: SW_INIT_SET :: R2R [12:12] */
#define BCHP_VICE2_MISC_0_SW_INIT_SET_R2R_MASK                     0x00001000
#define BCHP_VICE2_MISC_0_SW_INIT_SET_R2R_SHIFT                    12
#define BCHP_VICE2_MISC_0_SW_INIT_SET_R2R_DEFAULT                  0x00000000

/* VICE2_MISC_0 :: SW_INIT_SET :: CABAC [11:11] */
#define BCHP_VICE2_MISC_0_SW_INIT_SET_CABAC_MASK                   0x00000800
#define BCHP_VICE2_MISC_0_SW_INIT_SET_CABAC_SHIFT                  11
#define BCHP_VICE2_MISC_0_SW_INIT_SET_CABAC_DEFAULT                0x00000000

/* VICE2_MISC_0 :: SW_INIT_SET :: DBLK [10:10] */
#define BCHP_VICE2_MISC_0_SW_INIT_SET_DBLK_MASK                    0x00000400
#define BCHP_VICE2_MISC_0_SW_INIT_SET_DBLK_SHIFT                   10
#define BCHP_VICE2_MISC_0_SW_INIT_SET_DBLK_DEFAULT                 0x00000000

/* VICE2_MISC_0 :: SW_INIT_SET :: SG [09:09] */
#define BCHP_VICE2_MISC_0_SW_INIT_SET_SG_MASK                      0x00000200
#define BCHP_VICE2_MISC_0_SW_INIT_SET_SG_SHIFT                     9
#define BCHP_VICE2_MISC_0_SW_INIT_SET_SG_DEFAULT                   0x00000000

/* VICE2_MISC_0 :: SW_INIT_SET :: HA [08:08] */
#define BCHP_VICE2_MISC_0_SW_INIT_SET_HA_MASK                      0x00000100
#define BCHP_VICE2_MISC_0_SW_INIT_SET_HA_SHIFT                     8
#define BCHP_VICE2_MISC_0_SW_INIT_SET_HA_DEFAULT                   0x00000000

/* VICE2_MISC_0 :: SW_INIT_SET :: XQ [07:07] */
#define BCHP_VICE2_MISC_0_SW_INIT_SET_XQ_MASK                      0x00000080
#define BCHP_VICE2_MISC_0_SW_INIT_SET_XQ_SHIFT                     7
#define BCHP_VICE2_MISC_0_SW_INIT_SET_XQ_DEFAULT                   0x00000000

/* VICE2_MISC_0 :: SW_INIT_SET :: IMD [06:06] */
#define BCHP_VICE2_MISC_0_SW_INIT_SET_IMD_MASK                     0x00000040
#define BCHP_VICE2_MISC_0_SW_INIT_SET_IMD_SHIFT                    6
#define BCHP_VICE2_MISC_0_SW_INIT_SET_IMD_DEFAULT                  0x00000000

/* VICE2_MISC_0 :: SW_INIT_SET :: MC [05:05] */
#define BCHP_VICE2_MISC_0_SW_INIT_SET_MC_MASK                      0x00000020
#define BCHP_VICE2_MISC_0_SW_INIT_SET_MC_SHIFT                     5
#define BCHP_VICE2_MISC_0_SW_INIT_SET_MC_DEFAULT                   0x00000000

/* VICE2_MISC_0 :: SW_INIT_SET :: MAU [04:04] */
#define BCHP_VICE2_MISC_0_SW_INIT_SET_MAU_MASK                     0x00000010
#define BCHP_VICE2_MISC_0_SW_INIT_SET_MAU_SHIFT                    4
#define BCHP_VICE2_MISC_0_SW_INIT_SET_MAU_DEFAULT                  0x00000000

/* VICE2_MISC_0 :: SW_INIT_SET :: FME [03:03] */
#define BCHP_VICE2_MISC_0_SW_INIT_SET_FME_MASK                     0x00000008
#define BCHP_VICE2_MISC_0_SW_INIT_SET_FME_SHIFT                    3
#define BCHP_VICE2_MISC_0_SW_INIT_SET_FME_DEFAULT                  0x00000000

/* VICE2_MISC_0 :: SW_INIT_SET :: CME [02:02] */
#define BCHP_VICE2_MISC_0_SW_INIT_SET_CME_MASK                     0x00000004
#define BCHP_VICE2_MISC_0_SW_INIT_SET_CME_SHIFT                    2
#define BCHP_VICE2_MISC_0_SW_INIT_SET_CME_DEFAULT                  0x00000000

/* VICE2_MISC_0 :: SW_INIT_SET :: VIP [01:01] */
#define BCHP_VICE2_MISC_0_SW_INIT_SET_VIP_MASK                     0x00000002
#define BCHP_VICE2_MISC_0_SW_INIT_SET_VIP_SHIFT                    1
#define BCHP_VICE2_MISC_0_SW_INIT_SET_VIP_DEFAULT                  0x00000000

/* VICE2_MISC_0 :: SW_INIT_SET :: ARCSS [00:00] */
#define BCHP_VICE2_MISC_0_SW_INIT_SET_ARCSS_MASK                   0x00000001
#define BCHP_VICE2_MISC_0_SW_INIT_SET_ARCSS_SHIFT                  0
#define BCHP_VICE2_MISC_0_SW_INIT_SET_ARCSS_DEFAULT                0x00000000

/***************************************************************************
 *SW_INIT_CLR - VICE2 Soft Init Clear
 ***************************************************************************/
/* VICE2_MISC_0 :: SW_INIT_CLR :: reserved0 [31:19] */
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_reserved0_MASK               0xfff80000
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_reserved0_SHIFT              19

/* VICE2_MISC_0 :: SW_INIT_CLR :: SCB2_RD [18:18] */
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_SCB2_RD_MASK                 0x00040000
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_SCB2_RD_SHIFT                18
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_SCB2_RD_DEFAULT              0x00000000

/* VICE2_MISC_0 :: SW_INIT_CLR :: MAU_PFRI [17:17] */
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_MAU_PFRI_MASK                0x00020000
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_MAU_PFRI_SHIFT               17
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_MAU_PFRI_DEFAULT             0x00000000

/* VICE2_MISC_0 :: SW_INIT_CLR :: VIP1 [16:16] */
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_VIP1_MASK                    0x00010000
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_VIP1_SHIFT                   16
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_VIP1_DEFAULT                 0x00000000

/* VICE2_MISC_0 :: SW_INIT_CLR :: SCB1_RD [15:15] */
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_SCB1_RD_MASK                 0x00008000
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_SCB1_RD_SHIFT                15
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_SCB1_RD_DEFAULT              0x00000000

/* VICE2_MISC_0 :: SW_INIT_CLR :: SCB0_RD [14:14] */
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_SCB0_RD_MASK                 0x00004000
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_SCB0_RD_SHIFT                14
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_SCB0_RD_DEFAULT              0x00000000

/* VICE2_MISC_0 :: SW_INIT_CLR :: INT2 [13:13] */
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_INT2_MASK                    0x00002000
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_INT2_SHIFT                   13
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_INT2_DEFAULT                 0x00000000

/* VICE2_MISC_0 :: SW_INIT_CLR :: R2R [12:12] */
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_R2R_MASK                     0x00001000
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_R2R_SHIFT                    12
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_R2R_DEFAULT                  0x00000000

/* VICE2_MISC_0 :: SW_INIT_CLR :: CABAC [11:11] */
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_CABAC_MASK                   0x00000800
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_CABAC_SHIFT                  11
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_CABAC_DEFAULT                0x00000000

/* VICE2_MISC_0 :: SW_INIT_CLR :: DBLK [10:10] */
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_DBLK_MASK                    0x00000400
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_DBLK_SHIFT                   10
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_DBLK_DEFAULT                 0x00000000

/* VICE2_MISC_0 :: SW_INIT_CLR :: SG [09:09] */
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_SG_MASK                      0x00000200
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_SG_SHIFT                     9
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_SG_DEFAULT                   0x00000000

/* VICE2_MISC_0 :: SW_INIT_CLR :: HA [08:08] */
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_HA_MASK                      0x00000100
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_HA_SHIFT                     8
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_HA_DEFAULT                   0x00000000

/* VICE2_MISC_0 :: SW_INIT_CLR :: XQ [07:07] */
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_XQ_MASK                      0x00000080
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_XQ_SHIFT                     7
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_XQ_DEFAULT                   0x00000000

/* VICE2_MISC_0 :: SW_INIT_CLR :: IMD [06:06] */
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_IMD_MASK                     0x00000040
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_IMD_SHIFT                    6
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_IMD_DEFAULT                  0x00000000

/* VICE2_MISC_0 :: SW_INIT_CLR :: MC [05:05] */
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_MC_MASK                      0x00000020
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_MC_SHIFT                     5
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_MC_DEFAULT                   0x00000000

/* VICE2_MISC_0 :: SW_INIT_CLR :: MAU [04:04] */
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_MAU_MASK                     0x00000010
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_MAU_SHIFT                    4
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_MAU_DEFAULT                  0x00000000

/* VICE2_MISC_0 :: SW_INIT_CLR :: FME [03:03] */
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_FME_MASK                     0x00000008
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_FME_SHIFT                    3
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_FME_DEFAULT                  0x00000000

/* VICE2_MISC_0 :: SW_INIT_CLR :: CME [02:02] */
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_CME_MASK                     0x00000004
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_CME_SHIFT                    2
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_CME_DEFAULT                  0x00000000

/* VICE2_MISC_0 :: SW_INIT_CLR :: VIP [01:01] */
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_VIP_MASK                     0x00000002
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_VIP_SHIFT                    1
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_VIP_DEFAULT                  0x00000000

/* VICE2_MISC_0 :: SW_INIT_CLR :: ARCSS [00:00] */
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_ARCSS_MASK                   0x00000001
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_ARCSS_SHIFT                  0
#define BCHP_VICE2_MISC_0_SW_INIT_CLR_ARCSS_DEFAULT                0x00000000

/***************************************************************************
 *SW_INIT_CONTROL - VICE2 Soft Init Control
 ***************************************************************************/
/* VICE2_MISC_0 :: SW_INIT_CONTROL :: reserved0 [31:03] */
#define BCHP_VICE2_MISC_0_SW_INIT_CONTROL_reserved0_MASK           0xfffffff8
#define BCHP_VICE2_MISC_0_SW_INIT_CONTROL_reserved0_SHIFT          3

/* VICE2_MISC_0 :: SW_INIT_CONTROL :: WATCHDOG_AUTO_MODE [02:01] */
#define BCHP_VICE2_MISC_0_SW_INIT_CONTROL_WATCHDOG_AUTO_MODE_MASK  0x00000006
#define BCHP_VICE2_MISC_0_SW_INIT_CONTROL_WATCHDOG_AUTO_MODE_SHIFT 1
#define BCHP_VICE2_MISC_0_SW_INIT_CONTROL_WATCHDOG_AUTO_MODE_DEFAULT 0x00000000

/* VICE2_MISC_0 :: SW_INIT_CONTROL :: SW_INIT_MODE [00:00] */
#define BCHP_VICE2_MISC_0_SW_INIT_CONTROL_SW_INIT_MODE_MASK        0x00000001
#define BCHP_VICE2_MISC_0_SW_INIT_CONTROL_SW_INIT_MODE_SHIFT       0
#define BCHP_VICE2_MISC_0_SW_INIT_CONTROL_SW_INIT_MODE_DEFAULT     0x00000000

/***************************************************************************
 *TEST_PORT_SEL - VICE2 Test Port Select
 ***************************************************************************/
/* VICE2_MISC_0 :: TEST_PORT_SEL :: reserved0 [31:01] */
#define BCHP_VICE2_MISC_0_TEST_PORT_SEL_reserved0_MASK             0xfffffffe
#define BCHP_VICE2_MISC_0_TEST_PORT_SEL_reserved0_SHIFT            1

/* VICE2_MISC_0 :: TEST_PORT_SEL :: TEST_PORT_SEL [00:00] */
#define BCHP_VICE2_MISC_0_TEST_PORT_SEL_TEST_PORT_SEL_MASK         0x00000001
#define BCHP_VICE2_MISC_0_TEST_PORT_SEL_TEST_PORT_SEL_SHIFT        0
#define BCHP_VICE2_MISC_0_TEST_PORT_SEL_TEST_PORT_SEL_TP_OUT_1     1
#define BCHP_VICE2_MISC_0_TEST_PORT_SEL_TEST_PORT_SEL_TP_OUT_0     0

/***************************************************************************
 *TEST_PORT_DATA - VICE2 Test Port Status
 ***************************************************************************/
/* VICE2_MISC_0 :: TEST_PORT_DATA :: TEST_PORT_DATA [31:00] */
#define BCHP_VICE2_MISC_0_TEST_PORT_DATA_TEST_PORT_DATA_MASK       0xffffffff
#define BCHP_VICE2_MISC_0_TEST_PORT_DATA_TEST_PORT_DATA_SHIFT      0
#define BCHP_VICE2_MISC_0_TEST_PORT_DATA_TEST_PORT_DATA_DEFAULT    0x00000000

/***************************************************************************
 *VICE2_ERR_STATUS - VICE2 Error Status
 ***************************************************************************/
/* VICE2_MISC_0 :: VICE2_ERR_STATUS :: reserved0 [31:15] */
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_reserved0_MASK          0xffff8000
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_reserved0_SHIFT         15

/* VICE2_MISC_0 :: VICE2_ERR_STATUS :: VICE2_VIP1_ERROR [14:14] */
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_VIP1_ERROR_MASK   0x00004000
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_VIP1_ERROR_SHIFT  14
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_VIP1_ERROR_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_ERR_STATUS :: VICE2_BVB1_ERROR [13:13] */
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_BVB1_ERROR_MASK   0x00002000
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_BVB1_ERROR_SHIFT  13
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_BVB1_ERROR_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_ERR_STATUS :: VICE2_CABAC_ERROR [12:12] */
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_CABAC_ERROR_MASK  0x00001000
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_CABAC_ERROR_SHIFT 12
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_CABAC_ERROR_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_ERR_STATUS :: VICE2_DBLK_ERROR [11:11] */
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_DBLK_ERROR_MASK   0x00000800
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_DBLK_ERROR_SHIFT  11
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_DBLK_ERROR_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_ERR_STATUS :: VICE2_SG_ERROR [10:10] */
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_SG_ERROR_MASK     0x00000400
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_SG_ERROR_SHIFT    10
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_SG_ERROR_DEFAULT  0x00000000

/* VICE2_MISC_0 :: VICE2_ERR_STATUS :: VICE2_HA_ERROR [09:09] */
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_HA_ERROR_MASK     0x00000200
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_HA_ERROR_SHIFT    9
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_HA_ERROR_DEFAULT  0x00000000

/* VICE2_MISC_0 :: VICE2_ERR_STATUS :: VICE2_XQ_ERROR [08:08] */
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_XQ_ERROR_MASK     0x00000100
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_XQ_ERROR_SHIFT    8
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_XQ_ERROR_DEFAULT  0x00000000

/* VICE2_MISC_0 :: VICE2_ERR_STATUS :: VICE2_IMD_ERROR [07:07] */
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_IMD_ERROR_MASK    0x00000080
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_IMD_ERROR_SHIFT   7
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_IMD_ERROR_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_ERR_STATUS :: VICE2_MC_ERROR [06:06] */
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_MC_ERROR_MASK     0x00000040
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_MC_ERROR_SHIFT    6
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_MC_ERROR_DEFAULT  0x00000000

/* VICE2_MISC_0 :: VICE2_ERR_STATUS :: VICE2_MAU_ERROR [05:05] */
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_MAU_ERROR_MASK    0x00000020
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_MAU_ERROR_SHIFT   5
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_MAU_ERROR_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_ERR_STATUS :: VICE2_FME_ERROR [04:04] */
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_FME_ERROR_MASK    0x00000010
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_FME_ERROR_SHIFT   4
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_FME_ERROR_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_ERR_STATUS :: VICE2_CME_ERROR [03:03] */
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_CME_ERROR_MASK    0x00000008
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_CME_ERROR_SHIFT   3
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_CME_ERROR_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_ERR_STATUS :: VICE2_VIP_ERROR [02:02] */
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_VIP_ERROR_MASK    0x00000004
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_VIP_ERROR_SHIFT   2
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_VIP_ERROR_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_ERR_STATUS :: VICE2_BVB_ERROR [01:01] */
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_BVB_ERROR_MASK    0x00000002
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_BVB_ERROR_SHIFT   1
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_BVB_ERROR_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_ERR_STATUS :: VICE2_ARCSS_ERROR [00:00] */
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_ARCSS_ERROR_MASK  0x00000001
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_ARCSS_ERROR_SHIFT 0
#define BCHP_VICE2_MISC_0_VICE2_ERR_STATUS_VICE2_ARCSS_ERROR_DEFAULT 0x00000000

/***************************************************************************
 *VICE2_CLOCK_CTRL - VICE2 clock control register
 ***************************************************************************/
/* VICE2_MISC_0 :: VICE2_CLOCK_CTRL :: reserved0 [31:02] */
#define BCHP_VICE2_MISC_0_VICE2_CLOCK_CTRL_reserved0_MASK          0xfffffffc
#define BCHP_VICE2_MISC_0_VICE2_CLOCK_CTRL_reserved0_SHIFT         2

/* VICE2_MISC_0 :: VICE2_CLOCK_CTRL :: PDA_PER_MODULE_ON [01:01] */
#define BCHP_VICE2_MISC_0_VICE2_CLOCK_CTRL_PDA_PER_MODULE_ON_MASK  0x00000002
#define BCHP_VICE2_MISC_0_VICE2_CLOCK_CTRL_PDA_PER_MODULE_ON_SHIFT 1
#define BCHP_VICE2_MISC_0_VICE2_CLOCK_CTRL_PDA_PER_MODULE_ON_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_CLOCK_CTRL :: CLK_FREE_RUN_MODE [00:00] */
#define BCHP_VICE2_MISC_0_VICE2_CLOCK_CTRL_CLK_FREE_RUN_MODE_MASK  0x00000001
#define BCHP_VICE2_MISC_0_VICE2_CLOCK_CTRL_CLK_FREE_RUN_MODE_SHIFT 0
#define BCHP_VICE2_MISC_0_VICE2_CLOCK_CTRL_CLK_FREE_RUN_MODE_DEFAULT 0x00000000

/***************************************************************************
 *SCRATCH - Scratch Register
 ***************************************************************************/
/* VICE2_MISC_0 :: SCRATCH :: VALUE [31:00] */
#define BCHP_VICE2_MISC_0_SCRATCH_VALUE_MASK                       0xffffffff
#define BCHP_VICE2_MISC_0_SCRATCH_VALUE_SHIFT                      0
#define BCHP_VICE2_MISC_0_SCRATCH_VALUE_DEFAULT                    0x00000000

/***************************************************************************
 *VICE2_SCB0_SW_INIT_ACK_STATUS - VICE2 SCB0 SW INIT ACK Status
 ***************************************************************************/
/* VICE2_MISC_0 :: VICE2_SCB0_SW_INIT_ACK_STATUS :: reserved0 [31:16] */
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_reserved0_MASK 0xffff0000
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_reserved0_SHIFT 16

/* VICE2_MISC_0 :: VICE2_SCB0_SW_INIT_ACK_STATUS :: VICE2_ALL_CLIENTS [15:15] */
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_ALL_CLIENTS_MASK 0x00008000
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_ALL_CLIENTS_SHIFT 15
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_ALL_CLIENTS_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB0_SW_INIT_ACK_STATUS :: VICE2_MAU [14:14] */
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_MAU_MASK 0x00004000
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_MAU_SHIFT 14
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_MAU_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB0_SW_INIT_ACK_STATUS :: VICE2_ARCSS [13:13] */
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_ARCSS_MASK 0x00002000
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_ARCSS_SHIFT 13
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_ARCSS_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB0_SW_INIT_ACK_STATUS :: VICE2_CABAC1 [12:12] */
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_CABAC1_MASK 0x00001000
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_CABAC1_SHIFT 12
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_CABAC1_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB0_SW_INIT_ACK_STATUS :: VICE2_CABAC0 [11:11] */
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_CABAC0_MASK 0x00000800
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_CABAC0_SHIFT 11
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_CABAC0_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB0_SW_INIT_ACK_STATUS :: VICE2_DBLK [10:10] */
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_DBLK_MASK 0x00000400
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_DBLK_SHIFT 10
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_DBLK_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB0_SW_INIT_ACK_STATUS :: VICE2_SG [09:09] */
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_SG_MASK 0x00000200
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_SG_SHIFT 9
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_SG_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB0_SW_INIT_ACK_STATUS :: VICE2_FME2 [08:08] */
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_FME2_MASK 0x00000100
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_FME2_SHIFT 8
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_FME2_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB0_SW_INIT_ACK_STATUS :: VICE2_FME1 [07:07] */
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_FME1_MASK 0x00000080
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_FME1_SHIFT 7
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_FME1_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB0_SW_INIT_ACK_STATUS :: VICE2_FME0 [06:06] */
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_FME0_MASK 0x00000040
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_FME0_SHIFT 6
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_FME0_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB0_SW_INIT_ACK_STATUS :: VICE2_CME1 [05:05] */
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_CME1_MASK 0x00000020
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_CME1_SHIFT 5
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_CME1_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB0_SW_INIT_ACK_STATUS :: VICE2_CME0 [04:04] */
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_CME0_MASK 0x00000010
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_CME0_SHIFT 4
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_CME0_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB0_SW_INIT_ACK_STATUS :: VICE2_VIP1_inst1 [03:03] */
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_VIP1_inst1_MASK 0x00000008
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_VIP1_inst1_SHIFT 3
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_VIP1_inst1_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB0_SW_INIT_ACK_STATUS :: VICE2_VIP0_inst1 [02:02] */
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_VIP0_inst1_MASK 0x00000004
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_VIP0_inst1_SHIFT 2
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_VIP0_inst1_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB0_SW_INIT_ACK_STATUS :: VICE2_VIP1_inst0 [01:01] */
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_VIP1_inst0_MASK 0x00000002
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_VIP1_inst0_SHIFT 1
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_VIP1_inst0_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB0_SW_INIT_ACK_STATUS :: VICE2_VIP0_inst0 [00:00] */
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_VIP0_inst0_MASK 0x00000001
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_VIP0_inst0_SHIFT 0
#define BCHP_VICE2_MISC_0_VICE2_SCB0_SW_INIT_ACK_STATUS_VICE2_VIP0_inst0_DEFAULT 0x00000000

/***************************************************************************
 *VICE2_SCB1_SW_INIT_ACK_STATUS - VICE2 SCB1 SW INIT ACK Status
 ***************************************************************************/
/* VICE2_MISC_0 :: VICE2_SCB1_SW_INIT_ACK_STATUS :: reserved0 [31:16] */
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_reserved0_MASK 0xffff0000
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_reserved0_SHIFT 16

/* VICE2_MISC_0 :: VICE2_SCB1_SW_INIT_ACK_STATUS :: VICE2_ALL_CLIENTS [15:15] */
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_ALL_CLIENTS_MASK 0x00008000
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_ALL_CLIENTS_SHIFT 15
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_ALL_CLIENTS_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB1_SW_INIT_ACK_STATUS :: VICE2_MAU [14:14] */
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_MAU_MASK 0x00004000
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_MAU_SHIFT 14
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_MAU_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB1_SW_INIT_ACK_STATUS :: VICE2_ARCSS [13:13] */
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_ARCSS_MASK 0x00002000
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_ARCSS_SHIFT 13
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_ARCSS_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB1_SW_INIT_ACK_STATUS :: VICE2_CABAC1 [12:12] */
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_CABAC1_MASK 0x00001000
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_CABAC1_SHIFT 12
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_CABAC1_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB1_SW_INIT_ACK_STATUS :: VICE2_CABAC0 [11:11] */
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_CABAC0_MASK 0x00000800
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_CABAC0_SHIFT 11
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_CABAC0_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB1_SW_INIT_ACK_STATUS :: VICE2_DBLK [10:10] */
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_DBLK_MASK 0x00000400
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_DBLK_SHIFT 10
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_DBLK_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB1_SW_INIT_ACK_STATUS :: VICE2_SG [09:09] */
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_SG_MASK 0x00000200
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_SG_SHIFT 9
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_SG_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB1_SW_INIT_ACK_STATUS :: VICE2_FME2 [08:08] */
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_FME2_MASK 0x00000100
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_FME2_SHIFT 8
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_FME2_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB1_SW_INIT_ACK_STATUS :: VICE2_FME1 [07:07] */
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_FME1_MASK 0x00000080
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_FME1_SHIFT 7
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_FME1_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB1_SW_INIT_ACK_STATUS :: VICE2_FME0 [06:06] */
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_FME0_MASK 0x00000040
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_FME0_SHIFT 6
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_FME0_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB1_SW_INIT_ACK_STATUS :: VICE2_CME1 [05:05] */
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_CME1_MASK 0x00000020
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_CME1_SHIFT 5
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_CME1_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB1_SW_INIT_ACK_STATUS :: VICE2_CME0 [04:04] */
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_CME0_MASK 0x00000010
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_CME0_SHIFT 4
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_CME0_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB1_SW_INIT_ACK_STATUS :: VICE2_VIP1_inst1 [03:03] */
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_VIP1_inst1_MASK 0x00000008
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_VIP1_inst1_SHIFT 3
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_VIP1_inst1_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB1_SW_INIT_ACK_STATUS :: VICE2_VIP0_inst1 [02:02] */
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_VIP0_inst1_MASK 0x00000004
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_VIP0_inst1_SHIFT 2
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_VIP0_inst1_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB1_SW_INIT_ACK_STATUS :: VICE2_VIP1_inst0 [01:01] */
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_VIP1_inst0_MASK 0x00000002
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_VIP1_inst0_SHIFT 1
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_VIP1_inst0_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB1_SW_INIT_ACK_STATUS :: VICE2_VIP0_inst0 [00:00] */
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_VIP0_inst0_MASK 0x00000001
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_VIP0_inst0_SHIFT 0
#define BCHP_VICE2_MISC_0_VICE2_SCB1_SW_INIT_ACK_STATUS_VICE2_VIP0_inst0_DEFAULT 0x00000000

/***************************************************************************
 *PDA_POWER_UP_STATUS - PDA POWER UP STATUS
 ***************************************************************************/
/* VICE2_MISC_0 :: PDA_POWER_UP_STATUS :: reserved0 [31:09] */
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_reserved0_MASK       0xfffffe00
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_reserved0_SHIFT      9

/* VICE2_MISC_0 :: PDA_POWER_UP_STATUS :: VICE2_VIP0_POWER_UP [08:08] */
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_VIP0_POWER_UP_MASK 0x00000100
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_VIP0_POWER_UP_SHIFT 8
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_VIP0_POWER_UP_DEFAULT 0x00000001

/* VICE2_MISC_0 :: PDA_POWER_UP_STATUS :: VICE2_VIP1_POWER_UP [07:07] */
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_VIP1_POWER_UP_MASK 0x00000080
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_VIP1_POWER_UP_SHIFT 7
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_VIP1_POWER_UP_DEFAULT 0x00000001

/* VICE2_MISC_0 :: PDA_POWER_UP_STATUS :: VICE2_IMD_POWER_UP [06:06] */
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_IMD_POWER_UP_MASK 0x00000040
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_IMD_POWER_UP_SHIFT 6
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_IMD_POWER_UP_DEFAULT 0x00000001

/* VICE2_MISC_0 :: PDA_POWER_UP_STATUS :: VICE2_XQ_POWER_UP [05:05] */
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_XQ_POWER_UP_MASK 0x00000020
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_XQ_POWER_UP_SHIFT 5
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_XQ_POWER_UP_DEFAULT 0x00000001

/* VICE2_MISC_0 :: PDA_POWER_UP_STATUS :: VICE2_HA_POWER_UP [04:04] */
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_HA_POWER_UP_MASK 0x00000010
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_HA_POWER_UP_SHIFT 4
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_HA_POWER_UP_DEFAULT 0x00000001

/* VICE2_MISC_0 :: PDA_POWER_UP_STATUS :: VICE2_DBLK_POWER_UP [03:03] */
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_DBLK_POWER_UP_MASK 0x00000008
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_DBLK_POWER_UP_SHIFT 3
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_DBLK_POWER_UP_DEFAULT 0x00000001

/* VICE2_MISC_0 :: PDA_POWER_UP_STATUS :: VICE2_CABAC_POWER_UP [02:02] */
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_CABAC_POWER_UP_MASK 0x00000004
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_CABAC_POWER_UP_SHIFT 2
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_CABAC_POWER_UP_DEFAULT 0x00000001

/* VICE2_MISC_0 :: PDA_POWER_UP_STATUS :: VICE2_ARCSS_POWER_UP [01:01] */
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_ARCSS_POWER_UP_MASK 0x00000002
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_ARCSS_POWER_UP_SHIFT 1
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_ARCSS_POWER_UP_DEFAULT 0x00000001

/* VICE2_MISC_0 :: PDA_POWER_UP_STATUS :: VICE2_MC_POWER_UP [00:00] */
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_MC_POWER_UP_MASK 0x00000001
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_MC_POWER_UP_SHIFT 0
#define BCHP_VICE2_MISC_0_PDA_POWER_UP_STATUS_VICE2_MC_POWER_UP_DEFAULT 0x00000001

/***************************************************************************
 *VICE2_SCB2_SW_INIT_ACK_STATUS - VICE2 SCB2 SW INIT ACK Status
 ***************************************************************************/
/* VICE2_MISC_0 :: VICE2_SCB2_SW_INIT_ACK_STATUS :: reserved0 [31:16] */
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_reserved0_MASK 0xffff0000
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_reserved0_SHIFT 16

/* VICE2_MISC_0 :: VICE2_SCB2_SW_INIT_ACK_STATUS :: VICE2_ALL_CLIENTS [15:15] */
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_ALL_CLIENTS_MASK 0x00008000
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_ALL_CLIENTS_SHIFT 15
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_ALL_CLIENTS_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB2_SW_INIT_ACK_STATUS :: VICE2_MAU [14:14] */
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_MAU_MASK 0x00004000
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_MAU_SHIFT 14
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_MAU_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB2_SW_INIT_ACK_STATUS :: VICE2_ARCSS [13:13] */
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_ARCSS_MASK 0x00002000
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_ARCSS_SHIFT 13
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_ARCSS_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB2_SW_INIT_ACK_STATUS :: VICE2_CABAC1 [12:12] */
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_CABAC1_MASK 0x00001000
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_CABAC1_SHIFT 12
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_CABAC1_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB2_SW_INIT_ACK_STATUS :: VICE2_CABAC0 [11:11] */
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_CABAC0_MASK 0x00000800
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_CABAC0_SHIFT 11
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_CABAC0_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB2_SW_INIT_ACK_STATUS :: VICE2_DBLK [10:10] */
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_DBLK_MASK 0x00000400
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_DBLK_SHIFT 10
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_DBLK_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB2_SW_INIT_ACK_STATUS :: VICE2_SG [09:09] */
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_SG_MASK 0x00000200
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_SG_SHIFT 9
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_SG_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB2_SW_INIT_ACK_STATUS :: VICE2_FME2 [08:08] */
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_FME2_MASK 0x00000100
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_FME2_SHIFT 8
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_FME2_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB2_SW_INIT_ACK_STATUS :: VICE2_FME1 [07:07] */
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_FME1_MASK 0x00000080
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_FME1_SHIFT 7
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_FME1_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB2_SW_INIT_ACK_STATUS :: VICE2_FME0 [06:06] */
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_FME0_MASK 0x00000040
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_FME0_SHIFT 6
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_FME0_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB2_SW_INIT_ACK_STATUS :: VICE2_CME1 [05:05] */
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_CME1_MASK 0x00000020
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_CME1_SHIFT 5
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_CME1_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB2_SW_INIT_ACK_STATUS :: VICE2_CME0 [04:04] */
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_CME0_MASK 0x00000010
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_CME0_SHIFT 4
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_CME0_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB2_SW_INIT_ACK_STATUS :: VICE2_VIP1_inst1 [03:03] */
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_VIP1_inst1_MASK 0x00000008
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_VIP1_inst1_SHIFT 3
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_VIP1_inst1_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB2_SW_INIT_ACK_STATUS :: VICE2_VIP0_inst1 [02:02] */
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_VIP0_inst1_MASK 0x00000004
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_VIP0_inst1_SHIFT 2
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_VIP0_inst1_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB2_SW_INIT_ACK_STATUS :: VICE2_VIP1_inst0 [01:01] */
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_VIP1_inst0_MASK 0x00000002
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_VIP1_inst0_SHIFT 1
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_VIP1_inst0_DEFAULT 0x00000000

/* VICE2_MISC_0 :: VICE2_SCB2_SW_INIT_ACK_STATUS :: VICE2_VIP0_inst0 [00:00] */
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_VIP0_inst0_MASK 0x00000001
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_VIP0_inst0_SHIFT 0
#define BCHP_VICE2_MISC_0_VICE2_SCB2_SW_INIT_ACK_STATUS_VICE2_VIP0_inst0_DEFAULT 0x00000000

#endif /* #ifndef BCHP_VICE2_MISC_0_H__ */

/* End of File */
