$date
	Tue Aug 08 16:33:04 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_edge_detect $end
$var wire 1 ! rise $end
$var wire 1 " down $end
$var parameter 32 # PERIOD $end
$var reg 1 $ a $end
$var reg 1 % clk $end
$var reg 1 & rst_n $end
$scope module u_edge_detect $end
$var wire 1 $ a $end
$var wire 1 % clk $end
$var wire 1 & rst_n $end
$var reg 1 " down $end
$var reg 1 ' pedge $end
$var reg 1 ! rise $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 #
$end
#0
$dumpvars
0'
0&
0%
0$
0"
0!
$end
#5000
1%
#10000
0%
#15000
1%
#20000
0%
1&
#20001
1$
#25000
1!
1'
1%
#30000
0%
#35000
0!
1%
#40000
0%
#40001
0$
#45000
1"
0'
1%
#50000
0%
#55000
0"
1%
#60000
0%
#60001
1$
#65000
1!
1'
1%
#70000
0%
#75000
0!
1%
#80000
0%
#80001
0$
