// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 2024.2.0.3.0
// Netlist written on Wed Sep 10 04:22:50 2025
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "c:/users/mkan/documents/github/e155-lab2/lab2/source/impl_1/counter.sv"
// file 1 "c:/users/mkan/documents/github/e155-lab2/lab2/source/impl_1/counter_testbench.sv"
// file 2 "c:/users/mkan/documents/github/e155-lab2/lab2/source/impl_1/lab2_mk_top.sv"
// file 3 "c:/users/mkan/documents/github/e155-lab2/lab2/source/impl_1/led_driver.sv"
// file 4 "c:/users/mkan/documents/github/e155-lab2/lab2/source/impl_1/mux.sv"
// file 5 "c:/users/mkan/documents/github/e155-lab2/lab2/source/impl_1/seven_segment_display.sv"
// file 6 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.v"
// file 7 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ice40up.vhd"
// file 8 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 9 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 10 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 11 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 12 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 13 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 14 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 15 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ib.v"
// file 16 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 17 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 18 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 19 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ob.v"
// file 20 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 21 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 22 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 23 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/rgb.v"
// file 24 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 25 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 26 "c:/lscc/radiant/2024.2/cae_library/simulation/verilog/ice40up/legacy.v"
// file 27 "c:/lscc/radiant/2024.2/ip/common/adder/rtl/lscc_adder.v"
// file 28 "c:/lscc/radiant/2024.2/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 29 "c:/lscc/radiant/2024.2/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 30 "c:/lscc/radiant/2024.2/ip/common/counter/rtl/lscc_cntr.v"
// file 31 "c:/lscc/radiant/2024.2/ip/common/fifo/rtl/lscc_fifo.v"
// file 32 "c:/lscc/radiant/2024.2/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 33 "c:/lscc/radiant/2024.2/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 34 "c:/lscc/radiant/2024.2/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 35 "c:/lscc/radiant/2024.2/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 36 "c:/lscc/radiant/2024.2/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 37 "c:/lscc/radiant/2024.2/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 38 "c:/lscc/radiant/2024.2/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 39 "c:/lscc/radiant/2024.2/ip/common/rom/rtl/lscc_rom.v"
// file 40 "c:/lscc/radiant/2024.2/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 41 "c:/lscc/radiant/2024.2/ip/pmi/pmi_add.v"
// file 42 "c:/lscc/radiant/2024.2/ip/pmi/pmi_addsub.v"
// file 43 "c:/lscc/radiant/2024.2/ip/pmi/pmi_complex_mult.v"
// file 44 "c:/lscc/radiant/2024.2/ip/pmi/pmi_counter.v"
// file 45 "c:/lscc/radiant/2024.2/ip/pmi/pmi_dsp.v"
// file 46 "c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo.v"
// file 47 "c:/lscc/radiant/2024.2/ip/pmi/pmi_fifo_dc.v"
// file 48 "c:/lscc/radiant/2024.2/ip/pmi/pmi_mac.v"
// file 49 "c:/lscc/radiant/2024.2/ip/pmi/pmi_mult.v"
// file 50 "c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsub.v"
// file 51 "c:/lscc/radiant/2024.2/ip/pmi/pmi_multaddsubsum.v"
// file 52 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp.v"
// file 53 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dp_be.v"
// file 54 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq.v"
// file 55 "c:/lscc/radiant/2024.2/ip/pmi/pmi_ram_dq_be.v"
// file 56 "c:/lscc/radiant/2024.2/ip/pmi/pmi_rom.v"
// file 57 "c:/lscc/radiant/2024.2/ip/pmi/pmi_sub.v"

//
// Verilog Description of module lab2_mk_top
//

module lab2_mk_top (input [3:0]s0, input [3:0]s1, output [4:0]led, output [6:0]seg, 
            output anode0, output anode1);
    
    wire s0_c_3;
    wire s0_c_2;
    wire s0_c_1;
    wire s0_c_0;
    wire s1_c_3;
    wire s1_c_2;
    wire s1_c_1;
    wire s1_c_0;
    wire led_c_4;
    wire led_c_3;
    wire led_c_2;
    wire led_c_1;
    wire led_c_0;
    wire seg_c_6;
    wire seg_c_5;
    wire seg_c_4;
    wire seg_c_3;
    wire seg_c_2;
    wire seg_c_1;
    wire seg_c_0;
    wire anode0_c;
    wire anode1_c;
    (* is_clock=1, lineinfo="@2(22[8],22[11])" *) wire clk;
    wire clk_div;
    wire clk_div_N_25;
    wire [4:0]led_int;
    wire [6:0]seg_int;
    
    wire GND_net, VCC_net;
    wire [3:0]led_c_0_N_23;
    
    wire n176, led_int_4__N_2;
    
    VHI i2 (.Z(VCC_net));
    (* lineinfo="@2(34[12],39[5])" *) IOL_B anode1_i1 (.PADDI(GND_net), .DO1(GND_net), 
            .DO0(clk_div), .CE(VCC_net), .IOLTO(GND_net), .HOLD(GND_net), 
            .INCLK(GND_net), .OUTCLK(clk), .PADDO(anode1_c));
    defparam anode1_i1.LATCHIN = "LATCH_REG";
    defparam anode1_i1.DDROUT = "NO";
    (* lineinfo="@2(34[12],39[5])" *) FD1P3XZ led_i5 (.D(n176), .SP(VCC_net), 
            .CK(clk), .SR(led_int_4__N_2), .Q(led_c_4));
    defparam led_i5.REGSET = "SET";
    defparam led_i5.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@2(34[12],39[5])" *) IOL_B seg_i7 (.PADDI(GND_net), .DO1(GND_net), 
            .DO0(seg_int[6]), .CE(VCC_net), .IOLTO(GND_net), .HOLD(GND_net), 
            .INCLK(GND_net), .OUTCLK(clk), .PADDO(seg_c_6));
    defparam seg_i7.LATCHIN = "LATCH_REG";
    defparam seg_i7.DDROUT = "NO";
    (* syn_instantiated=1 *) HSOSC hf_osc (.CLKHFPU(VCC_net), .CLKHFEN(VCC_net), 
            .CLKHF(clk));
    defparam hf_osc.CLKHF_DIV = "0b01";
    (* lineinfo="@2(34[12],39[5])" *) IOL_B seg_i6 (.PADDI(GND_net), .DO1(GND_net), 
            .DO0(seg_int[5]), .CE(VCC_net), .IOLTO(GND_net), .HOLD(GND_net), 
            .INCLK(GND_net), .OUTCLK(clk), .PADDO(seg_c_5));
    defparam seg_i6.LATCHIN = "LATCH_REG";
    defparam seg_i6.DDROUT = "NO";
    (* lineinfo="@2(34[12],39[5])" *) IOL_B anode0_i0 (.PADDI(GND_net), .DO1(GND_net), 
            .DO0(clk_div_N_25), .CE(VCC_net), .IOLTO(GND_net), .HOLD(GND_net), 
            .INCLK(GND_net), .OUTCLK(clk), .PADDO(anode0_c));
    defparam anode0_i0.LATCHIN = "LATCH_REG";
    defparam anode0_i0.DDROUT = "NO";
    (* lineinfo="@2(34[12],39[5])" *) IOL_B seg_i5 (.PADDI(GND_net), .DO1(GND_net), 
            .DO0(seg_int[4]), .CE(VCC_net), .IOLTO(GND_net), .HOLD(GND_net), 
            .INCLK(GND_net), .OUTCLK(clk), .PADDO(seg_c_4));
    defparam seg_i5.LATCHIN = "LATCH_REG";
    defparam seg_i5.DDROUT = "NO";
    (* lineinfo="@2(34[12],39[5])" *) IOL_B seg_i4 (.PADDI(GND_net), .DO1(GND_net), 
            .DO0(seg_int[3]), .CE(VCC_net), .IOLTO(GND_net), .HOLD(GND_net), 
            .INCLK(GND_net), .OUTCLK(clk), .PADDO(seg_c_3));
    defparam seg_i4.LATCHIN = "LATCH_REG";
    defparam seg_i4.DDROUT = "NO";
    (* lineinfo="@2(34[12],39[5])" *) IOL_B seg_i3 (.PADDI(GND_net), .DO1(GND_net), 
            .DO0(seg_int[2]), .CE(VCC_net), .IOLTO(GND_net), .HOLD(GND_net), 
            .INCLK(GND_net), .OUTCLK(clk), .PADDO(seg_c_2));
    defparam seg_i3.LATCHIN = "LATCH_REG";
    defparam seg_i3.DDROUT = "NO";
    (* lineinfo="@2(34[12],39[5])" *) IOL_B seg_i2 (.PADDI(GND_net), .DO1(GND_net), 
            .DO0(seg_int[1]), .CE(VCC_net), .IOLTO(GND_net), .HOLD(GND_net), 
            .INCLK(GND_net), .OUTCLK(clk), .PADDO(seg_c_1));
    defparam seg_i2.LATCHIN = "LATCH_REG";
    defparam seg_i2.DDROUT = "NO";
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=10, LSE_RCOL=29, LSE_LLINE=31, LSE_RLINE=31, lineinfo="@2(31[10],31[29])" *) counter count (clk, 
            clk_div);
    (* lineinfo="@2(17[24],17[26])" *) IB \s1_pad[0]  (.I(s1[0]), .O(s1_c_0));
    (* lineinfo="@2(17[24],17[26])" *) IB \s1_pad[1]  (.I(s1[1]), .O(s1_c_1));
    (* lineinfo="@2(17[24],17[26])" *) IB \s1_pad[2]  (.I(s1[2]), .O(s1_c_2));
    (* lineinfo="@2(17[24],17[26])" *) IB \s1_pad[3]  (.I(s1[3]), .O(s1_c_3));
    (* lineinfo="@2(17[20],17[22])" *) IB \s0_pad[0]  (.I(s0[0]), .O(s0_c_0));
    (* lineinfo="@2(17[20],17[22])" *) IB \s0_pad[1]  (.I(s0[1]), .O(s0_c_1));
    (* lineinfo="@2(17[20],17[22])" *) IB \s0_pad[2]  (.I(s0[2]), .O(s0_c_2));
    (* lineinfo="@2(17[20],17[22])" *) IB \s0_pad[3]  (.I(s0[3]), .O(s0_c_3));
    (* lineinfo="@2(20[23],20[29])" *) OB anode1_pad (.I(anode1_c), .O(anode1));
    (* lineinfo="@2(20[15],20[21])" *) OB anode0_pad (.I(anode0_c), .O(anode0));
    (* lineinfo="@2(19[21],19[24])" *) OB \seg_pad[0]  (.I(seg_c_0), .O(seg[0]));
    (* lineinfo="@2(19[21],19[24])" *) OB \seg_pad[1]  (.I(seg_c_1), .O(seg[1]));
    (* lineinfo="@2(19[21],19[24])" *) OB \seg_pad[2]  (.I(seg_c_2), .O(seg[2]));
    (* lineinfo="@2(19[21],19[24])" *) OB \seg_pad[3]  (.I(seg_c_3), .O(seg[3]));
    (* lineinfo="@2(19[21],19[24])" *) OB \seg_pad[4]  (.I(seg_c_4), .O(seg[4]));
    (* lineinfo="@2(19[21],19[24])" *) OB \seg_pad[5]  (.I(seg_c_5), .O(seg[5]));
    (* lineinfo="@2(19[21],19[24])" *) OB \seg_pad[6]  (.I(seg_c_6), .O(seg[6]));
    (* lineinfo="@2(18[21],18[24])" *) OB \led_pad[0]  (.I(led_c_0), .O(led[0]));
    (* lineinfo="@2(18[21],18[24])" *) OB \led_pad[1]  (.I(led_c_1), .O(led[1]));
    (* lineinfo="@2(18[21],18[24])" *) OB \led_pad[2]  (.I(led_c_2), .O(led[2]));
    (* lineinfo="@2(18[21],18[24])" *) OB \led_pad[3]  (.I(led_c_3), .O(led[3]));
    (* lineinfo="@2(18[21],18[24])" *) OB \led_pad[4]  (.I(led_c_4), .O(led[4]));
    (* lineinfo="@2(34[12],39[5])" *) IOL_B seg_i1 (.PADDI(GND_net), .DO1(GND_net), 
            .DO0(seg_int[0]), .CE(VCC_net), .IOLTO(GND_net), .HOLD(GND_net), 
            .INCLK(GND_net), .OUTCLK(clk), .PADDO(seg_c_0));
    defparam seg_i1.LATCHIN = "LATCH_REG";
    defparam seg_i1.DDROUT = "NO";
    (* lineinfo="@2(34[12],39[5])" *) IOL_B led_i4 (.PADDI(GND_net), .DO1(GND_net), 
            .DO0(led_int[3]), .CE(VCC_net), .IOLTO(GND_net), .HOLD(GND_net), 
            .INCLK(GND_net), .OUTCLK(clk), .PADDO(led_c_3));
    defparam led_i4.LATCHIN = "LATCH_REG";
    defparam led_i4.DDROUT = "NO";
    (* lineinfo="@2(34[12],39[5])" *) IOL_B led_i3 (.PADDI(GND_net), .DO1(GND_net), 
            .DO0(led_int[2]), .CE(VCC_net), .IOLTO(GND_net), .HOLD(GND_net), 
            .INCLK(GND_net), .OUTCLK(clk), .PADDO(led_c_2));
    defparam led_i3.LATCHIN = "LATCH_REG";
    defparam led_i3.DDROUT = "NO";
    (* lineinfo="@2(34[12],39[5])" *) IOL_B led_i2 (.PADDI(GND_net), .DO1(GND_net), 
            .DO0(led_int[1]), .CE(VCC_net), .IOLTO(GND_net), .HOLD(GND_net), 
            .INCLK(GND_net), .OUTCLK(clk), .PADDO(led_c_1));
    defparam led_i2.LATCHIN = "LATCH_REG";
    defparam led_i2.DDROUT = "NO";
    (* lineinfo="@2(34[12],39[5])" *) IOL_B led_i1 (.PADDI(GND_net), .DO1(GND_net), 
            .DO0(led_c_0_N_23[0]), .CE(VCC_net), .IOLTO(GND_net), .HOLD(GND_net), 
            .INCLK(GND_net), .OUTCLK(clk), .PADDO(led_c_0));
    defparam led_i1.LATCHIN = "LATCH_REG";
    defparam led_i1.DDROUT = "NO";
    VLO i1 (.Z(GND_net));
    (* LSE_LINE_FILE_ID=74, LSE_LCOL=13, LSE_RCOL=78, LSE_LLINE=32, LSE_RLINE=32, lineinfo="@2(32[13],32[78])" *) led_driver driver (s0_c_2, 
            s1_c_2, s1_c_3, led_int_4__N_2, s0_c_3, n176, clk_div, 
            clk_div_N_25, s0_c_0, s1_c_0, s1_c_1, s0_c_1, led_int[1], 
            led_c_0_N_23[0], led_int[2], led_int[3], {seg_int});
    
endmodule

//
// Verilog Description of module counter
//

module counter (input clk, output clk_div);
    
    (* is_clock=1, lineinfo="@2(22[8],22[11])" *) wire clk;
    wire [17:0]clk_div_N_24;
    
    wire n18, n256, n610, GND_net, n254, n607, n3, n2, n252, 
        n604, n5, n4, n250, n601, n7, n6, n248, n598, n9, 
        n8, n246, n595, n11, n10, n244, n592, n13, n12, n242, 
        n589, n15, n14, n240, n586, n17, n16, n583, VCC_net;
    
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_14__i18 (.D(clk_div_N_24[17]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(clk_div));
    defparam counter_14__i18.REGSET = "RESET";
    defparam counter_14__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_14__i17 (.D(clk_div_N_24[16]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n2));
    defparam counter_14__i17.REGSET = "RESET";
    defparam counter_14__i17.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_14_add_4_19 (.A0(GND_net), 
            .B0(GND_net), .C0(clk_div), .D0(n256), .CI0(n256), .A1(GND_net), 
            .B1(GND_net), .C1(GND_net), .D1(n610), .CI1(n610), .CO0(n610), 
            .S0(clk_div_N_24[17]));
    defparam counter_14_add_4_19.INIT0 = "0xc33c";
    defparam counter_14_add_4_19.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_14_add_4_17 (.A0(GND_net), 
            .B0(GND_net), .C0(n3), .D0(n254), .CI0(n254), .A1(GND_net), 
            .B1(GND_net), .C1(n2), .D1(n607), .CI1(n607), .CO0(n607), 
            .CO1(n256), .S0(clk_div_N_24[15]), .S1(clk_div_N_24[16]));
    defparam counter_14_add_4_17.INIT0 = "0xc33c";
    defparam counter_14_add_4_17.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_14_add_4_15 (.A0(GND_net), 
            .B0(GND_net), .C0(n5), .D0(n252), .CI0(n252), .A1(GND_net), 
            .B1(GND_net), .C1(n4), .D1(n604), .CI1(n604), .CO0(n604), 
            .CO1(n254), .S0(clk_div_N_24[13]), .S1(clk_div_N_24[14]));
    defparam counter_14_add_4_15.INIT0 = "0xc33c";
    defparam counter_14_add_4_15.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_14_add_4_13 (.A0(GND_net), 
            .B0(GND_net), .C0(n7), .D0(n250), .CI0(n250), .A1(GND_net), 
            .B1(GND_net), .C1(n6), .D1(n601), .CI1(n601), .CO0(n601), 
            .CO1(n252), .S0(clk_div_N_24[11]), .S1(clk_div_N_24[12]));
    defparam counter_14_add_4_13.INIT0 = "0xc33c";
    defparam counter_14_add_4_13.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_14_add_4_11 (.A0(GND_net), 
            .B0(GND_net), .C0(n9), .D0(n248), .CI0(n248), .A1(GND_net), 
            .B1(GND_net), .C1(n8), .D1(n598), .CI1(n598), .CO0(n598), 
            .CO1(n250), .S0(clk_div_N_24[9]), .S1(clk_div_N_24[10]));
    defparam counter_14_add_4_11.INIT0 = "0xc33c";
    defparam counter_14_add_4_11.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_14_add_4_9 (.A0(GND_net), 
            .B0(GND_net), .C0(n11), .D0(n246), .CI0(n246), .A1(GND_net), 
            .B1(GND_net), .C1(n10), .D1(n595), .CI1(n595), .CO0(n595), 
            .CO1(n248), .S0(clk_div_N_24[7]), .S1(clk_div_N_24[8]));
    defparam counter_14_add_4_9.INIT0 = "0xc33c";
    defparam counter_14_add_4_9.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_14_add_4_7 (.A0(GND_net), 
            .B0(GND_net), .C0(n13), .D0(n244), .CI0(n244), .A1(GND_net), 
            .B1(GND_net), .C1(n12), .D1(n592), .CI1(n592), .CO0(n592), 
            .CO1(n246), .S0(clk_div_N_24[5]), .S1(clk_div_N_24[6]));
    defparam counter_14_add_4_7.INIT0 = "0xc33c";
    defparam counter_14_add_4_7.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_14_add_4_5 (.A0(GND_net), 
            .B0(GND_net), .C0(n15), .D0(n242), .CI0(n242), .A1(GND_net), 
            .B1(GND_net), .C1(n14), .D1(n589), .CI1(n589), .CO0(n589), 
            .CO1(n244), .S0(clk_div_N_24[3]), .S1(clk_div_N_24[4]));
    defparam counter_14_add_4_5.INIT0 = "0xc33c";
    defparam counter_14_add_4_5.INIT1 = "0xc33c";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_14_add_4_3 (.A0(GND_net), 
            .B0(GND_net), .C0(n17), .D0(n240), .CI0(n240), .A1(GND_net), 
            .B1(GND_net), .C1(n16), .D1(n586), .CI1(n586), .CO0(n586), 
            .CO1(n242), .S0(clk_div_N_24[1]), .S1(clk_div_N_24[2]));
    defparam counter_14_add_4_3.INIT0 = "0xc33c";
    defparam counter_14_add_4_3.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_14__i16 (.D(clk_div_N_24[15]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n3));
    defparam counter_14__i16.REGSET = "RESET";
    defparam counter_14__i16.SRMODE = "CE_OVER_LSR";
    (* lineinfo="@0(17[14],17[28])" *) FA2 counter_14_add_4_1 (.A0(GND_net), 
            .B0(GND_net), .C0(GND_net), .A1(GND_net), .B1(VCC_net), 
            .C1(n18), .D1(n583), .CI1(n583), .CO0(n583), .CO1(n240), 
            .S1(clk_div_N_24[0]));
    defparam counter_14_add_4_1.INIT0 = "0xc33c";
    defparam counter_14_add_4_1.INIT1 = "0xc33c";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_14__i15 (.D(clk_div_N_24[14]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n4));
    defparam counter_14__i15.REGSET = "RESET";
    defparam counter_14__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_14__i14 (.D(clk_div_N_24[13]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n5));
    defparam counter_14__i14.REGSET = "RESET";
    defparam counter_14__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_14__i13 (.D(clk_div_N_24[12]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n6));
    defparam counter_14__i13.REGSET = "RESET";
    defparam counter_14__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_14__i12 (.D(clk_div_N_24[11]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n7));
    defparam counter_14__i12.REGSET = "RESET";
    defparam counter_14__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_14__i11 (.D(clk_div_N_24[10]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n8));
    defparam counter_14__i11.REGSET = "RESET";
    defparam counter_14__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_14__i10 (.D(clk_div_N_24[9]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n9));
    defparam counter_14__i10.REGSET = "RESET";
    defparam counter_14__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_14__i9 (.D(clk_div_N_24[8]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n10));
    defparam counter_14__i9.REGSET = "RESET";
    defparam counter_14__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_14__i8 (.D(clk_div_N_24[7]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n11));
    defparam counter_14__i8.REGSET = "RESET";
    defparam counter_14__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_14__i7 (.D(clk_div_N_24[6]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n12));
    defparam counter_14__i7.REGSET = "RESET";
    defparam counter_14__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_14__i6 (.D(clk_div_N_24[5]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n13));
    defparam counter_14__i6.REGSET = "RESET";
    defparam counter_14__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_14__i5 (.D(clk_div_N_24[4]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n14));
    defparam counter_14__i5.REGSET = "RESET";
    defparam counter_14__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_14__i4 (.D(clk_div_N_24[3]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n15));
    defparam counter_14__i4.REGSET = "RESET";
    defparam counter_14__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_14__i3 (.D(clk_div_N_24[2]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n16));
    defparam counter_14__i3.REGSET = "RESET";
    defparam counter_14__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_14__i2 (.D(clk_div_N_24[1]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n17));
    defparam counter_14__i2.REGSET = "RESET";
    defparam counter_14__i2.SRMODE = "CE_OVER_LSR";
    VLO i1 (.Z(GND_net));
    VHI i2 (.Z(VCC_net));
    (* syn_use_carry_chain=1, lineinfo="@0(17[14],17[28])" *) FD1P3XZ counter_14__i1 (.D(clk_div_N_24[0]), 
            .SP(VCC_net), .CK(clk), .SR(GND_net), .Q(n18));
    defparam counter_14__i1.REGSET = "RESET";
    defparam counter_14__i1.SRMODE = "CE_OVER_LSR";
    
endmodule

//
// Verilog Description of module led_driver
//

module led_driver (input s0_c_2, input s1_c_2, input s1_c_3, output led_int_4__N_2, 
            input s0_c_3, output n176, input clk_div, output clk_div_N_25, 
            input s0_c_0, input s1_c_0, input s1_c_1, input s0_c_1, 
            output \led_int[1] , output \led_c_0_N_23[0] , output \led_int[2] , 
            output \led_int[3] , output [6:0]seg_int);
    
    wire [3:0]s_in;
    
    wire led_int_2__N_6, led_int_3__N_4;
    
    (* lut_function="(A (B+(C))+!A (B (C)))", lineinfo="@3(30[15],30[22])" *) LUT4 i36_3_lut (.A(s0_c_2), 
            .B(s1_c_2), .C(led_int_2__N_6), .Z(led_int_3__N_4));
    defparam i36_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B))", lineinfo="@3(30[15],30[22])" *) LUT4 i41_2_lut (.A(s1_c_3), 
            .B(led_int_3__N_4), .Z(led_int_4__N_2));
    defparam i41_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+(C)))", lineinfo="@3(30[15],30[22])" *) LUT4 i111_3_lut (.A(s0_c_3), 
            .B(s1_c_3), .C(led_int_3__N_4), .Z(n176));
    defparam i111_3_lut.INIT = "0xa8a8";
    (* lut_function="(!(A))", lineinfo="@3(38[18],38[22])" *) LUT4 clk_div_I_0_1_lut (.A(clk_div), 
            .Z(clk_div_N_25));
    defparam clk_div_I_0_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C+(D))+!B (C (D)))+!A (C (D)))", lineinfo="@3(30[15],30[22])" *) LUT4 i29_3_lut_4_lut (.A(s0_c_0), 
            .B(s1_c_0), .C(s1_c_1), .D(s0_c_1), .Z(led_int_2__N_6));
    defparam i29_3_lut_4_lut.INIT = "0xf880";
    (* lut_function="(A (B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))+!A !(C (D)+!C !(D)))", lineinfo="@3(30[15],30[22])" *) LUT4 i2_3_lut_4_lut (.A(s0_c_0), 
            .B(s1_c_0), .C(s0_c_1), .D(s1_c_1), .Z(\led_int[1] ));
    defparam i2_3_lut_4_lut.INIT = "0x8778";
    (* lut_function="(!(A (B)+!A !(B)))", lineinfo="@3(30[15],30[22])" *) LUT4 i16_2_lut (.A(s0_c_0), 
            .B(s1_c_0), .Z(\led_c_0_N_23[0] ));
    defparam i16_2_lut.INIT = "0x6666";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))", lineinfo="@3(30[15],30[22])" *) LUT4 i2_3_lut (.A(led_int_2__N_6), 
            .B(s1_c_2), .C(s0_c_2), .Z(\led_int[2] ));
    defparam i2_3_lut.INIT = "0x9696";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))", lineinfo="@3(30[15],30[22])" *) LUT4 i2_3_lut_adj_1 (.A(led_int_3__N_4), 
            .B(s1_c_3), .C(s0_c_3), .Z(\led_int[3] ));
    defparam i2_3_lut_adj_1.INIT = "0x9696";
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=6, LSE_RCOL=29, LSE_LLINE=33, LSE_RLINE=33, lineinfo="@3(33[6],33[29])" *) mux mux0 (s0_c_1, 
            s1_c_1, clk_div, {s_in}, s0_c_0, s1_c_0, s0_c_2, s1_c_2, 
            s0_c_3, s1_c_3);
    (* LSE_LINE_FILE_ID=76, LSE_LCOL=24, LSE_RCOL=47, LSE_LLINE=35, LSE_RLINE=35, lineinfo="@3(35[24],35[47])" *) seven_segment_display display0 ({s_in}, 
            {seg_int});
    
endmodule

//
// Verilog Description of module mux
//

module mux (input s0_c_1, input s1_c_1, input clk_div, output [3:0]s_in, 
            input s0_c_0, input s1_c_0, input s0_c_2, input s1_c_2, 
            input s0_c_3, input s1_c_3);
    
    
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(19[16],19[30])" *) LUT4 s0_c_1_I_0_3_lut (.A(s0_c_1), 
            .B(s1_c_1), .C(clk_div), .Z(s_in[1]));
    defparam s0_c_1_I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(19[16],19[30])" *) LUT4 s0_c_0_I_0_3_lut (.A(s0_c_0), 
            .B(s1_c_0), .C(clk_div), .Z(s_in[0]));
    defparam s0_c_0_I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(19[16],19[30])" *) LUT4 s0_c_2_I_0_3_lut (.A(s0_c_2), 
            .B(s1_c_2), .C(clk_div), .Z(s_in[2]));
    defparam s0_c_2_I_0_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))", lineinfo="@4(19[16],19[30])" *) LUT4 s0_c_3_I_0_3_lut (.A(s0_c_3), 
            .B(s1_c_3), .C(clk_div), .Z(s_in[3]));
    defparam s0_c_3_I_0_3_lut.INIT = "0xcaca";
    
endmodule

//
// Verilog Description of module seven_segment_display
//

module seven_segment_display (input [3:0]s_in, output [6:0]seg_int);
    
    
    (* lut_function="(!(A (B ((D)+!C)+!B !(C (D)+!C !(D)))+!A (B+(C+!(D)))))", lineinfo="@5(16[3],35[10])" *) LUT4 seg_int_6__I_0_4_lut (.A(s_in[0]), 
            .B(s_in[1]), .C(s_in[3]), .D(s_in[2]), .Z(seg_int[6]));
    defparam seg_int_6__I_0_4_lut.INIT = "0x2182";
    (* lut_function="(A (B (C (D)))+!A (B (D)+!B !((D)+!C)))", lineinfo="@5(16[3],35[10])" *) LUT4 seg_int_4__I_0_4_lut (.A(s_in[0]), 
            .B(s_in[3]), .C(s_in[1]), .D(s_in[2]), .Z(seg_int[4]));
    defparam seg_int_4__I_0_4_lut.INIT = "0xc410";
    (* lut_function="(A (B (D)+!B !((D)+!C))+!A (B (C)+!B (C (D))))", lineinfo="@5(16[3],35[10])" *) LUT4 seg_int_5__I_0_4_lut_4_lut (.A(s_in[0]), 
            .B(s_in[1]), .C(s_in[2]), .D(s_in[3]), .Z(seg_int[5]));
    defparam seg_int_5__I_0_4_lut_4_lut.INIT = "0xd860";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C+!(D))+!B ((D)+!C)))", lineinfo="@5(16[3],35[10])" *) LUT4 seg_int_3__I_0_3_lut_4_lut (.A(s_in[0]), 
            .B(s_in[1]), .C(s_in[2]), .D(s_in[3]), .Z(seg_int[3]));
    defparam seg_int_3__I_0_3_lut_4_lut.INIT = "0x8692";
    (* lut_function="(!(A ((D)+!C)+!A (B (D)+!B !(C))))", lineinfo="@5(16[3],35[10])" *) LUT4 seg_int_2__I_0_4_lut_4_lut (.A(s_in[1]), 
            .B(s_in[2]), .C(s_in[0]), .D(s_in[3]), .Z(seg_int[2]));
    defparam seg_int_2__I_0_4_lut_4_lut.INIT = "0x10f4";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A ((C+(D))+!B)))", lineinfo="@5(16[3],35[10])" *) LUT4 seg_int_1__I_0_4_lut_4_lut (.A(s_in[0]), 
            .B(s_in[1]), .C(s_in[2]), .D(s_in[3]), .Z(seg_int[1]));
    defparam seg_int_1__I_0_4_lut_4_lut.INIT = "0x208e";
    (* lut_function="(!(A (B ((D)+!C)+!B (C+(D)))+!A (B+!(C (D)+!C !(D)))))", lineinfo="@5(16[3],35[10])" *) LUT4 s_in_3__I_0_4_lut_4_lut (.A(s_in[0]), 
            .B(s_in[1]), .C(s_in[2]), .D(s_in[3]), .Z(seg_int[0]));
    defparam s_in_3__I_0_4_lut_4_lut.INIT = "0x1083";
    
endmodule
