# EECS 151/251A FPGA Project Skeleton for Fall 2025
Check out the [Project Overview](https://inst.eecs.berkeley.edu/~eecs151/fa25/static/fpga/project) to see the specs.

**Checkpoint 1:** 3-Stage RISC-V (rv32ui) + floating point unit (FPU) Processor Block Design Diagram

**Checkpoint 2:** Full 3-Stage RISC-V (rv32ui) Processor Implementation

**Checkpoint 3:** Floating point unit on FPGA

**Checkpoint 4:** TBA

# Resources:
- [RISC-V ISA Manual](https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf) (Sections 2.2 - 2.6)
