// Seed: 1288817000
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout tri id_3;
  output wire id_2;
  inout wand id_1;
  assign module_2._id_0 = 0;
  assign id_1 = (1) == ~|-1;
  assign id_3 = 1;
endmodule
module module_1 ();
  supply1 id_1 = -1, id_2 = id_1;
  module_0 modCall_1 (
      id_2,
      id_1,
      id_1,
      id_2
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd31
) (
    output supply1 _id_0,
    output tri1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    output tri id_4,
    input tri1 id_5
);
  assign id_1 = 1'b0;
  supply0 id_7, id_8, id_9[-1 : id_0], id_10, id_11;
  assign id_4 = -1'h0;
  wire id_12;
  id_13 :
  assert property (@(posedge -1) id_9)
    @(posedge -1 or posedge 1'b0 or -1 or posedge id_5) @* if (-1) $signed(11);
  ;
  assign id_9 = 1 * id_5;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_8,
      id_7
  );
endmodule
