<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Aufgabe1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="HA.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="HA.vf"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="RCA_16.fdo"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RCA_16.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="RCA_16.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="RCA_4.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="RCA_4.vf"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="VA.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_VERILOG" xil_pn:name="VA.vf"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1592902484" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1592902483">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1592902484" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1592902484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592902484" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-5530084981556420724" xil_pn:start_ts="1592902484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592902487" xil_pn:in_ck="-8871616406404566219" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1744314215370149874" xil_pn:start_ts="1592902484">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="HA.vf"/>
      <outfile xil_pn:name="RCA_16.vf"/>
      <outfile xil_pn:name="RCA_4.vf"/>
      <outfile xil_pn:name="VA.vf"/>
    </transform>
    <transform xil_pn:end_ts="1592902487" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-839782396055891" xil_pn:start_ts="1592902487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1592902487" xil_pn:in_ck="791368970102911501" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1592902487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="HA.vf"/>
      <outfile xil_pn:name="RCA_16.vf"/>
      <outfile xil_pn:name="RCA_4.vf"/>
      <outfile xil_pn:name="VA.vf"/>
    </transform>
    <transform xil_pn:end_ts="1592902488" xil_pn:in_ck="791368970102911501" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-9217842166928089438" xil_pn:start_ts="1592902487">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RCA_16.fdo"/>
    </transform>
  </transforms>

</generated_project>
