#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Oct 18 16:27:30 2021
# Process ID: 45163
# Current directory: /home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/multi_4_6/multi_4_6.runs/synth_1
# Command line: vivado -log main_mul.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source main_mul.tcl
# Log file: /home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/multi_4_6/multi_4_6.runs/synth_1/main_mul.vds
# Journal file: /home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/multi_4_6/multi_4_6.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source main_mul.tcl -notrace
Command: synth_design -top main_mul -part xc7a100tcsg324-1 -flatten_hierarchy none -directive RuntimeOptimized -fsm_extraction off
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 45181 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1671.160 ; gain = 152.719 ; free physical = 6647 ; free virtual = 13006
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'main_mul' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/multi_4_6/multi_4_6.srcs/sources_1/new/main_mul.vhd:21]
INFO: [Synth 8-638] synthesizing module 'multi' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/multi_4_6/multi_4_6.srcs/sources_1/new/multi.vhd:19]
	Parameter nbBits bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'sumator' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/multi_4_6/multi_4_6.srcs/sources_1/new/sumator.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'sumator' (1#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/multi_4_6/multi_4_6.srcs/sources_1/new/sumator.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'multi' (2#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/multi_4_6/multi_4_6.srcs/sources_1/new/multi.vhd:19]
INFO: [Synth 8-638] synthesizing module 'displ7seg' [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/multi_4_6/multi_4_6.srcs/sources_1/imports/new/displ7seg.vhd:35]
INFO: [Synth 8-226] default block is never used [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/multi_4_6/multi_4_6.srcs/sources_1/imports/new/displ7seg.vhd:79]
INFO: [Synth 8-256] done synthesizing module 'displ7seg' (3#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/multi_4_6/multi_4_6.srcs/sources_1/imports/new/displ7seg.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'main_mul' (4#1) [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/multi_4_6/multi_4_6.srcs/sources_1/new/main_mul.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1725.910 ; gain = 207.469 ; free physical = 6672 ; free virtual = 13031
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.879 ; gain = 210.438 ; free physical = 6668 ; free virtual = 13027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1728.879 ; gain = 210.438 ; free physical = 6668 ; free virtual = 13027
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/multi_4_6/multi_4_6.srcs/constrs_1/imports/SSC/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/multi_4_6/multi_4_6.srcs/constrs_1/imports/SSC/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/multi_4_6/multi_4_6.srcs/constrs_1/imports/SSC/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/main_mul_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/main_mul_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.566 ; gain = 0.000 ; free physical = 6580 ; free virtual = 12939
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.566 ; gain = 0.000 ; free physical = 6580 ; free virtual = 12939
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1905.566 ; gain = 387.125 ; free physical = 6650 ; free virtual = 13009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1905.566 ; gain = 387.125 ; free physical = 6650 ; free virtual = 13009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1905.566 ; gain = 387.125 ; free physical = 6650 ; free virtual = 13009
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1905.566 ; gain = 387.125 ; free physical = 6642 ; free virtual = 13002
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 56    
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module sumator 
Detailed RTL Component Info : 
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
Module displ7seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1905.566 ; gain = 387.125 ; free physical = 6627 ; free virtual = 12991
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1905.566 ; gain = 387.125 ; free physical = 6507 ; free virtual = 12879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1905.566 ; gain = 387.125 ; free physical = 6506 ; free virtual = 12877
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1905.566 ; gain = 387.125 ; free physical = 6506 ; free virtual = 12877
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1905.566 ; gain = 387.125 ; free physical = 6506 ; free virtual = 12877
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1905.566 ; gain = 387.125 ; free physical = 6506 ; free virtual = 12877
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     5|
|3     |LUT2   |   100|
|4     |LUT3   |   104|
|5     |LUT4   |    10|
|6     |LUT6   |    10|
|7     |MUXF7  |     4|
|8     |FDRE   |    20|
|9     |IBUF   |    18|
|10    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------+------------+------+
|      |Instance                    |Module      |Cells |
+------+----------------------------+------------+------+
|1     |top                         |            |   288|
|2     |  sum_8                     |multi       |   176|
|3     |    \SE[0].intern[0].SUMXY  |sumator__1  |     2|
|4     |    \SE[0].intern[1].SUMXY  |sumator__2  |     2|
|5     |    \SE[0].intern[2].SUMXY  |sumator__3  |     2|
|6     |    \SE[0].intern[3].SUMXY  |sumator__4  |     2|
|7     |    \SE[0].intern[4].SUMXY  |sumator__5  |     2|
|8     |    \SE[0].intern[5].SUMXY  |sumator__6  |     2|
|9     |    \SE[0].intern[6].SUMXY  |sumator__7  |     2|
|10    |    \SE[0].intern[7].SUMXY  |sumator__8  |     2|
|11    |    \SE[1].intern[0].SUMXY  |sumator__9  |     2|
|12    |    \SE[1].intern[1].SUMXY  |sumator__10 |     2|
|13    |    \SE[1].intern[2].SUMXY  |sumator__11 |     2|
|14    |    \SE[1].intern[3].SUMXY  |sumator__12 |     2|
|15    |    \SE[1].intern[4].SUMXY  |sumator__13 |     2|
|16    |    \SE[1].intern[5].SUMXY  |sumator__14 |     2|
|17    |    \SE[1].intern[6].SUMXY  |sumator__15 |     2|
|18    |    \SE[1].intern[7].SUMXY  |sumator__16 |     2|
|19    |    \SE[2].intern[0].SUMXY  |sumator__17 |     2|
|20    |    \SE[2].intern[1].SUMXY  |sumator__18 |     2|
|21    |    \SE[2].intern[2].SUMXY  |sumator__19 |     2|
|22    |    \SE[2].intern[3].SUMXY  |sumator__20 |     2|
|23    |    \SE[2].intern[4].SUMXY  |sumator__21 |     2|
|24    |    \SE[2].intern[5].SUMXY  |sumator__22 |     2|
|25    |    \SE[2].intern[6].SUMXY  |sumator__23 |     2|
|26    |    \SE[2].intern[7].SUMXY  |sumator__24 |     2|
|27    |    \SE[3].intern[0].SUMXY  |sumator__25 |     2|
|28    |    \SE[3].intern[1].SUMXY  |sumator__26 |     2|
|29    |    \SE[3].intern[2].SUMXY  |sumator__27 |     2|
|30    |    \SE[3].intern[3].SUMXY  |sumator__28 |     2|
|31    |    \SE[3].intern[4].SUMXY  |sumator__29 |     2|
|32    |    \SE[3].intern[5].SUMXY  |sumator__30 |     2|
|33    |    \SE[3].intern[6].SUMXY  |sumator__31 |     2|
|34    |    \SE[3].intern[7].SUMXY  |sumator__32 |     2|
|35    |    \SE[4].intern[0].SUMXY  |sumator__33 |     2|
|36    |    \SE[4].intern[1].SUMXY  |sumator__34 |     2|
|37    |    \SE[4].intern[2].SUMXY  |sumator__35 |     2|
|38    |    \SE[4].intern[3].SUMXY  |sumator__36 |     2|
|39    |    \SE[4].intern[4].SUMXY  |sumator__37 |     2|
|40    |    \SE[4].intern[5].SUMXY  |sumator__38 |     2|
|41    |    \SE[4].intern[6].SUMXY  |sumator__39 |     2|
|42    |    \SE[4].intern[7].SUMXY  |sumator__40 |     2|
|43    |    \SE[5].intern[0].SUMXY  |sumator__41 |     2|
|44    |    \SE[5].intern[1].SUMXY  |sumator__42 |     2|
|45    |    \SE[5].intern[2].SUMXY  |sumator__43 |     2|
|46    |    \SE[5].intern[3].SUMXY  |sumator__44 |     2|
|47    |    \SE[5].intern[4].SUMXY  |sumator__45 |     2|
|48    |    \SE[5].intern[5].SUMXY  |sumator__46 |     2|
|49    |    \SE[5].intern[6].SUMXY  |sumator__47 |     2|
|50    |    \SE[5].intern[7].SUMXY  |sumator__48 |     2|
|51    |    \SE[6].intern[0].SUMXY  |sumator__49 |     2|
|52    |    \SE[6].intern[1].SUMXY  |sumator__50 |     2|
|53    |    \SE[6].intern[2].SUMXY  |sumator__51 |     2|
|54    |    \SE[6].intern[3].SUMXY  |sumator__52 |     2|
|55    |    \SE[6].intern[4].SUMXY  |sumator__53 |     2|
|56    |    \SE[6].intern[5].SUMXY  |sumator__54 |     2|
|57    |    \SE[6].intern[6].SUMXY  |sumator__55 |     2|
|58    |    \SE[6].intern[7].SUMXY  |sumator     |     2|
|59    |  mux_disp                  |displ7seg   |    77|
+------+----------------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1905.566 ; gain = 387.125 ; free physical = 6506 ; free virtual = 12877
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 1905.566 ; gain = 210.438 ; free physical = 6556 ; free virtual = 12927
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1905.566 ; gain = 387.125 ; free physical = 6556 ; free virtual = 12927
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.566 ; gain = 0.000 ; free physical = 6505 ; free virtual = 12876
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1905.566 ; gain = 515.438 ; free physical = 6601 ; free virtual = 12973
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1905.566 ; gain = 0.000 ; free physical = 6601 ; free virtual = 12973
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/birlutiuclaudiu/Facultate/An3_sem1/SSC/Laborator/Lab4/BirlutiuClaudiu_lab4/multi_4_6/multi_4_6.runs/synth_1/main_mul.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file main_mul_utilization_synth.rpt -pb main_mul_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 18 16:27:51 2021...
