Aseem Agarwal , David Blaauw , Vladimir Zolotov , Sarma Vrudhula, Statistical timing analysis using bounds and selective enumeration, Proceedings of the 8th ACM/IEEE international workshop on Timing issues in the specification and synthesis of digital systems, December 02-03, 2002, Monterey, California, USA[doi>10.1145/589411.589415]
Kubilay Atasu , Oskar Mencer , Wayne Luk , Can Ozturan , Gunhan Dundar, Fast custom instruction identification by convex subgraph enumeration, Proceedings of the 2008 International Conference on Application-Specific Systems, Architectures and Processors, p.1-6, July 02-04, 2008[doi>10.1109/ASAP.2008.4580145]
Kubilay Atasu , Laura Pozzi , Paolo Ienne, Automatic application-specific instruction-set extensions under microarchitectural constraints, Proceedings of the 40th annual Design Automation Conference, June 02-06, 2003, Anaheim, CA, USA[doi>10.1145/775832.775897]
Paolo Bonzini , Laura Pozzi, Recurrence-aware instruction set selection for extensible embedded processors, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.16 n.10, p.1259-1267, October 2008[doi>10.1109/TVLSI.2008.2001863]
K. A. Bowman, S. G. Duvall, and J. D. Meindl. 2002. Impact of die-to-die and within-die parameter fluctuations on the maximum clock frequency distribution for gigascale integration. IEEE J. Solid-State Circuits 37, 2, 183--190.
Eric Chun , Zeshan Chishti , T. N. Vijaykumar, Shapeshifter: Dynamically changing pipeline width and speed to address process variations, Proceedings of the 41st annual IEEE/ACM International Symposium on Microarchitecture, p.411-422, November 08-12, 2008[doi>10.1109/MICRO.2008.4771809]
Nathan Clark , Amir Hormati , Scott Mahlke , Sami Yehia, Scalable subgraph mapping for acyclic computation accelerators, Proceedings of the 2006 international conference on Compilers, architecture and synthesis for embedded systems, October 22-25, 2006, Seoul, Korea[doi>10.1145/1176760.1176779]
Nathan T. Clark , Hongtao Zhong , Scott A. Mahlke, Automated Custom Instruction Generation for Domain-Specific Processor Acceleration, IEEE Transactions on Computers, v.54 n.10, p.1258-1270, October 2005[doi>10.1109/TC.2005.156]
FreePDK. 2010. AFree OpenAccess 45nm PDK and Cell Library for university. http://www.eda.ncsu.edu.
Siddharth Garg , Diana Marculescu, System-level throughput analysis for process variation aware multiple voltage-frequency island designs, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.13 n.4, p.1-25, September 2008[doi>10.1145/1391962.1391967]
M. R. Guthaus , J. S. Ringenberg , D. Ernst , T. M. Austin , T. Mudge , R. B. Brown, MiBench: A free, commercially representative embedded benchmark suite, Proceedings of the Workload Characterization, 2001. WWC-4. 2001 IEEE International Workshop, p.3-14, December 02-02, 2001[doi>10.1109/WWC.2001.15]
Sebastian Herbert , Siddharth Garg , Diana Marculescu, Exploiting process variability in voltage/frequency control, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.20 n.8, p.1392-1404, August 2012[doi>10.1109/TVLSI.2011.2160001]
Sebastian Herbert , Diana Marculescu, Mitigating the impact of variability on chip-multiprocessor power and performance, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.17 n.10, p.1520-1533, October 2009[doi>10.1109/TVLSI.2009.2020394]
ITRS. 2007. International Technology Roadmap for Semiconductors. http://public.itrs.net.
M. Kamal, A. Afazli-Kusha, and M. Pedram. 2011. Timing variation-aware custom instruction extension technique. In Proceedings of the Design, Automation and Test in Europe (DATE). 1517--1520.
M. Kamal, N. Kazemian-Amiri, A. Kamran, S. A. Hoseini, M. Dehyadegari, and H. Noori. 2010. Dual-purpose custom instruction identification algorithm based on particle swarm optimization. In Proceeding of the 21st IEEE International Conference on Application-Specific Systems, Architectures and Processors. 159--166.
K. Kuhn, C. Kenyon, A. Kornfeld, M. Liu, A. Maheshwari, W.-K. Shih, S. Sivakumar, G. Taylor, P. VanDerVoorn, and K. Zawadzki. 2008. Managing process variation in Intel's 45nm CMOS technology. Intel Technol. 12, 2, 93--110.
S. K. Lam, T. Srikanthan, and C. T. Clarke. 2009. Selecting profitable custom instructions for area-time-efficient realization on reconfigurable architectures. IEEE Trans. Indust. Electron. 56, 10, 3998--4005.
Tao Li , Zhigang Sun , Wu Jigang , Xicheng Lu, Fast enumeration of maximal valid subgraphs for custom-instruction identification, Proceedings of the 2009 international conference on Compilers, architecture, and synthesis for embedded systems, October 11-16, 2009, Grenoble, France[doi>10.1145/1629395.1629402]
Xiaoyao Liang , Gu-Yeon Wei , David Brooks, ReVIVaL: A Variation-Tolerant Architecture Using Voltage Interpolation and Variable Latency, Proceedings of the 35th Annual International Symposium on Computer Architecture, p.191-202, June 21-25, 2008[doi>10.1109/ISCA.2008.27]
Xiaoyao Liang , David Brooks, Mitigating the Impact of Process Variations on Processor Register Files and Execution Units, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.504-514, December 09-13, 2006[doi>10.1109/MICRO.2006.37]
Y. S. Lu, L. Shen, L. B. Huang, Z. Y. Wang, and N. Xiao. 2009. Optimal subgraph covering for customisable VLIW processors. IET Comput. Digital Tech. 3, 14--23.
D. Marculescu , S. Garg, Process-Driven Variability Analysis of Single and Multiple Voltage–Frequency Island Latency-Constrained Systems, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.27 n.5, p.893-905, May 2008[doi>10.1109/TCAD.2008.917969]
Diana Marculescu , Emil Talpes, Variability and energy awareness: a microarchitecture-level perspective, Proceedings of the 42nd annual Design Automation Conference, June 13-17, 2005, Anaheim, California, USA[doi>10.1145/1065579.1065588]
Nayan V. Mujadiya, Instruction scheduling for VLIW processors under variation scenario, Proceedings of the 9th international conference on Systems, architectures, modeling and simulation, July 20-23, 2009, Samos, Greece
Patrick Ndai , Nauman Rafique , Mithuna Thottethodi , Swaroop Ghosh , Swarup Bhunia , Kaushik Roy, Trifecta: a nonspeculative scheme to exploit common, data-dependent subcritical paths, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.18 n.1, p.53-65, January 2010[doi>10.1109/TVLSI.2008.2007491]
Kubilay Atasu , Günhan Dündar , Can Özturan, An integer linear programming approach for identifying instruction-set extensions, Proceedings of the 3rd IEEE/ACM/IFIP international conference on Hardware/software codesign and system synthesis, September 19-21, 2005, Jersey City, NJ, USA[doi>10.1145/1084834.1084880]
L. Pozzi , K. Atasu , P. Ienne, Exact and approximate algorithms for the extension of embedded processor instruction sets, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.7, p.1209-1229, July 2006[doi>10.1109/TCAD.2005.855950]
R. Ramaswamy and T. Wolf. 2003. PacketBench: A tool for workload characterization of network processing. In Proceedings of the IEEE International Workshop on Workload Characterization. 42--50.
Toshinori Sato , Shingo Watanabe, Uncriticality-directed scheduling for tackling variation and power challenges, Proceedings of the 2009 10th International Symposium on Quality of Electronic Design, p.820-825, March 16-18, 2009[doi>10.1109/ISQED.2009.4810398]
S.-K. Lam, T. Srikanthan, and C. T. Clarke. 2009. Selecting profitable custom instructions for area-time-efficient realization on reconfigurable architectures. IEEE Trans. Indust. Electron. 56, 10, 3998--4005.
SNU. 2011. Real-Time Benchmarks. http://www.cprover.org/goto-cc/examples/snu.html.
Radu Teodorescu , Jun Nakano , Abhishek Tiwari , Josep Torrellas, Mitigating Parameter Variation with Dynamic Fine-Grain Body Biasing, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.27-42, December 01-05, 2007[doi>10.1109/MICRO.2007.27]
Abhishek Tiwari , Smruti R. Sarangi , Josep Torrellas, ReCycle:: pipeline adaptation to tolerate process variation, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250703]
Ajay K. Verma , Philip Brisk , Paolo Ienne, Rethinking custom ISE identification: a new processor-agnostic method, Proceedings of the 2007 international conference on Compilers, architecture, and synthesis for embedded systems, September 30-October 03, 2007, Salzburg, Austria[doi>10.1145/1289881.1289905]
Feng Wang , Guangyu Sun , Yuan Xie, A variation aware high level synthesis framework, Proceedings of the conference on Design, automation and test in Europe, March 10-14, 2008, Munich, Germany[doi>10.1145/1403375.1403630]
Yuan Xie , Yibo Chen, Statistical High-Level Synthesis under Process Variability, IEEE Design & Test, v.26 n.4, p.78-87, July 2009[doi>10.1109/MDT.2009.85]
