Analysis & Synthesis report for TeleEcran
Tue Jun 20 13:12:10 2023
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |TeleEcran|hlsm:hlsm_inst|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for RedRAM:RedRam_inst|altsyncram:altsyncram_component|altsyncram_s3r3:auto_generated
 15. Source assignments for GreenRAM:GreenRam_inst|altsyncram:altsyncram_component|altsyncram_iar3:auto_generated
 16. Source assignments for BlueRAM:BlueRam_inst|altsyncram:altsyncram_component|altsyncram_97r3:auto_generated
 17. Parameter Settings for User Entity Instance: Top-level Entity: |TeleEcran
 18. Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: hlsm:hlsm_inst
 20. Parameter Settings for User Entity Instance: QuadratureDecoder:xposition_inst
 21. Parameter Settings for User Entity Instance: QuadratureDecoder:yposition_inst
 22. Parameter Settings for User Entity Instance: QuadratureDecoder:rposition_inst
 23. Parameter Settings for User Entity Instance: QuadratureDecoder:gposition_inst
 24. Parameter Settings for User Entity Instance: QuadratureDecoder:bposition_inst
 25. Parameter Settings for User Entity Instance: MemController:MemController_inst
 26. Parameter Settings for User Entity Instance: AddSelector:AddSelector_inst
 27. Parameter Settings for User Entity Instance: RedRAM:RedRam_inst|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: GreenRAM:GreenRam_inst|altsyncram:altsyncram_component
 29. Parameter Settings for User Entity Instance: BlueRAM:BlueRam_inst|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: pwm:red1_pwm_inst
 31. Parameter Settings for User Entity Instance: pwm:green1_pwm_inst
 32. Parameter Settings for User Entity Instance: pwm:blue1_pwm_inst
 33. Parameter Settings for User Entity Instance: pwm:red2_pwm_inst
 34. Parameter Settings for User Entity Instance: pwm:green2_pwm_inst
 35. Parameter Settings for User Entity Instance: pwm:blue2_pwm_inst
 36. altpll Parameter Settings by Entity Instance
 37. altsyncram Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "BlueRAM:BlueRam_inst"
 39. Port Connectivity Checks: "GreenRAM:GreenRam_inst"
 40. Port Connectivity Checks: "RedRAM:RedRam_inst"
 41. Port Connectivity Checks: "QuadratureDecoder:bposition_inst"
 42. Port Connectivity Checks: "QuadratureDecoder:gposition_inst"
 43. Port Connectivity Checks: "QuadratureDecoder:rposition_inst"
 44. Port Connectivity Checks: "QuadratureDecoder:yposition_inst"
 45. Port Connectivity Checks: "QuadratureDecoder:xposition_inst"
 46. Post-Synthesis Netlist Statistics for Top Partition
 47. Elapsed Time Per Partition
 48. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 20 13:12:10 2023       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; TeleEcran                                   ;
; Top-level Entity Name              ; TeleEcran                                   ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,108                                       ;
;     Total combinational functions  ; 1,075                                       ;
;     Dedicated logic registers      ; 201                                         ;
; Total registers                    ; 201                                         ;
; Total pins                         ; 24                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 12,288                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; TeleEcran          ; TeleEcran          ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+
; QuadratureDecoder.vhd            ; yes             ; User VHDL File                         ; C:/Users/pret/Documents/Code/Electronics/TeleEcran/QuadratureDecoder.vhd     ;         ;
; hlsm.vhd                         ; yes             ; User VHDL File                         ; C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd                  ;         ;
; TeleEcran.vhd                    ; yes             ; User VHDL File                         ; C:/Users/pret/Documents/Code/Electronics/TeleEcran/TeleEcran.vhd             ;         ;
; pwm.vhd                          ; yes             ; User VHDL File                         ; C:/Users/pret/Documents/Code/Electronics/TeleEcran/pwm.vhd                   ;         ;
; MemController.vhd                ; yes             ; User VHDL File                         ; C:/Users/pret/Documents/Code/Electronics/TeleEcran/MemController.vhd         ;         ;
; GammaCorrection.vhd              ; yes             ; User VHDL File                         ; C:/Users/pret/Documents/Code/Electronics/TeleEcran/GammaCorrection.vhd       ;         ;
; AddSelector.vhd                  ; yes             ; User VHDL File                         ; C:/Users/pret/Documents/Code/Electronics/TeleEcran/AddSelector.vhd           ;         ;
; pll.vhd                          ; yes             ; User Wizard-Generated File             ; C:/Users/pret/Documents/Code/Electronics/TeleEcran/pll.vhd                   ;         ;
; RedRAM.vhd                       ; yes             ; User Wizard-Generated File             ; C:/Users/pret/Documents/Code/Electronics/TeleEcran/RedRAM.vhd                ;         ;
; GreenRAM.vhd                     ; yes             ; User Wizard-Generated File             ; C:/Users/pret/Documents/Code/Electronics/TeleEcran/GreenRAM.vhd              ;         ;
; BlueRAM.vhd                      ; yes             ; User Wizard-Generated File             ; C:/Users/pret/Documents/Code/Electronics/TeleEcran/BlueRAM.vhd               ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_altpll.v                  ; yes             ; Auto-Generated Megafunction            ; C:/Users/pret/Documents/Code/Electronics/TeleEcran/db/pll_altpll.v           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_s3r3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/pret/Documents/Code/Electronics/TeleEcran/db/altsyncram_s3r3.tdf    ;         ;
; redrom.hex                       ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/pret/Documents/Code/Electronics/TeleEcran/redrom.hex                ;         ;
; db/altsyncram_iar3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/pret/Documents/Code/Electronics/TeleEcran/db/altsyncram_iar3.tdf    ;         ;
; greenrom.hex                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/pret/Documents/Code/Electronics/TeleEcran/greenrom.hex              ;         ;
; db/altsyncram_97r3.tdf           ; yes             ; Auto-Generated Megafunction            ; C:/Users/pret/Documents/Code/Electronics/TeleEcran/db/altsyncram_97r3.tdf    ;         ;
; bluerom.hex                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/pret/Documents/Code/Electronics/TeleEcran/bluerom.hex               ;         ;
+----------------------------------+-----------------+----------------------------------------+------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                   ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,108                                                                           ;
;                                             ;                                                                                 ;
; Total combinational functions               ; 1075                                                                            ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 739                                                                             ;
;     -- 3 input functions                    ; 119                                                                             ;
;     -- <=2 input functions                  ; 217                                                                             ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 872                                                                             ;
;     -- arithmetic mode                      ; 203                                                                             ;
;                                             ;                                                                                 ;
; Total registers                             ; 201                                                                             ;
;     -- Dedicated logic registers            ; 201                                                                             ;
;     -- I/O registers                        ; 0                                                                               ;
;                                             ;                                                                                 ;
; I/O pins                                    ; 24                                                                              ;
; Total memory bits                           ; 12288                                                                           ;
;                                             ;                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                               ;
;                                             ;                                                                                 ;
; Total PLLs                                  ; 1                                                                               ;
;     -- PLLs                                 ; 1                                                                               ;
;                                             ;                                                                                 ;
; Maximum fan-out node                        ; pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 221                                                                             ;
; Total fan-out                               ; 5000                                                                            ;
; Average fan-out                             ; 3.71                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                       ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                              ; Entity Name       ; Library Name ;
+--------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------+-------------------+--------------+
; |TeleEcran                                       ; 1075 (2)            ; 201 (0)                   ; 12288       ; 0          ; 0            ; 0       ; 0         ; 24   ; 0            ; 0          ; |TeleEcran                                                                                       ; TeleEcran         ; work         ;
;    |AddSelector:AddSelector_inst|                ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|AddSelector:AddSelector_inst                                                          ; AddSelector       ; work         ;
;    |BlueRAM:BlueRam_inst|                        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|BlueRAM:BlueRam_inst                                                                  ; BlueRAM           ; work         ;
;       |altsyncram:altsyncram_component|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|BlueRAM:BlueRam_inst|altsyncram:altsyncram_component                                  ; altsyncram        ; work         ;
;          |altsyncram_97r3:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|BlueRAM:BlueRam_inst|altsyncram:altsyncram_component|altsyncram_97r3:auto_generated   ; altsyncram_97r3   ; work         ;
;    |GammaCorrection:blue1_GammaCorrection_inst|  ; 104 (104)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|GammaCorrection:blue1_GammaCorrection_inst                                            ; GammaCorrection   ; work         ;
;    |GammaCorrection:blue2_GammaCorrection_inst|  ; 104 (104)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|GammaCorrection:blue2_GammaCorrection_inst                                            ; GammaCorrection   ; work         ;
;    |GammaCorrection:green1_GammaCorrection_inst| ; 104 (104)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|GammaCorrection:green1_GammaCorrection_inst                                           ; GammaCorrection   ; work         ;
;    |GammaCorrection:green2_GammaCorrection_inst| ; 104 (104)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|GammaCorrection:green2_GammaCorrection_inst                                           ; GammaCorrection   ; work         ;
;    |GammaCorrection:red1_GammaCorrection_inst|   ; 104 (104)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|GammaCorrection:red1_GammaCorrection_inst                                             ; GammaCorrection   ; work         ;
;    |GammaCorrection:red2_GammaCorrection_inst|   ; 104 (104)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|GammaCorrection:red2_GammaCorrection_inst                                             ; GammaCorrection   ; work         ;
;    |GreenRAM:GreenRam_inst|                      ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|GreenRAM:GreenRam_inst                                                                ; GreenRAM          ; work         ;
;       |altsyncram:altsyncram_component|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|GreenRAM:GreenRam_inst|altsyncram:altsyncram_component                                ; altsyncram        ; work         ;
;          |altsyncram_iar3:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|GreenRAM:GreenRam_inst|altsyncram:altsyncram_component|altsyncram_iar3:auto_generated ; altsyncram_iar3   ; work         ;
;    |QuadratureDecoder:bposition_inst|            ; 81 (81)             ; 49 (49)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|QuadratureDecoder:bposition_inst                                                      ; QuadratureDecoder ; work         ;
;    |QuadratureDecoder:gposition_inst|            ; 64 (64)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|QuadratureDecoder:gposition_inst                                                      ; QuadratureDecoder ; work         ;
;    |QuadratureDecoder:rposition_inst|            ; 64 (64)             ; 30 (30)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|QuadratureDecoder:rposition_inst                                                      ; QuadratureDecoder ; work         ;
;    |QuadratureDecoder:xposition_inst|            ; 51 (51)             ; 27 (27)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|QuadratureDecoder:xposition_inst                                                      ; QuadratureDecoder ; work         ;
;    |QuadratureDecoder:yposition_inst|            ; 36 (36)             ; 26 (26)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|QuadratureDecoder:yposition_inst                                                      ; QuadratureDecoder ; work         ;
;    |RedRAM:RedRam_inst|                          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|RedRAM:RedRam_inst                                                                    ; RedRAM            ; work         ;
;       |altsyncram:altsyncram_component|          ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|RedRAM:RedRam_inst|altsyncram:altsyncram_component                                    ; altsyncram        ; work         ;
;          |altsyncram_s3r3:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 4096        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|RedRAM:RedRam_inst|altsyncram:altsyncram_component|altsyncram_s3r3:auto_generated     ; altsyncram_s3r3   ; work         ;
;    |hlsm:hlsm_inst|                              ; 84 (84)             ; 32 (32)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|hlsm:hlsm_inst                                                                        ; hlsm              ; work         ;
;    |pll:pll_inst|                                ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|pll:pll_inst                                                                          ; pll               ; work         ;
;       |altpll:altpll_component|                  ; 0 (0)               ; 1 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|pll:pll_inst|altpll:altpll_component                                                  ; altpll            ; work         ;
;          |pll_altpll:auto_generated|             ; 0 (0)               ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated                        ; pll_altpll        ; work         ;
;    |pwm:blue1_pwm_inst|                          ; 10 (10)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|pwm:blue1_pwm_inst                                                                    ; pwm               ; work         ;
;    |pwm:blue2_pwm_inst|                          ; 10 (10)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|pwm:blue2_pwm_inst                                                                    ; pwm               ; work         ;
;    |pwm:green1_pwm_inst|                         ; 10 (10)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|pwm:green1_pwm_inst                                                                   ; pwm               ; work         ;
;    |pwm:green2_pwm_inst|                         ; 10 (10)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|pwm:green2_pwm_inst                                                                   ; pwm               ; work         ;
;    |pwm:red1_pwm_inst|                           ; 10 (10)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|pwm:red1_pwm_inst                                                                     ; pwm               ; work         ;
;    |pwm:red2_pwm_inst|                           ; 10 (10)             ; 1 (1)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |TeleEcran|pwm:red2_pwm_inst                                                                     ; pwm               ; work         ;
+--------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+--------------+
; Name                                                                                             ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF          ;
+--------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+--------------+
; BlueRAM:BlueRam_inst|altsyncram:altsyncram_component|altsyncram_97r3:auto_generated|ALTSYNCRAM   ; AUTO ; True Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; blueROM.hex  ;
; GreenRAM:GreenRam_inst|altsyncram:altsyncram_component|altsyncram_iar3:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; greenROM.hex ;
; RedRAM:RedRam_inst|altsyncram:altsyncram_component|altsyncram_s3r3:auto_generated|ALTSYNCRAM     ; AUTO ; True Dual Port ; 512          ; 8            ; 512          ; 8            ; 4096 ; redROM.hex   ;
+--------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+------+--------------+


+---------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                               ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |TeleEcran|BlueRAM:BlueRam_inst   ; BlueRAM.vhd     ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |TeleEcran|GreenRAM:GreenRam_inst ; GreenRAM.vhd    ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |TeleEcran|RedRAM:RedRam_inst     ; RedRAM.vhd      ;
+--------+--------------+---------+--------------+--------------+-----------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------+
; State Machine - |TeleEcran|hlsm:hlsm_inst|state            ;
+------------+----------+-----------+------------+-----------+
; Name       ; state.FL ; state.FFL ; state.CHFL ; state.ATT ;
+------------+----------+-----------+------------+-----------+
; state.ATT  ; 0        ; 0         ; 0          ; 0         ;
; state.CHFL ; 0        ; 0         ; 1          ; 1         ;
; state.FFL  ; 0        ; 1         ; 0          ; 1         ;
; state.FL   ; 1        ; 0         ; 0          ; 1         ;
+------------+----------+-----------+------------+-----------+


+-------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                      ;
+------------------------------------------------------+------------------------------------------------------------------+
; Register name                                        ; Reason for Removal                                               ;
+------------------------------------------------------+------------------------------------------------------------------+
; QuadratureDecoder:gposition_inst|set_origin_n_int    ; Merged with QuadratureDecoder:bposition_inst|set_origin_n_int    ;
; QuadratureDecoder:rposition_inst|set_origin_n_int    ; Merged with QuadratureDecoder:bposition_inst|set_origin_n_int    ;
; QuadratureDecoder:xposition_inst|set_origin_n_int    ; Merged with QuadratureDecoder:bposition_inst|set_origin_n_int    ;
; QuadratureDecoder:yposition_inst|set_origin_n_int    ; Merged with QuadratureDecoder:bposition_inst|set_origin_n_int    ;
; QuadratureDecoder:gposition_inst|set_origin_n_new[1] ; Merged with QuadratureDecoder:bposition_inst|set_origin_n_new[1] ;
; QuadratureDecoder:rposition_inst|set_origin_n_new[1] ; Merged with QuadratureDecoder:bposition_inst|set_origin_n_new[1] ;
; QuadratureDecoder:xposition_inst|set_origin_n_new[1] ; Merged with QuadratureDecoder:bposition_inst|set_origin_n_new[1] ;
; QuadratureDecoder:yposition_inst|set_origin_n_new[1] ; Merged with QuadratureDecoder:bposition_inst|set_origin_n_new[1] ;
; QuadratureDecoder:gposition_inst|set_origin_n_new[0] ; Merged with QuadratureDecoder:bposition_inst|set_origin_n_new[0] ;
; QuadratureDecoder:rposition_inst|set_origin_n_new[0] ; Merged with QuadratureDecoder:bposition_inst|set_origin_n_new[0] ;
; QuadratureDecoder:xposition_inst|set_origin_n_new[0] ; Merged with QuadratureDecoder:bposition_inst|set_origin_n_new[0] ;
; QuadratureDecoder:yposition_inst|set_origin_n_new[0] ; Merged with QuadratureDecoder:bposition_inst|set_origin_n_new[0] ;
; QuadratureDecoder:gposition_inst|set_origin_cnt[13]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[13]  ;
; QuadratureDecoder:rposition_inst|set_origin_cnt[13]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[13]  ;
; QuadratureDecoder:xposition_inst|set_origin_cnt[13]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[13]  ;
; QuadratureDecoder:yposition_inst|set_origin_cnt[13]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[13]  ;
; QuadratureDecoder:gposition_inst|set_origin_cnt[12]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[12]  ;
; QuadratureDecoder:rposition_inst|set_origin_cnt[12]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[12]  ;
; QuadratureDecoder:xposition_inst|set_origin_cnt[12]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[12]  ;
; QuadratureDecoder:yposition_inst|set_origin_cnt[12]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[12]  ;
; QuadratureDecoder:gposition_inst|set_origin_cnt[11]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[11]  ;
; QuadratureDecoder:rposition_inst|set_origin_cnt[11]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[11]  ;
; QuadratureDecoder:xposition_inst|set_origin_cnt[11]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[11]  ;
; QuadratureDecoder:yposition_inst|set_origin_cnt[11]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[11]  ;
; QuadratureDecoder:gposition_inst|set_origin_cnt[10]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[10]  ;
; QuadratureDecoder:rposition_inst|set_origin_cnt[10]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[10]  ;
; QuadratureDecoder:xposition_inst|set_origin_cnt[10]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[10]  ;
; QuadratureDecoder:yposition_inst|set_origin_cnt[10]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[10]  ;
; QuadratureDecoder:gposition_inst|set_origin_cnt[7]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[7]   ;
; QuadratureDecoder:rposition_inst|set_origin_cnt[7]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[7]   ;
; QuadratureDecoder:xposition_inst|set_origin_cnt[7]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[7]   ;
; QuadratureDecoder:yposition_inst|set_origin_cnt[7]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[7]   ;
; QuadratureDecoder:gposition_inst|set_origin_cnt[5]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[5]   ;
; QuadratureDecoder:rposition_inst|set_origin_cnt[5]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[5]   ;
; QuadratureDecoder:xposition_inst|set_origin_cnt[5]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[5]   ;
; QuadratureDecoder:yposition_inst|set_origin_cnt[5]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[5]   ;
; QuadratureDecoder:gposition_inst|set_origin_cnt[3]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[3]   ;
; QuadratureDecoder:rposition_inst|set_origin_cnt[3]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[3]   ;
; QuadratureDecoder:xposition_inst|set_origin_cnt[3]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[3]   ;
; QuadratureDecoder:yposition_inst|set_origin_cnt[3]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[3]   ;
; QuadratureDecoder:gposition_inst|set_origin_cnt[2]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[2]   ;
; QuadratureDecoder:rposition_inst|set_origin_cnt[2]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[2]   ;
; QuadratureDecoder:xposition_inst|set_origin_cnt[2]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[2]   ;
; QuadratureDecoder:yposition_inst|set_origin_cnt[2]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[2]   ;
; QuadratureDecoder:gposition_inst|set_origin_cnt[1]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[1]   ;
; QuadratureDecoder:rposition_inst|set_origin_cnt[1]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[1]   ;
; QuadratureDecoder:xposition_inst|set_origin_cnt[1]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[1]   ;
; QuadratureDecoder:yposition_inst|set_origin_cnt[1]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[1]   ;
; QuadratureDecoder:gposition_inst|set_origin_cnt[0]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[0]   ;
; QuadratureDecoder:rposition_inst|set_origin_cnt[0]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[0]   ;
; QuadratureDecoder:xposition_inst|set_origin_cnt[0]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[0]   ;
; QuadratureDecoder:yposition_inst|set_origin_cnt[0]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[0]   ;
; QuadratureDecoder:gposition_inst|set_origin_cnt[15]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[15]  ;
; QuadratureDecoder:rposition_inst|set_origin_cnt[15]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[15]  ;
; QuadratureDecoder:xposition_inst|set_origin_cnt[15]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[15]  ;
; QuadratureDecoder:yposition_inst|set_origin_cnt[15]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[15]  ;
; QuadratureDecoder:gposition_inst|set_origin_cnt[14]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[14]  ;
; QuadratureDecoder:rposition_inst|set_origin_cnt[14]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[14]  ;
; QuadratureDecoder:xposition_inst|set_origin_cnt[14]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[14]  ;
; QuadratureDecoder:yposition_inst|set_origin_cnt[14]  ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[14]  ;
; QuadratureDecoder:gposition_inst|set_origin_cnt[9]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[9]   ;
; QuadratureDecoder:rposition_inst|set_origin_cnt[9]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[9]   ;
; QuadratureDecoder:xposition_inst|set_origin_cnt[9]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[9]   ;
; QuadratureDecoder:yposition_inst|set_origin_cnt[9]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[9]   ;
; QuadratureDecoder:gposition_inst|set_origin_cnt[8]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[8]   ;
; QuadratureDecoder:rposition_inst|set_origin_cnt[8]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[8]   ;
; QuadratureDecoder:xposition_inst|set_origin_cnt[8]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[8]   ;
; QuadratureDecoder:yposition_inst|set_origin_cnt[8]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[8]   ;
; QuadratureDecoder:gposition_inst|set_origin_cnt[6]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[6]   ;
; QuadratureDecoder:rposition_inst|set_origin_cnt[6]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[6]   ;
; QuadratureDecoder:xposition_inst|set_origin_cnt[6]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[6]   ;
; QuadratureDecoder:yposition_inst|set_origin_cnt[6]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[6]   ;
; QuadratureDecoder:gposition_inst|set_origin_cnt[4]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[4]   ;
; QuadratureDecoder:rposition_inst|set_origin_cnt[4]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[4]   ;
; QuadratureDecoder:xposition_inst|set_origin_cnt[4]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[4]   ;
; QuadratureDecoder:yposition_inst|set_origin_cnt[4]   ; Merged with QuadratureDecoder:bposition_inst|set_origin_cnt[4]   ;
; Total Number of Removed Registers = 76               ;                                                                  ;
+------------------------------------------------------+------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 201   ;
; Number of registers using Synchronous Clear  ; 105   ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 33    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 147   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TeleEcran|QuadratureDecoder:rposition_inst|debounce_cnt[11]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TeleEcran|QuadratureDecoder:xposition_inst|debounce_cnt[9]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TeleEcran|QuadratureDecoder:yposition_inst|debounce_cnt[12]   ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TeleEcran|QuadratureDecoder:gposition_inst|debounce_cnt[7]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TeleEcran|QuadratureDecoder:bposition_inst|debounce_cnt[4]    ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TeleEcran|QuadratureDecoder:bposition_inst|set_origin_cnt[10] ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |TeleEcran|QuadratureDecoder:yposition_inst|position[0]        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |TeleEcran|QuadratureDecoder:rposition_inst|position[6]        ;
; 6:1                ; 5 bits    ; 20 LEs        ; 15 LEs               ; 5 LEs                  ; Yes        ; |TeleEcran|QuadratureDecoder:xposition_inst|position[4]        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |TeleEcran|QuadratureDecoder:gposition_inst|position[1]        ;
; 6:1                ; 8 bits    ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |TeleEcran|QuadratureDecoder:bposition_inst|position[4]        ;
; 8:1                ; 5 bits    ; 25 LEs        ; 5 LEs                ; 20 LEs                 ; Yes        ; |TeleEcran|hlsm:hlsm_inst|ram_add[1]                           ;
; 8:1                ; 3 bits    ; 15 LEs        ; 6 LEs                ; 9 LEs                  ; Yes        ; |TeleEcran|hlsm:hlsm_inst|ram_add[6]                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |TeleEcran|hlsm:hlsm_inst|lines_next                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for RedRAM:RedRam_inst|altsyncram:altsyncram_component|altsyncram_s3r3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for GreenRAM:GreenRam_inst|altsyncram:altsyncram_component|altsyncram_iar3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for BlueRAM:BlueRam_inst|altsyncram:altsyncram_component|altsyncram_97r3:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |TeleEcran ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; mx_lines       ; 16    ; Signed Integer                                   ;
; mx_ppline      ; 32    ; Signed Integer                                   ;
; enc_depth      ; 8     ; Signed Integer                                   ;
; debounce_time  ; 50000 ; Signed Integer                                   ;
; overflow       ; false ; Enumerated                                       ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_inst|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------------+
; Parameter Name                ; Value                 ; Type                      ;
+-------------------------------+-----------------------+---------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                   ;
; PLL_TYPE                      ; AUTO                  ; Untyped                   ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                   ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                   ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                   ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                   ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                   ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer            ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                   ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                   ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                   ;
; LOCK_HIGH                     ; 1                     ; Untyped                   ;
; LOCK_LOW                      ; 1                     ; Untyped                   ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                   ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                   ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                   ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                   ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                   ;
; SKIP_VCO                      ; OFF                   ; Untyped                   ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                   ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                   ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                   ;
; BANDWIDTH                     ; 0                     ; Untyped                   ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                   ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                   ;
; DOWN_SPREAD                   ; 0                     ; Untyped                   ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                   ;
; SELF_RESET_ON_LOSS_LOCK       ; ON                    ; Untyped                   ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                   ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                   ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer            ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                   ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                   ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer            ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                   ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                   ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                   ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer            ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                   ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                   ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                   ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                   ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                   ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                   ;
; DPA_DIVIDER                   ; 0                     ; Untyped                   ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                   ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                   ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                   ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                   ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                   ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                   ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                   ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                   ;
; VCO_MIN                       ; 0                     ; Untyped                   ;
; VCO_MAX                       ; 0                     ; Untyped                   ;
; VCO_CENTER                    ; 0                     ; Untyped                   ;
; PFD_MIN                       ; 0                     ; Untyped                   ;
; PFD_MAX                       ; 0                     ; Untyped                   ;
; M_INITIAL                     ; 0                     ; Untyped                   ;
; M                             ; 0                     ; Untyped                   ;
; N                             ; 1                     ; Untyped                   ;
; M2                            ; 1                     ; Untyped                   ;
; N2                            ; 1                     ; Untyped                   ;
; SS                            ; 1                     ; Untyped                   ;
; C0_HIGH                       ; 0                     ; Untyped                   ;
; C1_HIGH                       ; 0                     ; Untyped                   ;
; C2_HIGH                       ; 0                     ; Untyped                   ;
; C3_HIGH                       ; 0                     ; Untyped                   ;
; C4_HIGH                       ; 0                     ; Untyped                   ;
; C5_HIGH                       ; 0                     ; Untyped                   ;
; C6_HIGH                       ; 0                     ; Untyped                   ;
; C7_HIGH                       ; 0                     ; Untyped                   ;
; C8_HIGH                       ; 0                     ; Untyped                   ;
; C9_HIGH                       ; 0                     ; Untyped                   ;
; C0_LOW                        ; 0                     ; Untyped                   ;
; C1_LOW                        ; 0                     ; Untyped                   ;
; C2_LOW                        ; 0                     ; Untyped                   ;
; C3_LOW                        ; 0                     ; Untyped                   ;
; C4_LOW                        ; 0                     ; Untyped                   ;
; C5_LOW                        ; 0                     ; Untyped                   ;
; C6_LOW                        ; 0                     ; Untyped                   ;
; C7_LOW                        ; 0                     ; Untyped                   ;
; C8_LOW                        ; 0                     ; Untyped                   ;
; C9_LOW                        ; 0                     ; Untyped                   ;
; C0_INITIAL                    ; 0                     ; Untyped                   ;
; C1_INITIAL                    ; 0                     ; Untyped                   ;
; C2_INITIAL                    ; 0                     ; Untyped                   ;
; C3_INITIAL                    ; 0                     ; Untyped                   ;
; C4_INITIAL                    ; 0                     ; Untyped                   ;
; C5_INITIAL                    ; 0                     ; Untyped                   ;
; C6_INITIAL                    ; 0                     ; Untyped                   ;
; C7_INITIAL                    ; 0                     ; Untyped                   ;
; C8_INITIAL                    ; 0                     ; Untyped                   ;
; C9_INITIAL                    ; 0                     ; Untyped                   ;
; C0_MODE                       ; BYPASS                ; Untyped                   ;
; C1_MODE                       ; BYPASS                ; Untyped                   ;
; C2_MODE                       ; BYPASS                ; Untyped                   ;
; C3_MODE                       ; BYPASS                ; Untyped                   ;
; C4_MODE                       ; BYPASS                ; Untyped                   ;
; C5_MODE                       ; BYPASS                ; Untyped                   ;
; C6_MODE                       ; BYPASS                ; Untyped                   ;
; C7_MODE                       ; BYPASS                ; Untyped                   ;
; C8_MODE                       ; BYPASS                ; Untyped                   ;
; C9_MODE                       ; BYPASS                ; Untyped                   ;
; C0_PH                         ; 0                     ; Untyped                   ;
; C1_PH                         ; 0                     ; Untyped                   ;
; C2_PH                         ; 0                     ; Untyped                   ;
; C3_PH                         ; 0                     ; Untyped                   ;
; C4_PH                         ; 0                     ; Untyped                   ;
; C5_PH                         ; 0                     ; Untyped                   ;
; C6_PH                         ; 0                     ; Untyped                   ;
; C7_PH                         ; 0                     ; Untyped                   ;
; C8_PH                         ; 0                     ; Untyped                   ;
; C9_PH                         ; 0                     ; Untyped                   ;
; L0_HIGH                       ; 1                     ; Untyped                   ;
; L1_HIGH                       ; 1                     ; Untyped                   ;
; G0_HIGH                       ; 1                     ; Untyped                   ;
; G1_HIGH                       ; 1                     ; Untyped                   ;
; G2_HIGH                       ; 1                     ; Untyped                   ;
; G3_HIGH                       ; 1                     ; Untyped                   ;
; E0_HIGH                       ; 1                     ; Untyped                   ;
; E1_HIGH                       ; 1                     ; Untyped                   ;
; E2_HIGH                       ; 1                     ; Untyped                   ;
; E3_HIGH                       ; 1                     ; Untyped                   ;
; L0_LOW                        ; 1                     ; Untyped                   ;
; L1_LOW                        ; 1                     ; Untyped                   ;
; G0_LOW                        ; 1                     ; Untyped                   ;
; G1_LOW                        ; 1                     ; Untyped                   ;
; G2_LOW                        ; 1                     ; Untyped                   ;
; G3_LOW                        ; 1                     ; Untyped                   ;
; E0_LOW                        ; 1                     ; Untyped                   ;
; E1_LOW                        ; 1                     ; Untyped                   ;
; E2_LOW                        ; 1                     ; Untyped                   ;
; E3_LOW                        ; 1                     ; Untyped                   ;
; L0_INITIAL                    ; 1                     ; Untyped                   ;
; L1_INITIAL                    ; 1                     ; Untyped                   ;
; G0_INITIAL                    ; 1                     ; Untyped                   ;
; G1_INITIAL                    ; 1                     ; Untyped                   ;
; G2_INITIAL                    ; 1                     ; Untyped                   ;
; G3_INITIAL                    ; 1                     ; Untyped                   ;
; E0_INITIAL                    ; 1                     ; Untyped                   ;
; E1_INITIAL                    ; 1                     ; Untyped                   ;
; E2_INITIAL                    ; 1                     ; Untyped                   ;
; E3_INITIAL                    ; 1                     ; Untyped                   ;
; L0_MODE                       ; BYPASS                ; Untyped                   ;
; L1_MODE                       ; BYPASS                ; Untyped                   ;
; G0_MODE                       ; BYPASS                ; Untyped                   ;
; G1_MODE                       ; BYPASS                ; Untyped                   ;
; G2_MODE                       ; BYPASS                ; Untyped                   ;
; G3_MODE                       ; BYPASS                ; Untyped                   ;
; E0_MODE                       ; BYPASS                ; Untyped                   ;
; E1_MODE                       ; BYPASS                ; Untyped                   ;
; E2_MODE                       ; BYPASS                ; Untyped                   ;
; E3_MODE                       ; BYPASS                ; Untyped                   ;
; L0_PH                         ; 0                     ; Untyped                   ;
; L1_PH                         ; 0                     ; Untyped                   ;
; G0_PH                         ; 0                     ; Untyped                   ;
; G1_PH                         ; 0                     ; Untyped                   ;
; G2_PH                         ; 0                     ; Untyped                   ;
; G3_PH                         ; 0                     ; Untyped                   ;
; E0_PH                         ; 0                     ; Untyped                   ;
; E1_PH                         ; 0                     ; Untyped                   ;
; E2_PH                         ; 0                     ; Untyped                   ;
; E3_PH                         ; 0                     ; Untyped                   ;
; M_PH                          ; 0                     ; Untyped                   ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                   ;
; CLK0_COUNTER                  ; G0                    ; Untyped                   ;
; CLK1_COUNTER                  ; G0                    ; Untyped                   ;
; CLK2_COUNTER                  ; G0                    ; Untyped                   ;
; CLK3_COUNTER                  ; G0                    ; Untyped                   ;
; CLK4_COUNTER                  ; G0                    ; Untyped                   ;
; CLK5_COUNTER                  ; G0                    ; Untyped                   ;
; CLK6_COUNTER                  ; E0                    ; Untyped                   ;
; CLK7_COUNTER                  ; E1                    ; Untyped                   ;
; CLK8_COUNTER                  ; E2                    ; Untyped                   ;
; CLK9_COUNTER                  ; E3                    ; Untyped                   ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                   ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                   ;
; M_TIME_DELAY                  ; 0                     ; Untyped                   ;
; N_TIME_DELAY                  ; 0                     ; Untyped                   ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                   ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                   ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                   ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                   ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                   ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                   ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                   ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                   ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                   ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                   ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                   ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                   ;
; VCO_POST_SCALE                ; 0                     ; Untyped                   ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                   ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                   ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                   ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                   ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                   ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                   ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                   ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                   ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                   ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                   ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                   ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                   ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                   ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                   ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                   ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                   ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                   ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                   ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                   ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer            ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                   ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                   ;
; DEVICE_FAMILY                 ; MAX 10                ; Untyped                   ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                   ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                   ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE            ;
+-------------------------------+-----------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hlsm:hlsm_inst ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; mx_lines       ; 16    ; Signed Integer                     ;
; mx_ppline      ; 32    ; Signed Integer                     ;
; mx_enc_depth   ; 8     ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QuadratureDecoder:xposition_inst ;
+--------------------------+-------+--------------------------------------------+
; Parameter Name           ; Value ; Type                                       ;
+--------------------------+-------+--------------------------------------------+
; positions                ; 32    ; Signed Integer                             ;
; reset_value              ; 15    ; Signed Integer                             ;
; debounce_time            ; 50000 ; Signed Integer                             ;
; set_origin_debounce_time ; 50000 ; Signed Integer                             ;
+--------------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QuadratureDecoder:yposition_inst ;
+--------------------------+-------+--------------------------------------------+
; Parameter Name           ; Value ; Type                                       ;
+--------------------------+-------+--------------------------------------------+
; positions                ; 16    ; Signed Integer                             ;
; reset_value              ; 7     ; Signed Integer                             ;
; debounce_time            ; 50000 ; Signed Integer                             ;
; set_origin_debounce_time ; 50000 ; Signed Integer                             ;
+--------------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QuadratureDecoder:rposition_inst ;
+--------------------------+-------+--------------------------------------------+
; Parameter Name           ; Value ; Type                                       ;
+--------------------------+-------+--------------------------------------------+
; positions                ; 256   ; Signed Integer                             ;
; reset_value              ; 255   ; Signed Integer                             ;
; debounce_time            ; 50000 ; Signed Integer                             ;
; set_origin_debounce_time ; 50000 ; Signed Integer                             ;
+--------------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QuadratureDecoder:gposition_inst ;
+--------------------------+-------+--------------------------------------------+
; Parameter Name           ; Value ; Type                                       ;
+--------------------------+-------+--------------------------------------------+
; positions                ; 256   ; Signed Integer                             ;
; reset_value              ; 255   ; Signed Integer                             ;
; debounce_time            ; 50000 ; Signed Integer                             ;
; set_origin_debounce_time ; 50000 ; Signed Integer                             ;
+--------------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: QuadratureDecoder:bposition_inst ;
+--------------------------+-------+--------------------------------------------+
; Parameter Name           ; Value ; Type                                       ;
+--------------------------+-------+--------------------------------------------+
; positions                ; 256   ; Signed Integer                             ;
; reset_value              ; 0     ; Signed Integer                             ;
; debounce_time            ; 50000 ; Signed Integer                             ;
; set_origin_debounce_time ; 50000 ; Signed Integer                             ;
+--------------------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: MemController:MemController_inst ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; mx_ppline      ; 32    ; Signed Integer                                       ;
; mx_lines       ; 16    ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: AddSelector:AddSelector_inst ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; mx_ppline      ; 32    ; Signed Integer                                   ;
; mx_lines       ; 16    ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RedRAM:RedRam_inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-----------------------------------+
; Parameter Name                     ; Value                  ; Type                              ;
+------------------------------------+------------------------+-----------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                           ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                    ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                           ;
; WIDTH_A                            ; 8                      ; Signed Integer                    ;
; WIDTHAD_A                          ; 9                      ; Signed Integer                    ;
; NUMWORDS_A                         ; 512                    ; Signed Integer                    ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                           ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                           ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                           ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                           ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                           ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                           ;
; WIDTH_B                            ; 8                      ; Signed Integer                    ;
; WIDTHAD_B                          ; 9                      ; Signed Integer                    ;
; NUMWORDS_B                         ; 512                    ; Signed Integer                    ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                           ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                           ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                           ;
; OUTDATA_REG_B                      ; CLOCK0                 ; Untyped                           ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                           ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                           ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                           ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                           ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                           ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                           ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                           ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                    ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                    ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                           ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA               ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                           ;
; INIT_FILE                          ; redROM.hex             ; Untyped                           ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                           ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                           ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                           ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                    ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                           ;
; CBXI_PARAMETER                     ; altsyncram_s3r3        ; Untyped                           ;
+------------------------------------+------------------------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: GreenRAM:GreenRam_inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------------------+
; Parameter Name                     ; Value                  ; Type                                  ;
+------------------------------------+------------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                               ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                               ;
; WIDTH_A                            ; 8                      ; Signed Integer                        ;
; WIDTHAD_A                          ; 9                      ; Signed Integer                        ;
; NUMWORDS_A                         ; 512                    ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                               ;
; WIDTH_B                            ; 8                      ; Signed Integer                        ;
; WIDTHAD_B                          ; 9                      ; Signed Integer                        ;
; NUMWORDS_B                         ; 512                    ; Signed Integer                        ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                               ;
; OUTDATA_REG_B                      ; CLOCK0                 ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                        ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                               ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA               ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; greenROM.hex           ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                        ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                        ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_iar3        ; Untyped                               ;
+------------------------------------+------------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BlueRAM:BlueRam_inst|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+-------------------------------------+
; Parameter Name                     ; Value                  ; Type                                ;
+------------------------------------+------------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                             ;
; WIDTH_A                            ; 8                      ; Signed Integer                      ;
; WIDTHAD_A                          ; 9                      ; Signed Integer                      ;
; NUMWORDS_A                         ; 512                    ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                             ;
; WIDTH_B                            ; 8                      ; Signed Integer                      ;
; WIDTHAD_B                          ; 9                      ; Signed Integer                      ;
; NUMWORDS_B                         ; 512                    ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                             ;
; OUTDATA_REG_B                      ; CLOCK0                 ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer                      ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                             ;
; BYTE_SIZE                          ; 8                      ; Signed Integer                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA               ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; blueROM.hex            ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer                      ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_97r3        ; Untyped                             ;
+------------------------------------+------------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:red1_pwm_inst ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; mx_enc_depth   ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:green1_pwm_inst ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; mx_enc_depth   ; 8     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:blue1_pwm_inst ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; mx_enc_depth   ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:red2_pwm_inst ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; mx_enc_depth   ; 8     ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:green2_pwm_inst ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; mx_enc_depth   ; 8     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pwm:blue2_pwm_inst ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; mx_enc_depth   ; 8     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                         ;
+-------------------------------+--------------------------------------+
; Name                          ; Value                                ;
+-------------------------------+--------------------------------------+
; Number of entity instances    ; 1                                    ;
; Entity Instance               ; pll:pll_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                               ;
;     -- PLL_TYPE               ; AUTO                                 ;
;     -- PRIMARY_CLOCK          ; INCLK0                               ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                    ;
;     -- VCO_MULTIPLY_BY        ; 0                                    ;
;     -- VCO_DIVIDE_BY          ; 0                                    ;
+-------------------------------+--------------------------------------+


+----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                   ;
+-------------------------------------------+--------------------------------------------------------+
; Name                                      ; Value                                                  ;
+-------------------------------------------+--------------------------------------------------------+
; Number of entity instances                ; 3                                                      ;
; Entity Instance                           ; RedRAM:RedRam_inst|altsyncram:altsyncram_component     ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 8                                                      ;
;     -- NUMWORDS_A                         ; 512                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                 ;
;     -- WIDTH_B                            ; 8                                                      ;
;     -- NUMWORDS_B                         ; 512                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                               ;
; Entity Instance                           ; GreenRAM:GreenRam_inst|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 8                                                      ;
;     -- NUMWORDS_A                         ; 512                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                 ;
;     -- WIDTH_B                            ; 8                                                      ;
;     -- NUMWORDS_B                         ; 512                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                               ;
; Entity Instance                           ; BlueRAM:BlueRam_inst|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                        ;
;     -- WIDTH_A                            ; 8                                                      ;
;     -- NUMWORDS_A                         ; 512                                                    ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                 ;
;     -- WIDTH_B                            ; 8                                                      ;
;     -- NUMWORDS_B                         ; 512                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                               ;
+-------------------------------------------+--------------------------------------------------------+


+--------------------------------------------------+
; Port Connectivity Checks: "BlueRAM:BlueRam_inst" ;
+--------+-------+----------+----------------------+
; Port   ; Type  ; Severity ; Details              ;
+--------+-------+----------+----------------------+
; data_b ; Input ; Info     ; Stuck at GND         ;
; wren_b ; Input ; Info     ; Stuck at GND         ;
+--------+-------+----------+----------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "GreenRAM:GreenRam_inst" ;
+--------+-------+----------+------------------------+
; Port   ; Type  ; Severity ; Details                ;
+--------+-------+----------+------------------------+
; data_b ; Input ; Info     ; Stuck at GND           ;
; wren_b ; Input ; Info     ; Stuck at GND           ;
+--------+-------+----------+------------------------+


+------------------------------------------------+
; Port Connectivity Checks: "RedRAM:RedRam_inst" ;
+--------+-------+----------+--------------------+
; Port   ; Type  ; Severity ; Details            ;
+--------+-------+----------+--------------------+
; data_b ; Input ; Info     ; Stuck at GND       ;
; wren_b ; Input ; Info     ; Stuck at GND       ;
+--------+-------+----------+--------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QuadratureDecoder:bposition_inst"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; direction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QuadratureDecoder:gposition_inst"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; direction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QuadratureDecoder:rposition_inst"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; direction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QuadratureDecoder:yposition_inst"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; direction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "QuadratureDecoder:xposition_inst"                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; direction ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 24                          ;
; cycloneiii_ff         ; 201                         ;
;     CLR               ; 20                          ;
;     CLR SLD           ; 5                           ;
;     ENA               ; 15                          ;
;     ENA CLR           ; 8                           ;
;     ENA SCLR          ; 97                          ;
;     ENA SCLR SLD      ; 8                           ;
;     ENA SLD           ; 19                          ;
;     plain             ; 29                          ;
; cycloneiii_lcell_comb ; 1075                        ;
;     arith             ; 203                         ;
;         2 data inputs ; 157                         ;
;         3 data inputs ; 46                          ;
;     normal            ; 872                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 18                          ;
;         2 data inputs ; 41                          ;
;         3 data inputs ; 73                          ;
;         4 data inputs ; 739                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 8.40                        ;
; Average LUT depth     ; 4.63                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:06     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Jun 20 13:11:52 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TeleEcran -c TeleEcran
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file quadraturedecoder.vhd
    Info (12022): Found design unit 1: QuadratureDecoder-logic File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/QuadratureDecoder.vhd Line: 41
    Info (12023): Found entity 1: QuadratureDecoder File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/QuadratureDecoder.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file hlsm.vhd
    Info (12022): Found design unit 1: hlsm-arch File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 26
    Info (12023): Found entity 1: hlsm File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file teleecran.vhd
    Info (12022): Found design unit 1: TeleEcran-arch File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/TeleEcran.vhd Line: 41
    Info (12023): Found entity 1: TeleEcran File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/TeleEcran.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pwm.vhd
    Info (12022): Found design unit 1: pwm-arch File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/pwm.vhd Line: 17
    Info (12023): Found entity 1: pwm File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/pwm.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file memcontroller.vhd
    Info (12022): Found design unit 1: MemController-arch File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/MemController.vhd Line: 21
    Info (12023): Found entity 1: MemController File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/MemController.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file gammacorrection.vhd
    Info (12022): Found design unit 1: GammaCorrection-arch File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/GammaCorrection.vhd Line: 12
    Info (12023): Found entity 1: GammaCorrection File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/GammaCorrection.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file addselector.vhd
    Info (12022): Found design unit 1: AddSelector-arch File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/AddSelector.vhd Line: 20
    Info (12023): Found entity 1: AddSelector File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/AddSelector.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/pll.vhd Line: 54
    Info (12023): Found entity 1: pll File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/pll.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file redram.vhd
    Info (12022): Found design unit 1: redram-SYN File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/RedRAM.vhd Line: 59
    Info (12023): Found entity 1: RedRAM File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/RedRAM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file greenram.vhd
    Info (12022): Found design unit 1: greenram-SYN File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/GreenRAM.vhd Line: 59
    Info (12023): Found entity 1: GreenRAM File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/GreenRAM.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file blueram.vhd
    Info (12022): Found design unit 1: blueram-SYN File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/BlueRAM.vhd Line: 59
    Info (12023): Found entity 1: BlueRAM File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/BlueRAM.vhd Line: 43
Info (12127): Elaborating entity "TeleEcran" for the top level hierarchy
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_inst" File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/TeleEcran.vhd Line: 228
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_inst|altpll:altpll_component" File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/pll.vhd Line: 141
Info (12130): Elaborated megafunction instantiation "pll:pll_inst|altpll:altpll_component" File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/pll.vhd Line: 141
Info (12133): Instantiated megafunction "pll:pll_inst|altpll:altpll_component" with the following parameter: File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/pll.vhd Line: 141
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "ON"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/db/pll_altpll.v Line: 31
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "hlsm" for hierarchy "hlsm:hlsm_inst" File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/TeleEcran.vhd Line: 238
Warning (10492): VHDL Process Statement warning at hlsm.vhd(69): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 69
Warning (10492): VHDL Process Statement warning at hlsm.vhd(73): signal "lines" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 73
Warning (10492): VHDL Process Statement warning at hlsm.vhd(75): signal "lines" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 75
Warning (10492): VHDL Process Statement warning at hlsm.vhd(77): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 77
Warning (10492): VHDL Process Statement warning at hlsm.vhd(78): signal "lines" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 78
Warning (10492): VHDL Process Statement warning at hlsm.vhd(79): signal "lines" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 79
Warning (10492): VHDL Process Statement warning at hlsm.vhd(84): signal "lines" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 84
Warning (10492): VHDL Process Statement warning at hlsm.vhd(94): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 94
Warning (10492): VHDL Process Statement warning at hlsm.vhd(98): signal "pixel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 98
Warning (10492): VHDL Process Statement warning at hlsm.vhd(98): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 98
Warning (10492): VHDL Process Statement warning at hlsm.vhd(99): signal "cnt_pwm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 99
Warning (10492): VHDL Process Statement warning at hlsm.vhd(105): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 105
Warning (10492): VHDL Process Statement warning at hlsm.vhd(108): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 108
Warning (10492): VHDL Process Statement warning at hlsm.vhd(111): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 111
Warning (10492): VHDL Process Statement warning at hlsm.vhd(121): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 121
Warning (10492): VHDL Process Statement warning at hlsm.vhd(125): signal "pixel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 125
Warning (10492): VHDL Process Statement warning at hlsm.vhd(125): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 125
Warning (10492): VHDL Process Statement warning at hlsm.vhd(126): signal "pixel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 126
Warning (10492): VHDL Process Statement warning at hlsm.vhd(128): signal "pixel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 128
Warning (10492): VHDL Process Statement warning at hlsm.vhd(132): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 132
Warning (10492): VHDL Process Statement warning at hlsm.vhd(135): signal "pixel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 135
Warning (10492): VHDL Process Statement warning at hlsm.vhd(145): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 145
Warning (10492): VHDL Process Statement warning at hlsm.vhd(149): signal "pixel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 149
Warning (10492): VHDL Process Statement warning at hlsm.vhd(149): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 149
Warning (10492): VHDL Process Statement warning at hlsm.vhd(150): signal "ram_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 150
Warning (10492): VHDL Process Statement warning at hlsm.vhd(152): signal "ram_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 152
Warning (10492): VHDL Process Statement warning at hlsm.vhd(155): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 155
Warning (10492): VHDL Process Statement warning at hlsm.vhd(157): signal "lines" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 157
Warning (10492): VHDL Process Statement warning at hlsm.vhd(159): signal "ram_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 159
Warning (10492): VHDL Process Statement warning at hlsm.vhd(162): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 162
Warning (10492): VHDL Process Statement warning at hlsm.vhd(163): signal "ram_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 163
Warning (10492): VHDL Process Statement warning at hlsm.vhd(164): signal "ram_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 164
Warning (10492): VHDL Process Statement warning at hlsm.vhd(169): signal "ram_add" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 169
Warning (10492): VHDL Process Statement warning at hlsm.vhd(180): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 180
Warning (10492): VHDL Process Statement warning at hlsm.vhd(184): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 184
Warning (10492): VHDL Process Statement warning at hlsm.vhd(185): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 185
Warning (10492): VHDL Process Statement warning at hlsm.vhd(190): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 190
Warning (10492): VHDL Process Statement warning at hlsm.vhd(191): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 191
Warning (10492): VHDL Process Statement warning at hlsm.vhd(204): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 204
Warning (10492): VHDL Process Statement warning at hlsm.vhd(208): signal "cnt_pwm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 208
Warning (10492): VHDL Process Statement warning at hlsm.vhd(210): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 210
Warning (10492): VHDL Process Statement warning at hlsm.vhd(211): signal "cnt_pwm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 211
Warning (10492): VHDL Process Statement warning at hlsm.vhd(213): signal "cnt_pwm" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 213
Warning (10492): VHDL Process Statement warning at hlsm.vhd(228): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 228
Warning (10492): VHDL Process Statement warning at hlsm.vhd(232): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 232
Warning (10492): VHDL Process Statement warning at hlsm.vhd(249): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 249
Warning (10492): VHDL Process Statement warning at hlsm.vhd(266): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 266
Warning (10492): VHDL Process Statement warning at hlsm.vhd(272): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 272
Warning (10492): VHDL Process Statement warning at hlsm.vhd(279): signal "cnt" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 279
Warning (10492): VHDL Process Statement warning at hlsm.vhd(289): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/hlsm.vhd Line: 289
Info (12128): Elaborating entity "QuadratureDecoder" for hierarchy "QuadratureDecoder:xposition_inst" File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/TeleEcran.vhd Line: 261
Info (12128): Elaborating entity "QuadratureDecoder" for hierarchy "QuadratureDecoder:yposition_inst" File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/TeleEcran.vhd Line: 278
Info (12128): Elaborating entity "QuadratureDecoder" for hierarchy "QuadratureDecoder:rposition_inst" File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/TeleEcran.vhd Line: 295
Info (12128): Elaborating entity "QuadratureDecoder" for hierarchy "QuadratureDecoder:bposition_inst" File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/TeleEcran.vhd Line: 327
Info (12128): Elaborating entity "MemController" for hierarchy "MemController:MemController_inst" File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/TeleEcran.vhd Line: 344
Warning (10492): VHDL Process Statement warning at MemController.vhd(26): signal "yposition" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/MemController.vhd Line: 26
Warning (10492): VHDL Process Statement warning at MemController.vhd(26): signal "xposition" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/MemController.vhd Line: 26
Info (12128): Elaborating entity "AddSelector" for hierarchy "AddSelector:AddSelector_inst" File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/TeleEcran.vhd Line: 363
Warning (10492): VHDL Process Statement warning at AddSelector.vhd(25): signal "mem_ctrl_add_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/AddSelector.vhd Line: 25
Warning (10492): VHDL Process Statement warning at AddSelector.vhd(27): signal "hlsm_add_a" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/AddSelector.vhd Line: 27
Info (12128): Elaborating entity "RedRAM" for hierarchy "RedRAM:RedRam_inst" File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/TeleEcran.vhd Line: 377
Info (12128): Elaborating entity "altsyncram" for hierarchy "RedRAM:RedRam_inst|altsyncram:altsyncram_component" File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/RedRAM.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "RedRAM:RedRam_inst|altsyncram:altsyncram_component" File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/RedRAM.vhd Line: 68
Info (12133): Instantiated megafunction "RedRAM:RedRam_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/RedRAM.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "redROM.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_s3r3.tdf
    Info (12023): Found entity 1: altsyncram_s3r3 File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/db/altsyncram_s3r3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_s3r3" for hierarchy "RedRAM:RedRam_inst|altsyncram:altsyncram_component|altsyncram_s3r3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "GreenRAM" for hierarchy "GreenRAM:GreenRam_inst" File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/TeleEcran.vhd Line: 389
Info (12128): Elaborating entity "altsyncram" for hierarchy "GreenRAM:GreenRam_inst|altsyncram:altsyncram_component" File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/GreenRAM.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "GreenRAM:GreenRam_inst|altsyncram:altsyncram_component" File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/GreenRAM.vhd Line: 68
Info (12133): Instantiated megafunction "GreenRAM:GreenRam_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/GreenRAM.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "greenROM.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_iar3.tdf
    Info (12023): Found entity 1: altsyncram_iar3 File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/db/altsyncram_iar3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_iar3" for hierarchy "GreenRAM:GreenRam_inst|altsyncram:altsyncram_component|altsyncram_iar3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "BlueRAM" for hierarchy "BlueRAM:BlueRam_inst" File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/TeleEcran.vhd Line: 401
Info (12128): Elaborating entity "altsyncram" for hierarchy "BlueRAM:BlueRam_inst|altsyncram:altsyncram_component" File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/BlueRAM.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "BlueRAM:BlueRam_inst|altsyncram:altsyncram_component" File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/BlueRAM.vhd Line: 68
Info (12133): Instantiated megafunction "BlueRAM:BlueRam_inst|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/BlueRAM.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "blueROM.hex"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_97r3.tdf
    Info (12023): Found entity 1: altsyncram_97r3 File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/db/altsyncram_97r3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_97r3" for hierarchy "BlueRAM:BlueRam_inst|altsyncram:altsyncram_component|altsyncram_97r3:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "GammaCorrection" for hierarchy "GammaCorrection:red1_GammaCorrection_inst" File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/TeleEcran.vhd Line: 416
Info (12128): Elaborating entity "pwm" for hierarchy "pwm:red1_pwm_inst" File: C:/Users/pret/Documents/Code/Electronics/TeleEcran/TeleEcran.vhd Line: 449
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1157 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 12 input pins
    Info (21059): Implemented 12 output pins
    Info (21061): Implemented 1108 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 4815 megabytes
    Info: Processing ended: Tue Jun 20 13:12:10 2023
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:28


