{
    "ltx_root": {
        "version": 4,
        "minor": 0,
        "ltx_data": [
            {
                "name": "EDA_PROBESET",
                "active": true,
                "debug_cores": [
                    {
                        "type": "XSDB_V3",
                        "name": "dbg_hub",
                        "spec": "labtools_xsdbm_v3",
                        "clk_input_freq_hz": "100000000"
                    },
                    {
                        "type": "VIO_V2",
                        "name": "diszain_i/vio_0",
                        "spec": "labtools_vio_v3",
                        "ipName": "vio",
                        "core_location": {
                            "user_chain": 1,
                            "slave_index": 0,
                            "bscan_switch_index": 0
                        },
                        "uuid": "F1C6520231D55A70B84AC2E1C3F6ECE9",
                        "pins": [
                            {
                                "name": "probe_in0",
                                "id": 0,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "diszain_i/xor_1_Res",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_in1",
                                "id": 1,
                                "type": "DATA",
                                "direction": "IN",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "diszain_i/si_3_Res",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out0",
                                "id": 2,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 0,
                                "nets": [
                                    {
                                        "name": "diszain_i/Op1_0_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out1",
                                "id": 3,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 1,
                                "nets": [
                                    {
                                        "name": "diszain_i/Op2_0_1",
                                        "isBus": false
                                    }
                                ]
                            },
                            {
                                "name": "probe_out2",
                                "id": 4,
                                "type": "DATA",
                                "direction": "OUT",
                                "isVector": false,
                                "leftIndex": 0,
                                "rightIndex": 0,
                                "portIndex": 2,
                                "nets": [
                                    {
                                        "name": "diszain_i/Op2_1_1",
                                        "isBus": false
                                    }
                                ]
                            }
                        ]
                    }
                ]
            }
        ]
    }
}