#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '+lint=all' '-sverilog' '-debug' 'TuringMachineFPGA_test.sv' 'm_design.sv' 'TuringMachine.sv' 'library.sv'  -static_dbgen_only -daidir=$1 2>&1
