 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 20
Design : top
Version: O-2018.06-SP4
Date   : Sun Dec 20 18:21:04 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p75v125c   Library: saed32hvt_ss0p75v125c
	Parasitic source    : LPE
	Parasitic mode      : RealRVirtualC
	Extraction mode     : MIN_MAX
	Extraction derating : 125/125/125

Information: Percent of Arnoldi-based delays =  6.64%

  Startpoint: R[0] (input port clocked by ideal_clock1)
  Endpoint: pe0/Rpipe_reg[0]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  R[0] (in)                                0.00       0.00 f
  pe0/R[0] (PE_15)                         0.00       0.00 f
  pe0/Rpipe_reg[0]/D (DFFX1_LVT)           0.00 *     0.00 f
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.01       0.01
  pe0/Rpipe_reg[0]/CLK (DFFX1_LVT)         0.00       0.01 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: R[5] (input port clocked by ideal_clock1)
  Endpoint: pe0/Rpipe_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  R[5] (in)                                0.00       0.00 f
  pe0/R[5] (PE_15)                         0.00       0.00 f
  pe0/Rpipe_reg[5]/D (DFFX1_LVT)           0.00 *     0.00 f
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  pe0/Rpipe_reg[5]/CLK (DFFX1_LVT)         0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: R[1] (input port clocked by ideal_clock1)
  Endpoint: pe0/Rpipe_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  R[1] (in)                                0.00       0.00 f
  pe0/R[1] (PE_15)                         0.00       0.00 f
  pe0/Rpipe_reg[1]/D (DFFX1_LVT)           0.00 *     0.00 f
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  pe0/Rpipe_reg[1]/CLK (DFFX1_LVT)         0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: R[4] (input port clocked by ideal_clock1)
  Endpoint: pe0/Rpipe_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  R[4] (in)                                0.00       0.00 f
  pe0/R[4] (PE_15)                         0.00       0.00 f
  pe0/Rpipe_reg[4]/D (DFFX1_LVT)           0.00 *     0.00 f
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  pe0/Rpipe_reg[4]/CLK (DFFX1_LVT)         0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: R[3] (input port clocked by ideal_clock1)
  Endpoint: pe0/Rpipe_reg[3]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  R[3] (in)                                0.00       0.00 f
  pe0/R[3] (PE_15)                         0.00       0.00 f
  pe0/Rpipe_reg[3]/D (DFFX1_LVT)           0.00 *     0.00 f
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  pe0/Rpipe_reg[3]/CLK (DFFX1_LVT)         0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: R[6] (input port clocked by ideal_clock1)
  Endpoint: pe0/Rpipe_reg[6]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  R[6] (in)                                0.00       0.00 f
  pe0/R[6] (PE_15)                         0.00       0.00 f
  pe0/Rpipe_reg[6]/D (DFFX1_LVT)           0.00 *     0.00 f
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  pe0/Rpipe_reg[6]/CLK (DFFX1_LVT)         0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: R[7] (input port clocked by ideal_clock1)
  Endpoint: pe0/Rpipe_reg[7]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  R[7] (in)                                0.00       0.00 f
  pe0/R[7] (PE_15)                         0.00       0.00 f
  pe0/Rpipe_reg[7]/D (DFFX1_LVT)           0.00 *     0.00 f
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  pe0/Rpipe_reg[7]/CLK (DFFX1_LVT)         0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: R[2] (input port clocked by ideal_clock1)
  Endpoint: pe0/Rpipe_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                     0.00       0.00 f
  R[2] (in)                                0.00       0.00 f
  pe0/R[2] (PE_15)                         0.00       0.00 f
  pe0/Rpipe_reg[2]/D (DFFX1_LVT)           0.00 *     0.00 f
  data arrival time                                   0.00

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.00       0.00
  pe0/Rpipe_reg[2]/CLK (DFFX1_LVT)         0.00       0.00 r
  library hold time                       -0.01      -0.01
  data required time                                 -0.01
  -----------------------------------------------------------
  data required time                                 -0.01
  data arrival time                                   0.00
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: ctl_u/count_reg[4]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  start (in)                                              0.00       0.00 f
  ctl_u/start (control)                                   0.00       0.00 f
  ctl_u/count_reg[4]/RSTB (DFFSSRX1_LVT)                  0.00 *     0.00 f
  data arrival time                                                  0.00

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  ctl_u/count_reg[4]/CLK (DFFSSRX1_LVT)                   0.00       0.01 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: ctl_u/count_reg[12]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  start (in)                                              0.00       0.00 f
  ctl_u/start (control)                                   0.00       0.00 f
  ctl_u/count_reg[12]/RSTB (DFFSSRX1_LVT)                 0.00 *     0.00 f
  data arrival time                                                  0.00

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  ctl_u/count_reg[12]/CLK (DFFSSRX1_LVT)                  0.00       0.01 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                  0.00
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: ctl_u/count_reg[2]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  start (in)                                              0.00       0.00 f
  ctl_u/start (control)                                   0.00       0.00 f
  ctl_u/U86/Y (NAND2X0_LVT)                               0.05 *     0.05 r
  ctl_u/count_reg[2]/SETB (DFFSSRX1_LVT)                  0.00 *     0.05 r
  data arrival time                                                  0.05

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  ctl_u/count_reg[2]/CLK (DFFSSRX1_LVT)                   0.00       0.01 r
  library hold time                                      -0.09      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: ctl_u/count_reg[1]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  start (in)                                              0.00       0.00 f
  ctl_u/start (control)                                   0.00       0.00 f
  ctl_u/U86/Y (NAND2X0_LVT)                               0.05 *     0.05 r
  ctl_u/count_reg[1]/SETB (DFFSSRX1_LVT)                  0.00 *     0.05 r
  data arrival time                                                  0.05

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  ctl_u/count_reg[1]/CLK (DFFSSRX1_LVT)                   0.00       0.01 r
  library hold time                                      -0.09      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: ctl_u/count_reg[9]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  start (in)                                              0.00       0.00 f
  ctl_u/start (control)                                   0.00       0.00 f
  ctl_u/U86/Y (NAND2X0_LVT)                               0.05 *     0.05 r
  ctl_u/count_reg[9]/SETB (DFFSSRX1_HVT)                  0.00 *     0.05 r
  data arrival time                                                  0.05

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  ctl_u/count_reg[9]/CLK (DFFSSRX1_HVT)                   0.00       0.01 r
  library hold time                                      -0.17      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: start (input port clocked by ideal_clock1)
  Endpoint: ctl_u/count_reg[10]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 f
  start (in)                                              0.00       0.00 f
  ctl_u/start (control)                                   0.00       0.00 f
  ctl_u/U86/Y (NAND2X0_LVT)                               0.05 *     0.05 r
  ctl_u/count_reg[10]/SETB (DFFSSRX1_HVT)                 0.00 *     0.05 r
  data arrival time                                                  0.05

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  ctl_u/count_reg[10]/CLK (DFFSSRX1_HVT)                  0.00       0.01 r
  library hold time                                      -0.17      -0.16
  data required time                                                -0.16
  --------------------------------------------------------------------------
  data required time                                                -0.16
  data arrival time                                                 -0.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: comp_u/motionX_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: motionX[0] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  comp_u/motionX_reg[0]/CLK (DFFX1_LVT)                   0.00       0.01 r
  comp_u/motionX_reg[0]/Q (DFFX1_LVT)                     0.21       0.22 f
  comp_u/motionX[0] (Comparator)                          0.00       0.22 f
  motionX[0] (out)                                        0.00 *     0.22 f
  data arrival time                                                  0.22

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: comp_u/motionX_reg[1]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: motionX[1] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  comp_u/motionX_reg[1]/CLK (DFFX1_LVT)                   0.00       0.01 r
  comp_u/motionX_reg[1]/Q (DFFX1_LVT)                     0.21       0.22 f
  comp_u/motionX[1] (Comparator)                          0.00       0.22 f
  motionX[1] (out)                                        0.00 *     0.22 f
  data arrival time                                                  0.22

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.22


  Startpoint: pe12/Rpipe_reg[5]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: pe13/Rpipe_reg[5]
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.02       0.02
  pe12/Rpipe_reg[5]/CLK (DFFX1_LVT)        0.00       0.02 r
  pe12/Rpipe_reg[5]/Q (DFFX1_LVT)          0.22       0.23 f
  pe12/Rpipe[5] (PE_3)                     0.00       0.23 f
  pe13/R[5] (PE_2)                         0.00       0.23 f
  pe13/Rpipe_reg[5]/D (DFFX1_HVT)          0.00 *     0.23 f
  data arrival time                                   0.23

  clock ideal_clock1 (rise edge)           0.00       0.00
  clock network delay (propagated)         0.02       0.02
  pe13/Rpipe_reg[5]/CLK (DFFX1_HVT)        0.00       0.02 r
  library hold time                       -0.01       0.01
  data required time                                  0.01
  -----------------------------------------------------------
  data required time                                  0.01
  data arrival time                                  -0.23
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: comp_u/motionY_reg[0]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: motionY[0] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  comp_u/motionY_reg[0]/CLK (DFFX1_LVT)                   0.00       0.01 r
  comp_u/motionY_reg[0]/Q (DFFX1_LVT)                     0.22       0.23 f
  comp_u/motionY[0] (Comparator)                          0.00       0.23 f
  motionY[0] (out)                                        0.00 *     0.23 f
  data arrival time                                                  0.23

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: comp_u/motionX_reg[2]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: motionX[2] (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  comp_u/motionX_reg[2]/CLK (DFFX1_LVT)                   0.00       0.01 r
  comp_u/motionX_reg[2]/Q (DFFX1_LVT)                     0.22       0.23 f
  comp_u/motionX[2] (Comparator)                          0.00       0.23 f
  motionX[2] (out)                                        0.00 *     0.23 f
  data arrival time                                                  0.23

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.23


  Startpoint: comp_u/BestDist_reg[7]
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: BestDist[7]
            (output port clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.01       0.01
  comp_u/BestDist_reg[7]/CLK (DFFX1_LVT)                  0.00       0.01 r
  comp_u/BestDist_reg[7]/Q (DFFX1_LVT)                    0.22       0.24 f
  comp_u/BestDist[7] (Comparator)                         0.00       0.24 f
  BestDist[7] (out)                                       0.00 *     0.24 f
  data arrival time                                                  0.24

  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                   0.00       0.00
  data required time                                                 0.00
  --------------------------------------------------------------------------
  data required time                                                 0.00
  data arrival time                                                 -0.24
  --------------------------------------------------------------------------
  slack (MET)                                                        0.24


1
