Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto af0712f9bfb640ad84c53630c724c7dc --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot accQuant_behav xil_defaultlib.accQuant xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'addr' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/accQuant.v:209]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'addr' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/accQuant.v:226]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'addr' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/accQuant.v:243]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wen' [/home/javier/Documents/fpga_implementations_of_neural_networks/CNN/02_hardware/04_CNN_IP_core_z20/04_CNN_IP_core_z20.srcs/sources_1/imports/new/accQuant.v:496]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
