

================================================================
== Vitis HLS Report for 'read_inputs'
================================================================
* Date:           Sat Jan 10 15:28:42 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_pfb
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.078 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1028|     1028|  10.280 us|  10.280 us|  1028|  1028|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                          |                                |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                 Instance                 |             Module             |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +------------------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_read_inputs_Pipeline_read_loop_fu_42  |read_inputs_Pipeline_read_loop  |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
        +------------------------------------------+--------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|      33|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|    -|     142|     144|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     107|    -|
|Register         |        -|    -|      37|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|    0|     179|     284|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |     1090|  900|  437200|  218600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    0|      ~0|      ~0|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |                 Instance                 |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |grp_read_inputs_Pipeline_read_loop_fu_42  |read_inputs_Pipeline_read_loop  |        0|   0|  142|  144|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                     |                                |        0|   0|  142|  144|    0|
    +------------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------+----------+----+---+----+------------+------------+
    |   Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------+----------+----+---+----+------------+------------+
    |add_ln15_fu_68_p2  |         +|   0|  0|  32|          32|           1|
    |ap_block_state1    |        or|   0|  0|   1|           1|           1|
    +-------------------+----------+----+---+----+------------+------------+
    |Total              |          |   0|  0|  33|          33|           2|
    +-------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------+----+-----------+-----+-----------+
    |               Name              | LUT| Input Size| Bits| Total Bits|
    +---------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                        |  17|          4|    1|          4|
    |ap_done                          |   9|          2|    1|          2|
    |din_data_i0_TREADY_int_regslice  |   9|          2|    1|          2|
    |din_data_i1_TREADY_int_regslice  |   9|          2|    1|          2|
    |din_data_i2_TREADY_int_regslice  |   9|          2|    1|          2|
    |din_data_i3_TREADY_int_regslice  |   9|          2|    1|          2|
    |din_data_q0_TREADY_int_regslice  |   9|          2|    1|          2|
    |din_data_q1_TREADY_int_regslice  |   9|          2|    1|          2|
    |din_data_q2_TREADY_int_regslice  |   9|          2|    1|          2|
    |din_data_q3_TREADY_int_regslice  |   9|          2|    1|          2|
    |stream_read_to_compute_write     |   9|          2|    1|          2|
    +---------------------------------+----+-----------+-----+-----------+
    |Total                            | 107|         24|   11|         24|
    +---------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |   3|   0|    3|          0|
    |ap_done_reg                                            |   1|   0|    1|          0|
    |dummy_state_3                                          |  32|   0|   32|          0|
    |grp_read_inputs_Pipeline_read_loop_fu_42_ap_start_reg  |   1|   0|    1|          0|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  |  37|   0|   37|          0|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|               RTL Ports               | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                                 |   in|    1|  ap_ctrl_hs|             read_inputs|  return value|
|ap_rst                                 |   in|    1|  ap_ctrl_hs|             read_inputs|  return value|
|ap_start                               |   in|    1|  ap_ctrl_hs|             read_inputs|  return value|
|ap_done                                |  out|    1|  ap_ctrl_hs|             read_inputs|  return value|
|ap_continue                            |   in|    1|  ap_ctrl_hs|             read_inputs|  return value|
|ap_idle                                |  out|    1|  ap_ctrl_hs|             read_inputs|  return value|
|ap_ready                               |  out|    1|  ap_ctrl_hs|             read_inputs|  return value|
|din_data_i0_TDATA                      |   in|   16|        axis|             din_data_i0|       pointer|
|din_data_i0_TVALID                     |   in|    1|        axis|             din_data_i0|       pointer|
|din_data_i0_TREADY                     |  out|    1|        axis|             din_data_i0|       pointer|
|din_data_q0_TDATA                      |   in|   16|        axis|             din_data_q0|       pointer|
|din_data_q0_TVALID                     |   in|    1|        axis|             din_data_q0|       pointer|
|din_data_q0_TREADY                     |  out|    1|        axis|             din_data_q0|       pointer|
|din_data_i1_TDATA                      |   in|   16|        axis|             din_data_i1|       pointer|
|din_data_i1_TVALID                     |   in|    1|        axis|             din_data_i1|       pointer|
|din_data_i1_TREADY                     |  out|    1|        axis|             din_data_i1|       pointer|
|din_data_q1_TDATA                      |   in|   16|        axis|             din_data_q1|       pointer|
|din_data_q1_TVALID                     |   in|    1|        axis|             din_data_q1|       pointer|
|din_data_q1_TREADY                     |  out|    1|        axis|             din_data_q1|       pointer|
|din_data_i2_TDATA                      |   in|   16|        axis|             din_data_i2|       pointer|
|din_data_i2_TVALID                     |   in|    1|        axis|             din_data_i2|       pointer|
|din_data_i2_TREADY                     |  out|    1|        axis|             din_data_i2|       pointer|
|din_data_q2_TDATA                      |   in|   16|        axis|             din_data_q2|       pointer|
|din_data_q2_TVALID                     |   in|    1|        axis|             din_data_q2|       pointer|
|din_data_q2_TREADY                     |  out|    1|        axis|             din_data_q2|       pointer|
|din_data_i3_TDATA                      |   in|   16|        axis|             din_data_i3|       pointer|
|din_data_i3_TVALID                     |   in|    1|        axis|             din_data_i3|       pointer|
|din_data_i3_TREADY                     |  out|    1|        axis|             din_data_i3|       pointer|
|din_data_q3_TDATA                      |   in|   16|        axis|             din_data_q3|       pointer|
|din_data_q3_TVALID                     |   in|    1|        axis|             din_data_q3|       pointer|
|din_data_q3_TREADY                     |  out|    1|        axis|             din_data_q3|       pointer|
|stream_read_to_compute_din             |  out|  128|     ap_fifo|  stream_read_to_compute|       pointer|
|stream_read_to_compute_num_data_valid  |   in|    5|     ap_fifo|  stream_read_to_compute|       pointer|
|stream_read_to_compute_fifo_cap        |   in|    5|     ap_fifo|  stream_read_to_compute|       pointer|
|stream_read_to_compute_full_n          |   in|    1|     ap_fifo|  stream_read_to_compute|       pointer|
|stream_read_to_compute_write           |  out|    1|     ap_fifo|  stream_read_to_compute|       pointer|
+---------------------------------------+-----+-----+------------+------------------------+--------------+

