# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../someproject1.srcs/sources_1/imports/labs/lab-01a/POS_fullAdder.v" \
"../../../../someproject1.srcs/sources_1/imports/labs/lab-01a/SOP_fullAdder.v" \

sv xil_defaultlib  \
"../../../../someproject1.srcs/sources_1/imports/labs/lab_1/lab_1.srcs/sim_1/imports/new/test_fulladder.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
