{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1428207999499 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Full Version " "Version 14.0.0 Build 200 06/17/2014 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1428207999526 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 04 21:26:39 2015 " "Processing started: Sat Apr 04 21:26:39 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1428207999526 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1428207999526 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1428207999526 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1428208000649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee 471/lab 1/de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /ee 471/lab 1/de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "../../EE 471/Lab 1/DE1_SoC.sv" "" { Text "U:/EE 471/Lab 1/DE1_SoC.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428208001194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428208001194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee 471/lab 1/upcounter4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee 471/lab 1/upcounter4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 upCounter4Bit " "Found entity 1: upCounter4Bit" {  } { { "../../EE 471/Lab 1/upCounter4Bit.v" "" { Text "U:/EE 471/Lab 1/upCounter4Bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428208001311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428208001311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee 471/lab 1/rippledown.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee 471/lab 1/rippledown.v" { { "Info" "ISGN_ENTITY_NAME" "1 rippleDown " "Found entity 1: rippleDown" {  } { { "../../EE 471/Lab 1/rippleDown.v" "" { Text "U:/EE 471/Lab 1/rippleDown.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428208001420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428208001420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee 471/lab 1/dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file /ee 471/lab 1/dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "../../EE 471/Lab 1/DFlipFlop.v" "" { Text "U:/EE 471/Lab 1/DFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1428208001556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428208001556 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "xOut andorTop0.v(30) " "Verilog HDL error at andorTop0.v(30): object xOut declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../../EE 471/Lab 1/andorTop0.v" "" { Text "U:/EE 471/Lab 1/andorTop0.v" 30 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1428208001691 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "yOut andorTop0.v(30) " "Verilog HDL error at andorTop0.v(30): object yOut declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../../EE 471/Lab 1/andorTop0.v" "" { Text "U:/EE 471/Lab 1/andorTop0.v" 30 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Quartus II" 0 -1 1428208001698 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "Tester andorTop0.v(26) " "Ignored design unit \"Tester\" at andorTop0.v(26) due to previous errors" {  } { { "../../EE 471/Lab 1/andorTop0.v" "" { Text "U:/EE 471/Lab 1/andorTop0.v" 26 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1428208001699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee 471/lab 1/andortop0.v 0 0 " "Found 0 design units, including 0 entities, in source file /ee 471/lab 1/andortop0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428208001704 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "AndOr AndOr0.v(1) " "Verilog HDL error at AndOr0.v(1): module \"AndOr\" cannot be declared more than once" {  } { { "../../EE 471/Lab 1/AndOr0.v" "" { Text "U:/EE 471/Lab 1/AndOr0.v" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Quartus II" 0 -1 1428208001797 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "AndOr andOr0.v(1) " "HDL info at andOr0.v(1): see declaration for object \"AndOr\"" {  } { { "../../EE 471/Lab 1/andOr0.v" "" { Text "U:/EE 471/Lab 1/andOr0.v" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1428208001803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/ee 471/lab 1/andor0.v 0 0 " "Found 0 design units, including 0 entities, in source file /ee 471/lab 1/andor0.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1428208001815 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1428208002473 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 04 21:26:42 2015 " "Processing ended: Sat Apr 04 21:26:42 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1428208002473 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1428208002473 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1428208002473 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1428208002473 ""}
