
---------- Begin Simulation Statistics ----------
final_tick                               111368352000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 299236                       # Simulator instruction rate (inst/s)
host_mem_usage                                 683956                       # Number of bytes of host memory used
host_op_rate                                   327459                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   334.18                       # Real time elapsed on the host
host_tick_rate                              333253799                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109431937                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.111368                       # Number of seconds simulated
sim_ticks                                111368352000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.716463                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 8743520                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              9967935                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                348                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            155052                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          16496479                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             300027                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          526294                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           226267                       # Number of indirect misses.
system.cpu.branchPred.lookups                20603571                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 1050698                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1238                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109431937                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.113684                       # CPI: cycles per instruction
system.cpu.discardedOps                        720171                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           49942210                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          17195555                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions         10035242                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2517134                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.897921                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        111368352                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                72955303     66.67%     66.67% # Class of committed instruction
system.cpu.op_class_0::IntMult                 568365      0.52%     67.19% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.19% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                 241252      0.22%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.41% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                 154720      0.14%     67.55% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                 120626      0.11%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.66% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                 44544      0.04%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.70% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           166465      0.15%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.85% # Class of committed instruction
system.cpu.op_class_0::MemRead               20646465     18.87%     86.72% # Class of committed instruction
system.cpu.op_class_0::MemWrite              14534197     13.28%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109431937                       # Class of committed instruction
system.cpu.tickCycles                       108851218                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    86                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        13970                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         36502                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            5                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        29114                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          407                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        59567                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            412                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 111368352000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3121                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        13874                       # Transaction distribution
system.membus.trans_dist::CleanEvict               95                       # Transaction distribution
system.membus.trans_dist::ReadExReq             19412                       # Transaction distribution
system.membus.trans_dist::ReadExResp            19412                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3121                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        59035                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  59035                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      4660096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 4660096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22533                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22533    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22533                       # Request fanout histogram
system.membus.respLayer1.occupancy          213004000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (%)
system.membus.reqLayer0.occupancy           147494000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 111368352000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             11046                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        42214                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           33                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1207                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            19412                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           19412                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           358                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10688                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          749                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        89276                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 90025                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        50048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      7480320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                7530368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           14345                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1775872                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            44803                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009955                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.100394                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  44362     99.02%     99.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    436      0.97%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      5      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              44803                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          173059000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         150503996                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1790000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 111368352000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                   21                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 7900                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7921                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  21                       # number of overall hits
system.l2.overall_hits::.cpu.data                7900                       # number of overall hits
system.l2.overall_hits::total                    7921                       # number of overall hits
system.l2.demand_misses::.cpu.inst                337                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              22200                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22537                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               337                       # number of overall misses
system.l2.overall_misses::.cpu.data             22200                       # number of overall misses
system.l2.overall_misses::total                 22537                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     35124000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2522621000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2557745000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     35124000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2522621000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2557745000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              358                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            30100                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                30458                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             358                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           30100                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               30458                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.941341                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.737542                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.739937                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.941341                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.737542                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.739937                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104225.519288                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 113631.576577                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 113490.926033                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104225.519288                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 113631.576577                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 113490.926033                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               13874                       # number of writebacks
system.l2.writebacks::total                     13874                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   4                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  4                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           337                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         22196                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22533                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          337                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        22196                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22533                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28384000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2078352000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2106736000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28384000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2078352000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2106736000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.941341                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.737409                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.739806                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.941341                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.737409                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.739806                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 84225.519288                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 93636.330870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 93495.584254                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 84225.519288                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 93636.330870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 93495.584254                       # average overall mshr miss latency
system.l2.replacements                          14345                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        28340                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            28340                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        28340                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        28340                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           30                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               30                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           30                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           30                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_misses::.cpu.data           19412                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               19412                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2200212000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2200212000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         19412                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             19412                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 113342.880692                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 113342.880692                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          19412                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   1811972000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1811972000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 93342.880692                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 93342.880692                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 21                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              337                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     35124000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     35124000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          358                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            358                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.941341                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.941341                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104225.519288                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104225.519288                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          337                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28384000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28384000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.941341                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.941341                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 84225.519288                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 84225.519288                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data          7900                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              7900                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2788                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2788                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    322409000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    322409000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        10688                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10688                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.260853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.260853                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 115641.678623                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 115641.678623                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2784                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2784                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    266380000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    266380000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.260479                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.260479                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 95682.471264                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 95682.471264                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 111368352000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7816.248237                       # Cycle average of tags in use
system.l2.tags.total_refs                       59503                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     22537                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.640236                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.301533                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        29.241024                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      7785.705680                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000159                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.950404                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.954132                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          120                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1374                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6688                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    260709                       # Number of tag accesses
system.l2.tags.data_accesses                   260709                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 111368352000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          43136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        2841088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            2884224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         43136                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1775872                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1775872                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             337                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           22196                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               22533                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        13874                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              13874                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            387327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          25510730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              25898058                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       387327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           387327                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       15945930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             15945930                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       15945930                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           387327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         25510730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             41843988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     27748.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     44385.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.002623386500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1536                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1536                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              109865                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              26235                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       22533                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      13874                       # Number of write requests accepted
system.mem_ctrls.readBursts                     45066                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    27748                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              2786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              2653                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2652                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              3016                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              3088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              2778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              2792                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              2780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              2798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              2816                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             2784                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             2840                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             2860                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             2766                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             2868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             2782                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              1661                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              1588                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1600                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1826                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1970                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1770                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1720                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1724                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             1732                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             1752                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1710                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             1748                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             1708                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.03                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.24                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                    936517000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  225295000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              1781373250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     20784.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                39534.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                    27019                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   22106                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 59.96                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                79.67                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 45066                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                27748                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   22159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   22159                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     369                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1538                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1571                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1544                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1536                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        23651                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    196.933068                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   163.726152                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   169.370262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          491      2.08%      2.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        17375     73.46%     75.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         3124     13.21%     88.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1314      5.56%     94.30% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          315      1.33%     95.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          254      1.07%     96.71% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          202      0.85%     97.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          192      0.81%     98.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          384      1.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        23651                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1536                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.324870                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.945700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    332.451838                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1534     99.87%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            1      0.07%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1536                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1536                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.044922                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.035807                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.576353                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               47      3.06%      3.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1407     91.60%     94.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.07%     94.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               81      5.27%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1536                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                2883776                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1773888                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 2884224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1775872                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                        25.89                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        15.93                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     25.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     15.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  111362338000                       # Total gap between requests
system.mem_ctrls.avgGap                    3058816.66                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        43136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      2840640                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1773888                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 387327.272293658403                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 25506707.686578679830                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 15928115.736147373915                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          674                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        44392                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        27748                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     20478500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   1760894750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2380507012750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     30383.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     39666.94                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  85790219.57                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    67.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy             84294840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             44803770                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           160749960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           72192600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     8791195920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      16598498040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      28787764800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        54539499930                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        489.721711                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  74652335250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3718780000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  32997236750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy             84573300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy             44951775                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           160971300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           72490140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     8791195920.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      16395965640                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      28958318400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        54508466475                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        489.443055                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  75099424250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3718780000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  32550147750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    111368352000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 111368352000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     27157492                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         27157492                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     27157492                       # number of overall hits
system.cpu.icache.overall_hits::total        27157492                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          358                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            358                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          358                       # number of overall misses
system.cpu.icache.overall_misses::total           358                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     37391000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     37391000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     37391000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     37391000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     27157850                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     27157850                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     27157850                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     27157850                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000013                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000013                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 104444.134078                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 104444.134078                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 104444.134078                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 104444.134078                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           33                       # number of writebacks
system.cpu.icache.writebacks::total                33                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          358                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          358                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          358                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          358                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     36675000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     36675000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     36675000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     36675000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 102444.134078                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 102444.134078                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 102444.134078                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 102444.134078                       # average overall mshr miss latency
system.cpu.icache.replacements                     33                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     27157492                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        27157492                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          358                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           358                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     37391000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     37391000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     27157850                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     27157850                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 104444.134078                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 104444.134078                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          358                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          358                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     36675000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     36675000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 102444.134078                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 102444.134078                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 111368352000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           324.536210                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            27157850                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               358                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          75859.916201                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            113000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   324.536210                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.316930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.316930                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          325                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          325                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.317383                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          27158208                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         27158208                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 111368352000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111368352000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 111368352000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     34797941                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34797941                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     34801280                       # number of overall hits
system.cpu.dcache.overall_hits::total        34801280                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        38987                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          38987                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        39009                       # number of overall misses
system.cpu.dcache.overall_misses::total         39009                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3604485000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3604485000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3604485000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3604485000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     34836928                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     34836928                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     34840289                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     34840289                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001119                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001119                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001120                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001120                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 92453.510144                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 92453.510144                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 92401.368915                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 92401.368915                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        28340                       # number of writebacks
system.cpu.dcache.writebacks::total             28340                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         8899                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8899                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         8899                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8899                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        30088                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        30088                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        30100                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        30100                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2777833000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2777833000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2778855000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2778855000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000864                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000864                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000864                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000864                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 92323.617389                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 92323.617389                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 92320.764120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 92320.764120                       # average overall mshr miss latency
system.cpu.dcache.replacements                  29076                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     20615440                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        20615440                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        11311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         11311                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    568665000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    568665000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     20626751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     20626751                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000548                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000548                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 50275.395633                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 50275.395633                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          635                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          635                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10676                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    519384000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    519384000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000518                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000518                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 48649.681529                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 48649.681529                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14182501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14182501                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        27676                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        27676                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   3035820000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3035820000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14210177                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001948                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 109691.429397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 109691.429397                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         8264                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         8264                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        19412                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        19412                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   2258449000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2258449000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001366                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 116342.932207                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 116342.932207                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         3339                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          3339                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         3361                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.006546                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.006546                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           12                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1022000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1022000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.003570                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.003570                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85166.666667                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        89082                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        89082                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        89082                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        89082                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 111368352000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1018.632328                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35009544                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             30100                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1163.107774                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1018.632328                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994758                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          163                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          762                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           87                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         140103912                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        140103912                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 111368352000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 111368352000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
