{"vcs1":{"timestamp_begin":1731485307.357223985, "rt":1.94, "ut":0.49, "st":0.18}}
{"vcselab":{"timestamp_begin":1731485309.347940717, "rt":1.20, "ut":0.26, "st":0.10}}
{"link":{"timestamp_begin":1731485310.605353650, "rt":0.31, "ut":0.14, "st":0.11}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731485306.854624417}
{"VCS_COMP_START_TIME": 1731485306.854624417}
{"VCS_COMP_END_TIME": 1731485313.342611918}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j4 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+PERF +notimingchecks"}
{"vcs1": {"peak_mem": 331552}}
{"stitch_vcselab": {"peak_mem": 231552}}
