<?xml version="1.0" ?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<title>MAKEFILES FOR XILINX FPGA/CPLD PROJECTS</title>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<link rev="made" href="mailto:" />
</head>

<body style="background-color: white">

<p><a name="__index__"></a></p>
<!-- INDEX BEGIN -->

<ul>

	<li><a href="#makefiles_for_xilinx_fpga_cpld_projects">MAKEFILES FOR XILINX FPGA/CPLD PROJECTS</a></li>
	<ul>

		<li><a href="#xilinx_rules_makefile">Xilinx Rules Makefile</a></li>
		<ul>

			<li><a href="#xilinx_rules_mk">xilinx_rules.mk</a></li>
			<li><a href="#get_option_values_pl_perl_script">get_option_values.pl Perl Script</a></li>
			<li><a href="#set_option_values_pl_perl_script">set_option_values.pl Perl Script</a></li>
			<li><a href="#get_project_files_pl_perl_script">get_project_files.pl Perl Script</a></li>
		</ul>

		<li><a href="#project_makefile">Project Makefile</a></li>
		<li><a href="#directory_makefile">Directory Makefile</a></li>
		<li><a href="#environment">Environment</a></li>
		<li><a href="#source_files">Source Files</a></li>
		<li><a href="#author">Author</a></li>
		<li><a href="#copyright_and_license">Copyright and License</a></li>
		<li><a href="#history">History</a></li>
	</ul>

</ul>
<!-- INDEX END -->

<hr />
<p>
</p>
<hr />
<h1><a name="makefiles_for_xilinx_fpga_cpld_projects">MAKEFILES FOR XILINX FPGA/CPLD PROJECTS</a></h1>
<p>These makefiles were created so that you can develop a Xilinx project using
the WebPACK/ISE GUI, but then use a makefile to automate the build process 
once the development work is done.</p>
<p>Several makefiles will be described:</p>
<dl>
<dt><strong><a name="item_xilinx_rules_makefile"><a href="#xilinx_rules_makefile">Xilinx Rules Makefile</a></a></strong>

<dd>
<p>This makefile contains the rules that move the HDL files through the
synthesizer, place &amp; route and bitstream generation processes to produce the
final bitstream file.</p>
</dd>
</li>
<dt><strong><a name="item_project_makefile"><a href="#project_makefile">Project Makefile</a></a></strong>

<dd>
<p>This makefile resides in the WebPACK/ISE project directory and uses the
Xilinx rules makefile to create the bitstream for the project.</p>
</dd>
</li>
<dt><strong><a name="item_directory_makefile"><a href="#directory_makefile">Directory Makefile</a></a></strong>

<dd>
<p>This makefile creates bitstreams for a number WebPACK/ISE projects by calling
the project makefile in each of the project subdirectories.</p>
</dd>
</li>
</dl>
<p>
</p>
<h2><a name="xilinx_rules_makefile">Xilinx Rules Makefile</a></h2>
<p>The <em>xilinx_rules.mk</em> file contains the variable definitions and rules that perform 
the bulk of the operations for creating an FPGA or CPLD configuration bitstream.
The rules encode the process flow for an FPGA:</p>
<pre>
  (.vhd,.ver)--&gt;[XST]--&gt;(.ngc,.ucf)--&gt;[NGDBUILD]--&gt;(.ngd,.pcf)--&gt;[MAP]--&gt;(.ncd,.pcf)--&gt; ...
            ... --&gt;[PAR]--&gt;(.ncd)--&gt;[BITGEN]--&gt;(.bit)</pre>
<p>and the process flow for a CPLD:</p>
<pre>
  (.vhd,.ver)--&gt;[XST]--&gt;(.ngc,.ucf)--&gt;[NGDBUILD]--&gt;(.ngd)--&gt;[CPLDFIT]--&gt;(.vm6)--&gt; ...
            ... --&gt;[HPREP6]--&gt;(.jed)--&gt;[IMPACT]--&gt;(.svf)</pre>
<p><em>xilinx_rules.mk</em> is not used directly.  It is included in the main <em>makefile</em> of a
WebPACK/ISE project.  <em>xilinx_rules.mk</em> is usually placed in the
<em>/usr/local/include</em> directory so that <code>make</code> can find it when needed.</p>
<p>The <em><a href="#xilinx_rules_mk">xilinx_rules.mk</a></em> file is shown below.
<em>xilinx_rules.mk</em> uses several Perl script files 
(<em><a href="#get_option_values_pl_perl_script">get_option_values.pl</a></em>,
<em><a href="#set_option_values_pl_perl_script">set_option_values.pl</a></em>, and
<em><a href="#get_project_files_pl_perl_script">get_project_files.pl</a></em>)
and these are also shown.</p>
<p>
</p>
<h3><a name="xilinx_rules_mk">xilinx_rules.mk</a></h3>
<pre>
        <span class="comment">#-------------------------------------------------------------------</span>
        <span class="comment"># Company       : XESS Corp.</span>
        <span class="comment"># Engineer      : Dave Vanden Bout</span>
        <span class="comment"># Creation Date : 05/16/2006</span>
        <span class="comment"># Copyright     : 2005-2006, XESS Corp</span>
        <span class="comment"># Tool Versions : make 3.79.1, perl 5.8.8, WebPACK 8.1.03i</span>
        <span class="comment">#</span>
        <span class="comment"># Description:</span>
        <span class="comment">#    This makefile contains the rules that move the HDL files through</span>
        <span class="comment">#    the Xilinx WebPACK/ISE synthesizer, place &amp; route and bitstream </span>
        <span class="comment">#    generation processes to produce the final bitstream file.</span>
        <span class="comment">#</span>
        <span class="comment"># Revision:</span>
        <span class="comment">#    1.0.3</span>
        <span class="comment">#</span>
        <span class="comment"># Additional Comments:</span>
        <span class="comment">#    This file is normally included in another makefile using the</span>
        <span class="comment">#    `include' directive.  Usually this file is placed in the </span>
        <span class="comment">#    /usr/local/include directory so make can find it automatically.</span>
        <span class="comment">#</span>
        <span class="comment">#    The makefile targets are:</span>
        <span class="comment">#        config: Creates bit/svf file for FPGA/CPLD.</span>
        <span class="comment">#        svf:    Directly creates bit file for FPGA.</span>
        <span class="comment">#        bit:    Directly creates svf file for CPLD.</span>
        <span class="comment">#        mcs:    Creates Intel MCS file from bit file.</span>
        <span class="comment">#        exo:    Creates Motorola EXO file from bit file.</span>
        <span class="comment">#        timing: Creates timing report for FPGA (not CPLD).</span>
        <span class="comment">#        clean:  Cleans temporary files created during build process.</span>
        <span class="comment">#        distclean: Clean and also remove timing report.</span>
        <span class="comment">#        maintainer-clean: Distclean and also remove bit/svf files.</span>
        <span class="comment">#        nice:   beautify the HDL source code</span>
        <span class="comment">#</span>
        <span class="comment">#    1.0.3:</span>
        <span class="comment">#        Modified to support ISE9 project directory structure.</span>
        <span class="comment">#    1.0.2:</span>
        <span class="comment">#        Added more file types for removal during cleaning.</span>
        <span class="comment">#    1.0.1:</span>
        <span class="comment">#        Added 'nice' target.</span>
        <span class="comment">#    1.0.0</span>
        <span class="comment">#        Initial revision.</span>
        <span class="comment">#-------------------------------------------------------------------</span>
</pre>
<pre>
        <span class="comment">#</span>
        <span class="comment"># Paths to utilities.</span>
        <span class="comment">#</span>
</pre>
<pre>
        # Standard OS utilities.  These are for DOS.  Set them for your particular OS.
        RM                 := erase /s /q
        RMDIR              := rmdir /s /q
        MKDIR              := mkdir
        ECHO               := echo
        EMACS              := /bin/emacs-21.3/bin/emacs</pre>
<pre>
        # These are Perl script files that perform some simple operations.
        UTILITY_DIR        := C:/BIN/
        SET_OPTION_VALUES  := perl $(UTILITY_DIR)set_option_values.pl
        GET_OPTION_VALUES  := perl $(UTILITY_DIR)get_option_values.pl
        GET_PROJECT_FILES  := perl $(UTILITY_DIR)get_project_files.pl</pre>
<pre>
        <span class="comment">#</span>
        <span class="comment"># Flags and option values that control the behavior of the Xilinx tools.</span>
        <span class="comment"># You can override these values in the makefile that includes this one.</span>
        <span class="comment"># Otherwise, the default values will be set as shown below.</span>
        <span class="comment">#</span>
</pre>
<pre>
        # Unless otherwise specified, the name of the design and the top-level
        # entity are derived from the name of the directory that contains the design.
        DIR_SPACES  := $(subst /, ,$(CURDIR))
        DIR_NAME    := $(word $(words $(DIR_SPACES)), $(DIR_SPACES))
        DESIGN_NAME ?= $(DIR_NAME)
        TOP_NAME    ?= $(DESIGN_NAME)</pre>
<pre>
        # Extract the part identifier from the project .npl file.
        PART_TYPE        ?=            $(shell $(GET_OPTION_VALUES) $(DESIGN_NAME).npl DEVICE)
        PART_SPEED_GRADE ?= $(subst -,,$(shell $(GET_OPTION_VALUES) $(DESIGN_NAME).npl DEVSPEED))
        PART_PACKAGE     ?=            $(shell $(GET_OPTION_VALUES) $(DESIGN_NAME).npl DEVPKG)
        PART             ?= $(PART_TYPE)-$(PART_SPEED_GRADE)-$(PART_PACKAGE)</pre>
<pre>
        # This variable will be non-empty if the design is targeted to an XC9500 CPLD.
        IS_CPLD = $(findstring xc95,$(PART))</pre>
<pre>
        # Flags common to both FPGA and CPLD design flow.
        INTSTYLE         ?= -intstyle silent      # call Xilinx tools in silent mode
        XST_FLAGS        ?= $(INTSTYLE)           # most synthesis flags are specified in the .xst file
        UCF_FILE         ?= $(DESIGN_NAME).ucf    # constraint/pin-assignment file
        NGDBUILD_FLAGS   ?= $(INTSTYLE) -dd _ngo  # ngdbuild flags
        NGDBUILD_FLAGS += $(if $(UCF_FILE),-uc,) $(UCF_FILE)         # append the UCF file option if it is specified</pre>
<pre>
        # Flags for FPGA-specific tools.  These were extracted by looking in the
        # .cmd_log file after compiling the design with the WebPACK/ISE GUI.
        MAP_FLAGS        ?= $(INTSTYLE) -cm area -pr b -k 4 -c 100 -tx off
        PAR_FLAGS        ?= $(INTSTYLE) -w -ol std -t 1
        TRCE_FLAGS       ?= $(INTSTYLE) -e 3 -l 3
        BITGEN_FLAGS     ?= $(INTSTYLE)           # most bitgen flags are specified in the .ut file
        PROMGEN_FLAGS    ?= -u 0                  # flags that control the MCS/EXO file generation</pre>
<pre>
        # Flags for CPLD-specific tools.  These were extracted by looking in the
        # .cmd_log file after compiling the design with the WebPACK/ISE GUI.
        CPLDFIT_FLAGS    ?= -ofmt vhdl -optimize speed -htmlrpt -loc on -slew fast -init low -inputs 54 -pterms 25 -unused float -power std -terminate keeper
        SIGNATURE        ?= $(DESIGN_NAME)        # JTAG-accessible signature stored in the CPLD
        HPREP6_FLAGS     ?= -s IEEE1149           # hprep flags
        HPREP6_FLAGS     += $(if $(SIGNATURE),-n,) $(SIGNATURE)  # append signature if it is specified</pre>
<pre>
        # Determine the version of Xilinx ISE that is being used by reading it from the
        # readme.txt file in the top-level directory of the Xilinx software.
        ISE_VERSION ?= $(shell grep -m 1 -o -P &quot;ISE\s*[0-9]+&quot; %XILINX%/readme.txt | grep -m 1 -P -o &quot;[0-9]+&quot;)
        ifeq ($(ISE_VERSION),6)
                PROJNAV_DIR ?= __projnav
        else
        ifeq ($(ISE_VERSION),7)
                PROJNAV_DIR ?= __projnav
        else
                PROJNAV_DIR ?= .
        endif
        endif</pre>
<pre>
        # Select the correct tool options files that control the synthesizer
        # and bitstream generator for FPGAs or CPLDs.
        ifneq (,$(IS_CPLD))
                XST_CPLD_OPTIONS_FILE ?= $(PROJNAV_DIR)/$(DESIGN_NAME).xst
                IMPACT_OPTIONS_FILE   ?= _impact.cmd
                XST_OPTIONS_FILE       = $(XST_CPLD_OPTIONS_FILE)
        else
                XST_FPGA_OPTIONS_FILE ?= $(PROJNAV_DIR)/$(DESIGN_NAME).xst
                BITGEN_OPTIONS_FILE   ?= $(DESIGN_NAME).ut
                XST_OPTIONS_FILE       = $(XST_FPGA_OPTIONS_FILE)
        endif</pre>
<pre>
        <span class="comment">#</span>
        <span class="comment"># The following rules describe how to compile the design to an FPGA/CPLD.</span>
        <span class="comment">#</span>
</pre>
<pre>
        # Get the list of VHDL and Verilog files that this design depends on by
        # extracting their names from the project .prj file.  This variable is used
        # by make for checking dependencies, but the synthesizer tool ignores this
        # variable and uses the file list found in the .prj file.
        ifeq ($(origin HDL_FILES),undefined)
          HDL_FILES       ?= $(shell $(GET_PROJECT_FILES) $(DESIGN_NAME).prj)
        endif</pre>
<pre>
        # cleanup the source code to make it look nice
        %.nice: %.vhd
                $(EMACS) -batch $&lt; -f vhdl-beautify-buffer -f save-buffer
                $(RM) $&lt;~</pre>
<pre>
        # Synthesize the HDL files into an NGC file.  This rule is triggered if
        # any of the HDL files are changed or the synthesis options are changed.
        %.ngc: $(HDL_FILES) $(XST_OPTIONS_FILE)
                -$(MKDIR) $(PROJNAV_DIR)
                        # The .xst file containing the synthesis options is modified to 
                        # reflect the design name, device, and top-level entity and stored
                        # in a temporary .xst file.
                $(SET_OPTION_VALUES) $(XST_OPTIONS_FILE) \
                        &quot;set -tmpdir $(PROJNAV_DIR)&quot; \
                        &quot;-lso $(DESIGN_NAME).lso&quot; \
                        &quot;-ifn $(DESIGN_NAME).prj&quot; \
                        &quot;-ofn $(DESIGN_NAME)&quot; \
                        &quot;-p $(PART)&quot; \
                        &quot;-top $(TOP_NAME)&quot; \
                                &gt; $(PROJNAV_DIR)/tmp.xst
                xst $(XST_FLAGS) -ifn $(PROJNAV_DIR)/tmp.xst -ofn $*.syr</pre>
<pre>
        # Take the output of the synthesizer and create the NGD file.  This rule
        # will also be triggered if constraints file is changed.
        %.ngd: %.ngc %.ucf
                ngdbuild $(NGDBUILD_FLAGS) -p $(PART) $*.ngc $*.ngd</pre>
<pre>
        # Map the NGD file and physical-constraints to the FPGA to create the mapped NCD file.
        %_map.ncd %.pcf: %.ngd
                map $(MAP_FLAGS) -p $(PART) -o $*_map.ncd $*.ngd $*.pcf</pre>
<pre>
        # Place &amp; route the mapped NCD file to create the final NCD file.
        %.ncd: %_map.ncd %.pcf
                par $(PAR_FLAGS) $*_map.ncd $*.ncd $*.pcf</pre>
<pre>
        # Take the final NCD file and create an FPGA bitstream file.  This rule will also be
        # triggered if the bit generation options file is changed.
        %.bit: %.ncd $(BITGEN_OPTIONS_FILE)
                bitgen $(BITGEN_FLAGS) -f $(BITGEN_OPTIONS_FILE) $*.ncd</pre>
<pre>
        # Convert a bitstream file into an MCS hex file that can be stored into Flash memory.
        %.mcs: %.bit
                promgen $(PROMGEN_FLAGS) $*.bit -p mcs</pre>
<pre>
        # Convert a bitstream file into an EXO hex file that can be stored into Flash memory.
        %.exo: %.bit
                promgen $(PROMGEN_FLAGS) $*.bit -p exo</pre>
<pre>
        # Fit the NGD file synthesized for the CPLD to create the VM6 file.
        %.vm6: %.ngd
                cpldfit $(CPLDFIT_FLAGS) -p $(PART) $*.ngd</pre>
<pre>
        # Convert the VM6 file into a JED file for the CPLD.
        %.jed: %.vm6
                hprep6 $(HPREP6_FLAGS) -i $*.vm6</pre>
<pre>
        # Convert JED file into an SVF file for the CPLD.
        %.svf: %.jed $(IMPACT_OPTIONS_FILE)
                $(SET_OPTION_VALUES) $(IMPACT_OPTIONS_FILE) \
                        &quot;setCable -port svf -file \&quot;$*.svf\&quot;&quot; \
                        &quot;addDevice -position 1 -file \&quot;$*.jed\&quot;&quot; \
                                &gt; impactcmd.txt
                $(ECHO) &quot;quit&quot; &gt;&gt; impactcmd.txt
                impact -batch impactcmd.txt</pre>
<pre>
        <span class="comment"># Use .config suffix to trigger creation of a bit/svf file</span>
        <span class="comment"># depending upon whether an FPGA/CPLD is the target device.</span>
        <span class="variable">%.</span><span class="variable">config</span><span class="operator">:</span> <span class="variable">$(</span><span class="keyword">if</span> <span class="variable">$(</span><span class="variable">IS_CPLD</span><span class="operator">),</span><span class="variable">%.</span><span class="variable">svf</span><span class="operator">,</span><span class="variable">%.</span><span class="variable">bit</span><span class="operator">)</span> <span class="operator">;</span>
</pre>
<pre>
        # Create the FPGA timing report after place &amp; route.
        %.twr: %.ncd %.pcf
                trce $(TRCE_FLAGS) $*.ncd -o $*.twr $*.pcf</pre>
<pre>
        <span class="comment"># Use .timing suffix to trigger timing report creation.</span>
        <span class="variable">%.</span><span class="variable">timing</span><span class="operator">:</span> <span class="variable">%.</span><span class="variable">twr</span> <span class="operator">;</span>
</pre>
<pre>
        # Preserve intermediate files.
        .PRECIOUS: %.ngc %.ngd %_map.ncd %.ncd %.twr %.vm6 %.jed</pre>
<pre>
        # Clean up after creating the configuration file.
        %.clean:
                -$(RM) $*.stx $*.ucf.untf $*.mrp $*.nc1 $*.ngm $*.prm $*.lfp
                -$(RM) $*.placed_ncd_tracker $*.routed_ncd_tracker
                -$(RM) $*.pad_txt $*.twx *.log *.vhd~ $*.dhp $*.jhd $*.cel
                -$(RM) $*.ngr $*.ngc $*.ngd $*.syr $*.bld $*.pcf
                -$(RM) $*_map.mrp $*_map.ncd $*_map.ngm $*.ncd $*.pad
                -$(RM) $*.par $*.xpi $*_pad.csv $*_pad.txt $*.drc $*.bgn
                -$(RM) $*.xml $*_build.xml $*.rpt $*.gyd $*.mfd $*.pnx
                -$(RM) $*.vm6 $*.jed $*.err $*.ER result.txt tmperr.err *.bak *.vhd~
                -$(RM) impactcmd.txt
                -$(RMDIR) xst _ngo $*_html __projnav</pre>
<pre>
        # Clean for distribution.
        %.distclean: %.clean
                -$(RM) $*.twr</pre>
<pre>
        # Clean everything.
        %.maintainer-clean: %.distclean
                -$(RM) $*.bit $*.svf $*.exo $*.mcs</pre>
<pre>
        <span class="comment">#</span>
        <span class="comment"># Default targets for FPGA/CPLD compilations.</span>
        <span class="comment">#</span>
</pre>
<pre>
        config          : $(DESIGN_NAME).config
        bit             : $(DESIGN_NAME).bit
        svf             : $(DESIGN_NAME).svf
        mcs             : $(DESIGN_NAME).mcs
        exo             : $(DESIGN_NAME).exo
        timing          : $(DESIGN_NAME).timing
        clean           : $(DESIGN_NAME).clean
        distclean       : $(DESIGN_NAME).distclean
        maintainer-clean: $(DESIGN_NAME).maintainer-clean
        nice            : $(subst .vhd,.nice,$(HDL_FILES))</pre>
<p>
</p>
<h3><a name="get_option_values_pl_perl_script">get_option_values.pl Perl Script</a></h3>
<pre>
  <span class="comment">#</span>
  <span class="comment"># Get selected option value from an options file of a Xilinx WebPACK/ISE project</span>
  <span class="comment">#</span>
  <span class="variable">$option_file</span> <span class="operator">=</span> <span class="keyword">shift</span> <span class="variable">@ARGV</span><span class="operator">;</span>         <span class="comment"># first argument is the option file name</span>
  <span class="keyword">open</span><span class="operator">(</span><span class="variable">FILE</span><span class="operator">,</span><span class="variable">$option_file</span><span class="operator">)</span> <span class="operator">||</span> <span class="keyword">die</span> <span class="variable">$!</span><span class="operator">;</span>
  <span class="variable">$option_name</span> <span class="operator">=</span> <span class="variable">$ARGV</span><span class="operator">[</span><span class="number">0</span><span class="operator">]</span><span class="operator">;</span>            <span class="comment"># second argument is the option name to search for</span>
</pre>
<pre>
  <span class="comment"># read lines from option file looking for the given option name</span>
  <span class="keyword">while</span><span class="operator">(&lt;</span><span class="variable">FILE</span><span class="operator">&gt;)</span> <span class="operator">{</span>
    <span class="keyword">chop</span><span class="operator">;</span>
    <span class="regex">/^$option_name\s+/</span> <span class="operator">&amp;&amp;</span> <span class="keyword">print</span> <span class="variable">$'</span><span class="operator">;</span>   <span class="comment"># print out the value for the given option</span>
  <span class="operator">}</span>
</pre>
<p>
</p>
<h3><a name="set_option_values_pl_perl_script">set_option_values.pl Perl Script</a></h3>
<pre>
  <span class="comment">#</span>
  <span class="comment"># Set option values in an options file of a Xilinx WebPACK/ISE project</span>
  <span class="comment">#</span>
  <span class="variable">$option_file</span> <span class="operator">=</span> <span class="keyword">shift</span> <span class="variable">@ARGV</span><span class="operator">;</span>    <span class="comment"># first argument is the option file name</span>
  <span class="keyword">open</span><span class="operator">(</span><span class="variable">FILE</span><span class="operator">,</span><span class="variable">$option_file</span><span class="operator">)</span> <span class="operator">||</span> <span class="keyword">die</span> <span class="variable">$!</span><span class="operator">;</span>
  <span class="variable">@options</span> <span class="operator">=</span> <span class="operator">&lt;</span><span class="variable">FILE</span><span class="operator">&gt;;</span>             <span class="comment"># read in all the options</span>
  <span class="variable">$options</span> <span class="operator">=</span> <span class="keyword">join</span><span class="operator">(</span><span class="string">""</span><span class="operator">,</span><span class="variable">@options</span><span class="operator">);</span>  <span class="comment"># join all options into one big string</span>
</pre>
<pre>
  <span class="comment"># remaining arguments are new option strings that will replace existing options</span>
  <span class="keyword">foreach</span> <span class="operator">(</span><span class="variable">@ARGV</span><span class="operator">)</span> <span class="operator">{</span>
    <span class="variable">@option_fields</span> <span class="operator">=</span> <span class="keyword">split</span><span class="operator">(</span><span class="regex">/\s+/</span><span class="operator">,</span><span class="variable">$_</span><span class="operator">);</span>  <span class="comment"># split new option string into fields</span>
    <span class="variable">$option_value</span> <span class="operator">=</span> <span class="keyword">pop</span> <span class="variable">@option_fields</span><span class="operator">;</span> <span class="comment"># new option value is last field in the string</span>
    <span class="variable">$option_name</span> <span class="operator">=</span> <span class="keyword">join</span><span class="operator">(</span><span class="string">" "</span><span class="operator">,</span><span class="variable">@option_fields</span><span class="operator">);</span>  <span class="comment"># option name is all the preceding fields</span>
    <span class="variable">$options</span> <span class="operator">=~</span> <span class="regex">s/$option_name\s+.*/$option_name $option_value/gi</span><span class="operator">;</span>  <span class="comment"># replace existing value with new value</span>
  <span class="operator">}</span>
</pre>
<pre>
  <span class="keyword">print</span> <span class="variable">$options</span><span class="operator">;</span>  <span class="comment"># print the updated option file</span>
</pre>
<p>
</p>
<h3><a name="get_project_files_pl_perl_script">get_project_files.pl Perl Script</a></h3>
<pre>
  <span class="comment">#</span>
  <span class="comment"># Output a list of the files found in the .prj file of a Xilinx WebPACK/ISE project</span>
  <span class="comment">#</span>
  <span class="keyword">open</span><span class="operator">(</span><span class="variable">PRJFILE</span><span class="operator">,</span><span class="variable">$ARGV</span><span class="operator">[</span><span class="number">0</span><span class="operator">]</span><span class="operator">)</span> <span class="operator">||</span> <span class="keyword">die</span> <span class="variable">$!</span><span class="operator">;</span>
  <span class="keyword">while</span><span class="operator">(&lt;</span><span class="variable">PRJFILE</span><span class="operator">&gt;)</span> <span class="operator">{</span>
    <span class="variable">@fields</span> <span class="operator">=</span> <span class="keyword">split</span><span class="operator">(</span><span class="regex">/\s+/</span><span class="operator">,</span><span class="variable">$_</span><span class="operator">);</span>
    <span class="variable">$f</span> <span class="operator">=</span> <span class="keyword">pop</span><span class="operator">(</span><span class="variable">@fields</span><span class="operator">);</span>  <span class="comment"># file name is last field of each line</span>
    <span class="variable">$f</span> <span class="operator">=~</span> <span class="regex">s/\"//g</span><span class="operator">;</span>  <span class="comment"># remove any quotations around file names</span>
    <span class="keyword">print</span> <span class="string">" "</span> <span class="operator">.</span> <span class="variable">$f</span><span class="operator">;</span>
  <span class="operator">}</span>
</pre>
<p>
</p>
<h2><a name="project_makefile">Project Makefile</a></h2>
<p>The contents of the <em>makefile</em> file in the WebPACK/ISE project directory can be as
simple as:</p>
<pre>
        # include the rules to build the Xilinx configuration bitstream, etc.
        include xilinx_rules.mk</pre>
<p>You can also override variables in the <em>xilinx_rules.mk</em> file to change the
behavior of the build process.  For example, to target a different FPGA, you
might use:</p>
<pre>
        PART = xc2s100-5-tq144</pre>
<pre>
        # include the rules to build the Xilinx configuration bitstream, etc.
        include xilinx_rules.mk</pre>
<p>Or if you don't want to use a constraint file, just give it an empty value like so:</p>
<pre>
        PART = xc2s100-5-tq144
        UCF_FILE =</pre>
<pre>
        # include the rules to build the Xilinx configuration bitstream, etc.
        include xilinx_rules.mk</pre>
<p>To build the FPGA or CPLD configuration bitstream, just type the command:</p>
<pre>
        make</pre>
<p>or:</p>
<pre>
        make config</pre>
<p>To generate the timing report for an FPGA design, use the command:</p>
<pre>
        make timing</pre>
<p>To clean any temporary files created during the build process, use the command:</p>
<pre>
        make clean</pre>
<p>You can also remove more of the intermediate files with the command:</p>
<pre>
        make distclean</pre>
<p>And you can remove all of the above plus the configuration bitstream file with:</p>
<pre>
        make maintainer-clean</pre>
<p>
</p>
<h2><a name="directory_makefile">Directory Makefile</a></h2>
<p>If you have a directory that contains several subdirectories, 
each of which contains a WebPACK/ISE project, then the following makefile
will build the bitstream for each project.  This makefile resides in the top-level
directory and it activates the makefiles in each project subdirectory.</p>
<pre>
        projects := project1 project2 project3</pre>
<pre>
        # These are the standard targets for creating the configuration bitstream and
        # timing report and also for cleaning each project.
        config          : $(projects:=.config)
        timing          : $(projects:=.timing)
        clean           : $(projects:=.clean)
        distclean       : $(projects:=.distclean)
        maintainer-clean: $(projects:=.maintainer-clean)</pre>
<pre>
        # This rule causes make to enter each project directory and activate
        # the makefile found there in order to create the configuration bitstream.
        $(projects:=.config):
                $(MAKE) -C $(subst .config,,$@) $@</pre>
<pre>
        # This rule causes make to enter each FPGA project directory and generate
        # a timing report.
        $(projects:=.timing):
                $(MAKE) -C $(subst .timing,,$@) $@</pre>
<pre>
        <span class="comment"># The next three rules cause make to enter each project directory</span>
        <span class="comment"># and clean the project to the selected level of cleanliness.</span>
</pre>
<pre>
        $(projects:=.clean):
                $(MAKE) -C $(subst .clean,,$@) $@</pre>
<pre>
        $(projects:=.distclean):
                $(MAKE) -C $(subst .distclean,,$@) $@</pre>
<pre>
        $(projects:=.maintainer-clean):
                $(MAKE) -C $(subst .maintainer-clean,,$@) $@</pre>
<p>The following makefile is similar to the previous one but it also allows you
to retarget the projects at a different type of FPGA or CPLD and use
new options for the tools.</p>
<pre>
        # Override the part id for the following projects
        FPGA_PART     := xc3s1000-4-ft256
        fpga_projects := project1 project2</pre>
<pre>
        # Override the part id for the following projects
        CPLD_PART     := xc9572xl-10-vq64
        cpld_projects := project3 project4</pre>
<pre>
        # Override the variables that contain the location of the option files for the
        # synthesizer and bitstream generators so all the projects will be controlled
        # by these master option files in the top-level directory.
        export XST_CPLD_OPTIONS_FILE ?= $(CURDIR)/xst_cpld_options.xst
        export XST_FPGA_OPTIONS_FILE ?= $(CURDIR)/xst_fpga_options.xst
        export BITGEN_OPTIONS_FILE   ?= $(CURDIR)/bitgen_options.ut
        export IMPACT_OPTIONS_FILE   ?= $(CURDIR)/impact_options.txt</pre>
<pre>
        # These are the standard targets for creating the configuration bitstream and
        # timing report and also for cleaning each project.
        config          : $(fpga_projects:=.config)           $(cpld_projects:=.config)
        timing          : $(fpga_projects:=.timing)
        clean           : $(fpga_projects:=.clean)            $(cpld_projects:=.clean)
        distclean       : $(fpga_projects:=.distclean)        $(cpld_projects:=.distclean)
        maintainer-clean: $(fpga_projects:=.maintainer-clean) $(cpld_projects:=.maintainer-clean)</pre>
<pre>
        # This rule causes make to enter each FPGA project directory and activate
        # the makefile found there in order to create the configuration bitstream.
        # Note that the value in the FPGA_PART variable will override the value of the
        # PART variable found in each project directory. 
        $(fpga_projects:=.config):
                $(MAKE) -C $(subst .config,,$@) PART=$(FPGA_PART) $@</pre>
<pre>
        # This rule causes make to enter each CPLD project directory and activate
        # the makefile found there in order to create the configuration bitstream.
        # Note that the value in the CPLD_PART variable will override the value of the
        # PART variable found in each project directory. 
        $(cpld_projects:=.config):
                $(MAKE) -C $(subst .config,,$@) PART=$(CPLD_PART) $@</pre>
<pre>
        # This rule causes make to enter each FPGA project directory and generate
        # a timing report.  CPLD projects do not have a separate phase for creating
        # timing reports.
        $(fpga_projects:=.timing):
                $(MAKE) -C $(subst .timing,,$@) PART=$(FPGA_PART) $@</pre>
<pre>
        <span class="comment"># The next three rules cause make to enter each FPGA and CPLD project directory</span>
        <span class="comment"># and clean the project to the selected level of cleanliness.</span>
</pre>
<pre>
        $(fpga_projects:=.clean) $(cpld_projects:=.clean):
                $(MAKE) -C $(subst .clean,,$@) $@</pre>
<pre>
        $(fpga_projects:=.distclean) $(cpld_projects:=.distclean):
                $(MAKE) -C $(subst .distclean,,$@) $@</pre>
<pre>
        $(fpga_projects:=.maintainer-clean) $(cpld_projects:=.maintainer-clean):
                $(MAKE) -C $(subst .maintainer-clean,,$@) $@</pre>
<p>To build the FPGA and CPLD configuration bitstreams for all the projects,
just type the command:</p>
<pre>
        make</pre>
<p>or:</p>
<pre>
        make config</pre>
<p>To generate the timing reports for all the FPGA designs, use the command:</p>
<pre>
        make timing</pre>
<p>To clean all the project subdirectories, use one of the commands:</p>
<pre>
        make clean
        make distclean
        make maintainer-clean</pre>
<p>
</p>
<h2><a name="environment">Environment</a></h2>
<p>These makefiles were developed and tested using the following versions of software:</p>
<pre>
        GNU make          : 3.79.1 (version 3.77.1 does not work)
        Active State perl : 5.8.4, 5.8.8
        Xilinx WebPACK    : 6.3.03i, 8.1.03i</pre>
<p>
</p>
<h2><a name="source_files">Source Files</a></h2>
<p>You can download an example of a Xilinx project directory that uses these makefiles and perl scripts
from <a href="http://www.xess.com/projects/XILINX_MAKEFILES.tar.gz">http://www.xess.com/projects/XILINX_MAKEFILES.tar.gz</a> .</p>
<p>
</p>
<h2><a name="author">Author</a></h2>
<p>Dave Vanden Bout, X Engineering Software Systems Corp.</p>
<p>Send bug reports to <a href="mailto:bugs@xess.com.">bugs@xess.com.</a></p>
<p>
</p>
<h2><a name="copyright_and_license">Copyright and License</a></h2>
<p>© 2005-2006 by X Engineering Software Systems Corporation.</p>
<p>These applications can be freely distributed and modified
as long as you do not remove the attributions to the author or his employer.</p>
<p>
</p>
<h2><a name="history">History</a></h2>
<dl>
<dt>
<dd>
<p>03/26/2007 - Modified xilinx_rules.mk to support ISE9 project directory structure.</p>
</dd>
</li>
<dt>
<dd>
<p>05/16/2006 - Added 'nice' feature to prettify VHDL source files.</p>
</dd>
</li>
<dt>
<dd>
<p>05/16/2006 - Fixed get_project_files.pl to handle quotes in Xilinx ISE 8.1i .prj file.</p>
</dd>
</li>
<dt>
<dd>
<p>05/05/2005 - Initial release.
</p>
</dd>
<dd>
<pre>

=back</pre>
</dd>
</dl>

</body>

</html>
