
SENSORS_V6.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004ff8  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000015c  08005180  08005180  00015180  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080052dc  080052dc  000152dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080052e4  080052e4  000152e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080052e8  080052e8  000152e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000002c  20000000  080052ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          000042e4  2000002c  08005318  0002002c  2**2
                  ALLOC
  8 ._user_heap_stack 00006000  20004310  08005318  00024310  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002002c  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001e101  00000000  00000000  0002005c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00003a4c  00000000  00000000  0003e15d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000faa5  00000000  00000000  00041ba9  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00001000  00000000  00000000  00051650  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001508  00000000  00000000  00052650  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00009672  00000000  00000000  00053b58  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00005831  00000000  00000000  0005d1ca  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000629fb  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00003004  00000000  00000000  00062a78  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000002c 	.word	0x2000002c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08005168 	.word	0x08005168

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000030 	.word	0x20000030
 80001c4:	08005168 	.word	0x08005168

080001c8 <strlen>:
 80001c8:	4603      	mov	r3, r0
 80001ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001ce:	2a00      	cmp	r2, #0
 80001d0:	d1fb      	bne.n	80001ca <strlen+0x2>
 80001d2:	1a18      	subs	r0, r3, r0
 80001d4:	3801      	subs	r0, #1
 80001d6:	4770      	bx	lr

080001d8 <__aeabi_uldivmod>:
 80001d8:	b953      	cbnz	r3, 80001f0 <__aeabi_uldivmod+0x18>
 80001da:	b94a      	cbnz	r2, 80001f0 <__aeabi_uldivmod+0x18>
 80001dc:	2900      	cmp	r1, #0
 80001de:	bf08      	it	eq
 80001e0:	2800      	cmpeq	r0, #0
 80001e2:	bf1c      	itt	ne
 80001e4:	f04f 31ff 	movne.w	r1, #4294967295
 80001e8:	f04f 30ff 	movne.w	r0, #4294967295
 80001ec:	f000 b97a 	b.w	80004e4 <__aeabi_idiv0>
 80001f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f8:	f000 f806 	bl	8000208 <__udivmoddi4>
 80001fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000200:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000204:	b004      	add	sp, #16
 8000206:	4770      	bx	lr

08000208 <__udivmoddi4>:
 8000208:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800020c:	468c      	mov	ip, r1
 800020e:	460d      	mov	r5, r1
 8000210:	4604      	mov	r4, r0
 8000212:	9e08      	ldr	r6, [sp, #32]
 8000214:	2b00      	cmp	r3, #0
 8000216:	d151      	bne.n	80002bc <__udivmoddi4+0xb4>
 8000218:	428a      	cmp	r2, r1
 800021a:	4617      	mov	r7, r2
 800021c:	d96d      	bls.n	80002fa <__udivmoddi4+0xf2>
 800021e:	fab2 fe82 	clz	lr, r2
 8000222:	f1be 0f00 	cmp.w	lr, #0
 8000226:	d00b      	beq.n	8000240 <__udivmoddi4+0x38>
 8000228:	f1ce 0c20 	rsb	ip, lr, #32
 800022c:	fa01 f50e 	lsl.w	r5, r1, lr
 8000230:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000234:	fa02 f70e 	lsl.w	r7, r2, lr
 8000238:	ea4c 0c05 	orr.w	ip, ip, r5
 800023c:	fa00 f40e 	lsl.w	r4, r0, lr
 8000240:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000244:	0c25      	lsrs	r5, r4, #16
 8000246:	fbbc f8fa 	udiv	r8, ip, sl
 800024a:	fa1f f987 	uxth.w	r9, r7
 800024e:	fb0a cc18 	mls	ip, sl, r8, ip
 8000252:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000256:	fb08 f309 	mul.w	r3, r8, r9
 800025a:	42ab      	cmp	r3, r5
 800025c:	d90a      	bls.n	8000274 <__udivmoddi4+0x6c>
 800025e:	19ed      	adds	r5, r5, r7
 8000260:	f108 32ff 	add.w	r2, r8, #4294967295
 8000264:	f080 8123 	bcs.w	80004ae <__udivmoddi4+0x2a6>
 8000268:	42ab      	cmp	r3, r5
 800026a:	f240 8120 	bls.w	80004ae <__udivmoddi4+0x2a6>
 800026e:	f1a8 0802 	sub.w	r8, r8, #2
 8000272:	443d      	add	r5, r7
 8000274:	1aed      	subs	r5, r5, r3
 8000276:	b2a4      	uxth	r4, r4
 8000278:	fbb5 f0fa 	udiv	r0, r5, sl
 800027c:	fb0a 5510 	mls	r5, sl, r0, r5
 8000280:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000284:	fb00 f909 	mul.w	r9, r0, r9
 8000288:	45a1      	cmp	r9, r4
 800028a:	d909      	bls.n	80002a0 <__udivmoddi4+0x98>
 800028c:	19e4      	adds	r4, r4, r7
 800028e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000292:	f080 810a 	bcs.w	80004aa <__udivmoddi4+0x2a2>
 8000296:	45a1      	cmp	r9, r4
 8000298:	f240 8107 	bls.w	80004aa <__udivmoddi4+0x2a2>
 800029c:	3802      	subs	r0, #2
 800029e:	443c      	add	r4, r7
 80002a0:	eba4 0409 	sub.w	r4, r4, r9
 80002a4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002a8:	2100      	movs	r1, #0
 80002aa:	2e00      	cmp	r6, #0
 80002ac:	d061      	beq.n	8000372 <__udivmoddi4+0x16a>
 80002ae:	fa24 f40e 	lsr.w	r4, r4, lr
 80002b2:	2300      	movs	r3, #0
 80002b4:	6034      	str	r4, [r6, #0]
 80002b6:	6073      	str	r3, [r6, #4]
 80002b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002bc:	428b      	cmp	r3, r1
 80002be:	d907      	bls.n	80002d0 <__udivmoddi4+0xc8>
 80002c0:	2e00      	cmp	r6, #0
 80002c2:	d054      	beq.n	800036e <__udivmoddi4+0x166>
 80002c4:	2100      	movs	r1, #0
 80002c6:	e886 0021 	stmia.w	r6, {r0, r5}
 80002ca:	4608      	mov	r0, r1
 80002cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d0:	fab3 f183 	clz	r1, r3
 80002d4:	2900      	cmp	r1, #0
 80002d6:	f040 808e 	bne.w	80003f6 <__udivmoddi4+0x1ee>
 80002da:	42ab      	cmp	r3, r5
 80002dc:	d302      	bcc.n	80002e4 <__udivmoddi4+0xdc>
 80002de:	4282      	cmp	r2, r0
 80002e0:	f200 80fa 	bhi.w	80004d8 <__udivmoddi4+0x2d0>
 80002e4:	1a84      	subs	r4, r0, r2
 80002e6:	eb65 0503 	sbc.w	r5, r5, r3
 80002ea:	2001      	movs	r0, #1
 80002ec:	46ac      	mov	ip, r5
 80002ee:	2e00      	cmp	r6, #0
 80002f0:	d03f      	beq.n	8000372 <__udivmoddi4+0x16a>
 80002f2:	e886 1010 	stmia.w	r6, {r4, ip}
 80002f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002fa:	b912      	cbnz	r2, 8000302 <__udivmoddi4+0xfa>
 80002fc:	2701      	movs	r7, #1
 80002fe:	fbb7 f7f2 	udiv	r7, r7, r2
 8000302:	fab7 fe87 	clz	lr, r7
 8000306:	f1be 0f00 	cmp.w	lr, #0
 800030a:	d134      	bne.n	8000376 <__udivmoddi4+0x16e>
 800030c:	1beb      	subs	r3, r5, r7
 800030e:	0c3a      	lsrs	r2, r7, #16
 8000310:	fa1f fc87 	uxth.w	ip, r7
 8000314:	2101      	movs	r1, #1
 8000316:	fbb3 f8f2 	udiv	r8, r3, r2
 800031a:	0c25      	lsrs	r5, r4, #16
 800031c:	fb02 3318 	mls	r3, r2, r8, r3
 8000320:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000324:	fb0c f308 	mul.w	r3, ip, r8
 8000328:	42ab      	cmp	r3, r5
 800032a:	d907      	bls.n	800033c <__udivmoddi4+0x134>
 800032c:	19ed      	adds	r5, r5, r7
 800032e:	f108 30ff 	add.w	r0, r8, #4294967295
 8000332:	d202      	bcs.n	800033a <__udivmoddi4+0x132>
 8000334:	42ab      	cmp	r3, r5
 8000336:	f200 80d1 	bhi.w	80004dc <__udivmoddi4+0x2d4>
 800033a:	4680      	mov	r8, r0
 800033c:	1aed      	subs	r5, r5, r3
 800033e:	b2a3      	uxth	r3, r4
 8000340:	fbb5 f0f2 	udiv	r0, r5, r2
 8000344:	fb02 5510 	mls	r5, r2, r0, r5
 8000348:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 800034c:	fb0c fc00 	mul.w	ip, ip, r0
 8000350:	45a4      	cmp	ip, r4
 8000352:	d907      	bls.n	8000364 <__udivmoddi4+0x15c>
 8000354:	19e4      	adds	r4, r4, r7
 8000356:	f100 33ff 	add.w	r3, r0, #4294967295
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x15a>
 800035c:	45a4      	cmp	ip, r4
 800035e:	f200 80b8 	bhi.w	80004d2 <__udivmoddi4+0x2ca>
 8000362:	4618      	mov	r0, r3
 8000364:	eba4 040c 	sub.w	r4, r4, ip
 8000368:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 800036c:	e79d      	b.n	80002aa <__udivmoddi4+0xa2>
 800036e:	4631      	mov	r1, r6
 8000370:	4630      	mov	r0, r6
 8000372:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000376:	f1ce 0420 	rsb	r4, lr, #32
 800037a:	fa05 f30e 	lsl.w	r3, r5, lr
 800037e:	fa07 f70e 	lsl.w	r7, r7, lr
 8000382:	fa20 f804 	lsr.w	r8, r0, r4
 8000386:	0c3a      	lsrs	r2, r7, #16
 8000388:	fa25 f404 	lsr.w	r4, r5, r4
 800038c:	ea48 0803 	orr.w	r8, r8, r3
 8000390:	fbb4 f1f2 	udiv	r1, r4, r2
 8000394:	ea4f 4518 	mov.w	r5, r8, lsr #16
 8000398:	fb02 4411 	mls	r4, r2, r1, r4
 800039c:	fa1f fc87 	uxth.w	ip, r7
 80003a0:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003a4:	fb01 f30c 	mul.w	r3, r1, ip
 80003a8:	42ab      	cmp	r3, r5
 80003aa:	fa00 f40e 	lsl.w	r4, r0, lr
 80003ae:	d909      	bls.n	80003c4 <__udivmoddi4+0x1bc>
 80003b0:	19ed      	adds	r5, r5, r7
 80003b2:	f101 30ff 	add.w	r0, r1, #4294967295
 80003b6:	f080 808a 	bcs.w	80004ce <__udivmoddi4+0x2c6>
 80003ba:	42ab      	cmp	r3, r5
 80003bc:	f240 8087 	bls.w	80004ce <__udivmoddi4+0x2c6>
 80003c0:	3902      	subs	r1, #2
 80003c2:	443d      	add	r5, r7
 80003c4:	1aeb      	subs	r3, r5, r3
 80003c6:	fa1f f588 	uxth.w	r5, r8
 80003ca:	fbb3 f0f2 	udiv	r0, r3, r2
 80003ce:	fb02 3310 	mls	r3, r2, r0, r3
 80003d2:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003d6:	fb00 f30c 	mul.w	r3, r0, ip
 80003da:	42ab      	cmp	r3, r5
 80003dc:	d907      	bls.n	80003ee <__udivmoddi4+0x1e6>
 80003de:	19ed      	adds	r5, r5, r7
 80003e0:	f100 38ff 	add.w	r8, r0, #4294967295
 80003e4:	d26f      	bcs.n	80004c6 <__udivmoddi4+0x2be>
 80003e6:	42ab      	cmp	r3, r5
 80003e8:	d96d      	bls.n	80004c6 <__udivmoddi4+0x2be>
 80003ea:	3802      	subs	r0, #2
 80003ec:	443d      	add	r5, r7
 80003ee:	1aeb      	subs	r3, r5, r3
 80003f0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80003f4:	e78f      	b.n	8000316 <__udivmoddi4+0x10e>
 80003f6:	f1c1 0720 	rsb	r7, r1, #32
 80003fa:	fa22 f807 	lsr.w	r8, r2, r7
 80003fe:	408b      	lsls	r3, r1
 8000400:	fa05 f401 	lsl.w	r4, r5, r1
 8000404:	ea48 0303 	orr.w	r3, r8, r3
 8000408:	fa20 fe07 	lsr.w	lr, r0, r7
 800040c:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000410:	40fd      	lsrs	r5, r7
 8000412:	ea4e 0e04 	orr.w	lr, lr, r4
 8000416:	fbb5 f9fc 	udiv	r9, r5, ip
 800041a:	ea4f 441e 	mov.w	r4, lr, lsr #16
 800041e:	fb0c 5519 	mls	r5, ip, r9, r5
 8000422:	fa1f f883 	uxth.w	r8, r3
 8000426:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800042a:	fb09 f408 	mul.w	r4, r9, r8
 800042e:	42ac      	cmp	r4, r5
 8000430:	fa02 f201 	lsl.w	r2, r2, r1
 8000434:	fa00 fa01 	lsl.w	sl, r0, r1
 8000438:	d908      	bls.n	800044c <__udivmoddi4+0x244>
 800043a:	18ed      	adds	r5, r5, r3
 800043c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000440:	d243      	bcs.n	80004ca <__udivmoddi4+0x2c2>
 8000442:	42ac      	cmp	r4, r5
 8000444:	d941      	bls.n	80004ca <__udivmoddi4+0x2c2>
 8000446:	f1a9 0902 	sub.w	r9, r9, #2
 800044a:	441d      	add	r5, r3
 800044c:	1b2d      	subs	r5, r5, r4
 800044e:	fa1f fe8e 	uxth.w	lr, lr
 8000452:	fbb5 f0fc 	udiv	r0, r5, ip
 8000456:	fb0c 5510 	mls	r5, ip, r0, r5
 800045a:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 800045e:	fb00 f808 	mul.w	r8, r0, r8
 8000462:	45a0      	cmp	r8, r4
 8000464:	d907      	bls.n	8000476 <__udivmoddi4+0x26e>
 8000466:	18e4      	adds	r4, r4, r3
 8000468:	f100 35ff 	add.w	r5, r0, #4294967295
 800046c:	d229      	bcs.n	80004c2 <__udivmoddi4+0x2ba>
 800046e:	45a0      	cmp	r8, r4
 8000470:	d927      	bls.n	80004c2 <__udivmoddi4+0x2ba>
 8000472:	3802      	subs	r0, #2
 8000474:	441c      	add	r4, r3
 8000476:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800047a:	eba4 0408 	sub.w	r4, r4, r8
 800047e:	fba0 8902 	umull	r8, r9, r0, r2
 8000482:	454c      	cmp	r4, r9
 8000484:	46c6      	mov	lr, r8
 8000486:	464d      	mov	r5, r9
 8000488:	d315      	bcc.n	80004b6 <__udivmoddi4+0x2ae>
 800048a:	d012      	beq.n	80004b2 <__udivmoddi4+0x2aa>
 800048c:	b156      	cbz	r6, 80004a4 <__udivmoddi4+0x29c>
 800048e:	ebba 030e 	subs.w	r3, sl, lr
 8000492:	eb64 0405 	sbc.w	r4, r4, r5
 8000496:	fa04 f707 	lsl.w	r7, r4, r7
 800049a:	40cb      	lsrs	r3, r1
 800049c:	431f      	orrs	r7, r3
 800049e:	40cc      	lsrs	r4, r1
 80004a0:	6037      	str	r7, [r6, #0]
 80004a2:	6074      	str	r4, [r6, #4]
 80004a4:	2100      	movs	r1, #0
 80004a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004aa:	4618      	mov	r0, r3
 80004ac:	e6f8      	b.n	80002a0 <__udivmoddi4+0x98>
 80004ae:	4690      	mov	r8, r2
 80004b0:	e6e0      	b.n	8000274 <__udivmoddi4+0x6c>
 80004b2:	45c2      	cmp	sl, r8
 80004b4:	d2ea      	bcs.n	800048c <__udivmoddi4+0x284>
 80004b6:	ebb8 0e02 	subs.w	lr, r8, r2
 80004ba:	eb69 0503 	sbc.w	r5, r9, r3
 80004be:	3801      	subs	r0, #1
 80004c0:	e7e4      	b.n	800048c <__udivmoddi4+0x284>
 80004c2:	4628      	mov	r0, r5
 80004c4:	e7d7      	b.n	8000476 <__udivmoddi4+0x26e>
 80004c6:	4640      	mov	r0, r8
 80004c8:	e791      	b.n	80003ee <__udivmoddi4+0x1e6>
 80004ca:	4681      	mov	r9, r0
 80004cc:	e7be      	b.n	800044c <__udivmoddi4+0x244>
 80004ce:	4601      	mov	r1, r0
 80004d0:	e778      	b.n	80003c4 <__udivmoddi4+0x1bc>
 80004d2:	3802      	subs	r0, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	e745      	b.n	8000364 <__udivmoddi4+0x15c>
 80004d8:	4608      	mov	r0, r1
 80004da:	e708      	b.n	80002ee <__udivmoddi4+0xe6>
 80004dc:	f1a8 0802 	sub.w	r8, r8, #2
 80004e0:	443d      	add	r5, r7
 80004e2:	e72b      	b.n	800033c <__udivmoddi4+0x134>

080004e4 <__aeabi_idiv0>:
 80004e4:	4770      	bx	lr
 80004e6:	bf00      	nop

080004e8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004e8:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 80004ea:	4b0a      	ldr	r3, [pc, #40]	; (8000514 <HAL_InitTick+0x2c>)
{
 80004ec:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock/1000UL) != 0U)
 80004ee:	6818      	ldr	r0, [r3, #0]
 80004f0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004f4:	fbb0 f0f3 	udiv	r0, r0, r3
 80004f8:	f000 f886 	bl	8000608 <HAL_SYSTICK_Config>
 80004fc:	4604      	mov	r4, r0
 80004fe:	b938      	cbnz	r0, 8000510 <HAL_InitTick+0x28>
    status = HAL_ERROR;
  }
  else
  {
    /*Configure the SysTick IRQ priority */
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0);
 8000500:	4602      	mov	r2, r0
 8000502:	4629      	mov	r1, r5
 8000504:	f04f 30ff 	mov.w	r0, #4294967295
 8000508:	f000 f84a 	bl	80005a0 <HAL_NVIC_SetPriority>
 800050c:	4620      	mov	r0, r4
 800050e:	bd38      	pop	{r3, r4, r5, pc}
    status = HAL_ERROR;
 8000510:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8000512:	bd38      	pop	{r3, r4, r5, pc}
 8000514:	20000028 	.word	0x20000028

08000518 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000518:	4a09      	ldr	r2, [pc, #36]	; (8000540 <HAL_Init+0x28>)
 800051a:	6813      	ldr	r3, [r2, #0]
 800051c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
{
 8000520:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000522:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000524:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000526:	f000 f829 	bl	800057c <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800052a:	2000      	movs	r0, #0
 800052c:	f7ff ffdc 	bl	80004e8 <HAL_InitTick>
 8000530:	4604      	mov	r4, r0
 8000532:	b918      	cbnz	r0, 800053c <HAL_Init+0x24>
    HAL_MspInit();
 8000534:	f004 fcd2 	bl	8004edc <HAL_MspInit>
}
 8000538:	4620      	mov	r0, r4
 800053a:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 800053c:	2401      	movs	r4, #1
 800053e:	e7fb      	b.n	8000538 <HAL_Init+0x20>
 8000540:	40022000 	.word	0x40022000

08000544 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8000544:	4a02      	ldr	r2, [pc, #8]	; (8000550 <HAL_IncTick+0xc>)
 8000546:	6813      	ldr	r3, [r2, #0]
 8000548:	3301      	adds	r3, #1
 800054a:	6013      	str	r3, [r2, #0]
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop
 8000550:	2000007c 	.word	0x2000007c

08000554 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000554:	4b01      	ldr	r3, [pc, #4]	; (800055c <HAL_GetTick+0x8>)
 8000556:	6818      	ldr	r0, [r3, #0]
}
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop
 800055c:	2000007c 	.word	0x2000007c

08000560 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000560:	b538      	push	{r3, r4, r5, lr}
 8000562:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8000564:	f7ff fff6 	bl	8000554 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000568:	1c63      	adds	r3, r4, #1
  uint32_t tickstart = HAL_GetTick();
 800056a:	4605      	mov	r5, r0
  {
    wait++;
 800056c:	bf18      	it	ne
 800056e:	3401      	addne	r4, #1
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000570:	f7ff fff0 	bl	8000554 <HAL_GetTick>
 8000574:	1b40      	subs	r0, r0, r5
 8000576:	4284      	cmp	r4, r0
 8000578:	d8fa      	bhi.n	8000570 <HAL_Delay+0x10>
  {
  }
}
 800057a:	bd38      	pop	{r3, r4, r5, pc}

0800057c <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800057c:	4a07      	ldr	r2, [pc, #28]	; (800059c <HAL_NVIC_SetPriorityGrouping+0x20>)
 800057e:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000580:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000584:	041b      	lsls	r3, r3, #16
 8000586:	0c1b      	lsrs	r3, r3, #16
 8000588:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 800058c:	0200      	lsls	r0, r0, #8
 800058e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000592:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 8000596:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 8000598:	60d3      	str	r3, [r2, #12]
 800059a:	4770      	bx	lr
 800059c:	e000ed00 	.word	0xe000ed00

080005a0 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005a0:	4b17      	ldr	r3, [pc, #92]	; (8000600 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80005a2:	b530      	push	{r4, r5, lr}
 80005a4:	68dc      	ldr	r4, [r3, #12]
 80005a6:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005aa:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005ae:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005b0:	2b04      	cmp	r3, #4
 80005b2:	bf28      	it	cs
 80005b4:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005b6:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005b8:	f04f 0501 	mov.w	r5, #1
 80005bc:	fa05 f303 	lsl.w	r3, r5, r3
 80005c0:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005c4:	bf8c      	ite	hi
 80005c6:	3c03      	subhi	r4, #3
 80005c8:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005ca:	4019      	ands	r1, r3
 80005cc:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80005ce:	fa05 f404 	lsl.w	r4, r5, r4
 80005d2:	3c01      	subs	r4, #1
 80005d4:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 80005d6:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80005d8:	ea42 0201 	orr.w	r2, r2, r1
 80005dc:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005e0:	bfaf      	iteee	ge
 80005e2:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005e6:	f000 000f 	andlt.w	r0, r0, #15
 80005ea:	4b06      	ldrlt	r3, [pc, #24]	; (8000604 <HAL_NVIC_SetPriority+0x64>)
 80005ec:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005ee:	bfa5      	ittet	ge
 80005f0:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 80005f4:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005f6:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80005f8:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 80005fc:	bd30      	pop	{r4, r5, pc}
 80005fe:	bf00      	nop
 8000600:	e000ed00 	.word	0xe000ed00
 8000604:	e000ed14 	.word	0xe000ed14

08000608 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000608:	3801      	subs	r0, #1
 800060a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800060e:	d20a      	bcs.n	8000626 <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000610:	4b06      	ldr	r3, [pc, #24]	; (800062c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000612:	4a07      	ldr	r2, [pc, #28]	; (8000630 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000614:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000616:	21f0      	movs	r1, #240	; 0xf0
 8000618:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800061c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800061e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000620:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000622:	601a      	str	r2, [r3, #0]
 8000624:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000626:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000628:	4770      	bx	lr
 800062a:	bf00      	nop
 800062c:	e000e010 	.word	0xe000e010
 8000630:	e000ed00 	.word	0xe000ed00

08000634 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000634:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000638:	b085      	sub	sp, #20
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800063a:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800063c:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80007e8 <HAL_GPIO_Init+0x1b4>
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
        SYSCFG->EXTICR[position >> 2u] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8000640:	4c67      	ldr	r4, [pc, #412]	; (80007e0 <HAL_GPIO_Init+0x1ac>)
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000642:	9301      	str	r3, [sp, #4]
  uint32_t position = 0x00u;
 8000644:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000646:	9a01      	ldr	r2, [sp, #4]
 8000648:	40da      	lsrs	r2, r3
 800064a:	d102      	bne.n	8000652 <HAL_GPIO_Init+0x1e>
      }
    }

    position++;
  }
}
 800064c:	b005      	add	sp, #20
 800064e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000652:	2601      	movs	r6, #1
    if (iocurrent != 0x00u)
 8000654:	9a01      	ldr	r2, [sp, #4]
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000656:	409e      	lsls	r6, r3
    if (iocurrent != 0x00u)
 8000658:	ea12 0e06 	ands.w	lr, r2, r6
 800065c:	f000 80b1 	beq.w	80007c2 <HAL_GPIO_Init+0x18e>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000660:	684a      	ldr	r2, [r1, #4]
 8000662:	f022 0710 	bic.w	r7, r2, #16
 8000666:	2f02      	cmp	r7, #2
 8000668:	d116      	bne.n	8000698 <HAL_GPIO_Init+0x64>
        temp = GPIOx->AFR[position >> 3u];
 800066a:	ea4f 09d3 	mov.w	r9, r3, lsr #3
 800066e:	eb00 0989 	add.w	r9, r0, r9, lsl #2
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000672:	f003 0a07 	and.w	sl, r3, #7
        temp = GPIOx->AFR[position >> 3u];
 8000676:	f8d9 5020 	ldr.w	r5, [r9, #32]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 800067a:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
 800067e:	f04f 0c0f 	mov.w	ip, #15
 8000682:	fa0c fc0a 	lsl.w	ip, ip, sl
 8000686:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800068a:	690d      	ldr	r5, [r1, #16]
 800068c:	fa05 f50a 	lsl.w	r5, r5, sl
 8000690:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3u] = temp;
 8000694:	f8c9 5020 	str.w	r5, [r9, #32]
 8000698:	ea4f 0c43 	mov.w	ip, r3, lsl #1
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800069c:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 800069e:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80006a2:	fa05 f50c 	lsl.w	r5, r5, ip
 80006a6:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80006a8:	f002 0a03 	and.w	sl, r2, #3
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80006ac:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80006b0:	fa0a f90c 	lsl.w	r9, sl, ip
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006b4:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80006b6:	ea49 090b 	orr.w	r9, r9, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006ba:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 80006bc:	f8c0 9000 	str.w	r9, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006c0:	d811      	bhi.n	80006e6 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->OSPEEDR;
 80006c2:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80006c4:	ea05 0907 	and.w	r9, r5, r7
        temp |= (GPIO_Init->Speed << (position * 2u));
 80006c8:	68cf      	ldr	r7, [r1, #12]
 80006ca:	fa07 f70c 	lsl.w	r7, r7, ip
 80006ce:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OSPEEDR = temp;
 80006d2:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80006d4:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80006d6:	ea27 0906 	bic.w	r9, r7, r6
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80006da:	f3c2 1700 	ubfx	r7, r2, #4, #1
 80006de:	409f      	lsls	r7, r3
 80006e0:	ea47 0709 	orr.w	r7, r7, r9
        GPIOx->OTYPER = temp;
 80006e4:	6047      	str	r7, [r0, #4]
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80006e6:	f1ba 0f03 	cmp.w	sl, #3
 80006ea:	d107      	bne.n	80006fc <HAL_GPIO_Init+0xc8>
        temp = GPIOx->ASCR;
 80006ec:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80006ee:	ea27 0606 	bic.w	r6, r7, r6
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 80006f2:	f3c2 07c0 	ubfx	r7, r2, #3, #1
 80006f6:	409f      	lsls	r7, r3
 80006f8:	433e      	orrs	r6, r7
        GPIOx->ASCR = temp;
 80006fa:	62c6      	str	r6, [r0, #44]	; 0x2c
      temp = GPIOx->PUPDR;
 80006fc:	68c6      	ldr	r6, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80006fe:	4035      	ands	r5, r6
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000700:	688e      	ldr	r6, [r1, #8]
 8000702:	fa06 f60c 	lsl.w	r6, r6, ip
 8000706:	4335      	orrs	r5, r6
      GPIOx->PUPDR = temp;
 8000708:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800070a:	00d5      	lsls	r5, r2, #3
 800070c:	d559      	bpl.n	80007c2 <HAL_GPIO_Init+0x18e>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800070e:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 8000712:	f045 0501 	orr.w	r5, r5, #1
 8000716:	f8c8 5060 	str.w	r5, [r8, #96]	; 0x60
 800071a:	f8d8 5060 	ldr.w	r5, [r8, #96]	; 0x60
 800071e:	f023 0603 	bic.w	r6, r3, #3
 8000722:	f106 4680 	add.w	r6, r6, #1073741824	; 0x40000000
 8000726:	f005 0501 	and.w	r5, r5, #1
 800072a:	f506 3680 	add.w	r6, r6, #65536	; 0x10000
 800072e:	9503      	str	r5, [sp, #12]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000730:	f003 0c03 	and.w	ip, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000734:	9d03      	ldr	r5, [sp, #12]
        temp = SYSCFG->EXTICR[position >> 2u];
 8000736:	68b5      	ldr	r5, [r6, #8]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000738:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 800073c:	270f      	movs	r7, #15
 800073e:	fa07 f70c 	lsl.w	r7, r7, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000742:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000746:	ea25 0707 	bic.w	r7, r5, r7
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800074a:	d03c      	beq.n	80007c6 <HAL_GPIO_Init+0x192>
 800074c:	4d25      	ldr	r5, [pc, #148]	; (80007e4 <HAL_GPIO_Init+0x1b0>)
 800074e:	42a8      	cmp	r0, r5
 8000750:	d03b      	beq.n	80007ca <HAL_GPIO_Init+0x196>
 8000752:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000756:	42a8      	cmp	r0, r5
 8000758:	d039      	beq.n	80007ce <HAL_GPIO_Init+0x19a>
 800075a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800075e:	42a8      	cmp	r0, r5
 8000760:	d037      	beq.n	80007d2 <HAL_GPIO_Init+0x19e>
 8000762:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000766:	42a8      	cmp	r0, r5
 8000768:	d035      	beq.n	80007d6 <HAL_GPIO_Init+0x1a2>
 800076a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800076e:	42a8      	cmp	r0, r5
 8000770:	d033      	beq.n	80007da <HAL_GPIO_Init+0x1a6>
 8000772:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000776:	42a8      	cmp	r0, r5
 8000778:	bf14      	ite	ne
 800077a:	2507      	movne	r5, #7
 800077c:	2506      	moveq	r5, #6
 800077e:	fa05 f50c 	lsl.w	r5, r5, ip
 8000782:	433d      	orrs	r5, r7
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000784:	60b5      	str	r5, [r6, #8]
        temp = EXTI->IMR1;
 8000786:	6825      	ldr	r5, [r4, #0]
        temp &= ~(iocurrent);
 8000788:	ea6f 060e 	mvn.w	r6, lr
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800078c:	03d7      	lsls	r7, r2, #15
        temp &= ~(iocurrent);
 800078e:	bf54      	ite	pl
 8000790:	4035      	andpl	r5, r6
          temp |= iocurrent;
 8000792:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->IMR1 = temp;
 8000796:	6025      	str	r5, [r4, #0]
        temp = EXTI->EMR1;
 8000798:	6865      	ldr	r5, [r4, #4]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800079a:	0397      	lsls	r7, r2, #14
        temp &= ~(iocurrent);
 800079c:	bf54      	ite	pl
 800079e:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80007a0:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->EMR1 = temp;
 80007a4:	6065      	str	r5, [r4, #4]
        temp = EXTI->RTSR1;
 80007a6:	68a5      	ldr	r5, [r4, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80007a8:	02d7      	lsls	r7, r2, #11
        temp &= ~(iocurrent);
 80007aa:	bf54      	ite	pl
 80007ac:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80007ae:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->RTSR1 = temp;
 80007b2:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 80007b4:	68e5      	ldr	r5, [r4, #12]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80007b6:	0292      	lsls	r2, r2, #10
        temp &= ~(iocurrent);
 80007b8:	bf54      	ite	pl
 80007ba:	4035      	andpl	r5, r6
          temp |= iocurrent;
 80007bc:	ea4e 0505 	orrmi.w	r5, lr, r5
        EXTI->FTSR1 = temp;
 80007c0:	60e5      	str	r5, [r4, #12]
    position++;
 80007c2:	3301      	adds	r3, #1
 80007c4:	e73f      	b.n	8000646 <HAL_GPIO_Init+0x12>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80007c6:	2500      	movs	r5, #0
 80007c8:	e7d9      	b.n	800077e <HAL_GPIO_Init+0x14a>
 80007ca:	2501      	movs	r5, #1
 80007cc:	e7d7      	b.n	800077e <HAL_GPIO_Init+0x14a>
 80007ce:	2502      	movs	r5, #2
 80007d0:	e7d5      	b.n	800077e <HAL_GPIO_Init+0x14a>
 80007d2:	2503      	movs	r5, #3
 80007d4:	e7d3      	b.n	800077e <HAL_GPIO_Init+0x14a>
 80007d6:	2504      	movs	r5, #4
 80007d8:	e7d1      	b.n	800077e <HAL_GPIO_Init+0x14a>
 80007da:	2505      	movs	r5, #5
 80007dc:	e7cf      	b.n	800077e <HAL_GPIO_Init+0x14a>
 80007de:	bf00      	nop
 80007e0:	40010400 	.word	0x40010400
 80007e4:	48000400 	.word	0x48000400
 80007e8:	40021000 	.word	0x40021000

080007ec <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80007ec:	b10a      	cbz	r2, 80007f2 <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80007ee:	6181      	str	r1, [r0, #24]
 80007f0:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80007f2:	6281      	str	r1, [r0, #40]	; 0x28
 80007f4:	4770      	bx	lr

080007f6 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 80007f6:	6943      	ldr	r3, [r0, #20]
 80007f8:	4059      	eors	r1, r3
 80007fa:	6141      	str	r1, [r0, #20]
 80007fc:	4770      	bx	lr

080007fe <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80007fe:	6803      	ldr	r3, [r0, #0]
 8000800:	699a      	ldr	r2, [r3, #24]
 8000802:	0791      	lsls	r1, r2, #30
  {
    hi2c->Instance->TXDR = 0x00U;
 8000804:	bf44      	itt	mi
 8000806:	2200      	movmi	r2, #0
 8000808:	629a      	strmi	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800080a:	699a      	ldr	r2, [r3, #24]
 800080c:	07d2      	lsls	r2, r2, #31
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800080e:	bf5e      	ittt	pl
 8000810:	699a      	ldrpl	r2, [r3, #24]
 8000812:	f042 0201 	orrpl.w	r2, r2, #1
 8000816:	619a      	strpl	r2, [r3, #24]
 8000818:	4770      	bx	lr

0800081a <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 800081a:	b530      	push	{r4, r5, lr}
 800081c:	9c03      	ldr	r4, [sp, #12]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 800081e:	6805      	ldr	r5, [r0, #0]
 8000820:	4323      	orrs	r3, r4
 8000822:	0d64      	lsrs	r4, r4, #21
 8000824:	f404 6480 	and.w	r4, r4, #1024	; 0x400
 8000828:	f044 747f 	orr.w	r4, r4, #66846720	; 0x3fc0000
 800082c:	f444 3458 	orr.w	r4, r4, #221184	; 0x36000
 8000830:	6868      	ldr	r0, [r5, #4]
 8000832:	f3c1 0109 	ubfx	r1, r1, #0, #10
 8000836:	f444 747f 	orr.w	r4, r4, #1020	; 0x3fc
 800083a:	4319      	orrs	r1, r3
 800083c:	f044 0403 	orr.w	r4, r4, #3
 8000840:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8000844:	ea20 0404 	bic.w	r4, r0, r4
 8000848:	4321      	orrs	r1, r4
 800084a:	6069      	str	r1, [r5, #4]
 800084c:	bd30      	pop	{r4, r5, pc}

0800084e <I2C_WaitOnFlagUntilTimeout>:
{
 800084e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000852:	9f06      	ldr	r7, [sp, #24]
 8000854:	4604      	mov	r4, r0
 8000856:	4688      	mov	r8, r1
 8000858:	4616      	mov	r6, r2
 800085a:	461d      	mov	r5, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800085c:	6822      	ldr	r2, [r4, #0]
 800085e:	6993      	ldr	r3, [r2, #24]
 8000860:	ea38 0303 	bics.w	r3, r8, r3
 8000864:	bf0c      	ite	eq
 8000866:	2301      	moveq	r3, #1
 8000868:	2300      	movne	r3, #0
 800086a:	42b3      	cmp	r3, r6
 800086c:	d002      	beq.n	8000874 <I2C_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 800086e:	2000      	movs	r0, #0
}
 8000870:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000874:	1c6b      	adds	r3, r5, #1
 8000876:	d0f2      	beq.n	800085e <I2C_WaitOnFlagUntilTimeout+0x10>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000878:	f7ff fe6c 	bl	8000554 <HAL_GetTick>
 800087c:	1bc0      	subs	r0, r0, r7
 800087e:	4285      	cmp	r5, r0
 8000880:	d301      	bcc.n	8000886 <I2C_WaitOnFlagUntilTimeout+0x38>
 8000882:	2d00      	cmp	r5, #0
 8000884:	d1ea      	bne.n	800085c <I2C_WaitOnFlagUntilTimeout+0xe>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000886:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000888:	f043 0320 	orr.w	r3, r3, #32
 800088c:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800088e:	2320      	movs	r3, #32
 8000890:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000894:	2300      	movs	r3, #0
 8000896:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 800089a:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800089e:	2001      	movs	r0, #1
 80008a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

080008a4 <I2C_IsAcknowledgeFailed>:
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80008a4:	6803      	ldr	r3, [r0, #0]
{
 80008a6:	b570      	push	{r4, r5, r6, lr}
 80008a8:	4604      	mov	r4, r0
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80008aa:	6998      	ldr	r0, [r3, #24]
 80008ac:	f010 0010 	ands.w	r0, r0, #16
{
 80008b0:	460d      	mov	r5, r1
 80008b2:	4616      	mov	r6, r2
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80008b4:	d116      	bne.n	80008e4 <I2C_IsAcknowledgeFailed+0x40>
 80008b6:	bd70      	pop	{r4, r5, r6, pc}
      if (Timeout != HAL_MAX_DELAY)
 80008b8:	1c69      	adds	r1, r5, #1
 80008ba:	d014      	beq.n	80008e6 <I2C_IsAcknowledgeFailed+0x42>
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80008bc:	f7ff fe4a 	bl	8000554 <HAL_GetTick>
 80008c0:	1b80      	subs	r0, r0, r6
 80008c2:	4285      	cmp	r5, r0
 80008c4:	d300      	bcc.n	80008c8 <I2C_IsAcknowledgeFailed+0x24>
 80008c6:	b96d      	cbnz	r5, 80008e4 <I2C_IsAcknowledgeFailed+0x40>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80008c8:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80008ca:	f043 0320 	orr.w	r3, r3, #32
 80008ce:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 80008d0:	2320      	movs	r3, #32
 80008d2:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80008d6:	2300      	movs	r3, #0
 80008d8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    __HAL_UNLOCK(hi2c);
 80008dc:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
    return HAL_ERROR;
 80008e0:	2001      	movs	r0, #1
}
 80008e2:	bd70      	pop	{r4, r5, r6, pc}
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80008e4:	6823      	ldr	r3, [r4, #0]
 80008e6:	6999      	ldr	r1, [r3, #24]
 80008e8:	068a      	lsls	r2, r1, #26
 80008ea:	d5e5      	bpl.n	80008b8 <I2C_IsAcknowledgeFailed+0x14>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80008ec:	2210      	movs	r2, #16
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80008ee:	2520      	movs	r5, #32
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80008f0:	61da      	str	r2, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 80008f2:	4620      	mov	r0, r4
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80008f4:	61dd      	str	r5, [r3, #28]
    I2C_Flush_TXDR(hi2c);
 80008f6:	f7ff ff82 	bl	80007fe <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 80008fa:	6822      	ldr	r2, [r4, #0]
 80008fc:	6853      	ldr	r3, [r2, #4]
 80008fe:	f023 73ff 	bic.w	r3, r3, #33423360	; 0x1fe0000
 8000902:	f423 338b 	bic.w	r3, r3, #71168	; 0x11600
 8000906:	f423 73ff 	bic.w	r3, r3, #510	; 0x1fe
 800090a:	f023 0301 	bic.w	r3, r3, #1
 800090e:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8000910:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000912:	f043 0304 	orr.w	r3, r3, #4
 8000916:	6463      	str	r3, [r4, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8000918:	f884 5041 	strb.w	r5, [r4, #65]	; 0x41
 800091c:	e7db      	b.n	80008d6 <I2C_IsAcknowledgeFailed+0x32>

0800091e <I2C_WaitOnTXISFlagUntilTimeout>:
{
 800091e:	b570      	push	{r4, r5, r6, lr}
 8000920:	4604      	mov	r4, r0
 8000922:	460d      	mov	r5, r1
 8000924:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8000926:	6823      	ldr	r3, [r4, #0]
 8000928:	699b      	ldr	r3, [r3, #24]
 800092a:	079b      	lsls	r3, r3, #30
 800092c:	d501      	bpl.n	8000932 <I2C_WaitOnTXISFlagUntilTimeout+0x14>
  return HAL_OK;
 800092e:	2000      	movs	r0, #0
 8000930:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000932:	4632      	mov	r2, r6
 8000934:	4629      	mov	r1, r5
 8000936:	4620      	mov	r0, r4
 8000938:	f7ff ffb4 	bl	80008a4 <I2C_IsAcknowledgeFailed>
 800093c:	b9a0      	cbnz	r0, 8000968 <I2C_WaitOnTXISFlagUntilTimeout+0x4a>
    if (Timeout != HAL_MAX_DELAY)
 800093e:	1c6a      	adds	r2, r5, #1
 8000940:	d0f1      	beq.n	8000926 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000942:	f7ff fe07 	bl	8000554 <HAL_GetTick>
 8000946:	1b80      	subs	r0, r0, r6
 8000948:	4285      	cmp	r5, r0
 800094a:	d301      	bcc.n	8000950 <I2C_WaitOnTXISFlagUntilTimeout+0x32>
 800094c:	2d00      	cmp	r5, #0
 800094e:	d1ea      	bne.n	8000926 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000950:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000952:	f043 0320 	orr.w	r3, r3, #32
 8000956:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000958:	2320      	movs	r3, #32
 800095a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800095e:	2300      	movs	r3, #0
 8000960:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8000964:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8000968:	2001      	movs	r0, #1
}
 800096a:	bd70      	pop	{r4, r5, r6, pc}

0800096c <I2C_RequestMemoryWrite>:
{
 800096c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800096e:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8000970:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8000972:	4b16      	ldr	r3, [pc, #88]	; (80009cc <I2C_RequestMemoryWrite+0x60>)
 8000974:	9300      	str	r3, [sp, #0]
{
 8000976:	4605      	mov	r5, r0
 8000978:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800097a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800097e:	b2fa      	uxtb	r2, r7
 8000980:	f7ff ff4b 	bl	800081a <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000984:	4632      	mov	r2, r6
 8000986:	9908      	ldr	r1, [sp, #32]
 8000988:	4628      	mov	r0, r5
 800098a:	f7ff ffc8 	bl	800091e <I2C_WaitOnTXISFlagUntilTimeout>
 800098e:	b110      	cbz	r0, 8000996 <I2C_RequestMemoryWrite+0x2a>
    return HAL_ERROR;
 8000990:	2001      	movs	r0, #1
}
 8000992:	b003      	add	sp, #12
 8000994:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8000996:	2f01      	cmp	r7, #1
 8000998:	682b      	ldr	r3, [r5, #0]
 800099a:	d10c      	bne.n	80009b6 <I2C_RequestMemoryWrite+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800099c:	b2e4      	uxtb	r4, r4
 800099e:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80009a0:	9b08      	ldr	r3, [sp, #32]
 80009a2:	9600      	str	r6, [sp, #0]
 80009a4:	2200      	movs	r2, #0
 80009a6:	2180      	movs	r1, #128	; 0x80
 80009a8:	4628      	mov	r0, r5
 80009aa:	f7ff ff50 	bl	800084e <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 80009ae:	3000      	adds	r0, #0
 80009b0:	bf18      	it	ne
 80009b2:	2001      	movne	r0, #1
 80009b4:	e7ed      	b.n	8000992 <I2C_RequestMemoryWrite+0x26>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80009b6:	0a22      	lsrs	r2, r4, #8
 80009b8:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80009ba:	9908      	ldr	r1, [sp, #32]
 80009bc:	4632      	mov	r2, r6
 80009be:	4628      	mov	r0, r5
 80009c0:	f7ff ffad 	bl	800091e <I2C_WaitOnTXISFlagUntilTimeout>
 80009c4:	2800      	cmp	r0, #0
 80009c6:	d1e3      	bne.n	8000990 <I2C_RequestMemoryWrite+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80009c8:	682b      	ldr	r3, [r5, #0]
 80009ca:	e7e7      	b.n	800099c <I2C_RequestMemoryWrite+0x30>
 80009cc:	80002000 	.word	0x80002000

080009d0 <I2C_RequestMemoryRead>:
{
 80009d0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80009d2:	9e09      	ldr	r6, [sp, #36]	; 0x24
 80009d4:	461f      	mov	r7, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80009d6:	4b16      	ldr	r3, [pc, #88]	; (8000a30 <I2C_RequestMemoryRead+0x60>)
 80009d8:	9300      	str	r3, [sp, #0]
{
 80009da:	4605      	mov	r5, r0
 80009dc:	4614      	mov	r4, r2
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80009de:	2300      	movs	r3, #0
 80009e0:	b2fa      	uxtb	r2, r7
 80009e2:	f7ff ff1a 	bl	800081a <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80009e6:	4632      	mov	r2, r6
 80009e8:	9908      	ldr	r1, [sp, #32]
 80009ea:	4628      	mov	r0, r5
 80009ec:	f7ff ff97 	bl	800091e <I2C_WaitOnTXISFlagUntilTimeout>
 80009f0:	b110      	cbz	r0, 80009f8 <I2C_RequestMemoryRead+0x28>
    return HAL_ERROR;
 80009f2:	2001      	movs	r0, #1
}
 80009f4:	b003      	add	sp, #12
 80009f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80009f8:	2f01      	cmp	r7, #1
 80009fa:	682b      	ldr	r3, [r5, #0]
 80009fc:	d10c      	bne.n	8000a18 <I2C_RequestMemoryRead+0x48>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80009fe:	b2e4      	uxtb	r4, r4
 8000a00:	629c      	str	r4, [r3, #40]	; 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8000a02:	9b08      	ldr	r3, [sp, #32]
 8000a04:	9600      	str	r6, [sp, #0]
 8000a06:	2200      	movs	r2, #0
 8000a08:	2140      	movs	r1, #64	; 0x40
 8000a0a:	4628      	mov	r0, r5
 8000a0c:	f7ff ff1f 	bl	800084e <I2C_WaitOnFlagUntilTimeout>
    return HAL_ERROR;
 8000a10:	3000      	adds	r0, #0
 8000a12:	bf18      	it	ne
 8000a14:	2001      	movne	r0, #1
 8000a16:	e7ed      	b.n	80009f4 <I2C_RequestMemoryRead+0x24>
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8000a18:	0a22      	lsrs	r2, r4, #8
 8000a1a:	629a      	str	r2, [r3, #40]	; 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8000a1c:	9908      	ldr	r1, [sp, #32]
 8000a1e:	4632      	mov	r2, r6
 8000a20:	4628      	mov	r0, r5
 8000a22:	f7ff ff7c 	bl	800091e <I2C_WaitOnTXISFlagUntilTimeout>
 8000a26:	2800      	cmp	r0, #0
 8000a28:	d1e3      	bne.n	80009f2 <I2C_RequestMemoryRead+0x22>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8000a2a:	682b      	ldr	r3, [r5, #0]
 8000a2c:	e7e7      	b.n	80009fe <I2C_RequestMemoryRead+0x2e>
 8000a2e:	bf00      	nop
 8000a30:	80002000 	.word	0x80002000

08000a34 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8000a34:	b570      	push	{r4, r5, r6, lr}
 8000a36:	4604      	mov	r4, r0
 8000a38:	460d      	mov	r5, r1
 8000a3a:	4616      	mov	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8000a3c:	6823      	ldr	r3, [r4, #0]
 8000a3e:	699b      	ldr	r3, [r3, #24]
 8000a40:	069b      	lsls	r3, r3, #26
 8000a42:	d501      	bpl.n	8000a48 <I2C_WaitOnSTOPFlagUntilTimeout+0x14>
  return HAL_OK;
 8000a44:	2000      	movs	r0, #0
 8000a46:	bd70      	pop	{r4, r5, r6, pc}
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8000a48:	4632      	mov	r2, r6
 8000a4a:	4629      	mov	r1, r5
 8000a4c:	4620      	mov	r0, r4
 8000a4e:	f7ff ff29 	bl	80008a4 <I2C_IsAcknowledgeFailed>
 8000a52:	b990      	cbnz	r0, 8000a7a <I2C_WaitOnSTOPFlagUntilTimeout+0x46>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8000a54:	f7ff fd7e 	bl	8000554 <HAL_GetTick>
 8000a58:	1b80      	subs	r0, r0, r6
 8000a5a:	4285      	cmp	r5, r0
 8000a5c:	d301      	bcc.n	8000a62 <I2C_WaitOnSTOPFlagUntilTimeout+0x2e>
 8000a5e:	2d00      	cmp	r5, #0
 8000a60:	d1ec      	bne.n	8000a3c <I2C_WaitOnSTOPFlagUntilTimeout+0x8>
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8000a62:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8000a64:	f043 0320 	orr.w	r3, r3, #32
 8000a68:	6463      	str	r3, [r4, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8000a6a:	2320      	movs	r3, #32
 8000a6c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8000a70:	2300      	movs	r3, #0
 8000a72:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
      __HAL_UNLOCK(hi2c);
 8000a76:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
      return HAL_ERROR;
 8000a7a:	2001      	movs	r0, #1
}
 8000a7c:	bd70      	pop	{r4, r5, r6, pc}

08000a7e <HAL_I2C_Init>:
{
 8000a7e:	b510      	push	{r4, lr}
  if (hi2c == NULL)
 8000a80:	4604      	mov	r4, r0
 8000a82:	2800      	cmp	r0, #0
 8000a84:	d04a      	beq.n	8000b1c <HAL_I2C_Init+0x9e>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8000a86:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8000a8a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000a8e:	b91b      	cbnz	r3, 8000a98 <HAL_I2C_Init+0x1a>
    hi2c->Lock = HAL_UNLOCKED;
 8000a90:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_I2C_MspInit(hi2c);
 8000a94:	f003 fc46 	bl	8004324 <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8000a98:	2324      	movs	r3, #36	; 0x24
 8000a9a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_I2C_DISABLE(hi2c);
 8000a9e:	6823      	ldr	r3, [r4, #0]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000aa0:	68e1      	ldr	r1, [r4, #12]
  __HAL_I2C_DISABLE(hi2c);
 8000aa2:	681a      	ldr	r2, [r3, #0]
 8000aa4:	f022 0201 	bic.w	r2, r2, #1
 8000aa8:	601a      	str	r2, [r3, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8000aaa:	6862      	ldr	r2, [r4, #4]
 8000aac:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8000ab0:	611a      	str	r2, [r3, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000ab2:	689a      	ldr	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000ab4:	2901      	cmp	r1, #1
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8000ab6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000aba:	609a      	str	r2, [r3, #8]
 8000abc:	68a2      	ldr	r2, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8000abe:	d124      	bne.n	8000b0a <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8000ac0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000ac4:	609a      	str	r2, [r3, #8]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000ac6:	685a      	ldr	r2, [r3, #4]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000ac8:	6961      	ldr	r1, [r4, #20]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8000aca:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8000ace:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000ad2:	605a      	str	r2, [r3, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8000ad4:	68da      	ldr	r2, [r3, #12]
 8000ad6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8000ada:	60da      	str	r2, [r3, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8000adc:	6922      	ldr	r2, [r4, #16]
 8000ade:	430a      	orrs	r2, r1
 8000ae0:	69a1      	ldr	r1, [r4, #24]
 8000ae2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000ae6:	60da      	str	r2, [r3, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8000ae8:	6a21      	ldr	r1, [r4, #32]
 8000aea:	69e2      	ldr	r2, [r4, #28]
 8000aec:	430a      	orrs	r2, r1
 8000aee:	601a      	str	r2, [r3, #0]
  __HAL_I2C_ENABLE(hi2c);
 8000af0:	681a      	ldr	r2, [r3, #0]
 8000af2:	f042 0201 	orr.w	r2, r2, #1
 8000af6:	601a      	str	r2, [r3, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000af8:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8000afa:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000afc:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8000afe:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8000b02:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8000b04:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
  return HAL_OK;
 8000b08:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000b0a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8000b0e:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8000b10:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8000b12:	bf04      	itt	eq
 8000b14:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 8000b18:	605a      	streq	r2, [r3, #4]
 8000b1a:	e7d4      	b.n	8000ac6 <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 8000b1c:	2001      	movs	r0, #1
}
 8000b1e:	bd10      	pop	{r4, pc}

08000b20 <HAL_I2C_Mem_Write>:
{
 8000b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000b24:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000b26:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8000b2a:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000b2c:	2b20      	cmp	r3, #32
{
 8000b2e:	4604      	mov	r4, r0
 8000b30:	460f      	mov	r7, r1
 8000b32:	9203      	str	r2, [sp, #12]
 8000b34:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8000b38:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000b3c:	f040 80a5 	bne.w	8000c8a <HAL_I2C_Mem_Write+0x16a>
    if ((pData == NULL) || (Size == 0U))
 8000b40:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8000b42:	b113      	cbz	r3, 8000b4a <HAL_I2C_Mem_Write+0x2a>
 8000b44:	f1ba 0f00 	cmp.w	sl, #0
 8000b48:	d106      	bne.n	8000b58 <HAL_I2C_Mem_Write+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8000b4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b4e:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8000b50:	2001      	movs	r0, #1
}
 8000b52:	b005      	add	sp, #20
 8000b54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8000b58:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000b5c:	2b01      	cmp	r3, #1
 8000b5e:	f000 8094 	beq.w	8000c8a <HAL_I2C_Mem_Write+0x16a>
 8000b62:	2501      	movs	r5, #1
 8000b64:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8000b68:	f7ff fcf4 	bl	8000554 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000b6c:	2319      	movs	r3, #25
 8000b6e:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8000b70:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000b72:	462a      	mov	r2, r5
 8000b74:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000b78:	4620      	mov	r0, r4
 8000b7a:	f7ff fe68 	bl	800084e <I2C_WaitOnFlagUntilTimeout>
 8000b7e:	4681      	mov	r9, r0
 8000b80:	2800      	cmp	r0, #0
 8000b82:	d1e5      	bne.n	8000b50 <HAL_I2C_Mem_Write+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8000b84:	2321      	movs	r3, #33	; 0x21
 8000b86:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000b8a:	2340      	movs	r3, #64	; 0x40
 8000b8c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8000b90:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000b92:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8000b94:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 8000b96:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8000b98:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000b9c:	9601      	str	r6, [sp, #4]
 8000b9e:	f8cd 8000 	str.w	r8, [sp]
 8000ba2:	465b      	mov	r3, fp
 8000ba4:	9a03      	ldr	r2, [sp, #12]
 8000ba6:	4639      	mov	r1, r7
 8000ba8:	4620      	mov	r0, r4
 8000baa:	f7ff fedf 	bl	800096c <I2C_RequestMemoryWrite>
 8000bae:	b110      	cbz	r0, 8000bb6 <HAL_I2C_Mem_Write+0x96>
      __HAL_UNLOCK(hi2c);
 8000bb0:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 8000bb4:	e7cc      	b.n	8000b50 <HAL_I2C_Mem_Write+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000bb6:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000bb8:	b29b      	uxth	r3, r3
 8000bba:	2bff      	cmp	r3, #255	; 0xff
 8000bbc:	d955      	bls.n	8000c6a <HAL_I2C_Mem_Write+0x14a>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000bbe:	22ff      	movs	r2, #255	; 0xff
 8000bc0:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000bc2:	9000      	str	r0, [sp, #0]
 8000bc4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000bc8:	4639      	mov	r1, r7
 8000bca:	4620      	mov	r0, r4
 8000bcc:	f7ff fe25 	bl	800081a <I2C_TransferConfig>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000bd0:	4632      	mov	r2, r6
 8000bd2:	4641      	mov	r1, r8
 8000bd4:	4620      	mov	r0, r4
 8000bd6:	f7ff fea2 	bl	800091e <I2C_WaitOnTXISFlagUntilTimeout>
 8000bda:	2800      	cmp	r0, #0
 8000bdc:	d1b8      	bne.n	8000b50 <HAL_I2C_Mem_Write+0x30>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8000bde:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000be0:	6822      	ldr	r2, [r4, #0]
 8000be2:	f813 1b01 	ldrb.w	r1, [r3], #1
 8000be6:	6291      	str	r1, [r2, #40]	; 0x28
      hi2c->pBuffPtr++;
 8000be8:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8000bea:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000bec:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->XferCount--;
 8000bee:	3b01      	subs	r3, #1
 8000bf0:	b29b      	uxth	r3, r3
 8000bf2:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000bf4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000bf6:	3a01      	subs	r2, #1
 8000bf8:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000bfa:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8000bfc:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000bfe:	b1ab      	cbz	r3, 8000c2c <HAL_I2C_Mem_Write+0x10c>
 8000c00:	b9a2      	cbnz	r2, 8000c2c <HAL_I2C_Mem_Write+0x10c>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000c02:	9600      	str	r6, [sp, #0]
 8000c04:	4643      	mov	r3, r8
 8000c06:	2180      	movs	r1, #128	; 0x80
 8000c08:	4620      	mov	r0, r4
 8000c0a:	f7ff fe20 	bl	800084e <I2C_WaitOnFlagUntilTimeout>
 8000c0e:	2800      	cmp	r0, #0
 8000c10:	d19e      	bne.n	8000b50 <HAL_I2C_Mem_Write+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000c12:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000c14:	b29b      	uxth	r3, r3
 8000c16:	2bff      	cmp	r3, #255	; 0xff
 8000c18:	d92f      	bls.n	8000c7a <HAL_I2C_Mem_Write+0x15a>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000c1a:	22ff      	movs	r2, #255	; 0xff
 8000c1c:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000c1e:	9000      	str	r0, [sp, #0]
 8000c20:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000c24:	4639      	mov	r1, r7
 8000c26:	4620      	mov	r0, r4
 8000c28:	f7ff fdf7 	bl	800081a <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8000c2c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000c2e:	b29b      	uxth	r3, r3
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d1cd      	bne.n	8000bd0 <HAL_I2C_Mem_Write+0xb0>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000c34:	4632      	mov	r2, r6
 8000c36:	4641      	mov	r1, r8
 8000c38:	4620      	mov	r0, r4
 8000c3a:	f7ff fefb 	bl	8000a34 <I2C_WaitOnSTOPFlagUntilTimeout>
 8000c3e:	2800      	cmp	r0, #0
 8000c40:	d186      	bne.n	8000b50 <HAL_I2C_Mem_Write+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000c42:	6823      	ldr	r3, [r4, #0]
 8000c44:	2120      	movs	r1, #32
 8000c46:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8000c48:	685a      	ldr	r2, [r3, #4]
 8000c4a:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8000c4e:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8000c52:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8000c56:	f022 0201 	bic.w	r2, r2, #1
 8000c5a:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8000c5c:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000c60:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8000c64:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8000c68:	e773      	b.n	8000b52 <HAL_I2C_Mem_Write+0x32>
      hi2c->XferSize = hi2c->XferCount;
 8000c6a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000c6c:	9000      	str	r0, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8000c6e:	b292      	uxth	r2, r2
 8000c70:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000c72:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000c76:	b2d2      	uxtb	r2, r2
 8000c78:	e7a6      	b.n	8000bc8 <HAL_I2C_Mem_Write+0xa8>
          hi2c->XferSize = hi2c->XferCount;
 8000c7a:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000c7c:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8000c7e:	b292      	uxth	r2, r2
 8000c80:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000c82:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000c86:	b2d2      	uxtb	r2, r2
 8000c88:	e7cc      	b.n	8000c24 <HAL_I2C_Mem_Write+0x104>
    return HAL_BUSY;
 8000c8a:	2002      	movs	r0, #2
 8000c8c:	e761      	b.n	8000b52 <HAL_I2C_Mem_Write+0x32>
	...

08000c90 <HAL_I2C_Mem_Read>:
{
 8000c90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000c94:	469b      	mov	fp, r3
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000c96:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 8000c9a:	b085      	sub	sp, #20
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000c9c:	2b20      	cmp	r3, #32
{
 8000c9e:	4604      	mov	r4, r0
 8000ca0:	460f      	mov	r7, r1
 8000ca2:	9203      	str	r2, [sp, #12]
 8000ca4:	f8bd a03c 	ldrh.w	sl, [sp, #60]	; 0x3c
 8000ca8:	f8dd 8040 	ldr.w	r8, [sp, #64]	; 0x40
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000cac:	f040 80a9 	bne.w	8000e02 <HAL_I2C_Mem_Read+0x172>
    if ((pData == NULL) || (Size == 0U))
 8000cb0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8000cb2:	b113      	cbz	r3, 8000cba <HAL_I2C_Mem_Read+0x2a>
 8000cb4:	f1ba 0f00 	cmp.w	sl, #0
 8000cb8:	d106      	bne.n	8000cc8 <HAL_I2C_Mem_Read+0x38>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8000cba:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000cbe:	6463      	str	r3, [r4, #68]	; 0x44
      return HAL_ERROR;
 8000cc0:	2001      	movs	r0, #1
}
 8000cc2:	b005      	add	sp, #20
 8000cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    __HAL_LOCK(hi2c);
 8000cc8:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000ccc:	2b01      	cmp	r3, #1
 8000cce:	f000 8098 	beq.w	8000e02 <HAL_I2C_Mem_Read+0x172>
 8000cd2:	2501      	movs	r5, #1
 8000cd4:	f880 5040 	strb.w	r5, [r0, #64]	; 0x40
    tickstart = HAL_GetTick();
 8000cd8:	f7ff fc3c 	bl	8000554 <HAL_GetTick>
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000cdc:	2319      	movs	r3, #25
 8000cde:	9000      	str	r0, [sp, #0]
    tickstart = HAL_GetTick();
 8000ce0:	4606      	mov	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8000ce2:	462a      	mov	r2, r5
 8000ce4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000ce8:	4620      	mov	r0, r4
 8000cea:	f7ff fdb0 	bl	800084e <I2C_WaitOnFlagUntilTimeout>
 8000cee:	4681      	mov	r9, r0
 8000cf0:	2800      	cmp	r0, #0
 8000cf2:	d1e5      	bne.n	8000cc0 <HAL_I2C_Mem_Read+0x30>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8000cf4:	2322      	movs	r3, #34	; 0x22
 8000cf6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8000cfa:	2340      	movs	r3, #64	; 0x40
 8000cfc:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
    hi2c->pBuffPtr  = pData;
 8000d00:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8000d02:	6460      	str	r0, [r4, #68]	; 0x44
    hi2c->pBuffPtr  = pData;
 8000d04:	6263      	str	r3, [r4, #36]	; 0x24
    hi2c->XferISR   = NULL;
 8000d06:	6360      	str	r0, [r4, #52]	; 0x34
    hi2c->XferCount = Size;
 8000d08:	f8a4 a02a 	strh.w	sl, [r4, #42]	; 0x2a
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8000d0c:	9601      	str	r6, [sp, #4]
 8000d0e:	f8cd 8000 	str.w	r8, [sp]
 8000d12:	465b      	mov	r3, fp
 8000d14:	9a03      	ldr	r2, [sp, #12]
 8000d16:	4639      	mov	r1, r7
 8000d18:	4620      	mov	r0, r4
 8000d1a:	f7ff fe59 	bl	80009d0 <I2C_RequestMemoryRead>
 8000d1e:	b110      	cbz	r0, 8000d26 <HAL_I2C_Mem_Read+0x96>
      __HAL_UNLOCK(hi2c);
 8000d20:	f884 9040 	strb.w	r9, [r4, #64]	; 0x40
 8000d24:	e7cc      	b.n	8000cc0 <HAL_I2C_Mem_Read+0x30>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000d26:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000d28:	b29b      	uxth	r3, r3
 8000d2a:	2bff      	cmp	r3, #255	; 0xff
 8000d2c:	4b36      	ldr	r3, [pc, #216]	; (8000e08 <HAL_I2C_Mem_Read+0x178>)
 8000d2e:	d958      	bls.n	8000de2 <HAL_I2C_Mem_Read+0x152>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000d30:	22ff      	movs	r2, #255	; 0xff
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8000d32:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8000d34:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8000d36:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8000d3a:	4639      	mov	r1, r7
 8000d3c:	4620      	mov	r0, r4
 8000d3e:	f7ff fd6c 	bl	800081a <I2C_TransferConfig>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8000d42:	9600      	str	r6, [sp, #0]
 8000d44:	4643      	mov	r3, r8
 8000d46:	2200      	movs	r2, #0
 8000d48:	2104      	movs	r1, #4
 8000d4a:	4620      	mov	r0, r4
 8000d4c:	f7ff fd7f 	bl	800084e <I2C_WaitOnFlagUntilTimeout>
 8000d50:	2800      	cmp	r0, #0
 8000d52:	d1b5      	bne.n	8000cc0 <HAL_I2C_Mem_Read+0x30>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8000d54:	6822      	ldr	r2, [r4, #0]
 8000d56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000d58:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8000d5a:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8000d5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
      hi2c->XferSize--;
 8000d5e:	8d22      	ldrh	r2, [r4, #40]	; 0x28
      hi2c->pBuffPtr++;
 8000d60:	3301      	adds	r3, #1
 8000d62:	6263      	str	r3, [r4, #36]	; 0x24
      hi2c->XferCount--;
 8000d64:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000d66:	3b01      	subs	r3, #1
 8000d68:	b29b      	uxth	r3, r3
 8000d6a:	8563      	strh	r3, [r4, #42]	; 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000d6c:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
      hi2c->XferSize--;
 8000d6e:	3a01      	subs	r2, #1
 8000d70:	b292      	uxth	r2, r2
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000d72:	b29b      	uxth	r3, r3
      hi2c->XferSize--;
 8000d74:	8522      	strh	r2, [r4, #40]	; 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8000d76:	b1ab      	cbz	r3, 8000da4 <HAL_I2C_Mem_Read+0x114>
 8000d78:	b9a2      	cbnz	r2, 8000da4 <HAL_I2C_Mem_Read+0x114>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8000d7a:	9600      	str	r6, [sp, #0]
 8000d7c:	4643      	mov	r3, r8
 8000d7e:	2180      	movs	r1, #128	; 0x80
 8000d80:	4620      	mov	r0, r4
 8000d82:	f7ff fd64 	bl	800084e <I2C_WaitOnFlagUntilTimeout>
 8000d86:	2800      	cmp	r0, #0
 8000d88:	d19a      	bne.n	8000cc0 <HAL_I2C_Mem_Read+0x30>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8000d8a:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000d8c:	b29b      	uxth	r3, r3
 8000d8e:	2bff      	cmp	r3, #255	; 0xff
 8000d90:	d92f      	bls.n	8000df2 <HAL_I2C_Mem_Read+0x162>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8000d92:	22ff      	movs	r2, #255	; 0xff
 8000d94:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8000d96:	9000      	str	r0, [sp, #0]
 8000d98:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000d9c:	4639      	mov	r1, r7
 8000d9e:	4620      	mov	r0, r4
 8000da0:	f7ff fd3b 	bl	800081a <I2C_TransferConfig>
    while (hi2c->XferCount > 0U);
 8000da4:	8d63      	ldrh	r3, [r4, #42]	; 0x2a
 8000da6:	b29b      	uxth	r3, r3
 8000da8:	2b00      	cmp	r3, #0
 8000daa:	d1ca      	bne.n	8000d42 <HAL_I2C_Mem_Read+0xb2>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8000dac:	4632      	mov	r2, r6
 8000dae:	4641      	mov	r1, r8
 8000db0:	4620      	mov	r0, r4
 8000db2:	f7ff fe3f 	bl	8000a34 <I2C_WaitOnSTOPFlagUntilTimeout>
 8000db6:	2800      	cmp	r0, #0
 8000db8:	d182      	bne.n	8000cc0 <HAL_I2C_Mem_Read+0x30>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8000dba:	6823      	ldr	r3, [r4, #0]
 8000dbc:	2120      	movs	r1, #32
 8000dbe:	61d9      	str	r1, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8000dc0:	685a      	ldr	r2, [r3, #4]
 8000dc2:	f022 72ff 	bic.w	r2, r2, #33423360	; 0x1fe0000
 8000dc6:	f422 328b 	bic.w	r2, r2, #71168	; 0x11600
 8000dca:	f422 72ff 	bic.w	r2, r2, #510	; 0x1fe
 8000dce:	f022 0201 	bic.w	r2, r2, #1
 8000dd2:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8000dd4:	f884 1041 	strb.w	r1, [r4, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000dd8:	f884 0040 	strb.w	r0, [r4, #64]	; 0x40
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8000ddc:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42
    return HAL_OK;
 8000de0:	e76f      	b.n	8000cc2 <HAL_I2C_Mem_Read+0x32>
      hi2c->XferSize = hi2c->XferCount;
 8000de2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8000de4:	9300      	str	r3, [sp, #0]
      hi2c->XferSize = hi2c->XferCount;
 8000de6:	b292      	uxth	r2, r2
 8000de8:	8522      	strh	r2, [r4, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8000dea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000dee:	b2d2      	uxtb	r2, r2
 8000df0:	e7a3      	b.n	8000d3a <HAL_I2C_Mem_Read+0xaa>
          hi2c->XferSize = hi2c->XferCount;
 8000df2:	8d62      	ldrh	r2, [r4, #42]	; 0x2a
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000df4:	9000      	str	r0, [sp, #0]
          hi2c->XferSize = hi2c->XferCount;
 8000df6:	b292      	uxth	r2, r2
 8000df8:	8522      	strh	r2, [r4, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8000dfa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000dfe:	b2d2      	uxtb	r2, r2
 8000e00:	e7cc      	b.n	8000d9c <HAL_I2C_Mem_Read+0x10c>
    return HAL_BUSY;
 8000e02:	2002      	movs	r0, #2
 8000e04:	e75d      	b.n	8000cc2 <HAL_I2C_Mem_Read+0x32>
 8000e06:	bf00      	nop
 8000e08:	80002400 	.word	0x80002400

08000e0c <HAL_I2CEx_ConfigAnalogFilter>:
{
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e0c:	f890 2041 	ldrb.w	r2, [r0, #65]	; 0x41
 8000e10:	b2d2      	uxtb	r2, r2
 8000e12:	2a20      	cmp	r2, #32
{
 8000e14:	b510      	push	{r4, lr}
  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e16:	d11d      	bne.n	8000e54 <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000e18:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000e1c:	2b01      	cmp	r3, #1
 8000e1e:	d019      	beq.n	8000e54 <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000e20:	2324      	movs	r3, #36	; 0x24
 8000e22:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000e26:	6803      	ldr	r3, [r0, #0]
 8000e28:	681c      	ldr	r4, [r3, #0]
 8000e2a:	f024 0401 	bic.w	r4, r4, #1
 8000e2e:	601c      	str	r4, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8000e30:	681c      	ldr	r4, [r3, #0]
 8000e32:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
 8000e36:	601c      	str	r4, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8000e38:	681c      	ldr	r4, [r3, #0]
 8000e3a:	4321      	orrs	r1, r4
 8000e3c:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000e3e:	6819      	ldr	r1, [r3, #0]
 8000e40:	f041 0101 	orr.w	r1, r1, #1
 8000e44:	6019      	str	r1, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000e46:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8000e48:	f880 2041 	strb.w	r2, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000e4c:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8000e50:	4618      	mov	r0, r3
 8000e52:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8000e54:	2002      	movs	r0, #2
  }
}
 8000e56:	bd10      	pop	{r4, pc}

08000e58 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8000e58:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8000e5a:	f890 4041 	ldrb.w	r4, [r0, #65]	; 0x41
 8000e5e:	b2e4      	uxtb	r4, r4
 8000e60:	2c20      	cmp	r4, #32
 8000e62:	d11c      	bne.n	8000e9e <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8000e64:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8000e68:	2b01      	cmp	r3, #1
 8000e6a:	d018      	beq.n	8000e9e <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8000e6c:	2324      	movs	r3, #36	; 0x24
 8000e6e:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8000e72:	6803      	ldr	r3, [r0, #0]
 8000e74:	681a      	ldr	r2, [r3, #0]
 8000e76:	f022 0201 	bic.w	r2, r2, #1
 8000e7a:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8000e7c:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8000e7e:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8000e82:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8000e86:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8000e88:	681a      	ldr	r2, [r3, #0]
 8000e8a:	f042 0201 	orr.w	r2, r2, #1
 8000e8e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8000e90:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 8000e92:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 8000e96:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8000e9a:	4618      	mov	r0, r3
 8000e9c:	bd10      	pop	{r4, pc}
  }
  else
  {
    return HAL_BUSY;
 8000e9e:	2002      	movs	r0, #2
  }
}
 8000ea0:	bd10      	pop	{r4, pc}
	...

08000ea4 <HAL_PWREx_GetVoltageRange>:
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8000ea4:	4b02      	ldr	r3, [pc, #8]	; (8000eb0 <HAL_PWREx_GetVoltageRange+0xc>)
 8000ea6:	6818      	ldr	r0, [r3, #0]
#endif
}
 8000ea8:	f400 60c0 	and.w	r0, r0, #1536	; 0x600
 8000eac:	4770      	bx	lr
 8000eae:	bf00      	nop
 8000eb0:	40007000 	.word	0x40007000

08000eb4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000eb4:	4b17      	ldr	r3, [pc, #92]	; (8000f14 <HAL_PWREx_ControlVoltageScaling+0x60>)
#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000eb6:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000eb8:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ebc:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ec0:	d11c      	bne.n	8000efc <HAL_PWREx_ControlVoltageScaling+0x48>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8000ec2:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8000ec6:	d015      	beq.n	8000ef4 <HAL_PWREx_ControlVoltageScaling+0x40>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ec8:	681a      	ldr	r2, [r3, #0]
 8000eca:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8000ece:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000ed2:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000ed4:	4a10      	ldr	r2, [pc, #64]	; (8000f18 <HAL_PWREx_ControlVoltageScaling+0x64>)
 8000ed6:	6811      	ldr	r1, [r2, #0]
 8000ed8:	2232      	movs	r2, #50	; 0x32
 8000eda:	434a      	muls	r2, r1
 8000edc:	490f      	ldr	r1, [pc, #60]	; (8000f1c <HAL_PWREx_ControlVoltageScaling+0x68>)
 8000ede:	fbb2 f2f1 	udiv	r2, r2, r1
 8000ee2:	4619      	mov	r1, r3
 8000ee4:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ee6:	6958      	ldr	r0, [r3, #20]
 8000ee8:	0540      	lsls	r0, r0, #21
 8000eea:	d500      	bpl.n	8000eee <HAL_PWREx_ControlVoltageScaling+0x3a>
 8000eec:	b922      	cbnz	r2, 8000ef8 <HAL_PWREx_ControlVoltageScaling+0x44>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000eee:	694b      	ldr	r3, [r1, #20]
 8000ef0:	055b      	lsls	r3, r3, #21
 8000ef2:	d40d      	bmi.n	8000f10 <HAL_PWREx_ControlVoltageScaling+0x5c>
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8000ef4:	2000      	movs	r0, #0
 8000ef6:	4770      	bx	lr
        wait_loop_index--;
 8000ef8:	3a01      	subs	r2, #1
 8000efa:	e7f4      	b.n	8000ee6 <HAL_PWREx_ControlVoltageScaling+0x32>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8000efc:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8000f00:	bf1f      	itttt	ne
 8000f02:	681a      	ldrne	r2, [r3, #0]
 8000f04:	f422 62c0 	bicne.w	r2, r2, #1536	; 0x600
 8000f08:	f442 6280 	orrne.w	r2, r2, #1024	; 0x400
 8000f0c:	601a      	strne	r2, [r3, #0]
 8000f0e:	e7f1      	b.n	8000ef4 <HAL_PWREx_ControlVoltageScaling+0x40>
        return HAL_TIMEOUT;
 8000f10:	2003      	movs	r0, #3
}
 8000f12:	4770      	bx	lr
 8000f14:	40007000 	.word	0x40007000
 8000f18:	20000028 	.word	0x20000028
 8000f1c:	000f4240 	.word	0x000f4240

08000f20 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8000f20:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000f22:	4d1e      	ldr	r5, [pc, #120]	; (8000f9c <RCC_SetFlashLatencyFromMSIRange+0x7c>)
 8000f24:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000f26:	00da      	lsls	r2, r3, #3
{
 8000f28:	4604      	mov	r4, r0
  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8000f2a:	d518      	bpl.n	8000f5e <RCC_SetFlashLatencyFromMSIRange+0x3e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8000f2c:	f7ff ffba 	bl	8000ea4 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_ENABLE();
    vos = HAL_PWREx_GetVoltageRange();
    __HAL_RCC_PWR_CLK_DISABLE();
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000f30:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8000f34:	d123      	bne.n	8000f7e <RCC_SetFlashLatencyFromMSIRange+0x5e>
  {
    if(msirange > RCC_MSIRANGE_8)
 8000f36:	2c80      	cmp	r4, #128	; 0x80
 8000f38:	d929      	bls.n	8000f8e <RCC_SetFlashLatencyFromMSIRange+0x6e>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8000f3a:	2ca0      	cmp	r4, #160	; 0xa0
        latency = FLASH_LATENCY_2; /* 2WS */
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8000f3c:	bf8c      	ite	hi
 8000f3e:	2002      	movhi	r0, #2
 8000f40:	2001      	movls	r0, #1
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8000f42:	4a17      	ldr	r2, [pc, #92]	; (8000fa0 <RCC_SetFlashLatencyFromMSIRange+0x80>)
 8000f44:	6813      	ldr	r3, [r2, #0]
 8000f46:	f023 0307 	bic.w	r3, r3, #7
 8000f4a:	4303      	orrs	r3, r0
 8000f4c:	6013      	str	r3, [r2, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8000f4e:	6813      	ldr	r3, [r2, #0]
 8000f50:	f003 0307 	and.w	r3, r3, #7
  {
    return HAL_ERROR;
  }

  return HAL_OK;
}
 8000f54:	1a18      	subs	r0, r3, r0
 8000f56:	bf18      	it	ne
 8000f58:	2001      	movne	r0, #1
 8000f5a:	b003      	add	sp, #12
 8000f5c:	bd30      	pop	{r4, r5, pc}
    __HAL_RCC_PWR_CLK_ENABLE();
 8000f5e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000f60:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f64:	65ab      	str	r3, [r5, #88]	; 0x58
 8000f66:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000f68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f6c:	9301      	str	r3, [sp, #4]
 8000f6e:	9b01      	ldr	r3, [sp, #4]
    vos = HAL_PWREx_GetVoltageRange();
 8000f70:	f7ff ff98 	bl	8000ea4 <HAL_PWREx_GetVoltageRange>
    __HAL_RCC_PWR_CLK_DISABLE();
 8000f74:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8000f76:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000f7a:	65ab      	str	r3, [r5, #88]	; 0x58
 8000f7c:	e7d8      	b.n	8000f30 <RCC_SetFlashLatencyFromMSIRange+0x10>
    if(msirange > RCC_MSIRANGE_8)
 8000f7e:	2c80      	cmp	r4, #128	; 0x80
 8000f80:	d807      	bhi.n	8000f92 <RCC_SetFlashLatencyFromMSIRange+0x72>
      if(msirange == RCC_MSIRANGE_8)
 8000f82:	d008      	beq.n	8000f96 <RCC_SetFlashLatencyFromMSIRange+0x76>
      else if(msirange == RCC_MSIRANGE_7)
 8000f84:	f1a4 0370 	sub.w	r3, r4, #112	; 0x70
 8000f88:	4258      	negs	r0, r3
 8000f8a:	4158      	adcs	r0, r3
 8000f8c:	e7d9      	b.n	8000f42 <RCC_SetFlashLatencyFromMSIRange+0x22>
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8000f8e:	2000      	movs	r0, #0
 8000f90:	e7d7      	b.n	8000f42 <RCC_SetFlashLatencyFromMSIRange+0x22>
      latency = FLASH_LATENCY_3; /* 3WS */
 8000f92:	2003      	movs	r0, #3
 8000f94:	e7d5      	b.n	8000f42 <RCC_SetFlashLatencyFromMSIRange+0x22>
        latency = FLASH_LATENCY_2; /* 2WS */
 8000f96:	2002      	movs	r0, #2
 8000f98:	e7d3      	b.n	8000f42 <RCC_SetFlashLatencyFromMSIRange+0x22>
 8000f9a:	bf00      	nop
 8000f9c:	40021000 	.word	0x40021000
 8000fa0:	40022000 	.word	0x40022000

08000fa4 <HAL_RCC_GetSysClockFreq>:
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000fa4:	4b25      	ldr	r3, [pc, #148]	; (800103c <HAL_RCC_GetSysClockFreq+0x98>)
 8000fa6:	689a      	ldr	r2, [r3, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000fa8:	68d9      	ldr	r1, [r3, #12]
  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000faa:	f012 020c 	ands.w	r2, r2, #12
 8000fae:	d005      	beq.n	8000fbc <HAL_RCC_GetSysClockFreq+0x18>
 8000fb0:	2a0c      	cmp	r2, #12
 8000fb2:	d115      	bne.n	8000fe0 <HAL_RCC_GetSysClockFreq+0x3c>
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000fb4:	f001 0103 	and.w	r1, r1, #3
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8000fb8:	2901      	cmp	r1, #1
 8000fba:	d118      	bne.n	8000fee <HAL_RCC_GetSysClockFreq+0x4a>
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8000fbc:	6819      	ldr	r1, [r3, #0]
    msirange = MSIRangeTable[msirange];
 8000fbe:	4820      	ldr	r0, [pc, #128]	; (8001040 <HAL_RCC_GetSysClockFreq+0x9c>)
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8000fc0:	0709      	lsls	r1, r1, #28
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000fc2:	bf55      	itete	pl
 8000fc4:	f8d3 1094 	ldrpl.w	r1, [r3, #148]	; 0x94
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000fc8:	6819      	ldrmi	r1, [r3, #0]
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8000fca:	f3c1 2103 	ubfxpl	r1, r1, #8, #4
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8000fce:	f3c1 1103 	ubfxmi	r1, r1, #4, #4
    msirange = MSIRangeTable[msirange];
 8000fd2:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000fd6:	b382      	cbz	r2, 800103a <HAL_RCC_GetSysClockFreq+0x96>
  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8000fd8:	2a0c      	cmp	r2, #12
 8000fda:	d009      	beq.n	8000ff0 <HAL_RCC_GetSysClockFreq+0x4c>
 8000fdc:	2000      	movs	r0, #0
  return sysclockfreq;
 8000fde:	4770      	bx	lr
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8000fe0:	2a04      	cmp	r2, #4
 8000fe2:	d029      	beq.n	8001038 <HAL_RCC_GetSysClockFreq+0x94>
 8000fe4:	2a08      	cmp	r2, #8
 8000fe6:	4817      	ldr	r0, [pc, #92]	; (8001044 <HAL_RCC_GetSysClockFreq+0xa0>)
 8000fe8:	bf18      	it	ne
 8000fea:	2000      	movne	r0, #0
 8000fec:	4770      	bx	lr
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8000fee:	2000      	movs	r0, #0
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8000ff0:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000ff2:	68da      	ldr	r2, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8000ff4:	f001 0103 	and.w	r1, r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000ff8:	f3c2 1202 	ubfx	r2, r2, #4, #3
    switch (pllsource)
 8000ffc:	2902      	cmp	r1, #2
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8000ffe:	f102 0201 	add.w	r2, r2, #1
    switch (pllsource)
 8001002:	d005      	beq.n	8001010 <HAL_RCC_GetSysClockFreq+0x6c>
 8001004:	2903      	cmp	r1, #3
 8001006:	d012      	beq.n	800102e <HAL_RCC_GetSysClockFreq+0x8a>
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001008:	68d9      	ldr	r1, [r3, #12]
 800100a:	f3c1 2106 	ubfx	r1, r1, #8, #7
 800100e:	e003      	b.n	8001018 <HAL_RCC_GetSysClockFreq+0x74>
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001010:	68d9      	ldr	r1, [r3, #12]
 8001012:	480d      	ldr	r0, [pc, #52]	; (8001048 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001014:	f3c1 2106 	ubfx	r1, r1, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001018:	68db      	ldr	r3, [r3, #12]
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800101a:	fbb0 f0f2 	udiv	r0, r0, r2
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800101e:	f3c3 6341 	ubfx	r3, r3, #25, #2
 8001022:	3301      	adds	r3, #1
      pllvco = (msirange / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001024:	4348      	muls	r0, r1
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001026:	005b      	lsls	r3, r3, #1
    sysclockfreq = pllvco/pllr;
 8001028:	fbb0 f0f3 	udiv	r0, r0, r3
 800102c:	4770      	bx	lr
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800102e:	68d9      	ldr	r1, [r3, #12]
 8001030:	4804      	ldr	r0, [pc, #16]	; (8001044 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001032:	f3c1 2106 	ubfx	r1, r1, #8, #7
 8001036:	e7ef      	b.n	8001018 <HAL_RCC_GetSysClockFreq+0x74>
    sysclockfreq = HSI_VALUE;
 8001038:	4803      	ldr	r0, [pc, #12]	; (8001048 <HAL_RCC_GetSysClockFreq+0xa4>)
}
 800103a:	4770      	bx	lr
 800103c:	40021000 	.word	0x40021000
 8001040:	08005284 	.word	0x08005284
 8001044:	007a1200 	.word	0x007a1200
 8001048:	00f42400 	.word	0x00f42400

0800104c <HAL_RCC_OscConfig>:
{
 800104c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  if(RCC_OscInitStruct == NULL)
 8001050:	4605      	mov	r5, r0
 8001052:	b918      	cbnz	r0, 800105c <HAL_RCC_OscConfig+0x10>
    return HAL_ERROR;
 8001054:	2001      	movs	r0, #1
}
 8001056:	b003      	add	sp, #12
 8001058:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800105c:	4ca5      	ldr	r4, [pc, #660]	; (80012f4 <HAL_RCC_OscConfig+0x2a8>)
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800105e:	6803      	ldr	r3, [r0, #0]
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001060:	68a6      	ldr	r6, [r4, #8]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001062:	68e7      	ldr	r7, [r4, #12]
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001064:	06db      	lsls	r3, r3, #27
  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001066:	f006 060c 	and.w	r6, r6, #12
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800106a:	f007 0703 	and.w	r7, r7, #3
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800106e:	d53c      	bpl.n	80010ea <HAL_RCC_OscConfig+0x9e>
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8001070:	b11e      	cbz	r6, 800107a <HAL_RCC_OscConfig+0x2e>
 8001072:	2e0c      	cmp	r6, #12
 8001074:	d163      	bne.n	800113e <HAL_RCC_OscConfig+0xf2>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8001076:	2f01      	cmp	r7, #1
 8001078:	d161      	bne.n	800113e <HAL_RCC_OscConfig+0xf2>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800107a:	6823      	ldr	r3, [r4, #0]
 800107c:	0798      	lsls	r0, r3, #30
 800107e:	d502      	bpl.n	8001086 <HAL_RCC_OscConfig+0x3a>
 8001080:	69ab      	ldr	r3, [r5, #24]
 8001082:	2b00      	cmp	r3, #0
 8001084:	d0e6      	beq.n	8001054 <HAL_RCC_OscConfig+0x8>
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8001086:	6823      	ldr	r3, [r4, #0]
 8001088:	6a28      	ldr	r0, [r5, #32]
 800108a:	0719      	lsls	r1, r3, #28
 800108c:	bf56      	itet	pl
 800108e:	f8d4 3094 	ldrpl.w	r3, [r4, #148]	; 0x94
 8001092:	6823      	ldrmi	r3, [r4, #0]
 8001094:	091b      	lsrpl	r3, r3, #4
 8001096:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800109a:	4283      	cmp	r3, r0
 800109c:	d23a      	bcs.n	8001114 <HAL_RCC_OscConfig+0xc8>
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800109e:	f7ff ff3f 	bl	8000f20 <RCC_SetFlashLatencyFromMSIRange>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	d1d6      	bne.n	8001054 <HAL_RCC_OscConfig+0x8>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80010a6:	6823      	ldr	r3, [r4, #0]
 80010a8:	f043 0308 	orr.w	r3, r3, #8
 80010ac:	6023      	str	r3, [r4, #0]
 80010ae:	6823      	ldr	r3, [r4, #0]
 80010b0:	6a2a      	ldr	r2, [r5, #32]
 80010b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80010b6:	4313      	orrs	r3, r2
 80010b8:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80010ba:	6863      	ldr	r3, [r4, #4]
 80010bc:	69ea      	ldr	r2, [r5, #28]
 80010be:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80010c2:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80010c6:	6063      	str	r3, [r4, #4]
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80010c8:	f7ff ff6c 	bl	8000fa4 <HAL_RCC_GetSysClockFreq>
 80010cc:	68a3      	ldr	r3, [r4, #8]
 80010ce:	4a8a      	ldr	r2, [pc, #552]	; (80012f8 <HAL_RCC_OscConfig+0x2ac>)
 80010d0:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80010d4:	5cd3      	ldrb	r3, [r2, r3]
 80010d6:	f003 031f 	and.w	r3, r3, #31
 80010da:	40d8      	lsrs	r0, r3
 80010dc:	4b87      	ldr	r3, [pc, #540]	; (80012fc <HAL_RCC_OscConfig+0x2b0>)
 80010de:	6018      	str	r0, [r3, #0]
        status = HAL_InitTick (TICK_INT_PRIORITY);
 80010e0:	2000      	movs	r0, #0
 80010e2:	f7ff fa01 	bl	80004e8 <HAL_InitTick>
        if(status != HAL_OK)
 80010e6:	2800      	cmp	r0, #0
 80010e8:	d1b5      	bne.n	8001056 <HAL_RCC_OscConfig+0xa>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010ea:	682b      	ldr	r3, [r5, #0]
 80010ec:	07d8      	lsls	r0, r3, #31
 80010ee:	d45d      	bmi.n	80011ac <HAL_RCC_OscConfig+0x160>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010f0:	682b      	ldr	r3, [r5, #0]
 80010f2:	0799      	lsls	r1, r3, #30
 80010f4:	f100 809c 	bmi.w	8001230 <HAL_RCC_OscConfig+0x1e4>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80010f8:	682b      	ldr	r3, [r5, #0]
 80010fa:	0718      	lsls	r0, r3, #28
 80010fc:	f100 80d0 	bmi.w	80012a0 <HAL_RCC_OscConfig+0x254>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001100:	682b      	ldr	r3, [r5, #0]
 8001102:	0759      	lsls	r1, r3, #29
 8001104:	f100 80fc 	bmi.w	8001300 <HAL_RCC_OscConfig+0x2b4>
  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001108:	6aab      	ldr	r3, [r5, #40]	; 0x28
 800110a:	2b00      	cmp	r3, #0
 800110c:	f040 8165 	bne.w	80013da <HAL_RCC_OscConfig+0x38e>
  return HAL_OK;
 8001110:	2000      	movs	r0, #0
 8001112:	e7a0      	b.n	8001056 <HAL_RCC_OscConfig+0xa>
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001114:	6823      	ldr	r3, [r4, #0]
 8001116:	f043 0308 	orr.w	r3, r3, #8
 800111a:	6023      	str	r3, [r4, #0]
 800111c:	6823      	ldr	r3, [r4, #0]
 800111e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001122:	4303      	orrs	r3, r0
 8001124:	6023      	str	r3, [r4, #0]
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001126:	6863      	ldr	r3, [r4, #4]
 8001128:	69ea      	ldr	r2, [r5, #28]
 800112a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800112e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001132:	6063      	str	r3, [r4, #4]
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001134:	f7ff fef4 	bl	8000f20 <RCC_SetFlashLatencyFromMSIRange>
 8001138:	2800      	cmp	r0, #0
 800113a:	d0c5      	beq.n	80010c8 <HAL_RCC_OscConfig+0x7c>
 800113c:	e78a      	b.n	8001054 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800113e:	69ab      	ldr	r3, [r5, #24]
 8001140:	b31b      	cbz	r3, 800118a <HAL_RCC_OscConfig+0x13e>
        __HAL_RCC_MSI_ENABLE();
 8001142:	6823      	ldr	r3, [r4, #0]
 8001144:	f043 0301 	orr.w	r3, r3, #1
 8001148:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 800114a:	f7ff fa03 	bl	8000554 <HAL_GetTick>
 800114e:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001150:	6823      	ldr	r3, [r4, #0]
 8001152:	079a      	lsls	r2, r3, #30
 8001154:	d511      	bpl.n	800117a <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001156:	6823      	ldr	r3, [r4, #0]
 8001158:	f043 0308 	orr.w	r3, r3, #8
 800115c:	6023      	str	r3, [r4, #0]
 800115e:	6823      	ldr	r3, [r4, #0]
 8001160:	6a2a      	ldr	r2, [r5, #32]
 8001162:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001166:	4313      	orrs	r3, r2
 8001168:	6023      	str	r3, [r4, #0]
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800116a:	6863      	ldr	r3, [r4, #4]
 800116c:	69ea      	ldr	r2, [r5, #28]
 800116e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8001172:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001176:	6063      	str	r3, [r4, #4]
 8001178:	e7b7      	b.n	80010ea <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800117a:	f7ff f9eb 	bl	8000554 <HAL_GetTick>
 800117e:	eba0 0008 	sub.w	r0, r0, r8
 8001182:	2802      	cmp	r0, #2
 8001184:	d9e4      	bls.n	8001150 <HAL_RCC_OscConfig+0x104>
            return HAL_TIMEOUT;
 8001186:	2003      	movs	r0, #3
 8001188:	e765      	b.n	8001056 <HAL_RCC_OscConfig+0xa>
        __HAL_RCC_MSI_DISABLE();
 800118a:	6823      	ldr	r3, [r4, #0]
 800118c:	f023 0301 	bic.w	r3, r3, #1
 8001190:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001192:	f7ff f9df 	bl	8000554 <HAL_GetTick>
 8001196:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8001198:	6823      	ldr	r3, [r4, #0]
 800119a:	079b      	lsls	r3, r3, #30
 800119c:	d5a5      	bpl.n	80010ea <HAL_RCC_OscConfig+0x9e>
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800119e:	f7ff f9d9 	bl	8000554 <HAL_GetTick>
 80011a2:	eba0 0008 	sub.w	r0, r0, r8
 80011a6:	2802      	cmp	r0, #2
 80011a8:	d9f6      	bls.n	8001198 <HAL_RCC_OscConfig+0x14c>
 80011aa:	e7ec      	b.n	8001186 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80011ac:	2e08      	cmp	r6, #8
 80011ae:	d003      	beq.n	80011b8 <HAL_RCC_OscConfig+0x16c>
 80011b0:	2e0c      	cmp	r6, #12
 80011b2:	d108      	bne.n	80011c6 <HAL_RCC_OscConfig+0x17a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSE)))
 80011b4:	2f03      	cmp	r7, #3
 80011b6:	d106      	bne.n	80011c6 <HAL_RCC_OscConfig+0x17a>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011b8:	6823      	ldr	r3, [r4, #0]
 80011ba:	039a      	lsls	r2, r3, #14
 80011bc:	d598      	bpl.n	80010f0 <HAL_RCC_OscConfig+0xa4>
 80011be:	686b      	ldr	r3, [r5, #4]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d195      	bne.n	80010f0 <HAL_RCC_OscConfig+0xa4>
 80011c4:	e746      	b.n	8001054 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011c6:	686b      	ldr	r3, [r5, #4]
 80011c8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80011cc:	d110      	bne.n	80011f0 <HAL_RCC_OscConfig+0x1a4>
 80011ce:	6823      	ldr	r3, [r4, #0]
 80011d0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011d4:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80011d6:	f7ff f9bd 	bl	8000554 <HAL_GetTick>
 80011da:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011dc:	6823      	ldr	r3, [r4, #0]
 80011de:	039b      	lsls	r3, r3, #14
 80011e0:	d486      	bmi.n	80010f0 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011e2:	f7ff f9b7 	bl	8000554 <HAL_GetTick>
 80011e6:	eba0 0008 	sub.w	r0, r0, r8
 80011ea:	2864      	cmp	r0, #100	; 0x64
 80011ec:	d9f6      	bls.n	80011dc <HAL_RCC_OscConfig+0x190>
 80011ee:	e7ca      	b.n	8001186 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80011f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80011f4:	d104      	bne.n	8001200 <HAL_RCC_OscConfig+0x1b4>
 80011f6:	6823      	ldr	r3, [r4, #0]
 80011f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80011fc:	6023      	str	r3, [r4, #0]
 80011fe:	e7e6      	b.n	80011ce <HAL_RCC_OscConfig+0x182>
 8001200:	6822      	ldr	r2, [r4, #0]
 8001202:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001206:	6022      	str	r2, [r4, #0]
 8001208:	6822      	ldr	r2, [r4, #0]
 800120a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800120e:	6022      	str	r2, [r4, #0]
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001210:	2b00      	cmp	r3, #0
 8001212:	d1e0      	bne.n	80011d6 <HAL_RCC_OscConfig+0x18a>
        tickstart = HAL_GetTick();
 8001214:	f7ff f99e 	bl	8000554 <HAL_GetTick>
 8001218:	4680      	mov	r8, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800121a:	6823      	ldr	r3, [r4, #0]
 800121c:	0398      	lsls	r0, r3, #14
 800121e:	f57f af67 	bpl.w	80010f0 <HAL_RCC_OscConfig+0xa4>
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001222:	f7ff f997 	bl	8000554 <HAL_GetTick>
 8001226:	eba0 0008 	sub.w	r0, r0, r8
 800122a:	2864      	cmp	r0, #100	; 0x64
 800122c:	d9f5      	bls.n	800121a <HAL_RCC_OscConfig+0x1ce>
 800122e:	e7aa      	b.n	8001186 <HAL_RCC_OscConfig+0x13a>
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8001230:	2e04      	cmp	r6, #4
 8001232:	d003      	beq.n	800123c <HAL_RCC_OscConfig+0x1f0>
 8001234:	2e0c      	cmp	r6, #12
 8001236:	d110      	bne.n	800125a <HAL_RCC_OscConfig+0x20e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_HSI)))
 8001238:	2f02      	cmp	r7, #2
 800123a:	d10e      	bne.n	800125a <HAL_RCC_OscConfig+0x20e>
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800123c:	6823      	ldr	r3, [r4, #0]
 800123e:	0559      	lsls	r1, r3, #21
 8001240:	d503      	bpl.n	800124a <HAL_RCC_OscConfig+0x1fe>
 8001242:	68eb      	ldr	r3, [r5, #12]
 8001244:	2b00      	cmp	r3, #0
 8001246:	f43f af05 	beq.w	8001054 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800124a:	6863      	ldr	r3, [r4, #4]
 800124c:	692a      	ldr	r2, [r5, #16]
 800124e:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 8001252:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8001256:	6063      	str	r3, [r4, #4]
 8001258:	e74e      	b.n	80010f8 <HAL_RCC_OscConfig+0xac>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800125a:	68eb      	ldr	r3, [r5, #12]
 800125c:	b17b      	cbz	r3, 800127e <HAL_RCC_OscConfig+0x232>
        __HAL_RCC_HSI_ENABLE();
 800125e:	6823      	ldr	r3, [r4, #0]
 8001260:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001264:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001266:	f7ff f975 	bl	8000554 <HAL_GetTick>
 800126a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800126c:	6823      	ldr	r3, [r4, #0]
 800126e:	055a      	lsls	r2, r3, #21
 8001270:	d4eb      	bmi.n	800124a <HAL_RCC_OscConfig+0x1fe>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001272:	f7ff f96f 	bl	8000554 <HAL_GetTick>
 8001276:	1bc0      	subs	r0, r0, r7
 8001278:	2802      	cmp	r0, #2
 800127a:	d9f7      	bls.n	800126c <HAL_RCC_OscConfig+0x220>
 800127c:	e783      	b.n	8001186 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_DISABLE();
 800127e:	6823      	ldr	r3, [r4, #0]
 8001280:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001284:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8001286:	f7ff f965 	bl	8000554 <HAL_GetTick>
 800128a:	4607      	mov	r7, r0
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800128c:	6823      	ldr	r3, [r4, #0]
 800128e:	055b      	lsls	r3, r3, #21
 8001290:	f57f af32 	bpl.w	80010f8 <HAL_RCC_OscConfig+0xac>
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001294:	f7ff f95e 	bl	8000554 <HAL_GetTick>
 8001298:	1bc0      	subs	r0, r0, r7
 800129a:	2802      	cmp	r0, #2
 800129c:	d9f6      	bls.n	800128c <HAL_RCC_OscConfig+0x240>
 800129e:	e772      	b.n	8001186 <HAL_RCC_OscConfig+0x13a>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012a0:	696b      	ldr	r3, [r5, #20]
 80012a2:	b19b      	cbz	r3, 80012cc <HAL_RCC_OscConfig+0x280>
      __HAL_RCC_LSI_ENABLE();
 80012a4:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80012a8:	f043 0301 	orr.w	r3, r3, #1
 80012ac:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 80012b0:	f7ff f950 	bl	8000554 <HAL_GetTick>
 80012b4:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80012b6:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80012ba:	079a      	lsls	r2, r3, #30
 80012bc:	f53f af20 	bmi.w	8001100 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012c0:	f7ff f948 	bl	8000554 <HAL_GetTick>
 80012c4:	1bc0      	subs	r0, r0, r7
 80012c6:	2802      	cmp	r0, #2
 80012c8:	d9f5      	bls.n	80012b6 <HAL_RCC_OscConfig+0x26a>
 80012ca:	e75c      	b.n	8001186 <HAL_RCC_OscConfig+0x13a>
      __HAL_RCC_LSI_DISABLE();
 80012cc:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80012d0:	f023 0301 	bic.w	r3, r3, #1
 80012d4:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
      tickstart = HAL_GetTick();
 80012d8:	f7ff f93c 	bl	8000554 <HAL_GetTick>
 80012dc:	4607      	mov	r7, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80012de:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 80012e2:	079b      	lsls	r3, r3, #30
 80012e4:	f57f af0c 	bpl.w	8001100 <HAL_RCC_OscConfig+0xb4>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012e8:	f7ff f934 	bl	8000554 <HAL_GetTick>
 80012ec:	1bc0      	subs	r0, r0, r7
 80012ee:	2802      	cmp	r0, #2
 80012f0:	d9f5      	bls.n	80012de <HAL_RCC_OscConfig+0x292>
 80012f2:	e748      	b.n	8001186 <HAL_RCC_OscConfig+0x13a>
 80012f4:	40021000 	.word	0x40021000
 80012f8:	0800526c 	.word	0x0800526c
 80012fc:	20000028 	.word	0x20000028
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8001300:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001302:	00d8      	lsls	r0, r3, #3
 8001304:	d429      	bmi.n	800135a <HAL_RCC_OscConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001306:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001308:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800130c:	65a3      	str	r3, [r4, #88]	; 0x58
 800130e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001310:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001314:	9301      	str	r3, [sp, #4]
 8001316:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001318:	f04f 0801 	mov.w	r8, #1
    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800131c:	4f5d      	ldr	r7, [pc, #372]	; (8001494 <HAL_RCC_OscConfig+0x448>)
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	05d9      	lsls	r1, r3, #23
 8001322:	d51d      	bpl.n	8001360 <HAL_RCC_OscConfig+0x314>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001324:	68ab      	ldr	r3, [r5, #8]
 8001326:	2b01      	cmp	r3, #1
 8001328:	d12b      	bne.n	8001382 <HAL_RCC_OscConfig+0x336>
 800132a:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800132e:	f043 0301 	orr.w	r3, r3, #1
 8001332:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
      tickstart = HAL_GetTick();
 8001336:	f7ff f90d 	bl	8000554 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800133a:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800133e:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001340:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 8001344:	079b      	lsls	r3, r3, #30
 8001346:	d542      	bpl.n	80013ce <HAL_RCC_OscConfig+0x382>
    if(pwrclkchanged == SET)
 8001348:	f1b8 0f00 	cmp.w	r8, #0
 800134c:	f43f aedc 	beq.w	8001108 <HAL_RCC_OscConfig+0xbc>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001350:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8001352:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001356:	65a3      	str	r3, [r4, #88]	; 0x58
 8001358:	e6d6      	b.n	8001108 <HAL_RCC_OscConfig+0xbc>
    FlagStatus       pwrclkchanged = RESET;
 800135a:	f04f 0800 	mov.w	r8, #0
 800135e:	e7dd      	b.n	800131c <HAL_RCC_OscConfig+0x2d0>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001360:	683b      	ldr	r3, [r7, #0]
 8001362:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001366:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 8001368:	f7ff f8f4 	bl	8000554 <HAL_GetTick>
 800136c:	4681      	mov	r9, r0
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800136e:	683b      	ldr	r3, [r7, #0]
 8001370:	05da      	lsls	r2, r3, #23
 8001372:	d4d7      	bmi.n	8001324 <HAL_RCC_OscConfig+0x2d8>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001374:	f7ff f8ee 	bl	8000554 <HAL_GetTick>
 8001378:	eba0 0009 	sub.w	r0, r0, r9
 800137c:	2802      	cmp	r0, #2
 800137e:	d9f6      	bls.n	800136e <HAL_RCC_OscConfig+0x322>
 8001380:	e701      	b.n	8001186 <HAL_RCC_OscConfig+0x13a>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001382:	2b05      	cmp	r3, #5
 8001384:	d106      	bne.n	8001394 <HAL_RCC_OscConfig+0x348>
 8001386:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 800138a:	f043 0304 	orr.w	r3, r3, #4
 800138e:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
 8001392:	e7ca      	b.n	800132a <HAL_RCC_OscConfig+0x2de>
 8001394:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 8001398:	f022 0201 	bic.w	r2, r2, #1
 800139c:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 80013a0:	f8d4 2090 	ldr.w	r2, [r4, #144]	; 0x90
 80013a4:	f022 0204 	bic.w	r2, r2, #4
 80013a8:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d1c2      	bne.n	8001336 <HAL_RCC_OscConfig+0x2ea>
      tickstart = HAL_GetTick();
 80013b0:	f7ff f8d0 	bl	8000554 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013b4:	f241 3988 	movw	r9, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80013b8:	4607      	mov	r7, r0
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80013ba:	f8d4 3090 	ldr.w	r3, [r4, #144]	; 0x90
 80013be:	0798      	lsls	r0, r3, #30
 80013c0:	d5c2      	bpl.n	8001348 <HAL_RCC_OscConfig+0x2fc>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013c2:	f7ff f8c7 	bl	8000554 <HAL_GetTick>
 80013c6:	1bc0      	subs	r0, r0, r7
 80013c8:	4548      	cmp	r0, r9
 80013ca:	d9f6      	bls.n	80013ba <HAL_RCC_OscConfig+0x36e>
 80013cc:	e6db      	b.n	8001186 <HAL_RCC_OscConfig+0x13a>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80013ce:	f7ff f8c1 	bl	8000554 <HAL_GetTick>
 80013d2:	1bc0      	subs	r0, r0, r7
 80013d4:	4548      	cmp	r0, r9
 80013d6:	d9b3      	bls.n	8001340 <HAL_RCC_OscConfig+0x2f4>
 80013d8:	e6d5      	b.n	8001186 <HAL_RCC_OscConfig+0x13a>
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 80013da:	2e0c      	cmp	r6, #12
 80013dc:	f43f ae3a 	beq.w	8001054 <HAL_RCC_OscConfig+0x8>
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80013e0:	2b02      	cmp	r3, #2
        __HAL_RCC_PLL_DISABLE();
 80013e2:	6823      	ldr	r3, [r4, #0]
 80013e4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80013e8:	6023      	str	r3, [r4, #0]
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80013ea:	d137      	bne.n	800145c <HAL_RCC_OscConfig+0x410>
        tickstart = HAL_GetTick();
 80013ec:	f7ff f8b2 	bl	8000554 <HAL_GetTick>
 80013f0:	4606      	mov	r6, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80013f2:	6823      	ldr	r3, [r4, #0]
 80013f4:	0199      	lsls	r1, r3, #6
 80013f6:	d42b      	bmi.n	8001450 <HAL_RCC_OscConfig+0x404>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80013f8:	6b6a      	ldr	r2, [r5, #52]	; 0x34
 80013fa:	6aeb      	ldr	r3, [r5, #44]	; 0x2c
 80013fc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001400:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 8001402:	3a01      	subs	r2, #1
 8001404:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 8001408:	6baa      	ldr	r2, [r5, #56]	; 0x38
 800140a:	0912      	lsrs	r2, r2, #4
 800140c:	ea43 4342 	orr.w	r3, r3, r2, lsl #17
 8001410:	6bea      	ldr	r2, [r5, #60]	; 0x3c
 8001412:	0852      	lsrs	r2, r2, #1
 8001414:	3a01      	subs	r2, #1
 8001416:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 800141a:	6c2a      	ldr	r2, [r5, #64]	; 0x40
 800141c:	0852      	lsrs	r2, r2, #1
 800141e:	3a01      	subs	r2, #1
 8001420:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 8001424:	60e3      	str	r3, [r4, #12]
        __HAL_RCC_PLL_ENABLE();
 8001426:	6823      	ldr	r3, [r4, #0]
 8001428:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800142c:	6023      	str	r3, [r4, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800142e:	68e3      	ldr	r3, [r4, #12]
 8001430:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001434:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8001436:	f7ff f88d 	bl	8000554 <HAL_GetTick>
 800143a:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800143c:	6823      	ldr	r3, [r4, #0]
 800143e:	019a      	lsls	r2, r3, #6
 8001440:	f53f ae66 	bmi.w	8001110 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001444:	f7ff f886 	bl	8000554 <HAL_GetTick>
 8001448:	1b40      	subs	r0, r0, r5
 800144a:	2802      	cmp	r0, #2
 800144c:	d9f6      	bls.n	800143c <HAL_RCC_OscConfig+0x3f0>
 800144e:	e69a      	b.n	8001186 <HAL_RCC_OscConfig+0x13a>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001450:	f7ff f880 	bl	8000554 <HAL_GetTick>
 8001454:	1b80      	subs	r0, r0, r6
 8001456:	2802      	cmp	r0, #2
 8001458:	d9cb      	bls.n	80013f2 <HAL_RCC_OscConfig+0x3a6>
 800145a:	e694      	b.n	8001186 <HAL_RCC_OscConfig+0x13a>
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800145c:	6823      	ldr	r3, [r4, #0]
 800145e:	f013 5f20 	tst.w	r3, #671088640	; 0x28000000
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001462:	bf02      	ittt	eq
 8001464:	68e3      	ldreq	r3, [r4, #12]
 8001466:	f023 0303 	biceq.w	r3, r3, #3
 800146a:	60e3      	streq	r3, [r4, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800146c:	68e3      	ldr	r3, [r4, #12]
 800146e:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001472:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001476:	60e3      	str	r3, [r4, #12]
        tickstart = HAL_GetTick();
 8001478:	f7ff f86c 	bl	8000554 <HAL_GetTick>
 800147c:	4605      	mov	r5, r0
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800147e:	6823      	ldr	r3, [r4, #0]
 8001480:	019b      	lsls	r3, r3, #6
 8001482:	f57f ae45 	bpl.w	8001110 <HAL_RCC_OscConfig+0xc4>
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001486:	f7ff f865 	bl	8000554 <HAL_GetTick>
 800148a:	1b40      	subs	r0, r0, r5
 800148c:	2802      	cmp	r0, #2
 800148e:	d9f6      	bls.n	800147e <HAL_RCC_OscConfig+0x432>
 8001490:	e679      	b.n	8001186 <HAL_RCC_OscConfig+0x13a>
 8001492:	bf00      	nop
 8001494:	40007000 	.word	0x40007000

08001498 <HAL_RCC_ClockConfig>:
{
 8001498:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800149c:	460e      	mov	r6, r1
  if(RCC_ClkInitStruct == NULL)
 800149e:	4604      	mov	r4, r0
 80014a0:	b910      	cbnz	r0, 80014a8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 80014a2:	2001      	movs	r0, #1
 80014a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80014a8:	4a40      	ldr	r2, [pc, #256]	; (80015ac <HAL_RCC_ClockConfig+0x114>)
 80014aa:	6813      	ldr	r3, [r2, #0]
 80014ac:	f003 0307 	and.w	r3, r3, #7
 80014b0:	428b      	cmp	r3, r1
 80014b2:	d329      	bcc.n	8001508 <HAL_RCC_ClockConfig+0x70>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80014b4:	6823      	ldr	r3, [r4, #0]
 80014b6:	07d9      	lsls	r1, r3, #31
 80014b8:	d431      	bmi.n	800151e <HAL_RCC_ClockConfig+0x86>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80014ba:	6821      	ldr	r1, [r4, #0]
 80014bc:	078a      	lsls	r2, r1, #30
 80014be:	d45b      	bmi.n	8001578 <HAL_RCC_ClockConfig+0xe0>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80014c0:	4a3a      	ldr	r2, [pc, #232]	; (80015ac <HAL_RCC_ClockConfig+0x114>)
 80014c2:	6813      	ldr	r3, [r2, #0]
 80014c4:	f003 0307 	and.w	r3, r3, #7
 80014c8:	429e      	cmp	r6, r3
 80014ca:	d35d      	bcc.n	8001588 <HAL_RCC_ClockConfig+0xf0>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80014cc:	f011 0f04 	tst.w	r1, #4
 80014d0:	4d37      	ldr	r5, [pc, #220]	; (80015b0 <HAL_RCC_ClockConfig+0x118>)
 80014d2:	d164      	bne.n	800159e <HAL_RCC_ClockConfig+0x106>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80014d4:	070b      	lsls	r3, r1, #28
 80014d6:	d506      	bpl.n	80014e6 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80014d8:	68ab      	ldr	r3, [r5, #8]
 80014da:	6922      	ldr	r2, [r4, #16]
 80014dc:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80014e0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80014e4:	60ab      	str	r3, [r5, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80014e6:	f7ff fd5d 	bl	8000fa4 <HAL_RCC_GetSysClockFreq>
 80014ea:	68ab      	ldr	r3, [r5, #8]
 80014ec:	4a31      	ldr	r2, [pc, #196]	; (80015b4 <HAL_RCC_ClockConfig+0x11c>)
 80014ee:	f3c3 1303 	ubfx	r3, r3, #4, #4
}
 80014f2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80014f6:	5cd3      	ldrb	r3, [r2, r3]
 80014f8:	f003 031f 	and.w	r3, r3, #31
 80014fc:	40d8      	lsrs	r0, r3
 80014fe:	4b2e      	ldr	r3, [pc, #184]	; (80015b8 <HAL_RCC_ClockConfig+0x120>)
 8001500:	6018      	str	r0, [r3, #0]
  status = HAL_InitTick (TICK_INT_PRIORITY);
 8001502:	2000      	movs	r0, #0
 8001504:	f7fe bff0 	b.w	80004e8 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001508:	6813      	ldr	r3, [r2, #0]
 800150a:	f023 0307 	bic.w	r3, r3, #7
 800150e:	430b      	orrs	r3, r1
 8001510:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001512:	6813      	ldr	r3, [r2, #0]
 8001514:	f003 0307 	and.w	r3, r3, #7
 8001518:	4299      	cmp	r1, r3
 800151a:	d1c2      	bne.n	80014a2 <HAL_RCC_ClockConfig+0xa>
 800151c:	e7ca      	b.n	80014b4 <HAL_RCC_ClockConfig+0x1c>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800151e:	6862      	ldr	r2, [r4, #4]
 8001520:	4d23      	ldr	r5, [pc, #140]	; (80015b0 <HAL_RCC_ClockConfig+0x118>)
 8001522:	2a03      	cmp	r2, #3
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001524:	682b      	ldr	r3, [r5, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001526:	d11b      	bne.n	8001560 <HAL_RCC_ClockConfig+0xc8>
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001528:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800152c:	d0b9      	beq.n	80014a2 <HAL_RCC_ClockConfig+0xa>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800152e:	68ab      	ldr	r3, [r5, #8]
 8001530:	f023 0303 	bic.w	r3, r3, #3
 8001534:	4313      	orrs	r3, r2
 8001536:	60ab      	str	r3, [r5, #8]
    tickstart = HAL_GetTick();
 8001538:	f7ff f80c 	bl	8000554 <HAL_GetTick>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800153c:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8001540:	4607      	mov	r7, r0
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001542:	68ab      	ldr	r3, [r5, #8]
 8001544:	6862      	ldr	r2, [r4, #4]
 8001546:	f003 030c 	and.w	r3, r3, #12
 800154a:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 800154e:	d0b4      	beq.n	80014ba <HAL_RCC_ClockConfig+0x22>
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001550:	f7ff f800 	bl	8000554 <HAL_GetTick>
 8001554:	1bc0      	subs	r0, r0, r7
 8001556:	4540      	cmp	r0, r8
 8001558:	d9f3      	bls.n	8001542 <HAL_RCC_ClockConfig+0xaa>
        return HAL_TIMEOUT;
 800155a:	2003      	movs	r0, #3
}
 800155c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001560:	2a02      	cmp	r2, #2
 8001562:	d102      	bne.n	800156a <HAL_RCC_ClockConfig+0xd2>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001564:	f413 3f00 	tst.w	r3, #131072	; 0x20000
 8001568:	e7e0      	b.n	800152c <HAL_RCC_ClockConfig+0x94>
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800156a:	b912      	cbnz	r2, 8001572 <HAL_RCC_ClockConfig+0xda>
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800156c:	f013 0f02 	tst.w	r3, #2
 8001570:	e7dc      	b.n	800152c <HAL_RCC_ClockConfig+0x94>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001572:	f413 6f80 	tst.w	r3, #1024	; 0x400
 8001576:	e7d9      	b.n	800152c <HAL_RCC_ClockConfig+0x94>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001578:	4a0d      	ldr	r2, [pc, #52]	; (80015b0 <HAL_RCC_ClockConfig+0x118>)
 800157a:	68a0      	ldr	r0, [r4, #8]
 800157c:	6893      	ldr	r3, [r2, #8]
 800157e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001582:	4303      	orrs	r3, r0
 8001584:	6093      	str	r3, [r2, #8]
 8001586:	e79b      	b.n	80014c0 <HAL_RCC_ClockConfig+0x28>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001588:	6813      	ldr	r3, [r2, #0]
 800158a:	f023 0307 	bic.w	r3, r3, #7
 800158e:	4333      	orrs	r3, r6
 8001590:	6013      	str	r3, [r2, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001592:	6813      	ldr	r3, [r2, #0]
 8001594:	f003 0307 	and.w	r3, r3, #7
 8001598:	429e      	cmp	r6, r3
 800159a:	d182      	bne.n	80014a2 <HAL_RCC_ClockConfig+0xa>
 800159c:	e796      	b.n	80014cc <HAL_RCC_ClockConfig+0x34>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800159e:	68ab      	ldr	r3, [r5, #8]
 80015a0:	68e2      	ldr	r2, [r4, #12]
 80015a2:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80015a6:	4313      	orrs	r3, r2
 80015a8:	60ab      	str	r3, [r5, #8]
 80015aa:	e793      	b.n	80014d4 <HAL_RCC_ClockConfig+0x3c>
 80015ac:	40022000 	.word	0x40022000
 80015b0:	40021000 	.word	0x40021000
 80015b4:	0800526c 	.word	0x0800526c
 80015b8:	20000028 	.word	0x20000028

080015bc <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80015bc:	4b05      	ldr	r3, [pc, #20]	; (80015d4 <HAL_RCC_GetPCLK1Freq+0x18>)
 80015be:	4a06      	ldr	r2, [pc, #24]	; (80015d8 <HAL_RCC_GetPCLK1Freq+0x1c>)
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	f3c3 2302 	ubfx	r3, r3, #8, #3
 80015c6:	5cd3      	ldrb	r3, [r2, r3]
 80015c8:	4a04      	ldr	r2, [pc, #16]	; (80015dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80015ca:	6810      	ldr	r0, [r2, #0]
 80015cc:	f003 031f 	and.w	r3, r3, #31
}
 80015d0:	40d8      	lsrs	r0, r3
 80015d2:	4770      	bx	lr
 80015d4:	40021000 	.word	0x40021000
 80015d8:	0800527c 	.word	0x0800527c
 80015dc:	20000028 	.word	0x20000028

080015e0 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80015e0:	4b05      	ldr	r3, [pc, #20]	; (80015f8 <HAL_RCC_GetPCLK2Freq+0x18>)
 80015e2:	4a06      	ldr	r2, [pc, #24]	; (80015fc <HAL_RCC_GetPCLK2Freq+0x1c>)
 80015e4:	689b      	ldr	r3, [r3, #8]
 80015e6:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 80015ea:	5cd3      	ldrb	r3, [r2, r3]
 80015ec:	4a04      	ldr	r2, [pc, #16]	; (8001600 <HAL_RCC_GetPCLK2Freq+0x20>)
 80015ee:	6810      	ldr	r0, [r2, #0]
 80015f0:	f003 031f 	and.w	r3, r3, #31
}
 80015f4:	40d8      	lsrs	r0, r3
 80015f6:	4770      	bx	lr
 80015f8:	40021000 	.word	0x40021000
 80015fc:	0800527c 	.word	0x0800527c
 8001600:	20000028 	.word	0x20000028

08001604 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8001604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001606:	4b45      	ldr	r3, [pc, #276]	; (800171c <RCCEx_PLLSAI1_Config+0x118>)
 8001608:	68da      	ldr	r2, [r3, #12]
 800160a:	f012 0f03 	tst.w	r2, #3
{
 800160e:	4605      	mov	r5, r0
 8001610:	460e      	mov	r6, r1
 8001612:	461c      	mov	r4, r3
 8001614:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001616:	d02a      	beq.n	800166e <RCCEx_PLLSAI1_Config+0x6a>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8001618:	68da      	ldr	r2, [r3, #12]
 800161a:	f002 0203 	and.w	r2, r2, #3
 800161e:	4282      	cmp	r2, r0
 8001620:	d13c      	bne.n	800169c <RCCEx_PLLSAI1_Config+0x98>
       ||
 8001622:	2a00      	cmp	r2, #0
 8001624:	d03a      	beq.n	800169c <RCCEx_PLLSAI1_Config+0x98>
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8001626:	68db      	ldr	r3, [r3, #12]
       ||
 8001628:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 800162a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800162e:	3301      	adds	r3, #1
       ||
 8001630:	4293      	cmp	r3, r2
 8001632:	d133      	bne.n	800169c <RCCEx_PLLSAI1_Config+0x98>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8001634:	6823      	ldr	r3, [r4, #0]
 8001636:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800163a:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800163c:	f7fe ff8a 	bl	8000554 <HAL_GetTick>
 8001640:	4607      	mov	r7, r0

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8001642:	6823      	ldr	r3, [r4, #0]
 8001644:	011a      	lsls	r2, r3, #4
 8001646:	d432      	bmi.n	80016ae <RCCEx_PLLSAI1_Config+0xaa>
 8001648:	68af      	ldr	r7, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 800164a:	2e00      	cmp	r6, #0
 800164c:	d036      	beq.n	80016bc <RCCEx_PLLSAI1_Config+0xb8>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800164e:	2e01      	cmp	r6, #1
 8001650:	d150      	bne.n	80016f4 <RCCEx_PLLSAI1_Config+0xf0>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8001652:	6922      	ldr	r2, [r4, #16]
 8001654:	6928      	ldr	r0, [r5, #16]
 8001656:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800165a:	0840      	lsrs	r0, r0, #1
 800165c:	f422 42fe 	bic.w	r2, r2, #32512	; 0x7f00
 8001660:	3801      	subs	r0, #1
 8001662:	ea42 2207 	orr.w	r2, r2, r7, lsl #8
 8001666:	ea42 5240 	orr.w	r2, r2, r0, lsl #21
 800166a:	6122      	str	r2, [r4, #16]
 800166c:	e032      	b.n	80016d4 <RCCEx_PLLSAI1_Config+0xd0>
    switch(PllSai1->PLLSAI1Source)
 800166e:	2802      	cmp	r0, #2
 8001670:	d010      	beq.n	8001694 <RCCEx_PLLSAI1_Config+0x90>
 8001672:	2803      	cmp	r0, #3
 8001674:	d014      	beq.n	80016a0 <RCCEx_PLLSAI1_Config+0x9c>
 8001676:	2801      	cmp	r0, #1
 8001678:	d110      	bne.n	800169c <RCCEx_PLLSAI1_Config+0x98>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	079f      	lsls	r7, r3, #30
 800167e:	d538      	bpl.n	80016f2 <RCCEx_PLLSAI1_Config+0xee>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8001680:	68e3      	ldr	r3, [r4, #12]
 8001682:	686a      	ldr	r2, [r5, #4]
 8001684:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 8001688:	3a01      	subs	r2, #1
 800168a:	4318      	orrs	r0, r3
 800168c:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 8001690:	60e0      	str	r0, [r4, #12]
 8001692:	e7cf      	b.n	8001634 <RCCEx_PLLSAI1_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8001694:	681b      	ldr	r3, [r3, #0]
 8001696:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800169a:	d1f1      	bne.n	8001680 <RCCEx_PLLSAI1_Config+0x7c>
 800169c:	2001      	movs	r0, #1
 800169e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80016a0:	681a      	ldr	r2, [r3, #0]
 80016a2:	0391      	lsls	r1, r2, #14
 80016a4:	d4ec      	bmi.n	8001680 <RCCEx_PLLSAI1_Config+0x7c>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80016ac:	e7f5      	b.n	800169a <RCCEx_PLLSAI1_Config+0x96>
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80016ae:	f7fe ff51 	bl	8000554 <HAL_GetTick>
 80016b2:	1bc0      	subs	r0, r0, r7
 80016b4:	2802      	cmp	r0, #2
 80016b6:	d9c4      	bls.n	8001642 <RCCEx_PLLSAI1_Config+0x3e>
        status = HAL_TIMEOUT;
 80016b8:	2003      	movs	r0, #3
 80016ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80016bc:	6921      	ldr	r1, [r4, #16]
 80016be:	68eb      	ldr	r3, [r5, #12]
 80016c0:	f421 311f 	bic.w	r1, r1, #162816	; 0x27c00
 80016c4:	f421 7140 	bic.w	r1, r1, #768	; 0x300
 80016c8:	ea41 2107 	orr.w	r1, r1, r7, lsl #8
 80016cc:	091b      	lsrs	r3, r3, #4
 80016ce:	ea41 4143 	orr.w	r1, r1, r3, lsl #17
 80016d2:	6121      	str	r1, [r4, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80016d4:	6823      	ldr	r3, [r4, #0]
 80016d6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80016da:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016dc:	f7fe ff3a 	bl	8000554 <HAL_GetTick>
 80016e0:	4606      	mov	r6, r0

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80016e2:	6823      	ldr	r3, [r4, #0]
 80016e4:	011b      	lsls	r3, r3, #4
 80016e6:	d513      	bpl.n	8001710 <RCCEx_PLLSAI1_Config+0x10c>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80016e8:	6923      	ldr	r3, [r4, #16]
 80016ea:	69aa      	ldr	r2, [r5, #24]
 80016ec:	4313      	orrs	r3, r2
 80016ee:	6123      	str	r3, [r4, #16]
 80016f0:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 80016f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80016f4:	6923      	ldr	r3, [r4, #16]
 80016f6:	6968      	ldr	r0, [r5, #20]
 80016f8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80016fc:	0840      	lsrs	r0, r0, #1
 80016fe:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001702:	3801      	subs	r0, #1
 8001704:	ea43 2307 	orr.w	r3, r3, r7, lsl #8
 8001708:	ea43 6340 	orr.w	r3, r3, r0, lsl #25
 800170c:	6123      	str	r3, [r4, #16]
 800170e:	e7e1      	b.n	80016d4 <RCCEx_PLLSAI1_Config+0xd0>
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8001710:	f7fe ff20 	bl	8000554 <HAL_GetTick>
 8001714:	1b80      	subs	r0, r0, r6
 8001716:	2802      	cmp	r0, #2
 8001718:	d9e3      	bls.n	80016e2 <RCCEx_PLLSAI1_Config+0xde>
 800171a:	e7cd      	b.n	80016b8 <RCCEx_PLLSAI1_Config+0xb4>
 800171c:	40021000 	.word	0x40021000

08001720 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8001720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001722:	4b3d      	ldr	r3, [pc, #244]	; (8001818 <RCCEx_PLLSAI2_Config+0xf8>)
 8001724:	68da      	ldr	r2, [r3, #12]
 8001726:	f012 0f03 	tst.w	r2, #3
{
 800172a:	4605      	mov	r5, r0
 800172c:	460e      	mov	r6, r1
 800172e:	461c      	mov	r4, r3
 8001730:	6800      	ldr	r0, [r0, #0]
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8001732:	d028      	beq.n	8001786 <RCCEx_PLLSAI2_Config+0x66>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8001734:	68da      	ldr	r2, [r3, #12]
 8001736:	f002 0203 	and.w	r2, r2, #3
 800173a:	4282      	cmp	r2, r0
 800173c:	d13a      	bne.n	80017b4 <RCCEx_PLLSAI2_Config+0x94>
       ||
 800173e:	2a00      	cmp	r2, #0
 8001740:	d038      	beq.n	80017b4 <RCCEx_PLLSAI2_Config+0x94>
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8001742:	68db      	ldr	r3, [r3, #12]
       ||
 8001744:	686a      	ldr	r2, [r5, #4]
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8001746:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800174a:	3301      	adds	r3, #1
       ||
 800174c:	4293      	cmp	r3, r2
 800174e:	d131      	bne.n	80017b4 <RCCEx_PLLSAI2_Config+0x94>
  }

  if(status == HAL_OK)
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8001750:	6823      	ldr	r3, [r4, #0]
 8001752:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001756:	6023      	str	r3, [r4, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001758:	f7fe fefc 	bl	8000554 <HAL_GetTick>
 800175c:	4607      	mov	r7, r0

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800175e:	6823      	ldr	r3, [r4, #0]
 8001760:	009a      	lsls	r2, r3, #2
 8001762:	d430      	bmi.n	80017c6 <RCCEx_PLLSAI2_Config+0xa6>
 8001764:	68a8      	ldr	r0, [r5, #8]
      }
    }

    if(status == HAL_OK)
    {
      if(Divider == DIVIDER_P_UPDATE)
 8001766:	2e00      	cmp	r6, #0
 8001768:	d034      	beq.n	80017d4 <RCCEx_PLLSAI2_Config+0xb4>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800176a:	6963      	ldr	r3, [r4, #20]
 800176c:	6929      	ldr	r1, [r5, #16]
 800176e:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8001772:	0849      	lsrs	r1, r1, #1
 8001774:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8001778:	3901      	subs	r1, #1
 800177a:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800177e:	ea43 6341 	orr.w	r3, r3, r1, lsl #25
 8001782:	6163      	str	r3, [r4, #20]
 8001784:	e032      	b.n	80017ec <RCCEx_PLLSAI2_Config+0xcc>
    switch(PllSai2->PLLSAI2Source)
 8001786:	2802      	cmp	r0, #2
 8001788:	d010      	beq.n	80017ac <RCCEx_PLLSAI2_Config+0x8c>
 800178a:	2803      	cmp	r0, #3
 800178c:	d014      	beq.n	80017b8 <RCCEx_PLLSAI2_Config+0x98>
 800178e:	2801      	cmp	r0, #1
 8001790:	d110      	bne.n	80017b4 <RCCEx_PLLSAI2_Config+0x94>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	079f      	lsls	r7, r3, #30
 8001796:	d538      	bpl.n	800180a <RCCEx_PLLSAI2_Config+0xea>
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8001798:	68e3      	ldr	r3, [r4, #12]
 800179a:	686a      	ldr	r2, [r5, #4]
 800179c:	f023 0373 	bic.w	r3, r3, #115	; 0x73
 80017a0:	3a01      	subs	r2, #1
 80017a2:	4318      	orrs	r0, r3
 80017a4:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80017a8:	60e0      	str	r0, [r4, #12]
 80017aa:	e7d1      	b.n	8001750 <RCCEx_PLLSAI2_Config+0x30>
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	f413 6f80 	tst.w	r3, #1024	; 0x400
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80017b2:	d1f1      	bne.n	8001798 <RCCEx_PLLSAI2_Config+0x78>
 80017b4:	2001      	movs	r0, #1
 80017b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80017b8:	681a      	ldr	r2, [r3, #0]
 80017ba:	0391      	lsls	r1, r2, #14
 80017bc:	d4ec      	bmi.n	8001798 <RCCEx_PLLSAI2_Config+0x78>
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	f413 2f80 	tst.w	r3, #262144	; 0x40000
 80017c4:	e7f5      	b.n	80017b2 <RCCEx_PLLSAI2_Config+0x92>
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80017c6:	f7fe fec5 	bl	8000554 <HAL_GetTick>
 80017ca:	1bc0      	subs	r0, r0, r7
 80017cc:	2802      	cmp	r0, #2
 80017ce:	d9c6      	bls.n	800175e <RCCEx_PLLSAI2_Config+0x3e>
        status = HAL_TIMEOUT;
 80017d0:	2003      	movs	r0, #3
 80017d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80017d4:	6962      	ldr	r2, [r4, #20]
 80017d6:	68eb      	ldr	r3, [r5, #12]
 80017d8:	f422 321f 	bic.w	r2, r2, #162816	; 0x27c00
 80017dc:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80017e0:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
 80017e4:	091b      	lsrs	r3, r3, #4
 80017e6:	ea42 4243 	orr.w	r2, r2, r3, lsl #17
 80017ea:	6162      	str	r2, [r4, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80017ec:	6823      	ldr	r3, [r4, #0]
 80017ee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80017f2:	6023      	str	r3, [r4, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017f4:	f7fe feae 	bl	8000554 <HAL_GetTick>
 80017f8:	4606      	mov	r6, r0

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80017fa:	6823      	ldr	r3, [r4, #0]
 80017fc:	009b      	lsls	r3, r3, #2
 80017fe:	d505      	bpl.n	800180c <RCCEx_PLLSAI2_Config+0xec>
      }

      if(status == HAL_OK)
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8001800:	6963      	ldr	r3, [r4, #20]
 8001802:	696a      	ldr	r2, [r5, #20]
 8001804:	4313      	orrs	r3, r2
 8001806:	6163      	str	r3, [r4, #20]
 8001808:	2000      	movs	r0, #0
      }
    }
  }

  return status;
}
 800180a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800180c:	f7fe fea2 	bl	8000554 <HAL_GetTick>
 8001810:	1b80      	subs	r0, r0, r6
 8001812:	2802      	cmp	r0, #2
 8001814:	d9f1      	bls.n	80017fa <RCCEx_PLLSAI2_Config+0xda>
 8001816:	e7db      	b.n	80017d0 <RCCEx_PLLSAI2_Config+0xb0>
 8001818:	40021000 	.word	0x40021000

0800181c <HAL_RCCEx_PeriphCLKConfig>:
{
 800181c:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001820:	6806      	ldr	r6, [r0, #0]
 8001822:	f416 6600 	ands.w	r6, r6, #2048	; 0x800
{
 8001826:	4604      	mov	r4, r0
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8001828:	d024      	beq.n	8001874 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 800182a:	6e41      	ldr	r1, [r0, #100]	; 0x64
 800182c:	f5b1 0f80 	cmp.w	r1, #4194304	; 0x400000
 8001830:	d02c      	beq.n	800188c <HAL_RCCEx_PeriphCLKConfig+0x70>
 8001832:	d802      	bhi.n	800183a <HAL_RCCEx_PeriphCLKConfig+0x1e>
 8001834:	b1c1      	cbz	r1, 8001868 <HAL_RCCEx_PeriphCLKConfig+0x4c>
      ret = HAL_ERROR;
 8001836:	2601      	movs	r6, #1
 8001838:	e01c      	b.n	8001874 <HAL_RCCEx_PeriphCLKConfig+0x58>
    switch(PeriphClkInit->Sai1ClockSelection)
 800183a:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 800183e:	d00d      	beq.n	800185c <HAL_RCCEx_PeriphCLKConfig+0x40>
 8001840:	f5b1 0f40 	cmp.w	r1, #12582912	; 0xc00000
 8001844:	d1f7      	bne.n	8001836 <HAL_RCCEx_PeriphCLKConfig+0x1a>
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8001846:	4a4d      	ldr	r2, [pc, #308]	; (800197c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001848:	6e61      	ldr	r1, [r4, #100]	; 0x64
 800184a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800184e:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 8001852:	430b      	orrs	r3, r1
 8001854:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
 8001858:	2600      	movs	r6, #0
 800185a:	e00b      	b.n	8001874 <HAL_RCCEx_PeriphCLKConfig+0x58>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800185c:	4a47      	ldr	r2, [pc, #284]	; (800197c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800185e:	68d3      	ldr	r3, [r2, #12]
 8001860:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001864:	60d3      	str	r3, [r2, #12]
      break;
 8001866:	e7ee      	b.n	8001846 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8001868:	3004      	adds	r0, #4
 800186a:	f7ff fecb 	bl	8001604 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800186e:	4606      	mov	r6, r0
    if(ret == HAL_OK)
 8001870:	2800      	cmp	r0, #0
 8001872:	d0e8      	beq.n	8001846 <HAL_RCCEx_PeriphCLKConfig+0x2a>
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8001874:	6823      	ldr	r3, [r4, #0]
 8001876:	04d8      	lsls	r0, r3, #19
 8001878:	d506      	bpl.n	8001888 <HAL_RCCEx_PeriphCLKConfig+0x6c>
    switch(PeriphClkInit->Sai2ClockSelection)
 800187a:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 800187c:	f1b1 7f80 	cmp.w	r1, #16777216	; 0x1000000
 8001880:	d074      	beq.n	800196c <HAL_RCCEx_PeriphCLKConfig+0x150>
 8001882:	d808      	bhi.n	8001896 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8001884:	b1a9      	cbz	r1, 80018b2 <HAL_RCCEx_PeriphCLKConfig+0x96>
      ret = HAL_ERROR;
 8001886:	2601      	movs	r6, #1
 8001888:	4635      	mov	r5, r6
 800188a:	e021      	b.n	80018d0 <HAL_RCCEx_PeriphCLKConfig+0xb4>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800188c:	2100      	movs	r1, #0
 800188e:	3020      	adds	r0, #32
 8001890:	f7ff ff46 	bl	8001720 <RCCEx_PLLSAI2_Config>
 8001894:	e7eb      	b.n	800186e <HAL_RCCEx_PeriphCLKConfig+0x52>
    switch(PeriphClkInit->Sai2ClockSelection)
 8001896:	f1b1 7f00 	cmp.w	r1, #33554432	; 0x2000000
 800189a:	d004      	beq.n	80018a6 <HAL_RCCEx_PeriphCLKConfig+0x8a>
 800189c:	f1b1 7f40 	cmp.w	r1, #50331648	; 0x3000000
 80018a0:	d1f1      	bne.n	8001886 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 80018a2:	4635      	mov	r5, r6
 80018a4:	e009      	b.n	80018ba <HAL_RCCEx_PeriphCLKConfig+0x9e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80018a6:	4a35      	ldr	r2, [pc, #212]	; (800197c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80018a8:	68d3      	ldr	r3, [r2, #12]
 80018aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80018ae:	60d3      	str	r3, [r2, #12]
 80018b0:	e7f7      	b.n	80018a2 <HAL_RCCEx_PeriphCLKConfig+0x86>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80018b2:	1d20      	adds	r0, r4, #4
 80018b4:	f7ff fea6 	bl	8001604 <RCCEx_PLLSAI1_Config>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80018b8:	4605      	mov	r5, r0
    if(ret == HAL_OK)
 80018ba:	2d00      	cmp	r5, #0
 80018bc:	d15c      	bne.n	8001978 <HAL_RCCEx_PeriphCLKConfig+0x15c>
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80018be:	4a2f      	ldr	r2, [pc, #188]	; (800197c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80018c0:	6ea1      	ldr	r1, [r4, #104]	; 0x68
 80018c2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 80018c6:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80018ca:	430b      	orrs	r3, r1
 80018cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80018d0:	6823      	ldr	r3, [r4, #0]
 80018d2:	0399      	lsls	r1, r3, #14
 80018d4:	f140 814f 	bpl.w	8001b76 <HAL_RCCEx_PeriphCLKConfig+0x35a>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80018d8:	4f28      	ldr	r7, [pc, #160]	; (800197c <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80018da:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80018dc:	00da      	lsls	r2, r3, #3
 80018de:	f140 8176 	bpl.w	8001bce <HAL_RCCEx_PeriphCLKConfig+0x3b2>
    FlagStatus       pwrclkchanged = RESET;
 80018e2:	f04f 0800 	mov.w	r8, #0
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80018e6:	f8df 9098 	ldr.w	r9, [pc, #152]	; 8001980 <HAL_RCCEx_PeriphCLKConfig+0x164>
 80018ea:	f8d9 3000 	ldr.w	r3, [r9]
 80018ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80018f2:	f8c9 3000 	str.w	r3, [r9]
    tickstart = HAL_GetTick();
 80018f6:	f7fe fe2d 	bl	8000554 <HAL_GetTick>
 80018fa:	4682      	mov	sl, r0
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80018fc:	f8d9 3000 	ldr.w	r3, [r9]
 8001900:	05db      	lsls	r3, r3, #23
 8001902:	d53f      	bpl.n	8001984 <HAL_RCCEx_PeriphCLKConfig+0x168>
    if(ret == HAL_OK)
 8001904:	2d00      	cmp	r5, #0
 8001906:	d144      	bne.n	8001992 <HAL_RCCEx_PeriphCLKConfig+0x176>
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8001908:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800190c:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8001910:	d015      	beq.n	800193e <HAL_RCCEx_PeriphCLKConfig+0x122>
 8001912:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 8001916:	4293      	cmp	r3, r2
 8001918:	d011      	beq.n	800193e <HAL_RCCEx_PeriphCLKConfig+0x122>
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800191a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 800191e:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001922:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001926:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800192a:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800192e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8001932:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001936:	f8c7 2090 	str.w	r2, [r7, #144]	; 0x90
        RCC->BDCR = tmpregister;
 800193a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800193e:	07d8      	lsls	r0, r3, #31
 8001940:	d509      	bpl.n	8001956 <HAL_RCCEx_PeriphCLKConfig+0x13a>
        tickstart = HAL_GetTick();
 8001942:	f7fe fe07 	bl	8000554 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001946:	f241 3988 	movw	r9, #5000	; 0x1388
        tickstart = HAL_GetTick();
 800194a:	4605      	mov	r5, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800194c:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001950:	0799      	lsls	r1, r3, #30
 8001952:	f140 8109 	bpl.w	8001b68 <HAL_RCCEx_PeriphCLKConfig+0x34c>
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001956:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 800195a:	f8d4 2084 	ldr.w	r2, [r4, #132]	; 0x84
 800195e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001962:	4313      	orrs	r3, r2
 8001964:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001968:	4635      	mov	r5, r6
 800196a:	e012      	b.n	8001992 <HAL_RCCEx_PeriphCLKConfig+0x176>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800196c:	2100      	movs	r1, #0
 800196e:	f104 0020 	add.w	r0, r4, #32
 8001972:	f7ff fed5 	bl	8001720 <RCCEx_PLLSAI2_Config>
 8001976:	e79f      	b.n	80018b8 <HAL_RCCEx_PeriphCLKConfig+0x9c>
 8001978:	462e      	mov	r6, r5
 800197a:	e7a9      	b.n	80018d0 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 800197c:	40021000 	.word	0x40021000
 8001980:	40007000 	.word	0x40007000
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001984:	f7fe fde6 	bl	8000554 <HAL_GetTick>
 8001988:	eba0 000a 	sub.w	r0, r0, sl
 800198c:	2802      	cmp	r0, #2
 800198e:	d9b5      	bls.n	80018fc <HAL_RCCEx_PeriphCLKConfig+0xe0>
        ret = HAL_TIMEOUT;
 8001990:	2503      	movs	r5, #3
    if(pwrclkchanged == SET)
 8001992:	f1b8 0f00 	cmp.w	r8, #0
 8001996:	d003      	beq.n	80019a0 <HAL_RCCEx_PeriphCLKConfig+0x184>
      __HAL_RCC_PWR_CLK_DISABLE();
 8001998:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800199a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800199e:	65bb      	str	r3, [r7, #88]	; 0x58
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80019a0:	6823      	ldr	r3, [r4, #0]
 80019a2:	07da      	lsls	r2, r3, #31
 80019a4:	d508      	bpl.n	80019b8 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80019a6:	4990      	ldr	r1, [pc, #576]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80019a8:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 80019aa:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80019ae:	f022 0203 	bic.w	r2, r2, #3
 80019b2:	4302      	orrs	r2, r0
 80019b4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80019b8:	079f      	lsls	r7, r3, #30
 80019ba:	d508      	bpl.n	80019ce <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80019bc:	498a      	ldr	r1, [pc, #552]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80019be:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 80019c0:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80019c4:	f022 020c 	bic.w	r2, r2, #12
 80019c8:	4302      	orrs	r2, r0
 80019ca:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80019ce:	075e      	lsls	r6, r3, #29
 80019d0:	d508      	bpl.n	80019e4 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80019d2:	4985      	ldr	r1, [pc, #532]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80019d4:	6c20      	ldr	r0, [r4, #64]	; 0x40
 80019d6:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80019da:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 80019de:	4302      	orrs	r2, r0
 80019e0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80019e4:	0718      	lsls	r0, r3, #28
 80019e6:	d508      	bpl.n	80019fa <HAL_RCCEx_PeriphCLKConfig+0x1de>
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80019e8:	497f      	ldr	r1, [pc, #508]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 80019ea:	6c60      	ldr	r0, [r4, #68]	; 0x44
 80019ec:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 80019f0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80019f4:	4302      	orrs	r2, r0
 80019f6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80019fa:	06d9      	lsls	r1, r3, #27
 80019fc:	d508      	bpl.n	8001a10 <HAL_RCCEx_PeriphCLKConfig+0x1f4>
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80019fe:	497a      	ldr	r1, [pc, #488]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a00:	6ca0      	ldr	r0, [r4, #72]	; 0x48
 8001a02:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a06:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8001a0a:	4302      	orrs	r2, r0
 8001a0c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8001a10:	069a      	lsls	r2, r3, #26
 8001a12:	d508      	bpl.n	8001a26 <HAL_RCCEx_PeriphCLKConfig+0x20a>
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8001a14:	4974      	ldr	r1, [pc, #464]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a16:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 8001a18:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a1c:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8001a20:	4302      	orrs	r2, r0
 8001a22:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8001a26:	059f      	lsls	r7, r3, #22
 8001a28:	d508      	bpl.n	8001a3c <HAL_RCCEx_PeriphCLKConfig+0x220>
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8001a2a:	496f      	ldr	r1, [pc, #444]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a2c:	6de0      	ldr	r0, [r4, #92]	; 0x5c
 8001a2e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a32:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8001a36:	4302      	orrs	r2, r0
 8001a38:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8001a3c:	055e      	lsls	r6, r3, #21
 8001a3e:	d508      	bpl.n	8001a52 <HAL_RCCEx_PeriphCLKConfig+0x236>
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8001a40:	4969      	ldr	r1, [pc, #420]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a42:	6e20      	ldr	r0, [r4, #96]	; 0x60
 8001a44:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a48:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8001a4c:	4302      	orrs	r2, r0
 8001a4e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001a52:	0658      	lsls	r0, r3, #25
 8001a54:	d508      	bpl.n	8001a68 <HAL_RCCEx_PeriphCLKConfig+0x24c>
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001a56:	4964      	ldr	r1, [pc, #400]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a58:	6d20      	ldr	r0, [r4, #80]	; 0x50
 8001a5a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a5e:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8001a62:	4302      	orrs	r2, r0
 8001a64:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8001a68:	0619      	lsls	r1, r3, #24
 8001a6a:	d508      	bpl.n	8001a7e <HAL_RCCEx_PeriphCLKConfig+0x262>
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8001a6c:	495e      	ldr	r1, [pc, #376]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a6e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8001a70:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a74:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8001a78:	4302      	orrs	r2, r0
 8001a7a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8001a7e:	05da      	lsls	r2, r3, #23
 8001a80:	d508      	bpl.n	8001a94 <HAL_RCCEx_PeriphCLKConfig+0x278>
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8001a82:	4959      	ldr	r1, [pc, #356]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8001a86:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8001a8a:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8001a8e:	4302      	orrs	r2, r0
 8001a90:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8001a94:	049b      	lsls	r3, r3, #18
 8001a96:	d50f      	bpl.n	8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001a98:	4a53      	ldr	r2, [pc, #332]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001a9a:	6ee1      	ldr	r1, [r4, #108]	; 0x6c
 8001a9c:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001aa0:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001aa4:	430b      	orrs	r3, r1
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001aa6:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001aaa:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8001aae:	d164      	bne.n	8001b7a <HAL_RCCEx_PeriphCLKConfig+0x35e>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001ab0:	68d3      	ldr	r3, [r2, #12]
 8001ab2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001ab6:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8001ab8:	6823      	ldr	r3, [r4, #0]
 8001aba:	031f      	lsls	r7, r3, #12
 8001abc:	d50f      	bpl.n	8001ade <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001abe:	4a4a      	ldr	r2, [pc, #296]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001ac0:	6f21      	ldr	r1, [r4, #112]	; 0x70
 8001ac2:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001ac6:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001aca:	430b      	orrs	r3, r1
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8001acc:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8001ad0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8001ad4:	d15c      	bne.n	8001b90 <HAL_RCCEx_PeriphCLKConfig+0x374>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001ad6:	68d3      	ldr	r3, [r2, #12]
 8001ad8:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001adc:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8001ade:	6823      	ldr	r3, [r4, #0]
 8001ae0:	035e      	lsls	r6, r3, #13
 8001ae2:	d50f      	bpl.n	8001b04 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001ae4:	4a40      	ldr	r2, [pc, #256]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001ae6:	6f61      	ldr	r1, [r4, #116]	; 0x74
 8001ae8:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001aec:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8001af0:	430b      	orrs	r3, r1
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001af2:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8001af6:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8001afa:	d154      	bne.n	8001ba6 <HAL_RCCEx_PeriphCLKConfig+0x38a>
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8001afc:	68d3      	ldr	r3, [r2, #12]
 8001afe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001b02:	60d3      	str	r3, [r2, #12]
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001b04:	6823      	ldr	r3, [r4, #0]
 8001b06:	0458      	lsls	r0, r3, #17
 8001b08:	d512      	bpl.n	8001b30 <HAL_RCCEx_PeriphCLKConfig+0x314>
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001b0a:	4937      	ldr	r1, [pc, #220]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001b0c:	6fa2      	ldr	r2, [r4, #120]	; 0x78
 8001b0e:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001b12:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
 8001b16:	4313      	orrs	r3, r2
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001b18:	f1b2 5f80 	cmp.w	r2, #268435456	; 0x10000000
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001b1c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8001b20:	d14c      	bne.n	8001bbc <HAL_RCCEx_PeriphCLKConfig+0x3a0>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8001b22:	2102      	movs	r1, #2
 8001b24:	1d20      	adds	r0, r4, #4
 8001b26:	f7ff fd6d 	bl	8001604 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001b2a:	2800      	cmp	r0, #0
 8001b2c:	bf18      	it	ne
 8001b2e:	4605      	movne	r5, r0
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8001b30:	6822      	ldr	r2, [r4, #0]
 8001b32:	0411      	lsls	r1, r2, #16
 8001b34:	d508      	bpl.n	8001b48 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8001b36:	492c      	ldr	r1, [pc, #176]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001b38:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8001b3a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001b3e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001b42:	4303      	orrs	r3, r0
 8001b44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8001b48:	03d3      	lsls	r3, r2, #15
 8001b4a:	d509      	bpl.n	8001b60 <HAL_RCCEx_PeriphCLKConfig+0x344>
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8001b4c:	4a26      	ldr	r2, [pc, #152]	; (8001be8 <HAL_RCCEx_PeriphCLKConfig+0x3cc>)
 8001b4e:	f8d4 1080 	ldr.w	r1, [r4, #128]	; 0x80
 8001b52:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 8001b56:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001b5a:	430b      	orrs	r3, r1
 8001b5c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
}
 8001b60:	4628      	mov	r0, r5
 8001b62:	b002      	add	sp, #8
 8001b64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b68:	f7fe fcf4 	bl	8000554 <HAL_GetTick>
 8001b6c:	1b40      	subs	r0, r0, r5
 8001b6e:	4548      	cmp	r0, r9
 8001b70:	f67f aeec 	bls.w	800194c <HAL_RCCEx_PeriphCLKConfig+0x130>
 8001b74:	e70c      	b.n	8001990 <HAL_RCCEx_PeriphCLKConfig+0x174>
 8001b76:	4635      	mov	r5, r6
 8001b78:	e712      	b.n	80019a0 <HAL_RCCEx_PeriphCLKConfig+0x184>
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8001b7a:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8001b7e:	d19b      	bne.n	8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001b80:	2101      	movs	r1, #1
 8001b82:	1d20      	adds	r0, r4, #4
 8001b84:	f7ff fd3e 	bl	8001604 <RCCEx_PLLSAI1_Config>
        if(ret != HAL_OK)
 8001b88:	2800      	cmp	r0, #0
 8001b8a:	bf18      	it	ne
 8001b8c:	4605      	movne	r5, r0
 8001b8e:	e793      	b.n	8001ab8 <HAL_RCCEx_PeriphCLKConfig+0x29c>
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8001b90:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8001b94:	d1a3      	bne.n	8001ade <HAL_RCCEx_PeriphCLKConfig+0x2c2>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001b96:	2101      	movs	r1, #1
 8001b98:	1d20      	adds	r0, r4, #4
 8001b9a:	f7ff fd33 	bl	8001604 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001b9e:	2800      	cmp	r0, #0
 8001ba0:	bf18      	it	ne
 8001ba2:	4605      	movne	r5, r0
 8001ba4:	e79b      	b.n	8001ade <HAL_RCCEx_PeriphCLKConfig+0x2c2>
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8001ba6:	f1b1 6f80 	cmp.w	r1, #67108864	; 0x4000000
 8001baa:	d1ab      	bne.n	8001b04 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8001bac:	2101      	movs	r1, #1
 8001bae:	1d20      	adds	r0, r4, #4
 8001bb0:	f7ff fd28 	bl	8001604 <RCCEx_PLLSAI1_Config>
      if(ret != HAL_OK)
 8001bb4:	2800      	cmp	r0, #0
 8001bb6:	bf18      	it	ne
 8001bb8:	4605      	movne	r5, r0
 8001bba:	e7a3      	b.n	8001b04 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8001bbc:	f1b2 5f00 	cmp.w	r2, #536870912	; 0x20000000
 8001bc0:	d1b6      	bne.n	8001b30 <HAL_RCCEx_PeriphCLKConfig+0x314>
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8001bc2:	2102      	movs	r1, #2
 8001bc4:	f104 0020 	add.w	r0, r4, #32
 8001bc8:	f7ff fdaa 	bl	8001720 <RCCEx_PLLSAI2_Config>
 8001bcc:	e7ad      	b.n	8001b2a <HAL_RCCEx_PeriphCLKConfig+0x30e>
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001bd0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bd4:	65bb      	str	r3, [r7, #88]	; 0x58
 8001bd6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001bd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bdc:	9301      	str	r3, [sp, #4]
 8001bde:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8001be0:	f04f 0801 	mov.w	r8, #1
 8001be4:	e67f      	b.n	80018e6 <HAL_RCCEx_PeriphCLKConfig+0xca>
 8001be6:	bf00      	nop
 8001be8:	40021000 	.word	0x40021000

08001bec <HAL_SD_ReadBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to read   
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8001bec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001bf0:	b087      	sub	sp, #28
 8001bf2:	4604      	mov	r4, r0
 8001bf4:	460d      	mov	r5, r1
 8001bf6:	4690      	mov	r8, r2
 8001bf8:	4699      	mov	r9, r3
 8001bfa:	9f10      	ldr	r7, [sp, #64]	; 0x40
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8001bfc:	f7fe fcaa 	bl	8000554 <HAL_GetTick>
 8001c00:	4606      	mov	r6, r0
  uint32_t count, data;
  uint32_t add = BlockAdd;
  uint8_t *tempbuff = pData;
  
  if(NULL == pData)
 8001c02:	b92d      	cbnz	r5, 8001c10 <HAL_SD_ReadBlocks+0x24>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8001c04:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001c06:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    
    return HAL_OK;
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8001c0a:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8001c0c:	2001      	movs	r0, #1
 8001c0e:	e010      	b.n	8001c32 <HAL_SD_ReadBlocks+0x46>
  if(hsd->State == HAL_SD_STATE_READY)
 8001c10:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8001c14:	b2c0      	uxtb	r0, r0
 8001c16:	2801      	cmp	r0, #1
 8001c18:	f040 80e9 	bne.w	8001dee <HAL_SD_ReadBlocks+0x202>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8001c1c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001c1e:	eb08 0309 	add.w	r3, r8, r9
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8001c22:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8001c24:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8001c26:	63a1      	str	r1, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8001c28:	d906      	bls.n	8001c38 <HAL_SD_ReadBlocks+0x4c>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8001c2a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001c2c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001c30:	63a3      	str	r3, [r4, #56]	; 0x38
  }
}
 8001c32:	b007      	add	sp, #28
 8001c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    hsd->State = HAL_SD_STATE_BUSY;
 8001c38:	2303      	movs	r3, #3
 8001c3a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8001c3e:	6820      	ldr	r0, [r4, #0]
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8001c40:	6c63      	ldr	r3, [r4, #68]	; 0x44
    hsd->Instance->DCTRL = 0U;
 8001c42:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8001c44:	2b01      	cmp	r3, #1
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8001c46:	f44f 7100 	mov.w	r1, #512	; 0x200
      add *= 512U;
 8001c4a:	bf18      	it	ne
 8001c4c:	ea4f 2848 	movne.w	r8, r8, lsl #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8001c50:	f000 ff43 	bl	8002ada <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 8001c54:	b148      	cbz	r0, 8001c6a <HAL_SD_ReadBlocks+0x7e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8001c56:	6823      	ldr	r3, [r4, #0]
 8001c58:	4a67      	ldr	r2, [pc, #412]	; (8001df8 <HAL_SD_ReadBlocks+0x20c>)
 8001c5a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8001c5c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001c5e:	4318      	orrs	r0, r3
 8001c60:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8001c62:	2001      	movs	r0, #1
 8001c64:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      return HAL_ERROR;
 8001c68:	e7e3      	b.n	8001c32 <HAL_SD_ReadBlocks+0x46>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8001c6a:	f04f 33ff 	mov.w	r3, #4294967295
 8001c6e:	9300      	str	r3, [sp, #0]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8001c70:	ea4f 2349 	mov.w	r3, r9, lsl #9
 8001c74:	9301      	str	r3, [sp, #4]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8001c76:	9004      	str	r0, [sp, #16]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8001c78:	2390      	movs	r3, #144	; 0x90
    config.DPSM          = SDMMC_DPSM_ENABLE;
 8001c7a:	f04f 0a01 	mov.w	sl, #1
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8001c7e:	f04f 0b02 	mov.w	fp, #2
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8001c82:	4669      	mov	r1, sp
 8001c84:	6820      	ldr	r0, [r4, #0]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8001c86:	9302      	str	r3, [sp, #8]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_SDMMC;
 8001c88:	f8cd b00c 	str.w	fp, [sp, #12]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 8001c8c:	f8cd a014 	str.w	sl, [sp, #20]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8001c90:	f000 ff11 	bl	8002ab6 <SDMMC_ConfigData>
    if(NumberOfBlocks > 1U)
 8001c94:	45d1      	cmp	r9, sl
 8001c96:	d913      	bls.n	8001cc0 <HAL_SD_ReadBlocks+0xd4>
      hsd->Context = SD_CONTEXT_READ_MULTIPLE_BLOCK;
 8001c98:	f8c4 b030 	str.w	fp, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8001c9c:	4641      	mov	r1, r8
 8001c9e:	6820      	ldr	r0, [r4, #0]
 8001ca0:	f000 ff4b 	bl	8002b3a <SDMMC_CmdReadMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 8001ca4:	2800      	cmp	r0, #0
 8001ca6:	d03e      	beq.n	8001d26 <HAL_SD_ReadBlocks+0x13a>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8001ca8:	6823      	ldr	r3, [r4, #0]
 8001caa:	4a53      	ldr	r2, [pc, #332]	; (8001df8 <HAL_SD_ReadBlocks+0x20c>)
 8001cac:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8001cae:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001cb0:	4318      	orrs	r0, r3
 8001cb2:	63a0      	str	r0, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8001cb4:	2001      	movs	r0, #1
        hsd->Context = SD_CONTEXT_NONE;
 8001cb6:	2300      	movs	r3, #0
        hsd->State= HAL_SD_STATE_READY;
 8001cb8:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8001cbc:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_ERROR;
 8001cbe:	e7b8      	b.n	8001c32 <HAL_SD_ReadBlocks+0x46>
      hsd->Context = SD_CONTEXT_READ_SINGLE_BLOCK;
 8001cc0:	f8c4 a030 	str.w	sl, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8001cc4:	4641      	mov	r1, r8
 8001cc6:	6820      	ldr	r0, [r4, #0]
 8001cc8:	f000 ff1f 	bl	8002b0a <SDMMC_CmdReadSingleBlock>
 8001ccc:	e7ea      	b.n	8001ca4 <HAL_SD_ReadBlocks+0xb8>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8001cce:	041a      	lsls	r2, r3, #16
 8001cd0:	d516      	bpl.n	8001d00 <HAL_SD_ReadBlocks+0x114>
 8001cd2:	f105 0804 	add.w	r8, r5, #4
 8001cd6:	f105 0a24 	add.w	sl, r5, #36	; 0x24
          data = SDMMC_ReadFIFO(hsd->Instance);
 8001cda:	6820      	ldr	r0, [r4, #0]
 8001cdc:	f000 fec6 	bl	8002a6c <SDMMC_ReadFIFO>
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8001ce0:	0a03      	lsrs	r3, r0, #8
          *tempbuff = (uint8_t)(data & 0xFFU);
 8001ce2:	f808 0c04 	strb.w	r0, [r8, #-4]
          *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8001ce6:	f808 3c03 	strb.w	r3, [r8, #-3]
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8001cea:	0c03      	lsrs	r3, r0, #16
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8001cec:	0e00      	lsrs	r0, r0, #24
          *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8001cee:	f808 3c02 	strb.w	r3, [r8, #-2]
          *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8001cf2:	f808 0c01 	strb.w	r0, [r8, #-1]
 8001cf6:	f108 0804 	add.w	r8, r8, #4
        for(count = 0U; count < 8U; count++)
 8001cfa:	45d0      	cmp	r8, sl
 8001cfc:	d1ed      	bne.n	8001cda <HAL_SD_ReadBlocks+0xee>
 8001cfe:	3520      	adds	r5, #32
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8001d00:	f7fe fc28 	bl	8000554 <HAL_GetTick>
 8001d04:	1b80      	subs	r0, r0, r6
 8001d06:	42b8      	cmp	r0, r7
 8001d08:	d30d      	bcc.n	8001d26 <HAL_SD_ReadBlocks+0x13a>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8001d0a:	6823      	ldr	r3, [r4, #0]
 8001d0c:	4a3a      	ldr	r2, [pc, #232]	; (8001df8 <HAL_SD_ReadBlocks+0x20c>)
 8001d0e:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8001d10:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001d12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001d16:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State= HAL_SD_STATE_READY;
 8001d18:	2301      	movs	r3, #1
 8001d1a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 8001d22:	2003      	movs	r0, #3
 8001d24:	e785      	b.n	8001c32 <HAL_SD_ReadBlocks+0x46>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8001d26:	6820      	ldr	r0, [r4, #0]
 8001d28:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001d2a:	f413 7f95 	tst.w	r3, #298	; 0x12a
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF))
 8001d2e:	6b43      	ldr	r3, [r0, #52]	; 0x34
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8001d30:	d0cd      	beq.n	8001cce <HAL_SD_ReadBlocks+0xe2>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8001d32:	05db      	lsls	r3, r3, #23
 8001d34:	d509      	bpl.n	8001d4a <HAL_SD_ReadBlocks+0x15e>
 8001d36:	f1b9 0f01 	cmp.w	r9, #1
 8001d3a:	d906      	bls.n	8001d4a <HAL_SD_ReadBlocks+0x15e>
      if(hsd->SdCard.CardType != CARD_SECURED)
 8001d3c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001d3e:	2b03      	cmp	r3, #3
 8001d40:	d003      	beq.n	8001d4a <HAL_SD_ReadBlocks+0x15e>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8001d42:	f000 ff43 	bl	8002bcc <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8001d46:	2800      	cmp	r0, #0
 8001d48:	d1ae      	bne.n	8001ca8 <HAL_SD_ReadBlocks+0xbc>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8001d4a:	6823      	ldr	r3, [r4, #0]
 8001d4c:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d4e:	f011 0108 	ands.w	r1, r1, #8
 8001d52:	d006      	beq.n	8001d62 <HAL_SD_ReadBlocks+0x176>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8001d54:	4a28      	ldr	r2, [pc, #160]	; (8001df8 <HAL_SD_ReadBlocks+0x20c>)
 8001d56:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8001d58:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001d5a:	f043 0308 	orr.w	r3, r3, #8
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8001d5e:	63a3      	str	r3, [r4, #56]	; 0x38
 8001d60:	e7a8      	b.n	8001cb4 <HAL_SD_ReadBlocks+0xc8>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8001d62:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001d64:	f012 0202 	ands.w	r2, r2, #2
 8001d68:	d00a      	beq.n	8001d80 <HAL_SD_ReadBlocks+0x194>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8001d6a:	4a23      	ldr	r2, [pc, #140]	; (8001df8 <HAL_SD_ReadBlocks+0x20c>)
 8001d6c:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8001d6e:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8001d70:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8001d72:	f043 0302 	orr.w	r3, r3, #2
 8001d76:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8001d78:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8001d7c:	6321      	str	r1, [r4, #48]	; 0x30
      return HAL_ERROR;
 8001d7e:	e758      	b.n	8001c32 <HAL_SD_ReadBlocks+0x46>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXOVERR))
 8001d80:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001d82:	0689      	lsls	r1, r1, #26
 8001d84:	d525      	bpl.n	8001dd2 <HAL_SD_ReadBlocks+0x1e6>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8001d86:	491c      	ldr	r1, [pc, #112]	; (8001df8 <HAL_SD_ReadBlocks+0x20c>)
 8001d88:	6399      	str	r1, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8001d8a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8001d8c:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 8001d8e:	f043 0320 	orr.w	r3, r3, #32
 8001d92:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8001d94:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8001d98:	6322      	str	r2, [r4, #48]	; 0x30
      return HAL_ERROR;
 8001d9a:	e74a      	b.n	8001c32 <HAL_SD_ReadBlocks+0x46>
      data = SDMMC_ReadFIFO(hsd->Instance);
 8001d9c:	f000 fe66 	bl	8002a6c <SDMMC_ReadFIFO>
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8001da0:	0a03      	lsrs	r3, r0, #8
      *tempbuff = (uint8_t)(data & 0xFFU);
 8001da2:	f805 0c04 	strb.w	r0, [r5, #-4]
      *tempbuff = (uint8_t)((data >> 8U) & 0xFFU);
 8001da6:	f805 3c03 	strb.w	r3, [r5, #-3]
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8001daa:	0c03      	lsrs	r3, r0, #16
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8001dac:	0e00      	lsrs	r0, r0, #24
      *tempbuff = (uint8_t)((data >> 16U) & 0xFFU);
 8001dae:	f805 3c02 	strb.w	r3, [r5, #-2]
      *tempbuff = (uint8_t)((data >> 24U) & 0xFFU);
 8001db2:	f805 0c01 	strb.w	r0, [r5, #-1]
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8001db6:	f7fe fbcd 	bl	8000554 <HAL_GetTick>
 8001dba:	1b80      	subs	r0, r0, r6
 8001dbc:	4287      	cmp	r7, r0
 8001dbe:	f105 0504 	add.w	r5, r5, #4
 8001dc2:	d807      	bhi.n	8001dd4 <HAL_SD_ReadBlocks+0x1e8>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);        
 8001dc4:	6823      	ldr	r3, [r4, #0]
 8001dc6:	4a0c      	ldr	r2, [pc, #48]	; (8001df8 <HAL_SD_ReadBlocks+0x20c>)
 8001dc8:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= HAL_SD_ERROR_TIMEOUT;
 8001dca:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001dcc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001dd0:	e7c5      	b.n	8001d5e <HAL_SD_ReadBlocks+0x172>
 8001dd2:	3504      	adds	r5, #4
    while ((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXDAVL)))
 8001dd4:	6820      	ldr	r0, [r4, #0]
 8001dd6:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001dd8:	f413 1300 	ands.w	r3, r3, #2097152	; 0x200000
 8001ddc:	d1de      	bne.n	8001d9c <HAL_SD_ReadBlocks+0x1b0>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8001dde:	f240 523a 	movw	r2, #1338	; 0x53a
 8001de2:	6382      	str	r2, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8001de4:	2201      	movs	r2, #1
 8001de6:	f884 2034 	strb.w	r2, [r4, #52]	; 0x34
    return HAL_OK;
 8001dea:	4618      	mov	r0, r3
 8001dec:	e721      	b.n	8001c32 <HAL_SD_ReadBlocks+0x46>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8001dee:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001df0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001df4:	e709      	b.n	8001c0a <HAL_SD_ReadBlocks+0x1e>
 8001df6:	bf00      	nop
 8001df8:	004005ff 	.word	0x004005ff

08001dfc <HAL_SD_WriteBlocks>:
  * @param  NumberOfBlocks: Number of SD blocks to write 
  * @param  Timeout: Specify timeout value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks, uint32_t Timeout)
{
 8001dfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001e00:	b089      	sub	sp, #36	; 0x24
 8001e02:	4604      	mov	r4, r0
 8001e04:	460e      	mov	r6, r1
 8001e06:	4691      	mov	r9, r2
 8001e08:	461f      	mov	r7, r3
 8001e0a:	9d10      	ldr	r5, [sp, #64]	; 0x40
  SDMMC_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8001e0c:	f7fe fba2 	bl	8000554 <HAL_GetTick>
 8001e10:	4680      	mov	r8, r0
  uint32_t count, data;
  uint32_t add = BlockAdd;
  uint8_t *tempbuff = pData;
  
  if(NULL == pData)
 8001e12:	b92e      	cbnz	r6, 8001e20 <HAL_SD_WriteBlocks+0x24>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8001e14:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001e16:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
    
    return HAL_OK;
  }
  else
  {
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8001e1a:	63a3      	str	r3, [r4, #56]	; 0x38
    return HAL_ERROR;
 8001e1c:	2001      	movs	r0, #1
 8001e1e:	e010      	b.n	8001e42 <HAL_SD_WriteBlocks+0x46>
  if(hsd->State == HAL_SD_STATE_READY)
 8001e20:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 8001e24:	b2c0      	uxtb	r0, r0
 8001e26:	2801      	cmp	r0, #1
 8001e28:	f040 80b4 	bne.w	8001f94 <HAL_SD_WriteBlocks+0x198>
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8001e2c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8001e2e:	eb09 0307 	add.w	r3, r9, r7
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8001e32:	2100      	movs	r1, #0
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8001e34:	4293      	cmp	r3, r2
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8001e36:	63a1      	str	r1, [r4, #56]	; 0x38
    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8001e38:	d906      	bls.n	8001e48 <HAL_SD_WriteBlocks+0x4c>
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8001e3a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001e3c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001e40:	63a3      	str	r3, [r4, #56]	; 0x38
  }
}
 8001e42:	b009      	add	sp, #36	; 0x24
 8001e44:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    hsd->State = HAL_SD_STATE_BUSY;
 8001e48:	2303      	movs	r3, #3
 8001e4a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    hsd->Instance->DCTRL = 0U;
 8001e4e:	6820      	ldr	r0, [r4, #0]
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8001e50:	6c63      	ldr	r3, [r4, #68]	; 0x44
    hsd->Instance->DCTRL = 0U;
 8001e52:	62c1      	str	r1, [r0, #44]	; 0x2c
    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8001e54:	2b01      	cmp	r3, #1
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8001e56:	f44f 7100 	mov.w	r1, #512	; 0x200
      add *= 512U;
 8001e5a:	bf18      	it	ne
 8001e5c:	ea4f 2949 	movne.w	r9, r9, lsl #9
    errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8001e60:	f000 fe3b 	bl	8002ada <SDMMC_CmdBlockLength>
    if(errorstate != HAL_SD_ERROR_NONE)
 8001e64:	b148      	cbz	r0, 8001e7a <HAL_SD_WriteBlocks+0x7e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 8001e66:	6823      	ldr	r3, [r4, #0]
 8001e68:	4a4c      	ldr	r2, [pc, #304]	; (8001f9c <HAL_SD_WriteBlocks+0x1a0>)
 8001e6a:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= errorstate;
 8001e6c:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001e6e:	4318      	orrs	r0, r3
 8001e70:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8001e72:	2001      	movs	r0, #1
 8001e74:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      return HAL_ERROR;
 8001e78:	e7e3      	b.n	8001e42 <HAL_SD_WriteBlocks+0x46>
    config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8001e7a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e7e:	9302      	str	r3, [sp, #8]
    config.DataLength    = NumberOfBlocks * BLOCKSIZE;
 8001e80:	027b      	lsls	r3, r7, #9
 8001e82:	9303      	str	r3, [sp, #12]
    config.DataBlockSize = SDMMC_DATABLOCK_SIZE_512B;
 8001e84:	2390      	movs	r3, #144	; 0x90
 8001e86:	9304      	str	r3, [sp, #16]
    config.TransferDir   = SDMMC_TRANSFER_DIR_TO_CARD;
 8001e88:	9005      	str	r0, [sp, #20]
    config.TransferMode  = SDMMC_TRANSFER_MODE_BLOCK;
 8001e8a:	9006      	str	r0, [sp, #24]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 8001e8c:	2301      	movs	r3, #1
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8001e8e:	a902      	add	r1, sp, #8
 8001e90:	6820      	ldr	r0, [r4, #0]
    config.DPSM          = SDMMC_DPSM_ENABLE;
 8001e92:	9307      	str	r3, [sp, #28]
    (void)SDMMC_ConfigData(hsd->Instance, &config);
 8001e94:	f000 fe0f 	bl	8002ab6 <SDMMC_ConfigData>
    if(NumberOfBlocks > 1U)
 8001e98:	2f01      	cmp	r7, #1
 8001e9a:	d913      	bls.n	8001ec4 <HAL_SD_WriteBlocks+0xc8>
      hsd->Context = SD_CONTEXT_WRITE_MULTIPLE_BLOCK;
 8001e9c:	2320      	movs	r3, #32
 8001e9e:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8001ea0:	4649      	mov	r1, r9
 8001ea2:	6820      	ldr	r0, [r4, #0]
 8001ea4:	f000 fe79 	bl	8002b9a <SDMMC_CmdWriteMultiBlock>
    if(errorstate != HAL_SD_ERROR_NONE)
 8001ea8:	2800      	cmp	r0, #0
 8001eaa:	d031      	beq.n	8001f10 <HAL_SD_WriteBlocks+0x114>
          __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 8001eac:	6823      	ldr	r3, [r4, #0]
 8001eae:	4a3b      	ldr	r2, [pc, #236]	; (8001f9c <HAL_SD_WriteBlocks+0x1a0>)
 8001eb0:	639a      	str	r2, [r3, #56]	; 0x38
          hsd->ErrorCode |= errorstate;
 8001eb2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001eb4:	4318      	orrs	r0, r3
 8001eb6:	63a0      	str	r0, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8001eb8:	2001      	movs	r0, #1
      hsd->Context = SD_CONTEXT_NONE;
 8001eba:	2300      	movs	r3, #0
      hsd->State = HAL_SD_STATE_READY;
 8001ebc:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8001ec0:	6323      	str	r3, [r4, #48]	; 0x30
      return HAL_ERROR;
 8001ec2:	e7be      	b.n	8001e42 <HAL_SD_WriteBlocks+0x46>
      hsd->Context = SD_CONTEXT_WRITE_SINGLE_BLOCK;
 8001ec4:	2310      	movs	r3, #16
 8001ec6:	6323      	str	r3, [r4, #48]	; 0x30
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 8001ec8:	4649      	mov	r1, r9
 8001eca:	6820      	ldr	r0, [r4, #0]
 8001ecc:	f000 fe4d 	bl	8002b6a <SDMMC_CmdWriteSingleBlock>
 8001ed0:	e7ea      	b.n	8001ea8 <HAL_SD_WriteBlocks+0xac>
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE))
 8001ed2:	045a      	lsls	r2, r3, #17
 8001ed4:	d50a      	bpl.n	8001eec <HAL_SD_WriteBlocks+0xf0>
 8001ed6:	f106 0920 	add.w	r9, r6, #32
          data |= ((uint32_t)(*tempbuff) << 24U);
 8001eda:	f856 3b04 	ldr.w	r3, [r6], #4
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8001ede:	6820      	ldr	r0, [r4, #0]
          data |= ((uint32_t)(*tempbuff) << 24U);
 8001ee0:	9301      	str	r3, [sp, #4]
          (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8001ee2:	a901      	add	r1, sp, #4
 8001ee4:	f000 fdc5 	bl	8002a72 <SDMMC_WriteFIFO>
        for(count = 0U; count < 8U; count++)
 8001ee8:	45b1      	cmp	r9, r6
 8001eea:	d1f6      	bne.n	8001eda <HAL_SD_WriteBlocks+0xde>
      if(((HAL_GetTick()-tickstart) >=  Timeout) || (Timeout == 0U))
 8001eec:	f7fe fb32 	bl	8000554 <HAL_GetTick>
 8001ef0:	eba0 0008 	sub.w	r0, r0, r8
 8001ef4:	42a8      	cmp	r0, r5
 8001ef6:	d30b      	bcc.n	8001f10 <HAL_SD_WriteBlocks+0x114>
        __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);  
 8001ef8:	6823      	ldr	r3, [r4, #0]
 8001efa:	4a28      	ldr	r2, [pc, #160]	; (8001f9c <HAL_SD_WriteBlocks+0x1a0>)
 8001efc:	639a      	str	r2, [r3, #56]	; 0x38
        hsd->ErrorCode |= errorstate;
 8001efe:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001f00:	63a3      	str	r3, [r4, #56]	; 0x38
        hsd->State = HAL_SD_STATE_READY;
 8001f02:	2301      	movs	r3, #1
 8001f04:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8001f08:	2300      	movs	r3, #0
 8001f0a:	6323      	str	r3, [r4, #48]	; 0x30
        return HAL_TIMEOUT;
 8001f0c:	2003      	movs	r0, #3
 8001f0e:	e798      	b.n	8001e42 <HAL_SD_WriteBlocks+0x46>
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8001f10:	6820      	ldr	r0, [r4, #0]
 8001f12:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001f14:	f413 7f8d 	tst.w	r3, #282	; 0x11a
      if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE))
 8001f18:	6b43      	ldr	r3, [r0, #52]	; 0x34
    while(!__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR | SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_DATAEND))
 8001f1a:	d0da      	beq.n	8001ed2 <HAL_SD_WriteBlocks+0xd6>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) && (NumberOfBlocks > 1U))
 8001f1c:	05db      	lsls	r3, r3, #23
 8001f1e:	d508      	bpl.n	8001f32 <HAL_SD_WriteBlocks+0x136>
 8001f20:	2f01      	cmp	r7, #1
 8001f22:	d906      	bls.n	8001f32 <HAL_SD_WriteBlocks+0x136>
      if(hsd->SdCard.CardType != CARD_SECURED)
 8001f24:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8001f26:	2b03      	cmp	r3, #3
 8001f28:	d003      	beq.n	8001f32 <HAL_SD_WriteBlocks+0x136>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 8001f2a:	f000 fe4f 	bl	8002bcc <SDMMC_CmdStopTransfer>
        if(errorstate != HAL_SD_ERROR_NONE)
 8001f2e:	2800      	cmp	r0, #0
 8001f30:	d1bc      	bne.n	8001eac <HAL_SD_WriteBlocks+0xb0>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DTIMEOUT))
 8001f32:	6823      	ldr	r3, [r4, #0]
 8001f34:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8001f36:	f011 0108 	ands.w	r1, r1, #8
 8001f3a:	d006      	beq.n	8001f4a <HAL_SD_WriteBlocks+0x14e>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8001f3c:	4a17      	ldr	r2, [pc, #92]	; (8001f9c <HAL_SD_WriteBlocks+0x1a0>)
 8001f3e:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8001f40:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001f42:	f043 0308 	orr.w	r3, r3, #8
 8001f46:	63a3      	str	r3, [r4, #56]	; 0x38
 8001f48:	e7b6      	b.n	8001eb8 <HAL_SD_WriteBlocks+0xbc>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL))
 8001f4a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001f4c:	f012 0202 	ands.w	r2, r2, #2
 8001f50:	d00a      	beq.n	8001f68 <HAL_SD_WriteBlocks+0x16c>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8001f52:	4a12      	ldr	r2, [pc, #72]	; (8001f9c <HAL_SD_WriteBlocks+0x1a0>)
 8001f54:	639a      	str	r2, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8001f56:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8001f58:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8001f5a:	f043 0302 	orr.w	r3, r3, #2
 8001f5e:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8001f60:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8001f64:	6321      	str	r1, [r4, #48]	; 0x30
      return HAL_ERROR;
 8001f66:	e76c      	b.n	8001e42 <HAL_SD_WriteBlocks+0x46>
    else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXUNDERR))
 8001f68:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8001f6a:	f010 0010 	ands.w	r0, r0, #16
 8001f6e:	d00a      	beq.n	8001f86 <HAL_SD_WriteBlocks+0x18a>
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);
 8001f70:	490a      	ldr	r1, [pc, #40]	; (8001f9c <HAL_SD_WriteBlocks+0x1a0>)
 8001f72:	6399      	str	r1, [r3, #56]	; 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8001f74:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8001f76:	2001      	movs	r0, #1
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 8001f78:	f043 0310 	orr.w	r3, r3, #16
 8001f7c:	63a3      	str	r3, [r4, #56]	; 0x38
      hsd->State = HAL_SD_STATE_READY;
 8001f7e:	f884 0034 	strb.w	r0, [r4, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 8001f82:	6322      	str	r2, [r4, #48]	; 0x30
      return HAL_ERROR;
 8001f84:	e75d      	b.n	8001e42 <HAL_SD_WriteBlocks+0x46>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 8001f86:	f240 523a 	movw	r2, #1338	; 0x53a
 8001f8a:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 8001f8c:	2301      	movs	r3, #1
 8001f8e:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    return HAL_OK;
 8001f92:	e756      	b.n	8001e42 <HAL_SD_WriteBlocks+0x46>
    hsd->ErrorCode |= HAL_SD_ERROR_BUSY;
 8001f94:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001f96:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001f9a:	e73e      	b.n	8001e1a <HAL_SD_WriteBlocks+0x1e>
 8001f9c:	004005ff 	.word	0x004005ff

08001fa0 <HAL_SD_GetCardCSD>:
  *         contains all CSD register parameters  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypedef *pCSD)
{
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 8001fa0:	6e43      	ldr	r3, [r0, #100]	; 0x64
 8001fa2:	0f9a      	lsrs	r2, r3, #30
 8001fa4:	700a      	strb	r2, [r1, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 8001fa6:	f3c3 6283 	ubfx	r2, r3, #26, #4
 8001faa:	704a      	strb	r2, [r1, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 8001fac:	f3c3 6201 	ubfx	r2, r3, #24, #2
 8001fb0:	708a      	strb	r2, [r1, #2]
  
  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 8001fb2:	f3c3 4207 	ubfx	r2, r3, #16, #8
 8001fb6:	70ca      	strb	r2, [r1, #3]
  
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8001fb8:	f3c3 2207 	ubfx	r2, r3, #8, #8
  
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8001fbc:	b2db      	uxtb	r3, r3
  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 8001fbe:	710a      	strb	r2, [r1, #4]
  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 8001fc0:	714b      	strb	r3, [r1, #5]
  
  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 8001fc2:	6e83      	ldr	r3, [r0, #104]	; 0x68
 8001fc4:	0d1a      	lsrs	r2, r3, #20
 8001fc6:	80ca      	strh	r2, [r1, #6]
  
  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 8001fc8:	f3c3 4203 	ubfx	r2, r3, #16, #4
 8001fcc:	720a      	strb	r2, [r1, #8]
  
  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 8001fce:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 8001fd2:	724a      	strb	r2, [r1, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 8001fd4:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8001fd8:	728a      	strb	r2, [r1, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8001fda:	f3c3 3240 	ubfx	r2, r3, #13, #1
 8001fde:	72ca      	strb	r2, [r1, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8001fe0:	f3c3 3200 	ubfx	r2, r3, #12, #1
 8001fe4:	730a      	strb	r2, [r1, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	734a      	strb	r2, [r1, #13]
  
  if(hsd->SdCard.CardType == CARD_SDSC)
 8001fea:	6c42      	ldr	r2, [r0, #68]	; 0x44
{
 8001fec:	b510      	push	{r4, lr}
  if(hsd->SdCard.CardType == CARD_SDSC)
 8001fee:	2a00      	cmp	r2, #0
 8001ff0:	d16b      	bne.n	80020ca <HAL_SD_GetCardCSD+0x12a>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8001ff2:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8001ff4:	f640 74fc 	movw	r4, #4092	; 0xffc
 8001ff8:	ea04 0383 	and.w	r3, r4, r3, lsl #2
 8001ffc:	ea43 7392 	orr.w	r3, r3, r2, lsr #30
 8002000:	610b      	str	r3, [r1, #16]
    
    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 8002002:	f3c2 63c2 	ubfx	r3, r2, #27, #3
 8002006:	750b      	strb	r3, [r1, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 8002008:	f3c2 6302 	ubfx	r3, r2, #24, #3
 800200c:	754b      	strb	r3, [r1, #21]
    
    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 800200e:	f3c2 5342 	ubfx	r3, r2, #21, #3
 8002012:	758b      	strb	r3, [r1, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8002014:	f3c2 4382 	ubfx	r3, r2, #18, #3

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8002018:	f3c2 32c2 	ubfx	r2, r2, #15, #3
    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 800201c:	75cb      	strb	r3, [r1, #23]
    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 800201e:	760a      	strb	r2, [r1, #24]
    
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 8002020:	690b      	ldr	r3, [r1, #16]
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 8002022:	7e0a      	ldrb	r2, [r1, #24]
 8002024:	f002 0207 	and.w	r2, r2, #7
 8002028:	3202      	adds	r2, #2
    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 800202a:	3301      	adds	r3, #1
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 800202c:	4093      	lsls	r3, r2
 800202e:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 8002030:	7a0a      	ldrb	r2, [r1, #8]
 8002032:	f002 040f 	and.w	r4, r2, #15
 8002036:	2201      	movs	r2, #1
 8002038:	40a2      	lsls	r2, r4
 800203a:	6582      	str	r2, [r0, #88]	; 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U); 
 800203c:	0a52      	lsrs	r2, r2, #9
 800203e:	4353      	muls	r3, r2
 8002040:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 8002042:	f44f 7300 	mov.w	r3, #512	; 0x200
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
    hsd->SdCard.BlockSize = 512U;
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8002046:	6603      	str	r3, [r0, #96]	; 0x60
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
    hsd->State = HAL_SD_STATE_READY;
    return HAL_ERROR;
  }
  
  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8002048:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 800204a:	f3c3 3280 	ubfx	r2, r3, #14, #1
 800204e:	764a      	strb	r2, [r1, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8002050:	f3c3 12c6 	ubfx	r2, r3, #7, #7
  
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8002054:	f003 037f 	and.w	r3, r3, #127	; 0x7f
  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8002058:	768a      	strb	r2, [r1, #26]
  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 800205a:	76cb      	strb	r3, [r1, #27]
  
  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 800205c:	6f03      	ldr	r3, [r0, #112]	; 0x70
 800205e:	0fda      	lsrs	r2, r3, #31
 8002060:	770a      	strb	r2, [r1, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 8002062:	f3c3 7241 	ubfx	r2, r3, #29, #2
 8002066:	774a      	strb	r2, [r1, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 8002068:	f3c3 6282 	ubfx	r2, r3, #26, #3
 800206c:	778a      	strb	r2, [r1, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 800206e:	f3c3 5283 	ubfx	r2, r3, #22, #4
 8002072:	77ca      	strb	r2, [r1, #31]
  
  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 8002074:	f3c3 5240 	ubfx	r2, r3, #21, #1
 8002078:	f881 2020 	strb.w	r2, [r1, #32]

  pCSD->Reserved3 = 0;
 800207c:	2000      	movs	r0, #0

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 800207e:	f3c3 4200 	ubfx	r2, r3, #16, #1
  pCSD->Reserved3 = 0;
 8002082:	f881 0021 	strb.w	r0, [r1, #33]	; 0x21
  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 8002086:	f881 2022 	strb.w	r2, [r1, #34]	; 0x22
  
  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 800208a:	f3c3 32c0 	ubfx	r2, r3, #15, #1
 800208e:	f881 2023 	strb.w	r2, [r1, #35]	; 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 8002092:	f3c3 3280 	ubfx	r2, r3, #14, #1
 8002096:	f881 2024 	strb.w	r2, [r1, #36]	; 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800209a:	f3c3 3240 	ubfx	r2, r3, #13, #1
 800209e:	f881 2025 	strb.w	r2, [r1, #37]	; 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 80020a2:	f3c3 3200 	ubfx	r2, r3, #12, #1
 80020a6:	f881 2026 	strb.w	r2, [r1, #38]	; 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 80020aa:	f3c3 2281 	ubfx	r2, r3, #10, #2
 80020ae:	f881 2027 	strb.w	r2, [r1, #39]	; 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80020b2:	f3c3 2201 	ubfx	r2, r3, #8, #2
  
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80020b6:	f3c3 0346 	ubfx	r3, r3, #1, #7
  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 80020ba:	f881 2028 	strb.w	r2, [r1, #40]	; 0x28
  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 80020be:	f881 3029 	strb.w	r3, [r1, #41]	; 0x29

  pCSD->Reserved4 = 1;
 80020c2:	2301      	movs	r3, #1
 80020c4:	f881 302a 	strb.w	r3, [r1, #42]	; 0x2a
  
  return HAL_OK;
}
 80020c8:	bd10      	pop	{r4, pc}
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80020ca:	2a01      	cmp	r2, #1
 80020cc:	d10f      	bne.n	80020ee <HAL_SD_GetCardCSD+0x14e>
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 80020ce:	f8b0 206e 	ldrh.w	r2, [r0, #110]	; 0x6e
 80020d2:	041b      	lsls	r3, r3, #16
 80020d4:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 80020d8:	4313      	orrs	r3, r2
 80020da:	610b      	str	r3, [r1, #16]
    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 80020dc:	690b      	ldr	r3, [r1, #16]
 80020de:	3301      	adds	r3, #1
 80020e0:	029b      	lsls	r3, r3, #10
 80020e2:	6543      	str	r3, [r0, #84]	; 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 80020e4:	65c3      	str	r3, [r0, #92]	; 0x5c
    hsd->SdCard.BlockSize = 512U;
 80020e6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80020ea:	6583      	str	r3, [r0, #88]	; 0x58
 80020ec:	e7ab      	b.n	8002046 <HAL_SD_GetCardCSD+0xa6>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_FLAGS);   
 80020ee:	6803      	ldr	r3, [r0, #0]
 80020f0:	4a05      	ldr	r2, [pc, #20]	; (8002108 <HAL_SD_GetCardCSD+0x168>)
 80020f2:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80020f4:	6b83      	ldr	r3, [r0, #56]	; 0x38
 80020f6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80020fa:	6383      	str	r3, [r0, #56]	; 0x38
    hsd->State = HAL_SD_STATE_READY;
 80020fc:	2301      	movs	r3, #1
 80020fe:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34
    return HAL_ERROR;
 8002102:	4618      	mov	r0, r3
 8002104:	bd10      	pop	{r4, pc}
 8002106:	bf00      	nop
 8002108:	004005ff 	.word	0x004005ff

0800210c <HAL_SD_InitCard>:
{
 800210c:	b570      	push	{r4, r5, r6, lr}
 800210e:	b098      	sub	sp, #96	; 0x60
  Init.ClockEdge           = SDMMC_CLOCK_EDGE_RISING;
 8002110:	2300      	movs	r3, #0
 8002112:	9307      	str	r3, [sp, #28]
  Init.ClockBypass         = SDMMC_CLOCK_BYPASS_DISABLE;
 8002114:	9308      	str	r3, [sp, #32]
  Init.ClockPowerSave      = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8002116:	9309      	str	r3, [sp, #36]	; 0x24
  Init.BusWide             = SDMMC_BUS_WIDE_1B;
 8002118:	930a      	str	r3, [sp, #40]	; 0x28
  Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 800211a:	930b      	str	r3, [sp, #44]	; 0x2c
  Init.ClockDiv            = SDMMC_INIT_CLK_DIV;
 800211c:	2376      	movs	r3, #118	; 0x76
 800211e:	930c      	str	r3, [sp, #48]	; 0x30
  status = SDMMC_Init(hsd->Instance, Init);
 8002120:	ab0a      	add	r3, sp, #40	; 0x28
{
 8002122:	4604      	mov	r4, r0
  status = SDMMC_Init(hsd->Instance, Init);
 8002124:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002128:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 800212c:	ab07      	add	r3, sp, #28
 800212e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002130:	6820      	ldr	r0, [r4, #0]
 8002132:	f000 fc7f 	bl	8002a34 <SDMMC_Init>
  if(status != HAL_OK)
 8002136:	b118      	cbz	r0, 8002140 <HAL_SD_InitCard+0x34>
    return HAL_ERROR;
 8002138:	2501      	movs	r5, #1
}
 800213a:	4628      	mov	r0, r5
 800213c:	b018      	add	sp, #96	; 0x60
 800213e:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_SD_DISABLE(hsd); 
 8002140:	6820      	ldr	r0, [r4, #0]
 8002142:	6843      	ldr	r3, [r0, #4]
 8002144:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002148:	6043      	str	r3, [r0, #4]
  status = SDMMC_PowerState_ON(hsd->Instance);
 800214a:	f000 fc97 	bl	8002a7c <SDMMC_PowerState_ON>
  if(status != HAL_OK)
 800214e:	4605      	mov	r5, r0
 8002150:	2800      	cmp	r0, #0
 8002152:	d1f1      	bne.n	8002138 <HAL_SD_InitCard+0x2c>
  __HAL_SD_ENABLE(hsd);
 8002154:	6822      	ldr	r2, [r4, #0]
 8002156:	6853      	ldr	r3, [r2, #4]
 8002158:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800215c:	6053      	str	r3, [r2, #4]
  HAL_Delay(2U);
 800215e:	2002      	movs	r0, #2
 8002160:	f7fe f9fe 	bl	8000560 <HAL_Delay>
#if defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t tickstart = HAL_GetTick();
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  
  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8002164:	6820      	ldr	r0, [r4, #0]
  __IO uint32_t count = 0;
 8002166:	9506      	str	r5, [sp, #24]
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8002168:	f000 fd62 	bl	8002c30 <SDMMC_CmdGoIdleState>
  if(errorstate != HAL_SD_ERROR_NONE)
 800216c:	4606      	mov	r6, r0
 800216e:	b970      	cbnz	r0, 800218e <HAL_SD_InitCard+0x82>
  {
    return errorstate;
  }
  
  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 8002170:	6820      	ldr	r0, [r4, #0]
 8002172:	f000 fd85 	bl	8002c80 <SDMMC_CmdOperCond>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002176:	2800      	cmp	r0, #0
 8002178:	d073      	beq.n	8002262 <HAL_SD_InitCard+0x156>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 800217a:	64a6      	str	r6, [r4, #72]	; 0x48
      
#if !defined(STM32L4R5xx) && !defined(STM32L4R7xx) && !defined(STM32L4R9xx) && !defined(STM32L4S5xx) && !defined(STM32L4S7xx) && !defined(STM32L4S9xx)
    /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
    while(validvoltage == 0U)
    {
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 800217c:	f64f 75ff 	movw	r5, #65535	; 0xffff
 8002180:	9b06      	ldr	r3, [sp, #24]
 8002182:	1c5a      	adds	r2, r3, #1
 8002184:	42ab      	cmp	r3, r5
 8002186:	9206      	str	r2, [sp, #24]
 8002188:	d108      	bne.n	800219c <HAL_SD_InitCard+0x90>
      {
        return HAL_SD_ERROR_INVALID_VOLTRANGE;
 800218a:	f04f 7680 	mov.w	r6, #16777216	; 0x1000000
    hsd->State = HAL_SD_STATE_READY;
 800218e:	2501      	movs	r5, #1
 8002190:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 8002194:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8002196:	430e      	orrs	r6, r1
 8002198:	63a6      	str	r6, [r4, #56]	; 0x38
 800219a:	e7ce      	b.n	800213a <HAL_SD_InitCard+0x2e>
      }
      
      /* SEND CMD55 APP_CMD with RCA as 0 */
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 800219c:	2100      	movs	r1, #0
 800219e:	6820      	ldr	r0, [r4, #0]
 80021a0:	f000 fdaa 	bl	8002cf8 <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80021a4:	4601      	mov	r1, r0
 80021a6:	b110      	cbz	r0, 80021ae <HAL_SD_InitCard+0xa2>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80021a8:	f04f 5680 	mov.w	r6, #268435456	; 0x10000000
 80021ac:	e7ef      	b.n	800218e <HAL_SD_InitCard+0x82>
      }
      
      /* Send CMD41 */
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_STD_CAPACITY);
 80021ae:	6820      	ldr	r0, [r4, #0]
 80021b0:	f000 fdba 	bl	8002d28 <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 80021b4:	4601      	mov	r1, r0
 80021b6:	2800      	cmp	r0, #0
 80021b8:	d1f6      	bne.n	80021a8 <HAL_SD_InitCard+0x9c>
      {
        return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
      }
      
      /* Get command response */
      response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80021ba:	6820      	ldr	r0, [r4, #0]
 80021bc:	f000 fc78 	bl	8002ab0 <SDMMC_GetResponse>
    while(validvoltage == 0U)
 80021c0:	2800      	cmp	r0, #0
 80021c2:	dadd      	bge.n	8002180 <HAL_SD_InitCard+0x74>
      
      /* Get operating voltage*/
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
    }
    /* Card type is SDSC */
    hsd->SdCard.CardType = CARD_SDSC;
 80021c4:	2300      	movs	r3, #0
      validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
    }
    
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
    {
      hsd->SdCard.CardType = CARD_SDHC_SDXC;
 80021c6:	6463      	str	r3, [r4, #68]	; 0x44
  if(SDMMC_GetPowerState(hsd->Instance) == 0U) 
 80021c8:	6820      	ldr	r0, [r4, #0]
  uint16_t sd_rca = 1;
 80021ca:	2301      	movs	r3, #1
 80021cc:	f8ad 3016 	strh.w	r3, [sp, #22]
  if(SDMMC_GetPowerState(hsd->Instance) == 0U) 
 80021d0:	f000 fc58 	bl	8002a84 <SDMMC_GetPowerState>
 80021d4:	2800      	cmp	r0, #0
 80021d6:	f000 8095 	beq.w	8002304 <HAL_SD_InitCard+0x1f8>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 80021da:	6c63      	ldr	r3, [r4, #68]	; 0x44
 80021dc:	2b03      	cmp	r3, #3
 80021de:	d019      	beq.n	8002214 <HAL_SD_InitCard+0x108>
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80021e0:	6820      	ldr	r0, [r4, #0]
 80021e2:	f000 fdba 	bl	8002d5a <SDMMC_CmdSendCID>
    if(errorstate != HAL_SD_ERROR_NONE)
 80021e6:	2800      	cmp	r0, #0
 80021e8:	d164      	bne.n	80022b4 <HAL_SD_InitCard+0x1a8>
      hsd->CID[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80021ea:	4601      	mov	r1, r0
 80021ec:	6820      	ldr	r0, [r4, #0]
 80021ee:	f000 fc5f 	bl	8002ab0 <SDMMC_GetResponse>
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80021f2:	2104      	movs	r1, #4
      hsd->CID[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80021f4:	6760      	str	r0, [r4, #116]	; 0x74
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80021f6:	6820      	ldr	r0, [r4, #0]
 80021f8:	f000 fc5a 	bl	8002ab0 <SDMMC_GetResponse>
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80021fc:	2108      	movs	r1, #8
      hsd->CID[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80021fe:	67a0      	str	r0, [r4, #120]	; 0x78
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8002200:	6820      	ldr	r0, [r4, #0]
 8002202:	f000 fc55 	bl	8002ab0 <SDMMC_GetResponse>
      hsd->CID[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 8002206:	210c      	movs	r1, #12
      hsd->CID[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 8002208:	67e0      	str	r0, [r4, #124]	; 0x7c
      hsd->CID[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 800220a:	6820      	ldr	r0, [r4, #0]
 800220c:	f000 fc50 	bl	8002ab0 <SDMMC_GetResponse>
 8002210:	f8c4 0080 	str.w	r0, [r4, #128]	; 0x80
  if(hsd->SdCard.CardType != CARD_SECURED) 
 8002214:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8002216:	2b03      	cmp	r3, #3
 8002218:	d145      	bne.n	80022a6 <HAL_SD_InitCard+0x19a>
  if(hsd->SdCard.CardType != CARD_SECURED) 
 800221a:	6c63      	ldr	r3, [r4, #68]	; 0x44
 800221c:	2b03      	cmp	r3, #3
 800221e:	d150      	bne.n	80022c2 <HAL_SD_InitCard+0x1b6>
  hsd->SdCard.Class = (SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2) >> 20);
 8002220:	2104      	movs	r1, #4
 8002222:	6820      	ldr	r0, [r4, #0]
 8002224:	f000 fc44 	bl	8002ab0 <SDMMC_GetResponse>
 8002228:	0d00      	lsrs	r0, r0, #20
 800222a:	64e0      	str	r0, [r4, #76]	; 0x4c
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 800222c:	a90d      	add	r1, sp, #52	; 0x34
 800222e:	4620      	mov	r0, r4
 8002230:	f7ff feb6 	bl	8001fa0 <HAL_SD_GetCardCSD>
 8002234:	4605      	mov	r5, r0
 8002236:	2800      	cmp	r0, #0
 8002238:	d161      	bne.n	80022fe <HAL_SD_InitCard+0x1f2>
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16));
 800223a:	6d22      	ldr	r2, [r4, #80]	; 0x50
 800223c:	4603      	mov	r3, r0
 800223e:	0412      	lsls	r2, r2, #16
 8002240:	6820      	ldr	r0, [r4, #0]
 8002242:	f000 fcdd 	bl	8002c00 <SDMMC_CmdSelDesel>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002246:	2800      	cmp	r0, #0
 8002248:	d134      	bne.n	80022b4 <HAL_SD_InitCard+0x1a8>
  (void)SDMMC_Init(hsd->Instance, hsd->Init);
 800224a:	f104 0310 	add.w	r3, r4, #16
 800224e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8002252:	e88d 0007 	stmia.w	sp, {r0, r1, r2}
 8002256:	1d23      	adds	r3, r4, #4
 8002258:	cb0e      	ldmia	r3, {r1, r2, r3}
 800225a:	6820      	ldr	r0, [r4, #0]
 800225c:	f000 fbea 	bl	8002a34 <SDMMC_Init>
 8002260:	e76b      	b.n	800213a <HAL_SD_InitCard+0x2e>
    hsd->SdCard.CardVersion = CARD_V2_X;
 8002262:	2301      	movs	r3, #1
 8002264:	64a3      	str	r3, [r4, #72]	; 0x48
      if(count++ == SDMMC_MAX_VOLT_TRIAL)
 8002266:	f64f 75ff 	movw	r5, #65535	; 0xffff
 800226a:	9b06      	ldr	r3, [sp, #24]
 800226c:	1c5a      	adds	r2, r3, #1
 800226e:	42ab      	cmp	r3, r5
 8002270:	9206      	str	r2, [sp, #24]
 8002272:	d08a      	beq.n	800218a <HAL_SD_InitCard+0x7e>
      errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 8002274:	2100      	movs	r1, #0
 8002276:	6820      	ldr	r0, [r4, #0]
 8002278:	f000 fd3e 	bl	8002cf8 <SDMMC_CmdAppCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 800227c:	4606      	mov	r6, r0
 800227e:	2800      	cmp	r0, #0
 8002280:	d185      	bne.n	800218e <HAL_SD_InitCard+0x82>
      errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_HIGH_CAPACITY);
 8002282:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002286:	6820      	ldr	r0, [r4, #0]
 8002288:	f000 fd4e 	bl	8002d28 <SDMMC_CmdAppOperCommand>
      if(errorstate != HAL_SD_ERROR_NONE)
 800228c:	4606      	mov	r6, r0
 800228e:	2800      	cmp	r0, #0
 8002290:	f47f af7d 	bne.w	800218e <HAL_SD_InitCard+0x82>
      response = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8002294:	4601      	mov	r1, r0
 8002296:	6820      	ldr	r0, [r4, #0]
 8002298:	f000 fc0a 	bl	8002ab0 <SDMMC_GetResponse>
    while(validvoltage == 0U)
 800229c:	0fc3      	lsrs	r3, r0, #31
 800229e:	d0e4      	beq.n	800226a <HAL_SD_InitCard+0x15e>
    if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 80022a0:	0042      	lsls	r2, r0, #1
 80022a2:	d58f      	bpl.n	80021c4 <HAL_SD_InitCard+0xb8>
 80022a4:	e78f      	b.n	80021c6 <HAL_SD_InitCard+0xba>
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 80022a6:	f10d 0116 	add.w	r1, sp, #22
 80022aa:	6820      	ldr	r0, [r4, #0]
 80022ac:	f000 fd80 	bl	8002db0 <SDMMC_CmdSetRelAdd>
    if(errorstate != HAL_SD_ERROR_NONE)
 80022b0:	2800      	cmp	r0, #0
 80022b2:	d0b2      	beq.n	800221a <HAL_SD_InitCard+0x10e>
    hsd->State = HAL_SD_STATE_READY;
 80022b4:	2501      	movs	r5, #1
 80022b6:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34
    hsd->ErrorCode |= errorstate;
 80022ba:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80022bc:	4308      	orrs	r0, r1
 80022be:	63a0      	str	r0, [r4, #56]	; 0x38
 80022c0:	e73b      	b.n	800213a <HAL_SD_InitCard+0x2e>
    hsd->SdCard.RelCardAdd = sd_rca;
 80022c2:	f8bd 1016 	ldrh.w	r1, [sp, #22]
 80022c6:	6521      	str	r1, [r4, #80]	; 0x50
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 80022c8:	6820      	ldr	r0, [r4, #0]
 80022ca:	0409      	lsls	r1, r1, #16
 80022cc:	f000 fd5a 	bl	8002d84 <SDMMC_CmdSendCSD>
    if(errorstate != HAL_SD_ERROR_NONE)
 80022d0:	2800      	cmp	r0, #0
 80022d2:	d1ef      	bne.n	80022b4 <HAL_SD_InitCard+0x1a8>
      hsd->CSD[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80022d4:	4601      	mov	r1, r0
 80022d6:	6820      	ldr	r0, [r4, #0]
 80022d8:	f000 fbea 	bl	8002ab0 <SDMMC_GetResponse>
      hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80022dc:	2104      	movs	r1, #4
      hsd->CSD[0] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 80022de:	6660      	str	r0, [r4, #100]	; 0x64
      hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80022e0:	6820      	ldr	r0, [r4, #0]
 80022e2:	f000 fbe5 	bl	8002ab0 <SDMMC_GetResponse>
      hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80022e6:	2108      	movs	r1, #8
      hsd->CSD[1] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP2);
 80022e8:	66a0      	str	r0, [r4, #104]	; 0x68
      hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80022ea:	6820      	ldr	r0, [r4, #0]
 80022ec:	f000 fbe0 	bl	8002ab0 <SDMMC_GetResponse>
      hsd->CSD[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80022f0:	210c      	movs	r1, #12
      hsd->CSD[2] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP3);
 80022f2:	66e0      	str	r0, [r4, #108]	; 0x6c
      hsd->CSD[3] = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP4);
 80022f4:	6820      	ldr	r0, [r4, #0]
 80022f6:	f000 fbdb 	bl	8002ab0 <SDMMC_GetResponse>
 80022fa:	6720      	str	r0, [r4, #112]	; 0x70
 80022fc:	e790      	b.n	8002220 <HAL_SD_InitCard+0x114>
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80022fe:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8002302:	e7d7      	b.n	80022b4 <HAL_SD_InitCard+0x1a8>
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8002304:	f04f 6080 	mov.w	r0, #67108864	; 0x4000000
 8002308:	e7d4      	b.n	80022b4 <HAL_SD_InitCard+0x1a8>

0800230a <HAL_SD_Init>:
{ 
 800230a:	b510      	push	{r4, lr}
  if(hsd == NULL)
 800230c:	4604      	mov	r4, r0
 800230e:	b908      	cbnz	r0, 8002314 <HAL_SD_Init+0xa>
    return HAL_ERROR;
 8002310:	2001      	movs	r0, #1
 8002312:	bd10      	pop	{r4, pc}
  if(hsd->State == HAL_SD_STATE_RESET)
 8002314:	f890 3034 	ldrb.w	r3, [r0, #52]	; 0x34
 8002318:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800231c:	b913      	cbnz	r3, 8002324 <HAL_SD_Init+0x1a>
    hsd->Lock = HAL_UNLOCKED;
 800231e:	7702      	strb	r2, [r0, #28]
    HAL_SD_MspInit(hsd);
 8002320:	f002 fd90 	bl	8004e44 <HAL_SD_MspInit>
  hsd->State = HAL_SD_STATE_BUSY;
 8002324:	2303      	movs	r3, #3
 8002326:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 800232a:	4620      	mov	r0, r4
 800232c:	f7ff feee 	bl	800210c <HAL_SD_InitCard>
 8002330:	2800      	cmp	r0, #0
 8002332:	d1ed      	bne.n	8002310 <HAL_SD_Init+0x6>
  hsd->State = HAL_SD_STATE_READY;
 8002334:	2301      	movs	r3, #1
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8002336:	63a0      	str	r0, [r4, #56]	; 0x38
  hsd->Context = SD_CONTEXT_NONE;
 8002338:	6320      	str	r0, [r4, #48]	; 0x30
  hsd->State = HAL_SD_STATE_READY;
 800233a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
}
 800233e:	bd10      	pop	{r4, pc}

08002340 <HAL_SD_GetCardInfo>:
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 8002340:	6c43      	ldr	r3, [r0, #68]	; 0x44
 8002342:	600b      	str	r3, [r1, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 8002344:	6c83      	ldr	r3, [r0, #72]	; 0x48
 8002346:	604b      	str	r3, [r1, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 8002348:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
 800234a:	608b      	str	r3, [r1, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 800234c:	6d03      	ldr	r3, [r0, #80]	; 0x50
 800234e:	60cb      	str	r3, [r1, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 8002350:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8002352:	610b      	str	r3, [r1, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 8002354:	6d83      	ldr	r3, [r0, #88]	; 0x58
 8002356:	614b      	str	r3, [r1, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 8002358:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 800235a:	618b      	str	r3, [r1, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 800235c:	6e03      	ldr	r3, [r0, #96]	; 0x60
 800235e:	61cb      	str	r3, [r1, #28]
}
 8002360:	2000      	movs	r0, #0
 8002362:	4770      	bx	lr

08002364 <HAL_SD_GetCardState>:
  {
    return HAL_SD_ERROR_PARAM;
  }
  
  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 8002364:	6d01      	ldr	r1, [r0, #80]	; 0x50
{
 8002366:	b510      	push	{r4, lr}
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 8002368:	0409      	lsls	r1, r1, #16
{
 800236a:	4604      	mov	r4, r0
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16));
 800236c:	6800      	ldr	r0, [r0, #0]
 800236e:	f000 fd6d 	bl	8002e4c <SDMMC_CmdSendStatus>
  if(errorstate != HAL_SD_ERROR_NONE)
 8002372:	4601      	mov	r1, r0
 8002374:	b928      	cbnz	r0, 8002382 <HAL_SD_GetCardState+0x1e>
  {
    return errorstate;
  }
  
  /* Get SD card status */
  *pCardStatus = SDMMC_GetResponse(hsd->Instance, SDMMC_RESP1);
 8002376:	6820      	ldr	r0, [r4, #0]
 8002378:	f000 fb9a 	bl	8002ab0 <SDMMC_GetResponse>
  return (HAL_SD_CardStateTypedef)cardstate;
 800237c:	f3c0 2043 	ubfx	r0, r0, #9, #4
}
 8002380:	bd10      	pop	{r4, pc}
    hsd->ErrorCode |= errorstate;
 8002382:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002384:	4319      	orrs	r1, r3
 8002386:	63a1      	str	r1, [r4, #56]	; 0x38
  uint32_t resp1 = 0;
 8002388:	2000      	movs	r0, #0
 800238a:	e7f7      	b.n	800237c <HAL_SD_GetCardState+0x18>

0800238c <UART_SetConfig>:
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 800238c:	6802      	ldr	r2, [r0, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800238e:	69c1      	ldr	r1, [r0, #28]
{
 8002390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002392:	4604      	mov	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002394:	6883      	ldr	r3, [r0, #8]
 8002396:	6900      	ldr	r0, [r0, #16]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002398:	6815      	ldr	r5, [r2, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800239a:	4303      	orrs	r3, r0
 800239c:	6960      	ldr	r0, [r4, #20]
 800239e:	4303      	orrs	r3, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80023a0:	48ba      	ldr	r0, [pc, #744]	; (800268c <UART_SetConfig+0x300>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80023a2:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80023a4:	4028      	ands	r0, r5
 80023a6:	4303      	orrs	r3, r0
 80023a8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80023aa:	6853      	ldr	r3, [r2, #4]
 80023ac:	68e0      	ldr	r0, [r4, #12]
 80023ae:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80023b2:	4303      	orrs	r3, r0
 80023b4:	6053      	str	r3, [r2, #4]
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80023b6:	4bb6      	ldr	r3, [pc, #728]	; (8002690 <UART_SetConfig+0x304>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80023b8:	69a0      	ldr	r0, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80023ba:	429a      	cmp	r2, r3
  {
    tmpreg |= huart->Init.OneBitSampling;
 80023bc:	bf1c      	itt	ne
 80023be:	6a23      	ldrne	r3, [r4, #32]
 80023c0:	4318      	orrne	r0, r3
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80023c2:	6893      	ldr	r3, [r2, #8]
 80023c4:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80023c8:	4303      	orrs	r3, r0
 80023ca:	6093      	str	r3, [r2, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80023cc:	4bb1      	ldr	r3, [pc, #708]	; (8002694 <UART_SetConfig+0x308>)
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d119      	bne.n	8002406 <UART_SetConfig+0x7a>
 80023d2:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 80023d6:	4ab0      	ldr	r2, [pc, #704]	; (8002698 <UART_SetConfig+0x30c>)
 80023d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80023dc:	f003 0303 	and.w	r3, r3, #3
        }
      }  /*   if ( (tmpreg < (3 * huart->Init.BaudRate) ) || (tmpreg > (4096 * huart->Init.BaudRate) )) */
    } /* if (tmpreg != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80023e0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80023e4:	5cd3      	ldrb	r3, [r2, r3]
 80023e6:	f040 8138 	bne.w	800265a <UART_SetConfig+0x2ce>
  {
    switch (clocksource)
 80023ea:	2b08      	cmp	r3, #8
 80023ec:	f200 808f 	bhi.w	800250e <UART_SetConfig+0x182>
 80023f0:	e8df f013 	tbh	[pc, r3, lsl #1]
 80023f4:	00ca011a 	.word	0x00ca011a
 80023f8:	008d00f9 	.word	0x008d00f9
 80023fc:	008d0114 	.word	0x008d0114
 8002400:	008d008d 	.word	0x008d008d
 8002404:	0036      	.short	0x0036
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002406:	4ba5      	ldr	r3, [pc, #660]	; (800269c <UART_SetConfig+0x310>)
 8002408:	429a      	cmp	r2, r3
 800240a:	d107      	bne.n	800241c <UART_SetConfig+0x90>
 800240c:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
 8002410:	4aa3      	ldr	r2, [pc, #652]	; (80026a0 <UART_SetConfig+0x314>)
 8002412:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002416:	f003 030c 	and.w	r3, r3, #12
 800241a:	e7e1      	b.n	80023e0 <UART_SetConfig+0x54>
 800241c:	4ba1      	ldr	r3, [pc, #644]	; (80026a4 <UART_SetConfig+0x318>)
 800241e:	429a      	cmp	r2, r3
 8002420:	d123      	bne.n	800246a <UART_SetConfig+0xde>
 8002422:	f503 33e4 	add.w	r3, r3, #116736	; 0x1c800
 8002426:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800242a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800242e:	2b10      	cmp	r3, #16
 8002430:	f000 80f1 	beq.w	8002616 <UART_SetConfig+0x28a>
 8002434:	d80b      	bhi.n	800244e <UART_SetConfig+0xc2>
 8002436:	2b00      	cmp	r3, #0
 8002438:	f000 80f3 	beq.w	8002622 <UART_SetConfig+0x296>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800243c:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
#endif
        break;
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8002440:	f04f 0201 	mov.w	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002444:	f04f 0300 	mov.w	r3, #0
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002448:	f000 80f8 	beq.w	800263c <UART_SetConfig+0x2b0>
 800244c:	e0a8      	b.n	80025a0 <UART_SetConfig+0x214>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800244e:	2b20      	cmp	r3, #32
 8002450:	f000 80c6 	beq.w	80025e0 <UART_SetConfig+0x254>
 8002454:	2b30      	cmp	r3, #48	; 0x30
 8002456:	d1f1      	bne.n	800243c <UART_SetConfig+0xb0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002458:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800245c:	f040 80b8 	bne.w	80025d0 <UART_SetConfig+0x244>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8002460:	6860      	ldr	r0, [r4, #4]
 8002462:	0843      	lsrs	r3, r0, #1
 8002464:	f503 3380 	add.w	r3, r3, #65536	; 0x10000
 8002468:	e0c3      	b.n	80025f2 <UART_SetConfig+0x266>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800246a:	4b8f      	ldr	r3, [pc, #572]	; (80026a8 <UART_SetConfig+0x31c>)
 800246c:	429a      	cmp	r2, r3
 800246e:	d11e      	bne.n	80024ae <UART_SetConfig+0x122>
 8002470:	f503 33e2 	add.w	r3, r3, #115712	; 0x1c400
 8002474:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002478:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800247c:	2b40      	cmp	r3, #64	; 0x40
 800247e:	f000 80bb 	beq.w	80025f8 <UART_SetConfig+0x26c>
 8002482:	d80a      	bhi.n	800249a <UART_SetConfig+0x10e>
 8002484:	b97b      	cbnz	r3, 80024a6 <UART_SetConfig+0x11a>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002486:	4b82      	ldr	r3, [pc, #520]	; (8002690 <UART_SetConfig+0x304>)
 8002488:	429a      	cmp	r2, r3
 800248a:	f040 80ca 	bne.w	8002622 <UART_SetConfig+0x296>
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 800248e:	f7ff f895 	bl	80015bc <HAL_RCC_GetPCLK1Freq>
        break;
 8002492:	2300      	movs	r3, #0
    if (lpuart_ker_ck_pres != 0U)
 8002494:	bbb0      	cbnz	r0, 8002504 <UART_SetConfig+0x178>
 8002496:	4602      	mov	r2, r0
 8002498:	e03a      	b.n	8002510 <UART_SetConfig+0x184>
  UART_GETCLOCKSOURCE(huart, clocksource);
 800249a:	2b80      	cmp	r3, #128	; 0x80
 800249c:	f000 809d 	beq.w	80025da <UART_SetConfig+0x24e>
 80024a0:	2bc0      	cmp	r3, #192	; 0xc0
 80024a2:	f000 80b0 	beq.w	8002606 <UART_SetConfig+0x27a>
  if (UART_INSTANCE_LOWPOWER(huart))
 80024a6:	4b7a      	ldr	r3, [pc, #488]	; (8002690 <UART_SetConfig+0x304>)
 80024a8:	429a      	cmp	r2, r3
 80024aa:	d1c7      	bne.n	800243c <UART_SetConfig+0xb0>
 80024ac:	e02f      	b.n	800250e <UART_SetConfig+0x182>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80024ae:	4b7f      	ldr	r3, [pc, #508]	; (80026ac <UART_SetConfig+0x320>)
 80024b0:	429a      	cmp	r2, r3
 80024b2:	d111      	bne.n	80024d8 <UART_SetConfig+0x14c>
 80024b4:	f503 33e0 	add.w	r3, r3, #114688	; 0x1c000
 80024b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80024c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80024c4:	f000 8098 	beq.w	80025f8 <UART_SetConfig+0x26c>
 80024c8:	d9dc      	bls.n	8002484 <UART_SetConfig+0xf8>
 80024ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80024ce:	f000 8084 	beq.w	80025da <UART_SetConfig+0x24e>
 80024d2:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80024d6:	e7e4      	b.n	80024a2 <UART_SetConfig+0x116>
 80024d8:	4b6d      	ldr	r3, [pc, #436]	; (8002690 <UART_SetConfig+0x304>)
 80024da:	429a      	cmp	r2, r3
 80024dc:	d1ae      	bne.n	800243c <UART_SetConfig+0xb0>
 80024de:	f503 33c8 	add.w	r3, r3, #102400	; 0x19000
 80024e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024e6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80024ea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80024ee:	f000 8083 	beq.w	80025f8 <UART_SetConfig+0x26c>
 80024f2:	d9c7      	bls.n	8002484 <UART_SetConfig+0xf8>
 80024f4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80024f8:	d06f      	beq.n	80025da <UART_SetConfig+0x24e>
 80024fa:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80024fe:	e7d0      	b.n	80024a2 <UART_SetConfig+0x116>
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8002500:	486b      	ldr	r0, [pc, #428]	; (80026b0 <UART_SetConfig+0x324>)
  if (UART_INSTANCE_LOWPOWER(huart))
 8002502:	2302      	movs	r3, #2
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 8002504:	6862      	ldr	r2, [r4, #4]
 8002506:	eb02 0142 	add.w	r1, r2, r2, lsl #1
 800250a:	4281      	cmp	r1, r0
 800250c:	d905      	bls.n	800251a <UART_SetConfig+0x18e>
        ret = HAL_ERROR;
 800250e:	2201      	movs	r2, #1
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8002510:	2300      	movs	r3, #0
 8002512:	6623      	str	r3, [r4, #96]	; 0x60
  huart->TxISR = NULL;
 8002514:	6663      	str	r3, [r4, #100]	; 0x64

  return ret;
}
 8002516:	4610      	mov	r0, r2
 8002518:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if ((lpuart_ker_ck_pres < (3 * huart->Init.BaudRate)) ||
 800251a:	ebb0 3f02 	cmp.w	r0, r2, lsl #12
 800251e:	d8f6      	bhi.n	800250e <UART_SetConfig+0x182>
        switch (clocksource)
 8002520:	2b08      	cmp	r3, #8
 8002522:	d82e      	bhi.n	8002582 <UART_SetConfig+0x1f6>
 8002524:	e8df f003 	tbb	[pc, r3]
 8002528:	2d1c2d05 	.word	0x2d1c2d05
 800252c:	2d2d2d24 	.word	0x2d2d2d24
 8002530:	27          	.byte	0x27
 8002531:	00          	.byte	0x00
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002532:	f7ff f843 	bl	80015bc <HAL_RCC_GetPCLK1Freq>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002536:	6862      	ldr	r2, [r4, #4]
 8002538:	f44f 7180 	mov.w	r1, #256	; 0x100
 800253c:	0856      	lsrs	r6, r2, #1
 800253e:	2700      	movs	r7, #0
 8002540:	fbe1 6700 	umlal	r6, r7, r1, r0
 8002544:	2300      	movs	r3, #0
 8002546:	4630      	mov	r0, r6
 8002548:	4639      	mov	r1, r7
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800254a:	f7fd fe45 	bl	80001d8 <__aeabi_uldivmod>
            break;
 800254e:	2200      	movs	r2, #0
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002550:	4b58      	ldr	r3, [pc, #352]	; (80026b4 <UART_SetConfig+0x328>)
 8002552:	f5a0 7140 	sub.w	r1, r0, #768	; 0x300
 8002556:	4299      	cmp	r1, r3
 8002558:	d8d9      	bhi.n	800250e <UART_SetConfig+0x182>
          huart->Instance->BRR = usartdiv;
 800255a:	6823      	ldr	r3, [r4, #0]
 800255c:	60d8      	str	r0, [r3, #12]
 800255e:	e7d7      	b.n	8002510 <UART_SetConfig+0x184>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8002560:	4855      	ldr	r0, [pc, #340]	; (80026b8 <UART_SetConfig+0x32c>)
 8002562:	0855      	lsrs	r5, r2, #1
 8002564:	2300      	movs	r3, #0
 8002566:	2100      	movs	r1, #0
 8002568:	1940      	adds	r0, r0, r5
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 800256a:	f141 0100 	adc.w	r1, r1, #0
 800256e:	e7ec      	b.n	800254a <UART_SetConfig+0x1be>
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002570:	f7fe fd18 	bl	8000fa4 <HAL_RCC_GetSysClockFreq>
 8002574:	e7df      	b.n	8002536 <UART_SetConfig+0x1aa>
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8002576:	0850      	lsrs	r0, r2, #1
 8002578:	2100      	movs	r1, #0
 800257a:	2300      	movs	r3, #0
 800257c:	f510 0000 	adds.w	r0, r0, #8388608	; 0x800000
 8002580:	e7f3      	b.n	800256a <UART_SetConfig+0x1de>
            ret = HAL_ERROR;
 8002582:	2201      	movs	r2, #1
  uint32_t usartdiv                   = 0x00000000U;
 8002584:	2000      	movs	r0, #0
 8002586:	e7e3      	b.n	8002550 <UART_SetConfig+0x1c4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 8002588:	f7ff f82a 	bl	80015e0 <HAL_RCC_GetPCLK2Freq>
 800258c:	e04e      	b.n	800262c <UART_SetConfig+0x2a0>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800258e:	f7ff f815 	bl	80015bc <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8002592:	6862      	ldr	r2, [r4, #4]
 8002594:	eb00 0352 	add.w	r3, r0, r2, lsr #1
 8002598:	fbb3 f3f2 	udiv	r3, r3, r2
 800259c:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800259e:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80025a0:	f1a3 0010 	sub.w	r0, r3, #16
 80025a4:	f64f 71ef 	movw	r1, #65519	; 0xffef
 80025a8:	4288      	cmp	r0, r1
 80025aa:	d8b0      	bhi.n	800250e <UART_SetConfig+0x182>
      huart->Instance->BRR = usartdiv;
 80025ac:	6821      	ldr	r1, [r4, #0]
 80025ae:	60cb      	str	r3, [r1, #12]
 80025b0:	e7ae      	b.n	8002510 <UART_SetConfig+0x184>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80025b2:	f7ff f815 	bl	80015e0 <HAL_RCC_GetPCLK2Freq>
 80025b6:	e7ec      	b.n	8002592 <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80025b8:	6860      	ldr	r0, [r4, #4]
 80025ba:	0843      	lsrs	r3, r0, #1
 80025bc:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80025c0:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80025c4:	fbb3 f3f0 	udiv	r3, r3, r0
 80025c8:	e7e8      	b.n	800259c <UART_SetConfig+0x210>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80025ca:	f7fe fceb 	bl	8000fa4 <HAL_RCC_GetSysClockFreq>
 80025ce:	e7e0      	b.n	8002592 <UART_SetConfig+0x206>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80025d0:	6860      	ldr	r0, [r4, #4]
 80025d2:	0843      	lsrs	r3, r0, #1
 80025d4:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 80025d8:	e7f4      	b.n	80025c4 <UART_SetConfig+0x238>
  if (UART_INSTANCE_LOWPOWER(huart))
 80025da:	4b2d      	ldr	r3, [pc, #180]	; (8002690 <UART_SetConfig+0x304>)
 80025dc:	429a      	cmp	r2, r3
 80025de:	d08f      	beq.n	8002500 <UART_SetConfig+0x174>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80025e0:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 80025e4:	d1e8      	bne.n	80025b8 <UART_SetConfig+0x22c>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80025e6:	6860      	ldr	r0, [r4, #4]
 80025e8:	0843      	lsrs	r3, r0, #1
 80025ea:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80025ee:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80025f2:	fbb3 f3f0 	udiv	r3, r3, r0
 80025f6:	e01f      	b.n	8002638 <UART_SetConfig+0x2ac>
  if (UART_INSTANCE_LOWPOWER(huart))
 80025f8:	4b25      	ldr	r3, [pc, #148]	; (8002690 <UART_SetConfig+0x304>)
 80025fa:	429a      	cmp	r2, r3
 80025fc:	d10b      	bne.n	8002616 <UART_SetConfig+0x28a>
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80025fe:	f7fe fcd1 	bl	8000fa4 <HAL_RCC_GetSysClockFreq>
        break;
 8002602:	2304      	movs	r3, #4
 8002604:	e746      	b.n	8002494 <UART_SetConfig+0x108>
  if (UART_INSTANCE_LOWPOWER(huart))
 8002606:	4b22      	ldr	r3, [pc, #136]	; (8002690 <UART_SetConfig+0x304>)
 8002608:	429a      	cmp	r2, r3
 800260a:	f47f af25 	bne.w	8002458 <UART_SetConfig+0xcc>
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 800260e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
  if (UART_INSTANCE_LOWPOWER(huart))
 8002612:	2308      	movs	r3, #8
 8002614:	e776      	b.n	8002504 <UART_SetConfig+0x178>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002616:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 800261a:	d1d6      	bne.n	80025ca <UART_SetConfig+0x23e>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800261c:	f7fe fcc2 	bl	8000fa4 <HAL_RCC_GetSysClockFreq>
 8002620:	e004      	b.n	800262c <UART_SetConfig+0x2a0>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002622:	f5b1 4f00 	cmp.w	r1, #32768	; 0x8000
 8002626:	d1b2      	bne.n	800258e <UART_SetConfig+0x202>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8002628:	f7fe ffc8 	bl	80015bc <HAL_RCC_GetPCLK1Freq>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 800262c:	6861      	ldr	r1, [r4, #4]
 800262e:	084a      	lsrs	r2, r1, #1
 8002630:	eb02 0340 	add.w	r3, r2, r0, lsl #1
 8002634:	fbb3 f3f1 	udiv	r3, r3, r1
 8002638:	b29b      	uxth	r3, r3
  HAL_StatusTypeDef ret               = HAL_OK;
 800263a:	2200      	movs	r2, #0
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800263c:	f1a3 0010 	sub.w	r0, r3, #16
 8002640:	f64f 71ef 	movw	r1, #65519	; 0xffef
 8002644:	4288      	cmp	r0, r1
 8002646:	f63f af62 	bhi.w	800250e <UART_SetConfig+0x182>
      brrtemp = usartdiv & 0xFFF0U;
 800264a:	f023 010f 	bic.w	r1, r3, #15
      huart->Instance->BRR = brrtemp;
 800264e:	6820      	ldr	r0, [r4, #0]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8002650:	f3c3 0342 	ubfx	r3, r3, #1, #3
      huart->Instance->BRR = brrtemp;
 8002654:	430b      	orrs	r3, r1
 8002656:	60c3      	str	r3, [r0, #12]
 8002658:	e75a      	b.n	8002510 <UART_SetConfig+0x184>
    switch (clocksource)
 800265a:	2b08      	cmp	r3, #8
 800265c:	f63f af57 	bhi.w	800250e <UART_SetConfig+0x182>
 8002660:	a201      	add	r2, pc, #4	; (adr r2, 8002668 <UART_SetConfig+0x2dc>)
 8002662:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002666:	bf00      	nop
 8002668:	0800258f 	.word	0x0800258f
 800266c:	080025b3 	.word	0x080025b3
 8002670:	080025b9 	.word	0x080025b9
 8002674:	0800250f 	.word	0x0800250f
 8002678:	080025cb 	.word	0x080025cb
 800267c:	0800250f 	.word	0x0800250f
 8002680:	0800250f 	.word	0x0800250f
 8002684:	0800250f 	.word	0x0800250f
 8002688:	080025d1 	.word	0x080025d1
 800268c:	efff69f3 	.word	0xefff69f3
 8002690:	40008000 	.word	0x40008000
 8002694:	40013800 	.word	0x40013800
 8002698:	0800518c 	.word	0x0800518c
 800269c:	40004400 	.word	0x40004400
 80026a0:	08005190 	.word	0x08005190
 80026a4:	40004800 	.word	0x40004800
 80026a8:	40004c00 	.word	0x40004c00
 80026ac:	40005000 	.word	0x40005000
 80026b0:	00f42400 	.word	0x00f42400
 80026b4:	000ffcff 	.word	0x000ffcff
 80026b8:	f4240000 	.word	0xf4240000

080026bc <UART_AdvFeatureConfig>:
{
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80026bc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80026be:	07da      	lsls	r2, r3, #31
{
 80026c0:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80026c2:	d506      	bpl.n	80026d2 <UART_AdvFeatureConfig+0x16>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80026c4:	6801      	ldr	r1, [r0, #0]
 80026c6:	6a84      	ldr	r4, [r0, #40]	; 0x28
 80026c8:	684a      	ldr	r2, [r1, #4]
 80026ca:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80026ce:	4322      	orrs	r2, r4
 80026d0:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80026d2:	079c      	lsls	r4, r3, #30
 80026d4:	d506      	bpl.n	80026e4 <UART_AdvFeatureConfig+0x28>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80026d6:	6801      	ldr	r1, [r0, #0]
 80026d8:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 80026da:	684a      	ldr	r2, [r1, #4]
 80026dc:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80026e0:	4322      	orrs	r2, r4
 80026e2:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80026e4:	0759      	lsls	r1, r3, #29
 80026e6:	d506      	bpl.n	80026f6 <UART_AdvFeatureConfig+0x3a>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80026e8:	6801      	ldr	r1, [r0, #0]
 80026ea:	6b04      	ldr	r4, [r0, #48]	; 0x30
 80026ec:	684a      	ldr	r2, [r1, #4]
 80026ee:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80026f2:	4322      	orrs	r2, r4
 80026f4:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80026f6:	071a      	lsls	r2, r3, #28
 80026f8:	d506      	bpl.n	8002708 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80026fa:	6801      	ldr	r1, [r0, #0]
 80026fc:	6b44      	ldr	r4, [r0, #52]	; 0x34
 80026fe:	684a      	ldr	r2, [r1, #4]
 8002700:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002704:	4322      	orrs	r2, r4
 8002706:	604a      	str	r2, [r1, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8002708:	06dc      	lsls	r4, r3, #27
 800270a:	d506      	bpl.n	800271a <UART_AdvFeatureConfig+0x5e>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800270c:	6801      	ldr	r1, [r0, #0]
 800270e:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8002710:	688a      	ldr	r2, [r1, #8]
 8002712:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002716:	4322      	orrs	r2, r4
 8002718:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800271a:	0699      	lsls	r1, r3, #26
 800271c:	d506      	bpl.n	800272c <UART_AdvFeatureConfig+0x70>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800271e:	6801      	ldr	r1, [r0, #0]
 8002720:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8002722:	688a      	ldr	r2, [r1, #8]
 8002724:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002728:	4322      	orrs	r2, r4
 800272a:	608a      	str	r2, [r1, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800272c:	065a      	lsls	r2, r3, #25
 800272e:	d50f      	bpl.n	8002750 <UART_AdvFeatureConfig+0x94>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002730:	6801      	ldr	r1, [r0, #0]
 8002732:	6c04      	ldr	r4, [r0, #64]	; 0x40
 8002734:	684a      	ldr	r2, [r1, #4]
 8002736:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 800273a:	4322      	orrs	r2, r4
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800273c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8002740:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8002742:	d105      	bne.n	8002750 <UART_AdvFeatureConfig+0x94>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8002744:	684a      	ldr	r2, [r1, #4]
 8002746:	6c44      	ldr	r4, [r0, #68]	; 0x44
 8002748:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 800274c:	4322      	orrs	r2, r4
 800274e:	604a      	str	r2, [r1, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8002750:	061b      	lsls	r3, r3, #24
 8002752:	d506      	bpl.n	8002762 <UART_AdvFeatureConfig+0xa6>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8002754:	6802      	ldr	r2, [r0, #0]
 8002756:	6c81      	ldr	r1, [r0, #72]	; 0x48
 8002758:	6853      	ldr	r3, [r2, #4]
 800275a:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 800275e:	430b      	orrs	r3, r1
 8002760:	6053      	str	r3, [r2, #4]
 8002762:	bd10      	pop	{r4, pc}

08002764 <UART_WaitOnFlagUntilTimeout>:
  * @param Tickstart Tick start value
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002764:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002768:	9d06      	ldr	r5, [sp, #24]
 800276a:	4604      	mov	r4, r0
 800276c:	460f      	mov	r7, r1
 800276e:	4616      	mov	r6, r2
 8002770:	4698      	mov	r8, r3
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002772:	6821      	ldr	r1, [r4, #0]
 8002774:	69ca      	ldr	r2, [r1, #28]
 8002776:	ea37 0302 	bics.w	r3, r7, r2
 800277a:	bf0c      	ite	eq
 800277c:	2201      	moveq	r2, #1
 800277e:	2200      	movne	r2, #0
 8002780:	42b2      	cmp	r2, r6
 8002782:	d002      	beq.n	800278a <UART_WaitOnFlagUntilTimeout+0x26>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8002784:	2000      	movs	r0, #0
}
 8002786:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if (Timeout != HAL_MAX_DELAY)
 800278a:	1c6b      	adds	r3, r5, #1
 800278c:	d0f2      	beq.n	8002774 <UART_WaitOnFlagUntilTimeout+0x10>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800278e:	b99d      	cbnz	r5, 80027b8 <UART_WaitOnFlagUntilTimeout+0x54>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002790:	6823      	ldr	r3, [r4, #0]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002798:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800279a:	689a      	ldr	r2, [r3, #8]
 800279c:	f022 0201 	bic.w	r2, r2, #1
 80027a0:	609a      	str	r2, [r3, #8]
        huart->gState = HAL_UART_STATE_READY;
 80027a2:	2320      	movs	r3, #32
 80027a4:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
        huart->RxState = HAL_UART_STATE_READY;
 80027a8:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
        __HAL_UNLOCK(huart);
 80027ac:	2300      	movs	r3, #0
 80027ae:	f884 3070 	strb.w	r3, [r4, #112]	; 0x70
 80027b2:	2003      	movs	r0, #3
 80027b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80027b8:	f7fd fecc 	bl	8000554 <HAL_GetTick>
 80027bc:	eba0 0008 	sub.w	r0, r0, r8
 80027c0:	4285      	cmp	r5, r0
 80027c2:	d2d6      	bcs.n	8002772 <UART_WaitOnFlagUntilTimeout+0xe>
 80027c4:	e7e4      	b.n	8002790 <UART_WaitOnFlagUntilTimeout+0x2c>

080027c6 <UART_CheckIdleState>:
{
 80027c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80027c8:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80027ca:	2600      	movs	r6, #0
 80027cc:	6746      	str	r6, [r0, #116]	; 0x74
  tickstart = HAL_GetTick();
 80027ce:	f7fd fec1 	bl	8000554 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80027d2:	6823      	ldr	r3, [r4, #0]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	071a      	lsls	r2, r3, #28
  tickstart = HAL_GetTick();
 80027d8:	4605      	mov	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80027da:	d417      	bmi.n	800280c <UART_CheckIdleState+0x46>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80027dc:	6823      	ldr	r3, [r4, #0]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	075b      	lsls	r3, r3, #29
 80027e2:	d50a      	bpl.n	80027fa <UART_CheckIdleState+0x34>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80027e4:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80027e8:	9300      	str	r3, [sp, #0]
 80027ea:	2200      	movs	r2, #0
 80027ec:	462b      	mov	r3, r5
 80027ee:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80027f2:	4620      	mov	r0, r4
 80027f4:	f7ff ffb6 	bl	8002764 <UART_WaitOnFlagUntilTimeout>
 80027f8:	b9a0      	cbnz	r0, 8002824 <UART_CheckIdleState+0x5e>
  huart->gState = HAL_UART_STATE_READY;
 80027fa:	2320      	movs	r3, #32
  __HAL_UNLOCK(huart);
 80027fc:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80027fe:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UNLOCK(huart);
 8002802:	f884 0070 	strb.w	r0, [r4, #112]	; 0x70
  huart->RxState = HAL_UART_STATE_READY;
 8002806:	f884 3072 	strb.w	r3, [r4, #114]	; 0x72
  return HAL_OK;
 800280a:	e00c      	b.n	8002826 <UART_CheckIdleState+0x60>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800280c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8002810:	9300      	str	r3, [sp, #0]
 8002812:	4632      	mov	r2, r6
 8002814:	4603      	mov	r3, r0
 8002816:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800281a:	4620      	mov	r0, r4
 800281c:	f7ff ffa2 	bl	8002764 <UART_WaitOnFlagUntilTimeout>
 8002820:	2800      	cmp	r0, #0
 8002822:	d0db      	beq.n	80027dc <UART_CheckIdleState+0x16>
      return HAL_TIMEOUT;
 8002824:	2003      	movs	r0, #3
}
 8002826:	b002      	add	sp, #8
 8002828:	bd70      	pop	{r4, r5, r6, pc}

0800282a <HAL_UART_Init>:
{
 800282a:	b510      	push	{r4, lr}
  if (huart == NULL)
 800282c:	4604      	mov	r4, r0
 800282e:	b360      	cbz	r0, 800288a <HAL_UART_Init+0x60>
  if (huart->gState == HAL_UART_STATE_RESET)
 8002830:	f890 3071 	ldrb.w	r3, [r0, #113]	; 0x71
 8002834:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002838:	b91b      	cbnz	r3, 8002842 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800283a:	f880 2070 	strb.w	r2, [r0, #112]	; 0x70
    HAL_UART_MspInit(huart);
 800283e:	f002 fbb1 	bl	8004fa4 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 8002842:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8002844:	2324      	movs	r3, #36	; 0x24
 8002846:	f884 3071 	strb.w	r3, [r4, #113]	; 0x71
  __HAL_UART_DISABLE(huart);
 800284a:	6813      	ldr	r3, [r2, #0]
 800284c:	f023 0301 	bic.w	r3, r3, #1
 8002850:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002852:	4620      	mov	r0, r4
 8002854:	f7ff fd9a 	bl	800238c <UART_SetConfig>
 8002858:	2801      	cmp	r0, #1
 800285a:	d016      	beq.n	800288a <HAL_UART_Init+0x60>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800285c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800285e:	b113      	cbz	r3, 8002866 <HAL_UART_Init+0x3c>
    UART_AdvFeatureConfig(huart);
 8002860:	4620      	mov	r0, r4
 8002862:	f7ff ff2b 	bl	80026bc <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002866:	6823      	ldr	r3, [r4, #0]
 8002868:	685a      	ldr	r2, [r3, #4]
 800286a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800286e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002870:	689a      	ldr	r2, [r3, #8]
 8002872:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002876:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8002878:	681a      	ldr	r2, [r3, #0]
 800287a:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 800287e:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 8002880:	601a      	str	r2, [r3, #0]
}
 8002882:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8002886:	f7ff bf9e 	b.w	80027c6 <UART_CheckIdleState>
}
 800288a:	2001      	movs	r0, #1
 800288c:	bd10      	pop	{r4, pc}
	...

08002890 <SDMMC_GetCmdResp2>:
  */
static uint32_t SDMMC_GetCmdResp2(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8002890:	4b11      	ldr	r3, [pc, #68]	; (80028d8 <SDMMC_GetCmdResp2+0x48>)
 8002892:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	fbb3 f2f2 	udiv	r2, r3, r2
 800289c:	f241 3388 	movw	r3, #5000	; 0x1388
 80028a0:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 80028a2:	f113 33ff 	adds.w	r3, r3, #4294967295
 80028a6:	d313      	bcc.n	80028d0 <SDMMC_GetCmdResp2+0x40>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 80028a8:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80028aa:	f012 0f45 	tst.w	r2, #69	; 0x45
 80028ae:	d0f8      	beq.n	80028a2 <SDMMC_GetCmdResp2+0x12>
    
  if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80028b0:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80028b2:	075b      	lsls	r3, r3, #29
 80028b4:	d503      	bpl.n	80028be <SDMMC_GetCmdResp2+0x2e>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 80028b6:	2304      	movs	r3, #4
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80028b8:	6383      	str	r3, [r0, #56]	; 0x38
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
  }

  return SDMMC_ERROR_NONE;
}
 80028ba:	4618      	mov	r0, r3
 80028bc:	4770      	bx	lr
  else if (__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 80028be:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80028c0:	f013 0301 	ands.w	r3, r3, #1
 80028c4:	d001      	beq.n	80028ca <SDMMC_GetCmdResp2+0x3a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 80028c6:	2301      	movs	r3, #1
 80028c8:	e7f6      	b.n	80028b8 <SDMMC_GetCmdResp2+0x28>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 80028ca:	22c5      	movs	r2, #197	; 0xc5
 80028cc:	6382      	str	r2, [r0, #56]	; 0x38
 80028ce:	e7f4      	b.n	80028ba <SDMMC_GetCmdResp2+0x2a>
      return SDMMC_ERROR_TIMEOUT;
 80028d0:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 80028d4:	e7f1      	b.n	80028ba <SDMMC_GetCmdResp2+0x2a>
 80028d6:	bf00      	nop
 80028d8:	20000028 	.word	0x20000028

080028dc <SDMMC_GetCmdResp3>:
  */
static uint32_t SDMMC_GetCmdResp3(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 80028dc:	4b0e      	ldr	r3, [pc, #56]	; (8002918 <SDMMC_GetCmdResp3+0x3c>)
 80028de:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	fbb3 f2f2 	udiv	r2, r3, r2
 80028e8:	f241 3388 	movw	r3, #5000	; 0x1388
 80028ec:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 80028ee:	f113 33ff 	adds.w	r3, r3, #4294967295
 80028f2:	d30d      	bcc.n	8002910 <SDMMC_GetCmdResp3+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 80028f4:	6b42      	ldr	r2, [r0, #52]	; 0x34
 80028f6:	f012 0f45 	tst.w	r2, #69	; 0x45
 80028fa:	d0f8      	beq.n	80028ee <SDMMC_GetCmdResp3+0x12>
  
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 80028fc:	6b43      	ldr	r3, [r0, #52]	; 0x34
 80028fe:	f013 0304 	ands.w	r3, r3, #4
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8002902:	bf15      	itete	ne
 8002904:	2304      	movne	r3, #4
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
  }
  else
  {  
    /* Clear all the static flags */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8002906:	22c5      	moveq	r2, #197	; 0xc5
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8002908:	6383      	strne	r3, [r0, #56]	; 0x38
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 800290a:	6382      	streq	r2, [r0, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800290c:	4618      	mov	r0, r3
 800290e:	4770      	bx	lr
      return SDMMC_ERROR_TIMEOUT;
 8002910:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
}
 8002914:	4770      	bx	lr
 8002916:	bf00      	nop
 8002918:	20000028 	.word	0x20000028

0800291c <SDMMC_GetCmdResp1>:
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800291c:	4b43      	ldr	r3, [pc, #268]	; (8002a2c <SDMMC_GetCmdResp1+0x110>)
{
 800291e:	b510      	push	{r4, lr}
  register uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	f44f 54fa 	mov.w	r4, #8000	; 0x1f40
 8002926:	fbb3 f3f4 	udiv	r3, r3, r4
 800292a:	435a      	muls	r2, r3
    if (count-- == 0U)
 800292c:	2a00      	cmp	r2, #0
 800292e:	d048      	beq.n	80029c2 <SDMMC_GetCmdResp1+0xa6>
  }while(!__SDMMC_GET_FLAG(SDMMCx, flags));
 8002930:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8002932:	f013 0f45 	tst.w	r3, #69	; 0x45
 8002936:	f102 32ff 	add.w	r2, r2, #4294967295
 800293a:	d0f7      	beq.n	800292c <SDMMC_GetCmdResp1+0x10>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 800293c:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800293e:	075b      	lsls	r3, r3, #29
 8002940:	d503      	bpl.n	800294a <SDMMC_GetCmdResp1+0x2e>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8002942:	2304      	movs	r3, #4
 8002944:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8002946:	4618      	mov	r0, r3
 8002948:	bd10      	pop	{r4, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800294a:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800294c:	07dc      	lsls	r4, r3, #31
 800294e:	d503      	bpl.n	8002958 <SDMMC_GetCmdResp1+0x3c>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8002950:	2301      	movs	r3, #1
 8002952:	6383      	str	r3, [r0, #56]	; 0x38
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8002954:	2001      	movs	r0, #1
 8002956:	bd10      	pop	{r4, pc}
  return (uint8_t)(SDMMCx->RESPCMD);
 8002958:	6903      	ldr	r3, [r0, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 800295a:	b2db      	uxtb	r3, r3
 800295c:	4299      	cmp	r1, r3
 800295e:	d1f9      	bne.n	8002954 <SDMMC_GetCmdResp1+0x38>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8002960:	23c5      	movs	r3, #197	; 0xc5
 8002962:	6383      	str	r3, [r0, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 8002964:	6943      	ldr	r3, [r0, #20]
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8002966:	4832      	ldr	r0, [pc, #200]	; (8002a30 <SDMMC_GetCmdResp1+0x114>)
 8002968:	4018      	ands	r0, r3
 800296a:	2800      	cmp	r0, #0
 800296c:	d05c      	beq.n	8002a28 <SDMMC_GetCmdResp1+0x10c>
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800296e:	2b00      	cmp	r3, #0
 8002970:	db2a      	blt.n	80029c8 <SDMMC_GetCmdResp1+0xac>
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 8002972:	005a      	lsls	r2, r3, #1
 8002974:	d42b      	bmi.n	80029ce <SDMMC_GetCmdResp1+0xb2>
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 8002976:	009c      	lsls	r4, r3, #2
 8002978:	d42b      	bmi.n	80029d2 <SDMMC_GetCmdResp1+0xb6>
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800297a:	00d9      	lsls	r1, r3, #3
 800297c:	d42b      	bmi.n	80029d6 <SDMMC_GetCmdResp1+0xba>
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800297e:	011a      	lsls	r2, r3, #4
 8002980:	d42c      	bmi.n	80029dc <SDMMC_GetCmdResp1+0xc0>
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 8002982:	015c      	lsls	r4, r3, #5
 8002984:	d42d      	bmi.n	80029e2 <SDMMC_GetCmdResp1+0xc6>
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 8002986:	01d9      	lsls	r1, r3, #7
 8002988:	d42e      	bmi.n	80029e8 <SDMMC_GetCmdResp1+0xcc>
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800298a:	021a      	lsls	r2, r3, #8
 800298c:	d42f      	bmi.n	80029ee <SDMMC_GetCmdResp1+0xd2>
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800298e:	025c      	lsls	r4, r3, #9
 8002990:	d430      	bmi.n	80029f4 <SDMMC_GetCmdResp1+0xd8>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 8002992:	0299      	lsls	r1, r3, #10
 8002994:	d431      	bmi.n	80029fa <SDMMC_GetCmdResp1+0xde>
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 8002996:	02da      	lsls	r2, r3, #11
 8002998:	d432      	bmi.n	8002a00 <SDMMC_GetCmdResp1+0xe4>
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800299a:	035c      	lsls	r4, r3, #13
 800299c:	d433      	bmi.n	8002a06 <SDMMC_GetCmdResp1+0xea>
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800299e:	0399      	lsls	r1, r3, #14
 80029a0:	d434      	bmi.n	8002a0c <SDMMC_GetCmdResp1+0xf0>
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 80029a2:	03da      	lsls	r2, r3, #15
 80029a4:	d435      	bmi.n	8002a12 <SDMMC_GetCmdResp1+0xf6>
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 80029a6:	041c      	lsls	r4, r3, #16
 80029a8:	d436      	bmi.n	8002a18 <SDMMC_GetCmdResp1+0xfc>
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 80029aa:	0459      	lsls	r1, r3, #17
 80029ac:	d437      	bmi.n	8002a1e <SDMMC_GetCmdResp1+0x102>
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 80029ae:	049a      	lsls	r2, r3, #18
 80029b0:	d438      	bmi.n	8002a24 <SDMMC_GetCmdResp1+0x108>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 80029b2:	f013 0f08 	tst.w	r3, #8
 80029b6:	bf14      	ite	ne
 80029b8:	f44f 0000 	movne.w	r0, #8388608	; 0x800000
 80029bc:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 80029c0:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 80029c2:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 80029c6:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 80029c8:	f04f 7000 	mov.w	r0, #33554432	; 0x2000000
 80029cc:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ADDR_MISALIGNED;
 80029ce:	2040      	movs	r0, #64	; 0x40
 80029d0:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80029d2:	2080      	movs	r0, #128	; 0x80
 80029d4:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80029d6:	f44f 7080 	mov.w	r0, #256	; 0x100
 80029da:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80029dc:	f44f 7000 	mov.w	r0, #512	; 0x200
 80029e0:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80029e2:	f44f 6080 	mov.w	r0, #1024	; 0x400
 80029e6:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80029e8:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80029ec:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_COM_CRC_FAILED;
 80029ee:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80029f2:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ILLEGAL_CMD;
 80029f4:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80029f8:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CARD_ECC_FAILED;
 80029fa:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80029fe:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CC_ERR;
 8002a00:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002a04:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8002a06:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8002a0a:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8002a0c:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8002a10:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8002a12:	f44f 2000 	mov.w	r0, #524288	; 0x80000
 8002a16:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8002a18:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8002a1c:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8002a1e:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8002a22:	bd10      	pop	{r4, pc}
    return SDMMC_ERROR_ERASE_RESET;
 8002a24:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
}
 8002a28:	bd10      	pop	{r4, pc}
 8002a2a:	bf00      	nop
 8002a2c:	20000028 	.word	0x20000028
 8002a30:	fdffe008 	.word	0xfdffe008

08002a34 <SDMMC_Init>:
{
 8002a34:	b084      	sub	sp, #16
 8002a36:	b510      	push	{r4, lr}
 8002a38:	ac03      	add	r4, sp, #12
 8002a3a:	e884 000e 	stmia.w	r4, {r1, r2, r3}
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, Init.ClockEdge           |\
 8002a3e:	9904      	ldr	r1, [sp, #16]
 8002a40:	9b03      	ldr	r3, [sp, #12]
 8002a42:	6842      	ldr	r2, [r0, #4]
 8002a44:	430b      	orrs	r3, r1
 8002a46:	9905      	ldr	r1, [sp, #20]
 8002a48:	430b      	orrs	r3, r1
 8002a4a:	9906      	ldr	r1, [sp, #24]
 8002a4c:	430b      	orrs	r3, r1
 8002a4e:	9907      	ldr	r1, [sp, #28]
 8002a50:	430b      	orrs	r3, r1
 8002a52:	9908      	ldr	r1, [sp, #32]
}
 8002a54:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  MODIFY_REG(SDMMCx->CLKCR, CLKCR_CLEAR_MASK, Init.ClockEdge           |\
 8002a58:	f422 42fd 	bic.w	r2, r2, #32384	; 0x7e80
 8002a5c:	430b      	orrs	r3, r1
 8002a5e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
 8002a62:	4313      	orrs	r3, r2
 8002a64:	6043      	str	r3, [r0, #4]
}
 8002a66:	b004      	add	sp, #16
 8002a68:	2000      	movs	r0, #0
 8002a6a:	4770      	bx	lr

08002a6c <SDMMC_ReadFIFO>:
 8002a6c:	f8d0 0080 	ldr.w	r0, [r0, #128]	; 0x80
 8002a70:	4770      	bx	lr

08002a72 <SDMMC_WriteFIFO>:
  SDMMCx->FIFO = *pWriteData;
 8002a72:	680b      	ldr	r3, [r1, #0]
 8002a74:	f8c0 3080 	str.w	r3, [r0, #128]	; 0x80
}
 8002a78:	2000      	movs	r0, #0
 8002a7a:	4770      	bx	lr

08002a7c <SDMMC_PowerState_ON>:
  SDMMCx->POWER = SDMMC_POWER_PWRCTRL;
 8002a7c:	2303      	movs	r3, #3
 8002a7e:	6003      	str	r3, [r0, #0]
}
 8002a80:	2000      	movs	r0, #0
 8002a82:	4770      	bx	lr

08002a84 <SDMMC_GetPowerState>:
  return (SDMMCx->POWER & SDMMC_POWER_PWRCTRL);
 8002a84:	6800      	ldr	r0, [r0, #0]
}
 8002a86:	f000 0003 	and.w	r0, r0, #3
 8002a8a:	4770      	bx	lr

08002a8c <SDMMC_SendCommand>:
  SDMMCx->ARG = Command->Argument;
 8002a8c:	680b      	ldr	r3, [r1, #0]
 8002a8e:	6083      	str	r3, [r0, #8]
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, Command->CmdIndex         |\
 8002a90:	68c3      	ldr	r3, [r0, #12]
 8002a92:	684a      	ldr	r2, [r1, #4]
 8002a94:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 8002a98:	f023 030f 	bic.w	r3, r3, #15
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	688a      	ldr	r2, [r1, #8]
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	68ca      	ldr	r2, [r1, #12]
 8002aa4:	4313      	orrs	r3, r2
 8002aa6:	690a      	ldr	r2, [r1, #16]
 8002aa8:	4313      	orrs	r3, r2
 8002aaa:	60c3      	str	r3, [r0, #12]
}
 8002aac:	2000      	movs	r0, #0
 8002aae:	4770      	bx	lr

08002ab0 <SDMMC_GetResponse>:
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8002ab0:	3014      	adds	r0, #20
  return (*(__IO uint32_t *) tmp);
 8002ab2:	5840      	ldr	r0, [r0, r1]
}  
 8002ab4:	4770      	bx	lr

08002ab6 <SDMMC_ConfigData>:
  SDMMCx->DTIMER = Data->DataTimeOut;
 8002ab6:	680b      	ldr	r3, [r1, #0]
 8002ab8:	6243      	str	r3, [r0, #36]	; 0x24
  SDMMCx->DLEN = Data->DataLength;
 8002aba:	684b      	ldr	r3, [r1, #4]
 8002abc:	6283      	str	r3, [r0, #40]	; 0x28
  MODIFY_REG(SDMMCx->DCTRL, DCTRL_CLEAR_MASK, Data->DataBlockSize |\
 8002abe:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 8002ac0:	688a      	ldr	r2, [r1, #8]
 8002ac2:	f023 03f7 	bic.w	r3, r3, #247	; 0xf7
 8002ac6:	4313      	orrs	r3, r2
 8002ac8:	68ca      	ldr	r2, [r1, #12]
 8002aca:	4313      	orrs	r3, r2
 8002acc:	690a      	ldr	r2, [r1, #16]
 8002ace:	4313      	orrs	r3, r2
 8002ad0:	694a      	ldr	r2, [r1, #20]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	62c3      	str	r3, [r0, #44]	; 0x2c
}
 8002ad6:	2000      	movs	r0, #0
 8002ad8:	4770      	bx	lr

08002ada <SDMMC_CmdBlockLength>:
{
 8002ada:	b530      	push	{r4, r5, lr}
 8002adc:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8002ade:	2340      	movs	r3, #64	; 0x40
 8002ae0:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002ae2:	2300      	movs	r3, #0
{
 8002ae4:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 8002ae6:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8002ae8:	2410      	movs	r4, #16
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002aea:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002aec:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8002aee:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002af2:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 8002af4:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002af6:	f7ff ffc9 	bl	8002a8c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SET_BLOCKLEN, SDMMC_CMDTIMEOUT);
 8002afa:	f241 3288 	movw	r2, #5000	; 0x1388
 8002afe:	4621      	mov	r1, r4
 8002b00:	4628      	mov	r0, r5
 8002b02:	f7ff ff0b 	bl	800291c <SDMMC_GetCmdResp1>
}
 8002b06:	b007      	add	sp, #28
 8002b08:	bd30      	pop	{r4, r5, pc}

08002b0a <SDMMC_CmdReadSingleBlock>:
{
 8002b0a:	b530      	push	{r4, r5, lr}
 8002b0c:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8002b0e:	2340      	movs	r3, #64	; 0x40
 8002b10:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002b12:	2300      	movs	r3, #0
{
 8002b14:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8002b16:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8002b18:	2411      	movs	r4, #17
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002b1a:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002b1c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8002b1e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b22:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 8002b24:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002b26:	f7ff ffb1 	bl	8002a8c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8002b2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b2e:	4621      	mov	r1, r4
 8002b30:	4628      	mov	r0, r5
 8002b32:	f7ff fef3 	bl	800291c <SDMMC_GetCmdResp1>
}
 8002b36:	b007      	add	sp, #28
 8002b38:	bd30      	pop	{r4, r5, pc}

08002b3a <SDMMC_CmdReadMultiBlock>:
{
 8002b3a:	b530      	push	{r4, r5, lr}
 8002b3c:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8002b3e:	2340      	movs	r3, #64	; 0x40
 8002b40:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002b42:	2300      	movs	r3, #0
{
 8002b44:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 8002b46:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8002b48:	2412      	movs	r4, #18
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002b4a:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002b4c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8002b4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b52:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 8002b54:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002b56:	f7ff ff99 	bl	8002a8c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_READ_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8002b5a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b5e:	4621      	mov	r1, r4
 8002b60:	4628      	mov	r0, r5
 8002b62:	f7ff fedb 	bl	800291c <SDMMC_GetCmdResp1>
}
 8002b66:	b007      	add	sp, #28
 8002b68:	bd30      	pop	{r4, r5, pc}

08002b6a <SDMMC_CmdWriteSingleBlock>:
{
 8002b6a:	b530      	push	{r4, r5, lr}
 8002b6c:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8002b6e:	2340      	movs	r3, #64	; 0x40
 8002b70:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002b72:	2300      	movs	r3, #0
{
 8002b74:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8002b76:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8002b78:	2418      	movs	r4, #24
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002b7a:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002b7c:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8002b7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002b82:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 8002b84:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002b86:	f7ff ff81 	bl	8002a8c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDMMC_CMDTIMEOUT);
 8002b8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8002b8e:	4621      	mov	r1, r4
 8002b90:	4628      	mov	r0, r5
 8002b92:	f7ff fec3 	bl	800291c <SDMMC_GetCmdResp1>
}
 8002b96:	b007      	add	sp, #28
 8002b98:	bd30      	pop	{r4, r5, pc}

08002b9a <SDMMC_CmdWriteMultiBlock>:
{
 8002b9a:	b530      	push	{r4, r5, lr}
 8002b9c:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8002b9e:	2340      	movs	r3, #64	; 0x40
 8002ba0:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002ba2:	2300      	movs	r3, #0
{
 8002ba4:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 8002ba6:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8002ba8:	2419      	movs	r4, #25
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002baa:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002bac:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8002bae:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002bb2:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 8002bb4:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002bb6:	f7ff ff69 	bl	8002a8c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_WRITE_MULT_BLOCK, SDMMC_CMDTIMEOUT);
 8002bba:	f241 3288 	movw	r2, #5000	; 0x1388
 8002bbe:	4621      	mov	r1, r4
 8002bc0:	4628      	mov	r0, r5
 8002bc2:	f7ff feab 	bl	800291c <SDMMC_GetCmdResp1>
}
 8002bc6:	b007      	add	sp, #28
 8002bc8:	bd30      	pop	{r4, r5, pc}
	...

08002bcc <SDMMC_CmdStopTransfer>:
{
 8002bcc:	b530      	push	{r4, r5, lr}
 8002bce:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0;
 8002bd0:	2300      	movs	r3, #0
{
 8002bd2:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = 0;
 8002bd4:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8002bd6:	240c      	movs	r4, #12
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8002bd8:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002bda:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002bdc:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8002bde:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8002be2:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8002be4:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8002be6:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002be8:	f7ff ff50 	bl	8002a8c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 8002bec:	4a03      	ldr	r2, [pc, #12]	; (8002bfc <SDMMC_CmdStopTransfer+0x30>)
 8002bee:	4621      	mov	r1, r4
 8002bf0:	4628      	mov	r0, r5
 8002bf2:	f7ff fe93 	bl	800291c <SDMMC_GetCmdResp1>
}
 8002bf6:	b007      	add	sp, #28
 8002bf8:	bd30      	pop	{r4, r5, pc}
 8002bfa:	bf00      	nop
 8002bfc:	05f5e100 	.word	0x05f5e100

08002c00 <SDMMC_CmdSelDesel>:
{
 8002c00:	b530      	push	{r4, r5, lr}
 8002c02:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8002c04:	2340      	movs	r3, #64	; 0x40
 8002c06:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002c08:	2300      	movs	r3, #0
{
 8002c0a:	4605      	mov	r5, r0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8002c0c:	2407      	movs	r4, #7
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002c0e:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002c10:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8002c12:	f44f 6380 	mov.w	r3, #1024	; 0x400
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 8002c16:	9201      	str	r2, [sp, #4]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8002c18:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 8002c1a:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002c1c:	f7ff ff36 	bl	8002a8c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEL_DESEL_CARD, SDMMC_CMDTIMEOUT);
 8002c20:	f241 3288 	movw	r2, #5000	; 0x1388
 8002c24:	4621      	mov	r1, r4
 8002c26:	4628      	mov	r0, r5
 8002c28:	f7ff fe78 	bl	800291c <SDMMC_GetCmdResp1>
}
 8002c2c:	b007      	add	sp, #28
 8002c2e:	bd30      	pop	{r4, r5, pc}

08002c30 <SDMMC_CmdGoIdleState>:
{
 8002c30:	b510      	push	{r4, lr}
 8002c32:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = 0;
 8002c34:	2300      	movs	r3, #0
 8002c36:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 8002c38:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_NO;
 8002c3a:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002c3c:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002c3e:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8002c40:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c44:	9305      	str	r3, [sp, #20]
{
 8002c46:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002c48:	f7ff ff20 	bl	8002a8c <SDMMC_SendCommand>
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8002c4c:	4b0b      	ldr	r3, [pc, #44]	; (8002c7c <SDMMC_CmdGoIdleState+0x4c>)
 8002c4e:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	fbb3 f2f2 	udiv	r2, r3, r2
 8002c58:	f241 3388 	movw	r3, #5000	; 0x1388
 8002c5c:	4353      	muls	r3, r2
    if (count-- == 0U)
 8002c5e:	f113 33ff 	adds.w	r3, r3, #4294967295
 8002c62:	d307      	bcc.n	8002c74 <SDMMC_CmdGoIdleState+0x44>
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDSENT));
 8002c64:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8002c66:	0612      	lsls	r2, r2, #24
 8002c68:	d5f9      	bpl.n	8002c5e <SDMMC_CmdGoIdleState+0x2e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8002c6a:	23c5      	movs	r3, #197	; 0xc5
 8002c6c:	63a3      	str	r3, [r4, #56]	; 0x38
  return SDMMC_ERROR_NONE;
 8002c6e:	2000      	movs	r0, #0
}
 8002c70:	b006      	add	sp, #24
 8002c72:	bd10      	pop	{r4, pc}
      return SDMMC_ERROR_TIMEOUT;
 8002c74:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
  return errorstate;
 8002c78:	e7fa      	b.n	8002c70 <SDMMC_CmdGoIdleState+0x40>
 8002c7a:	bf00      	nop
 8002c7c:	20000028 	.word	0x20000028

08002c80 <SDMMC_CmdOperCond>:
{
 8002c80:	b510      	push	{r4, lr}
 8002c82:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 8002c84:	f44f 73d5 	mov.w	r3, #426	; 0x1aa
 8002c88:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 8002c8a:	2308      	movs	r3, #8
 8002c8c:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8002c8e:	2340      	movs	r3, #64	; 0x40
 8002c90:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002c92:	2300      	movs	r3, #0
 8002c94:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002c96:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8002c98:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002c9c:	9305      	str	r3, [sp, #20]
{
 8002c9e:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002ca0:	f7ff fef4 	bl	8002a8c <SDMMC_SendCommand>
  */
static uint32_t SDMMC_GetCmdResp7(SDMMC_TypeDef *SDMMCx)
{
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDMMC_CMDTIMEOUT is expressed in ms */
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8002ca4:	4b13      	ldr	r3, [pc, #76]	; (8002cf4 <SDMMC_CmdOperCond+0x74>)
 8002ca6:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	fbb3 f2f2 	udiv	r2, r3, r2
 8002cb0:	f241 3388 	movw	r3, #5000	; 0x1388
 8002cb4:	4353      	muls	r3, r2
  
  do
  {
    if (count-- == 0U)
 8002cb6:	f113 33ff 	adds.w	r3, r3, #4294967295
 8002cba:	d318      	bcc.n	8002cee <SDMMC_CmdOperCond+0x6e>
    {
      return SDMMC_ERROR_TIMEOUT;
    }
    
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 8002cbc:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8002cbe:	f012 0f45 	tst.w	r2, #69	; 0x45
 8002cc2:	d0f8      	beq.n	8002cb6 <SDMMC_CmdOperCond+0x36>

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8002cc4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002cc6:	075b      	lsls	r3, r3, #29
 8002cc8:	d503      	bpl.n	8002cd2 <SDMMC_CmdOperCond+0x52>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8002cca:	2004      	movs	r0, #4
  }
  
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8002ccc:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8002cce:	b006      	add	sp, #24
 8002cd0:	bd10      	pop	{r4, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8002cd2:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8002cd4:	f012 0201 	ands.w	r2, r2, #1
 8002cd8:	d001      	beq.n	8002cde <SDMMC_CmdOperCond+0x5e>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8002cda:	2001      	movs	r0, #1
 8002cdc:	e7f6      	b.n	8002ccc <SDMMC_CmdOperCond+0x4c>
  else
  {
    /* Nothing to do */
  }

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CMDREND))
 8002cde:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8002ce0:	f010 0040 	ands.w	r0, r0, #64	; 0x40
 8002ce4:	d0f3      	beq.n	8002cce <SDMMC_CmdOperCond+0x4e>
  {
    /* Card is SD V2.0 compliant */
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CMDREND);
 8002ce6:	2340      	movs	r3, #64	; 0x40
 8002ce8:	63a3      	str	r3, [r4, #56]	; 0x38
  }
  
  return SDMMC_ERROR_NONE;
 8002cea:	4610      	mov	r0, r2
 8002cec:	e7ef      	b.n	8002cce <SDMMC_CmdOperCond+0x4e>
      return SDMMC_ERROR_TIMEOUT;
 8002cee:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8002cf2:	e7ec      	b.n	8002cce <SDMMC_CmdOperCond+0x4e>
 8002cf4:	20000028 	.word	0x20000028

08002cf8 <SDMMC_CmdAppCommand>:
{
 8002cf8:	b530      	push	{r4, r5, lr}
 8002cfa:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8002cfc:	2340      	movs	r3, #64	; 0x40
 8002cfe:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002d00:	2300      	movs	r3, #0
{
 8002d02:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 8002d04:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8002d06:	2437      	movs	r4, #55	; 0x37
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002d08:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002d0a:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8002d0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d10:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 8002d12:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002d14:	f7ff feba 	bl	8002a8c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_APP_CMD, SDMMC_CMDTIMEOUT);
 8002d18:	f241 3288 	movw	r2, #5000	; 0x1388
 8002d1c:	4621      	mov	r1, r4
 8002d1e:	4628      	mov	r0, r5
 8002d20:	f7ff fdfc 	bl	800291c <SDMMC_GetCmdResp1>
}
 8002d24:	b007      	add	sp, #28
 8002d26:	bd30      	pop	{r4, r5, pc}

08002d28 <SDMMC_CmdAppOperCommand>:
{
 8002d28:	b510      	push	{r4, lr}
 8002d2a:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 8002d2c:	2329      	movs	r3, #41	; 0x29
 8002d2e:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8002d30:	f041 4100 	orr.w	r1, r1, #2147483648	; 0x80000000
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8002d34:	2340      	movs	r3, #64	; 0x40
 8002d36:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8002d38:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002d3c:	2300      	movs	r3, #0
{
 8002d3e:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 8002d40:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002d42:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002d44:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8002d46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d4a:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002d4c:	f7ff fe9e 	bl	8002a8c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp3(SDMMCx);
 8002d50:	4620      	mov	r0, r4
 8002d52:	f7ff fdc3 	bl	80028dc <SDMMC_GetCmdResp3>
}
 8002d56:	b006      	add	sp, #24
 8002d58:	bd10      	pop	{r4, pc}

08002d5a <SDMMC_CmdSendCID>:
{
 8002d5a:	b510      	push	{r4, lr}
 8002d5c:	b086      	sub	sp, #24
  sdmmc_cmdinit.Argument         = 0;
 8002d5e:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8002d60:	2202      	movs	r2, #2
{
 8002d62:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = 0;
 8002d64:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 8002d66:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002d68:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8002d6a:	22c0      	movs	r2, #192	; 0xc0
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8002d6c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002d70:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8002d72:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8002d74:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002d76:	f7ff fe89 	bl	8002a8c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8002d7a:	4620      	mov	r0, r4
 8002d7c:	f7ff fd88 	bl	8002890 <SDMMC_GetCmdResp2>
}
 8002d80:	b006      	add	sp, #24
 8002d82:	bd10      	pop	{r4, pc}

08002d84 <SDMMC_CmdSendCSD>:
{
 8002d84:	b510      	push	{r4, lr}
 8002d86:	b086      	sub	sp, #24
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 8002d88:	2309      	movs	r3, #9
 8002d8a:	9302      	str	r3, [sp, #8]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_LONG;
 8002d8c:	23c0      	movs	r3, #192	; 0xc0
 8002d8e:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002d90:	2300      	movs	r3, #0
{
 8002d92:	4604      	mov	r4, r0
  sdmmc_cmdinit.Argument         = Argument;
 8002d94:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002d96:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002d98:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8002d9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002d9e:	9305      	str	r3, [sp, #20]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002da0:	f7ff fe74 	bl	8002a8c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp2(SDMMCx);
 8002da4:	4620      	mov	r0, r4
 8002da6:	f7ff fd73 	bl	8002890 <SDMMC_GetCmdResp2>
}
 8002daa:	b006      	add	sp, #24
 8002dac:	bd10      	pop	{r4, pc}
	...

08002db0 <SDMMC_CmdSetRelAdd>:
{
 8002db0:	b530      	push	{r4, r5, lr}
 8002db2:	b087      	sub	sp, #28
  sdmmc_cmdinit.Argument         = 0;
 8002db4:	2300      	movs	r3, #0
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8002db6:	2203      	movs	r2, #3
  sdmmc_cmdinit.Argument         = 0;
 8002db8:	9301      	str	r3, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 8002dba:	9202      	str	r2, [sp, #8]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002dbc:	9304      	str	r3, [sp, #16]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8002dbe:	2240      	movs	r2, #64	; 0x40
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8002dc0:	f44f 6380 	mov.w	r3, #1024	; 0x400
{
 8002dc4:	460d      	mov	r5, r1
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002dc6:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8002dc8:	9203      	str	r2, [sp, #12]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8002dca:	9305      	str	r3, [sp, #20]
{
 8002dcc:	4604      	mov	r4, r0
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002dce:	f7ff fe5d 	bl	8002a8c <SDMMC_SendCommand>
  register uint32_t count = SDMMC_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 8002dd2:	4b1d      	ldr	r3, [pc, #116]	; (8002e48 <SDMMC_CmdSetRelAdd+0x98>)
 8002dd4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	fbb3 f2f2 	udiv	r2, r3, r2
 8002dde:	f241 3388 	movw	r3, #5000	; 0x1388
 8002de2:	4353      	muls	r3, r2
    if (count-- == 0U)
 8002de4:	f113 33ff 	adds.w	r3, r3, #4294967295
 8002de8:	d326      	bcc.n	8002e38 <SDMMC_CmdSetRelAdd+0x88>
  }while(!__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT));
 8002dea:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8002dec:	f012 0f45 	tst.w	r2, #69	; 0x45
 8002df0:	d0f8      	beq.n	8002de4 <SDMMC_CmdSetRelAdd+0x34>
  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8002df2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002df4:	0758      	lsls	r0, r3, #29
 8002df6:	d503      	bpl.n	8002e00 <SDMMC_CmdSetRelAdd+0x50>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8002df8:	2004      	movs	r0, #4
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8002dfa:	63a0      	str	r0, [r4, #56]	; 0x38
}
 8002dfc:	b007      	add	sp, #28
 8002dfe:	bd30      	pop	{r4, r5, pc}
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 8002e00:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002e02:	07d9      	lsls	r1, r3, #31
 8002e04:	d501      	bpl.n	8002e0a <SDMMC_CmdSetRelAdd+0x5a>
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8002e06:	2001      	movs	r0, #1
 8002e08:	e7f7      	b.n	8002dfa <SDMMC_CmdSetRelAdd+0x4a>
  return (uint8_t)(SDMMCx->RESPCMD);
 8002e0a:	6923      	ldr	r3, [r4, #16]
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8002e0c:	b2db      	uxtb	r3, r3
 8002e0e:	2b03      	cmp	r3, #3
 8002e10:	d115      	bne.n	8002e3e <SDMMC_CmdSetRelAdd+0x8e>
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8002e12:	23c5      	movs	r3, #197	; 0xc5
 8002e14:	63a3      	str	r3, [r4, #56]	; 0x38
  return (*(__IO uint32_t *) tmp);
 8002e16:	6963      	ldr	r3, [r4, #20]
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 8002e18:	f413 4060 	ands.w	r0, r3, #57344	; 0xe000
 8002e1c:	d102      	bne.n	8002e24 <SDMMC_CmdSetRelAdd+0x74>
    *pRCA = (uint16_t) (response_r1 >> 16);
 8002e1e:	0c1b      	lsrs	r3, r3, #16
 8002e20:	802b      	strh	r3, [r5, #0]
 8002e22:	e7eb      	b.n	8002dfc <SDMMC_CmdSetRelAdd+0x4c>
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 8002e24:	045a      	lsls	r2, r3, #17
 8002e26:	d40c      	bmi.n	8002e42 <SDMMC_CmdSetRelAdd+0x92>
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 8002e28:	f413 4f00 	tst.w	r3, #32768	; 0x8000
 8002e2c:	bf14      	ite	ne
 8002e2e:	f44f 5080 	movne.w	r0, #4096	; 0x1000
 8002e32:	f44f 3080 	moveq.w	r0, #65536	; 0x10000
 8002e36:	e7e1      	b.n	8002dfc <SDMMC_CmdSetRelAdd+0x4c>
      return SDMMC_ERROR_TIMEOUT;
 8002e38:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8002e3c:	e7de      	b.n	8002dfc <SDMMC_CmdSetRelAdd+0x4c>
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8002e3e:	2001      	movs	r0, #1
 8002e40:	e7dc      	b.n	8002dfc <SDMMC_CmdSetRelAdd+0x4c>
    return SDMMC_ERROR_ILLEGAL_CMD;
 8002e42:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002e46:	e7d9      	b.n	8002dfc <SDMMC_CmdSetRelAdd+0x4c>
 8002e48:	20000028 	.word	0x20000028

08002e4c <SDMMC_CmdSendStatus>:
{
 8002e4c:	b530      	push	{r4, r5, lr}
 8002e4e:	b087      	sub	sp, #28
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 8002e50:	2340      	movs	r3, #64	; 0x40
 8002e52:	9303      	str	r3, [sp, #12]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002e54:	2300      	movs	r3, #0
{
 8002e56:	4605      	mov	r5, r0
  sdmmc_cmdinit.Argument         = Argument;
 8002e58:	9101      	str	r1, [sp, #4]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8002e5a:	240d      	movs	r4, #13
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8002e5c:	9304      	str	r3, [sp, #16]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002e5e:	a901      	add	r1, sp, #4
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8002e60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002e64:	9305      	str	r3, [sp, #20]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 8002e66:	9402      	str	r4, [sp, #8]
  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 8002e68:	f7ff fe10 	bl	8002a8c <SDMMC_SendCommand>
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_SEND_STATUS, SDMMC_CMDTIMEOUT);
 8002e6c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002e70:	4621      	mov	r1, r4
 8002e72:	4628      	mov	r0, r5
 8002e74:	f7ff fd52 	bl	800291c <SDMMC_GetCmdResp1>
}
 8002e78:	b007      	add	sp, #28
 8002e7a:	bd30      	pop	{r4, r5, pc}

08002e7c <disk_status>:
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8002e7c:	4b03      	ldr	r3, [pc, #12]	; (8002e8c <disk_status+0x10>)
 8002e7e:	181a      	adds	r2, r3, r0
 8002e80:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8002e84:	7a10      	ldrb	r0, [r2, #8]
 8002e86:	685b      	ldr	r3, [r3, #4]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	4718      	bx	r3
 8002e8c:	20000070 	.word	0x20000070

08002e90 <disk_initialize>:
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
  DSTATUS stat = RES_OK;

  if(disk.is_initialized[pdrv] == 0)
 8002e90:	4b06      	ldr	r3, [pc, #24]	; (8002eac <disk_initialize+0x1c>)
 8002e92:	5c1a      	ldrb	r2, [r3, r0]
 8002e94:	b942      	cbnz	r2, 8002ea8 <disk_initialize+0x18>
  {
    disk.is_initialized[pdrv] = 1;
 8002e96:	2201      	movs	r2, #1
 8002e98:	541a      	strb	r2, [r3, r0]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8002e9a:	181a      	adds	r2, r3, r0
 8002e9c:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8002ea0:	7a10      	ldrb	r0, [r2, #8]
 8002ea2:	685b      	ldr	r3, [r3, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4718      	bx	r3
  }
  return stat;
}
 8002ea8:	2000      	movs	r0, #0
 8002eaa:	4770      	bx	lr
 8002eac:	20000070 	.word	0x20000070

08002eb0 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8002eb0:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8002eb2:	4c05      	ldr	r4, [pc, #20]	; (8002ec8 <disk_read+0x18>)
 8002eb4:	1825      	adds	r5, r4, r0
 8002eb6:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8002eba:	6860      	ldr	r0, [r4, #4]
 8002ebc:	6884      	ldr	r4, [r0, #8]
 8002ebe:	7a28      	ldrb	r0, [r5, #8]
 8002ec0:	46a4      	mov	ip, r4
  return res;
}
 8002ec2:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8002ec4:	4760      	bx	ip
 8002ec6:	bf00      	nop
 8002ec8:	20000070 	.word	0x20000070

08002ecc <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8002ecc:	b430      	push	{r4, r5}
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8002ece:	4c05      	ldr	r4, [pc, #20]	; (8002ee4 <disk_write+0x18>)
 8002ed0:	1825      	adds	r5, r4, r0
 8002ed2:	eb04 0480 	add.w	r4, r4, r0, lsl #2
 8002ed6:	6860      	ldr	r0, [r4, #4]
 8002ed8:	68c4      	ldr	r4, [r0, #12]
 8002eda:	7a28      	ldrb	r0, [r5, #8]
 8002edc:	46a4      	mov	ip, r4
  return res;
}
 8002ede:	bc30      	pop	{r4, r5}
  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8002ee0:	4760      	bx	ip
 8002ee2:	bf00      	nop
 8002ee4:	20000070 	.word	0x20000070

08002ee8 <disk_ioctl>:
	void *buff		/* Buffer to send/receive control data */
)
{
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8002ee8:	4b05      	ldr	r3, [pc, #20]	; (8002f00 <disk_ioctl+0x18>)
{
 8002eea:	b410      	push	{r4}
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8002eec:	181c      	adds	r4, r3, r0
 8002eee:	eb03 0380 	add.w	r3, r3, r0, lsl #2
 8002ef2:	7a20      	ldrb	r0, [r4, #8]
 8002ef4:	685b      	ldr	r3, [r3, #4]
  return res;
}
 8002ef6:	f85d 4b04 	ldr.w	r4, [sp], #4
  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 8002efa:	691b      	ldr	r3, [r3, #16]
 8002efc:	4718      	bx	r3
 8002efe:	bf00      	nop
 8002f00:	20000070 	.word	0x20000070

08002f04 <ld_dword>:
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
	DWORD rv;

	rv = ptr[3];
	rv = rv << 8 | ptr[2];
 8002f04:	8842      	ldrh	r2, [r0, #2]
	rv = rv << 8 | ptr[1];
 8002f06:	7843      	ldrb	r3, [r0, #1]
	rv = rv << 8 | ptr[0];
 8002f08:	7800      	ldrb	r0, [r0, #0]
	rv = rv << 8 | ptr[1];
 8002f0a:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	return rv;
}
 8002f0e:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8002f12:	4770      	bx	lr

08002f14 <st_dword>:
}

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
	*ptr++ = (BYTE)val; val >>= 8;
 8002f14:	0a0b      	lsrs	r3, r1, #8
 8002f16:	7001      	strb	r1, [r0, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8002f18:	7043      	strb	r3, [r0, #1]
 8002f1a:	0c0b      	lsrs	r3, r1, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8002f1c:	0e09      	lsrs	r1, r1, #24
 8002f1e:	7083      	strb	r3, [r0, #2]
	*ptr++ = (BYTE)val;
 8002f20:	70c1      	strb	r1, [r0, #3]
 8002f22:	4770      	bx	lr

08002f24 <mem_set>:
	}
}

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8002f24:	4402      	add	r2, r0
	BYTE *d = (BYTE*)dst;

	do {
		*d++ = (BYTE)val;
 8002f26:	f800 1b01 	strb.w	r1, [r0], #1
	} while (--cnt);
 8002f2a:	4290      	cmp	r0, r2
 8002f2c:	d1fb      	bne.n	8002f26 <mem_set+0x2>
}
 8002f2e:	4770      	bx	lr

08002f30 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8002f30:	4b15      	ldr	r3, [pc, #84]	; (8002f88 <chk_lock+0x58>)
 8002f32:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 8002f34:	2500      	movs	r5, #0
 8002f36:	462a      	mov	r2, r5
 8002f38:	461c      	mov	r4, r3
		if (Files[i].fs) {	/* Existing entry */
 8002f3a:	681e      	ldr	r6, [r3, #0]
 8002f3c:	b1a6      	cbz	r6, 8002f68 <chk_lock+0x38>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8002f3e:	6807      	ldr	r7, [r0, #0]
 8002f40:	42be      	cmp	r6, r7
 8002f42:	d112      	bne.n	8002f6a <chk_lock+0x3a>
 8002f44:	685f      	ldr	r7, [r3, #4]
 8002f46:	6886      	ldr	r6, [r0, #8]
 8002f48:	42b7      	cmp	r7, r6
 8002f4a:	d10e      	bne.n	8002f6a <chk_lock+0x3a>
				Files[i].clu == dp->obj.sclust &&
 8002f4c:	689f      	ldr	r7, [r3, #8]
 8002f4e:	6946      	ldr	r6, [r0, #20]
 8002f50:	42b7      	cmp	r7, r6
 8002f52:	d10a      	bne.n	8002f6a <chk_lock+0x3a>
	if (i == _FS_LOCK) {	/* The object is not opened */
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8002f54:	b9b1      	cbnz	r1, 8002f84 <chk_lock+0x54>
 8002f56:	eb04 1202 	add.w	r2, r4, r2, lsl #4
 8002f5a:	8993      	ldrh	r3, [r2, #12]
 8002f5c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002f60:	bf14      	ite	ne
 8002f62:	2000      	movne	r0, #0
 8002f64:	2010      	moveq	r0, #16
 8002f66:	bdf0      	pop	{r4, r5, r6, r7, pc}
			be = 1;
 8002f68:	2501      	movs	r5, #1
	for (i = be = 0; i < _FS_LOCK; i++) {
 8002f6a:	3201      	adds	r2, #1
 8002f6c:	2a02      	cmp	r2, #2
 8002f6e:	f103 0310 	add.w	r3, r3, #16
 8002f72:	d1e2      	bne.n	8002f3a <chk_lock+0xa>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8002f74:	b10d      	cbz	r5, 8002f7a <chk_lock+0x4a>
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8002f76:	2000      	movs	r0, #0
 8002f78:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8002f7a:	2902      	cmp	r1, #2
 8002f7c:	bf0c      	ite	eq
 8002f7e:	2000      	moveq	r0, #0
 8002f80:	2012      	movne	r0, #18
 8002f82:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8002f84:	2010      	movs	r0, #16
 8002f86:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002f88:	2000004c 	.word	0x2000004c

08002f8c <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 8002f8c:	4a1c      	ldr	r2, [pc, #112]	; (8003000 <inc_lock+0x74>)
 8002f8e:	b5f0      	push	{r4, r5, r6, r7, lr}
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
		if (Files[i].fs == dp->obj.fs &&
 8002f90:	6805      	ldr	r5, [r0, #0]
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8002f92:	2300      	movs	r3, #0
 8002f94:	4616      	mov	r6, r2
		if (Files[i].fs == dp->obj.fs &&
 8002f96:	6814      	ldr	r4, [r2, #0]
 8002f98:	42ac      	cmp	r4, r5
 8002f9a:	d107      	bne.n	8002fac <inc_lock+0x20>
 8002f9c:	6857      	ldr	r7, [r2, #4]
 8002f9e:	6884      	ldr	r4, [r0, #8]
 8002fa0:	42a7      	cmp	r7, r4
 8002fa2:	d103      	bne.n	8002fac <inc_lock+0x20>
			Files[i].clu == dp->obj.sclust &&
 8002fa4:	6897      	ldr	r7, [r2, #8]
 8002fa6:	6944      	ldr	r4, [r0, #20]
 8002fa8:	42a7      	cmp	r7, r4
 8002faa:	d01d      	beq.n	8002fe8 <inc_lock+0x5c>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8002fac:	3301      	adds	r3, #1
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	f102 0210 	add.w	r2, r2, #16
 8002fb4:	d1ef      	bne.n	8002f96 <inc_lock+0xa>
			Files[i].ofs == dp->dptr) break;
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8002fb6:	6833      	ldr	r3, [r6, #0]
 8002fb8:	b113      	cbz	r3, 8002fc0 <inc_lock+0x34>
 8002fba:	6933      	ldr	r3, [r6, #16]
 8002fbc:	b9eb      	cbnz	r3, 8002ffa <inc_lock+0x6e>
 8002fbe:	2301      	movs	r3, #1
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
		Files[i].fs = dp->obj.fs;
 8002fc0:	011c      	lsls	r4, r3, #4
 8002fc2:	1932      	adds	r2, r6, r4
 8002fc4:	5135      	str	r5, [r6, r4]
		Files[i].clu = dp->obj.sclust;
 8002fc6:	6884      	ldr	r4, [r0, #8]
		Files[i].ofs = dp->dptr;
 8002fc8:	6940      	ldr	r0, [r0, #20]
 8002fca:	6090      	str	r0, [r2, #8]
		Files[i].ctr = 0;
 8002fcc:	2000      	movs	r0, #0
		Files[i].clu = dp->obj.sclust;
 8002fce:	6054      	str	r4, [r2, #4]
		Files[i].ctr = 0;
 8002fd0:	8190      	strh	r0, [r2, #12]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8002fd2:	b979      	cbnz	r1, 8002ff4 <inc_lock+0x68>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8002fd4:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 8002fd8:	8992      	ldrh	r2, [r2, #12]
 8002fda:	3201      	adds	r2, #1
 8002fdc:	b292      	uxth	r2, r2
 8002fde:	eb06 1603 	add.w	r6, r6, r3, lsl #4

	return i + 1;
 8002fe2:	1c58      	adds	r0, r3, #1
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8002fe4:	81b2      	strh	r2, [r6, #12]
	return i + 1;
 8002fe6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8002fe8:	2900      	cmp	r1, #0
 8002fea:	d0f3      	beq.n	8002fd4 <inc_lock+0x48>
 8002fec:	eb06 1203 	add.w	r2, r6, r3, lsl #4
 8002ff0:	8992      	ldrh	r2, [r2, #12]
 8002ff2:	b912      	cbnz	r2, 8002ffa <inc_lock+0x6e>
	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 8002ff4:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002ff8:	e7f1      	b.n	8002fde <inc_lock+0x52>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 8002ffa:	2000      	movs	r0, #0
 8002ffc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ffe:	bf00      	nop
 8003000:	2000004c 	.word	0x2000004c

08003004 <dec_lock>:
{
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 8003004:	3801      	subs	r0, #1
 8003006:	2801      	cmp	r0, #1
 8003008:	d80e      	bhi.n	8003028 <dec_lock+0x24>
		n = Files[i].ctr;
 800300a:	4a09      	ldr	r2, [pc, #36]	; (8003030 <dec_lock+0x2c>)
 800300c:	0103      	lsls	r3, r0, #4
 800300e:	18d1      	adds	r1, r2, r3
 8003010:	8989      	ldrh	r1, [r1, #12]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
		if (n > 0) n--;				/* Decrement read mode open count */
 8003012:	f421 7080 	bic.w	r0, r1, #256	; 0x100
 8003016:	b280      	uxth	r0, r0
 8003018:	b108      	cbz	r0, 800301e <dec_lock+0x1a>
 800301a:	1e48      	subs	r0, r1, #1
 800301c:	b280      	uxth	r0, r0
		Files[i].ctr = n;
 800301e:	18d1      	adds	r1, r2, r3
 8003020:	8188      	strh	r0, [r1, #12]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8003022:	b918      	cbnz	r0, 800302c <dec_lock+0x28>
 8003024:	50d0      	str	r0, [r2, r3]
 8003026:	4770      	bx	lr
		res = FR_OK;
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8003028:	2002      	movs	r0, #2
 800302a:	4770      	bx	lr
		res = FR_OK;
 800302c:	2000      	movs	r0, #0
	}
	return res;
}
 800302e:	4770      	bx	lr
 8003030:	2000004c 	.word	0x2000004c

08003034 <clust2sect>:
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8003034:	6983      	ldr	r3, [r0, #24]
	clst -= 2;
 8003036:	3902      	subs	r1, #2
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8003038:	3b02      	subs	r3, #2
 800303a:	4299      	cmp	r1, r3
	return clst * fs->csize + fs->database;
 800303c:	bf3d      	ittte	cc
 800303e:	8943      	ldrhcc	r3, [r0, #10]
 8003040:	6ac0      	ldrcc	r0, [r0, #44]	; 0x2c
 8003042:	fb01 0003 	mlacc	r0, r1, r3, r0
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8003046:	2000      	movcs	r0, #0
}
 8003048:	4770      	bx	lr

0800304a <clmt_clust>:
{
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800304a:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
{
 800304c:	b510      	push	{r4, lr}
	FATFS *fs = fp->obj.fs;
 800304e:	6804      	ldr	r4, [r0, #0]
	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8003050:	3204      	adds	r2, #4
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8003052:	89a3      	ldrh	r3, [r4, #12]
 8003054:	fbb1 f1f3 	udiv	r1, r1, r3
 8003058:	8963      	ldrh	r3, [r4, #10]
 800305a:	fbb1 f1f3 	udiv	r1, r1, r3
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800305e:	6810      	ldr	r0, [r2, #0]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8003060:	b130      	cbz	r0, 8003070 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8003062:	4281      	cmp	r1, r0
 8003064:	d302      	bcc.n	800306c <clmt_clust+0x22>
		cl -= ncl; tbl++;		/* Next fragment */
 8003066:	1a09      	subs	r1, r1, r0
 8003068:	3208      	adds	r2, #8
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800306a:	e7f8      	b.n	800305e <clmt_clust+0x14>
	}
	return cl + *tbl;	/* Return the cluster number */
 800306c:	6850      	ldr	r0, [r2, #4]
 800306e:	4408      	add	r0, r1
}
 8003070:	bd10      	pop	{r4, pc}

08003072 <get_ldnumber>:
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 8003072:	6802      	ldr	r2, [r0, #0]
{
 8003074:	b510      	push	{r4, lr}
	if (*path) {	/* If the pointer is not a null */
 8003076:	b152      	cbz	r2, 800308e <get_ldnumber+0x1c>
 8003078:	4611      	mov	r1, r2
 800307a:	460b      	mov	r3, r1
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800307c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003080:	2c20      	cmp	r4, #32
 8003082:	d90c      	bls.n	800309e <get_ldnumber+0x2c>
 8003084:	2c3a      	cmp	r4, #58	; 0x3a
 8003086:	d1f8      	bne.n	800307a <get_ldnumber+0x8>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
			tp = *path;
			i = *tp++ - '0';
 8003088:	1c51      	adds	r1, r2, #1
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800308a:	428b      	cmp	r3, r1
 800308c:	d002      	beq.n	8003094 <get_ldnumber+0x22>
	int vol = -1;
 800308e:	f04f 30ff 	mov.w	r0, #4294967295
#else
		vol = 0;		/* Drive 0 */
#endif
	}
	return vol;
}
 8003092:	bd10      	pop	{r4, pc}
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 8003094:	7812      	ldrb	r2, [r2, #0]
 8003096:	2a30      	cmp	r2, #48	; 0x30
 8003098:	d1f9      	bne.n	800308e <get_ldnumber+0x1c>
					*path = ++tt;
 800309a:	3301      	adds	r3, #1
 800309c:	6003      	str	r3, [r0, #0]
		vol = 0;		/* Drive 0 */
 800309e:	2000      	movs	r0, #0
 80030a0:	bd10      	pop	{r4, pc}

080030a2 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80030a2:	b538      	push	{r3, r4, r5, lr}
 80030a4:	460d      	mov	r5, r1
	FRESULT res;

	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 80030a6:	4604      	mov	r4, r0
 80030a8:	b918      	cbnz	r0, 80030b2 <validate+0x10>
		*fs = 0;
 80030aa:	2300      	movs	r3, #0
 80030ac:	602b      	str	r3, [r5, #0]
		res = FR_INVALID_OBJECT;	/* The object is invalid */
 80030ae:	2009      	movs	r0, #9
 80030b0:	bd38      	pop	{r3, r4, r5, pc}
	if (!obj || !obj->fs || !obj->fs->fs_type || obj->fs->id != obj->id || (disk_status(obj->fs->drv) & STA_NOINIT)) {
 80030b2:	6803      	ldr	r3, [r0, #0]
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d0f8      	beq.n	80030aa <validate+0x8>
 80030b8:	781a      	ldrb	r2, [r3, #0]
 80030ba:	2a00      	cmp	r2, #0
 80030bc:	d0f5      	beq.n	80030aa <validate+0x8>
 80030be:	88d9      	ldrh	r1, [r3, #6]
 80030c0:	8882      	ldrh	r2, [r0, #4]
 80030c2:	4291      	cmp	r1, r2
 80030c4:	d1f1      	bne.n	80030aa <validate+0x8>
 80030c6:	7858      	ldrb	r0, [r3, #1]
 80030c8:	f7ff fed8 	bl	8002e7c <disk_status>
 80030cc:	f010 0001 	ands.w	r0, r0, #1
 80030d0:	d1eb      	bne.n	80030aa <validate+0x8>
	} else {
		*fs = obj->fs;			/* Owner file sytem object */
 80030d2:	6823      	ldr	r3, [r4, #0]
 80030d4:	602b      	str	r3, [r5, #0]
		ENTER_FF(obj->fs);		/* Lock file system */
		res = FR_OK;			/* Valid object */
	}
	return res;
}
 80030d6:	bd38      	pop	{r3, r4, r5, pc}

080030d8 <mem_cpy.part.0>:
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80030d8:	3801      	subs	r0, #1
 80030da:	440a      	add	r2, r1
			*d++ = *s++;
 80030dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80030e0:	f800 3f01 	strb.w	r3, [r0, #1]!
		} while (--cnt);
 80030e4:	4291      	cmp	r1, r2
 80030e6:	d1f9      	bne.n	80030dc <mem_cpy.part.0+0x4>
}
 80030e8:	4770      	bx	lr

080030ea <ld_clust.isra.1>:
	rv = rv << 8 | ptr[0];
 80030ea:	7eca      	ldrb	r2, [r1, #27]
 80030ec:	7e8b      	ldrb	r3, [r1, #26]
	if (fs->fs_type == FS_FAT32) {
 80030ee:	2803      	cmp	r0, #3
	cl = ld_word(dir + DIR_FstClusLO);
 80030f0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	rv = rv << 8 | ptr[0];
 80030f4:	bf01      	itttt	eq
 80030f6:	7d48      	ldrbeq	r0, [r1, #21]
 80030f8:	7d0a      	ldrbeq	r2, [r1, #20]
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 80030fa:	ea42 2200 	orreq.w	r2, r2, r0, lsl #8
 80030fe:	ea43 4302 	orreq.w	r3, r3, r2, lsl #16
}
 8003102:	4618      	mov	r0, r3
 8003104:	4770      	bx	lr

08003106 <st_clust.isra.2>:
	*ptr++ = (BYTE)val; val >>= 8;
 8003106:	f3c2 2307 	ubfx	r3, r2, #8, #8
 800310a:	768a      	strb	r2, [r1, #26]
	*ptr++ = (BYTE)val;
 800310c:	76cb      	strb	r3, [r1, #27]
	if (fs->fs_type == FS_FAT32) {
 800310e:	7803      	ldrb	r3, [r0, #0]
 8003110:	2b03      	cmp	r3, #3
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 8003112:	bf01      	itttt	eq
 8003114:	0c12      	lsreq	r2, r2, #16
	*ptr++ = (BYTE)val; val >>= 8;
 8003116:	750a      	strbeq	r2, [r1, #20]
 8003118:	0a12      	lsreq	r2, r2, #8
	*ptr++ = (BYTE)val;
 800311a:	754a      	strbeq	r2, [r1, #21]
 800311c:	4770      	bx	lr

0800311e <sync_window.part.4>:
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 800311e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		wsect = fs->winsect;	/* Current sector number */
 8003120:	6b05      	ldr	r5, [r0, #48]	; 0x30
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8003122:	f100 0734 	add.w	r7, r0, #52	; 0x34
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
 8003126:	4604      	mov	r4, r0
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 8003128:	2301      	movs	r3, #1
 800312a:	462a      	mov	r2, r5
 800312c:	4639      	mov	r1, r7
 800312e:	7840      	ldrb	r0, [r0, #1]
 8003130:	f7ff fecc 	bl	8002ecc <disk_write>
 8003134:	b9a0      	cbnz	r0, 8003160 <sync_window.part.4+0x42>
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 8003136:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8003138:	69e2      	ldr	r2, [r4, #28]
			fs->wflag = 0;
 800313a:	70e0      	strb	r0, [r4, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800313c:	1aeb      	subs	r3, r5, r3
 800313e:	4293      	cmp	r3, r2
 8003140:	d301      	bcc.n	8003146 <sync_window.part.4+0x28>
	FRESULT res = FR_OK;
 8003142:	2000      	movs	r0, #0
 8003144:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 8003146:	78a6      	ldrb	r6, [r4, #2]
 8003148:	2e01      	cmp	r6, #1
 800314a:	d9fa      	bls.n	8003142 <sync_window.part.4+0x24>
					wsect += fs->fsize;
 800314c:	69e3      	ldr	r3, [r4, #28]
					disk_write(fs->drv, fs->win, wsect, 1);
 800314e:	7860      	ldrb	r0, [r4, #1]
					wsect += fs->fsize;
 8003150:	441d      	add	r5, r3
					disk_write(fs->drv, fs->win, wsect, 1);
 8003152:	462a      	mov	r2, r5
 8003154:	2301      	movs	r3, #1
 8003156:	4639      	mov	r1, r7
 8003158:	f7ff feb8 	bl	8002ecc <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800315c:	3e01      	subs	r6, #1
 800315e:	e7f3      	b.n	8003148 <sync_window.part.4+0x2a>
			res = FR_DISK_ERR;
 8003160:	2001      	movs	r0, #1
}
 8003162:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003164 <sync_window>:
	if (fs->wflag) {	/* Write back the sector if it is dirty */
 8003164:	78c3      	ldrb	r3, [r0, #3]
 8003166:	b10b      	cbz	r3, 800316c <sync_window+0x8>
 8003168:	f7ff bfd9 	b.w	800311e <sync_window.part.4>
}
 800316c:	4618      	mov	r0, r3
 800316e:	4770      	bx	lr

08003170 <sync_fs>:
{
 8003170:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003172:	4604      	mov	r4, r0
	res = sync_window(fs);
 8003174:	f7ff fff6 	bl	8003164 <sync_window>
 8003178:	4605      	mov	r5, r0
	if (res == FR_OK) {
 800317a:	2800      	cmp	r0, #0
 800317c:	d141      	bne.n	8003202 <sync_fs+0x92>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800317e:	7823      	ldrb	r3, [r4, #0]
 8003180:	2b03      	cmp	r3, #3
 8003182:	d136      	bne.n	80031f2 <sync_fs+0x82>
 8003184:	7927      	ldrb	r7, [r4, #4]
 8003186:	2f01      	cmp	r7, #1
 8003188:	d133      	bne.n	80031f2 <sync_fs+0x82>
			mem_set(fs->win, 0, SS(fs));
 800318a:	f104 0634 	add.w	r6, r4, #52	; 0x34
 800318e:	4601      	mov	r1, r0
 8003190:	89a2      	ldrh	r2, [r4, #12]
 8003192:	4630      	mov	r0, r6
 8003194:	f7ff fec6 	bl	8002f24 <mem_set>
	*ptr++ = (BYTE)val; val >>= 8;
 8003198:	2355      	movs	r3, #85	; 0x55
 800319a:	f884 3232 	strb.w	r3, [r4, #562]	; 0x232
	*ptr++ = (BYTE)val;
 800319e:	23aa      	movs	r3, #170	; 0xaa
 80031a0:	f884 3233 	strb.w	r3, [r4, #563]	; 0x233
	*ptr++ = (BYTE)val; val >>= 8;
 80031a4:	2352      	movs	r3, #82	; 0x52
	*ptr++ = (BYTE)val;
 80031a6:	2241      	movs	r2, #65	; 0x41
	*ptr++ = (BYTE)val; val >>= 8;
 80031a8:	2172      	movs	r1, #114	; 0x72
 80031aa:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
	*ptr++ = (BYTE)val; val >>= 8;
 80031ae:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
	*ptr++ = (BYTE)val; val >>= 8;
 80031b2:	2361      	movs	r3, #97	; 0x61
 80031b4:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
	*ptr++ = (BYTE)val;
 80031b8:	f884 2037 	strb.w	r2, [r4, #55]	; 0x37
	*ptr++ = (BYTE)val; val >>= 8;
 80031bc:	f884 221a 	strb.w	r2, [r4, #538]	; 0x21a
	*ptr++ = (BYTE)val;
 80031c0:	f884 321b 	strb.w	r3, [r4, #539]	; 0x21b
	*ptr++ = (BYTE)val; val >>= 8;
 80031c4:	f884 1218 	strb.w	r1, [r4, #536]	; 0x218
	*ptr++ = (BYTE)val; val >>= 8;
 80031c8:	f884 1219 	strb.w	r1, [r4, #537]	; 0x219
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80031cc:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 80031d0:	6961      	ldr	r1, [r4, #20]
 80031d2:	f7ff fe9f 	bl	8002f14 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 80031d6:	6921      	ldr	r1, [r4, #16]
 80031d8:	f504 7008 	add.w	r0, r4, #544	; 0x220
 80031dc:	f7ff fe9a 	bl	8002f14 <st_dword>
			fs->winsect = fs->volbase + 1;
 80031e0:	6a22      	ldr	r2, [r4, #32]
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80031e2:	7860      	ldrb	r0, [r4, #1]
			fs->winsect = fs->volbase + 1;
 80031e4:	3201      	adds	r2, #1
 80031e6:	6322      	str	r2, [r4, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 80031e8:	463b      	mov	r3, r7
 80031ea:	4631      	mov	r1, r6
 80031ec:	f7ff fe6e 	bl	8002ecc <disk_write>
			fs->fsi_flag = 0;
 80031f0:	7125      	strb	r5, [r4, #4]
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 80031f2:	2200      	movs	r2, #0
 80031f4:	4611      	mov	r1, r2
 80031f6:	7860      	ldrb	r0, [r4, #1]
 80031f8:	f7ff fe76 	bl	8002ee8 <disk_ioctl>
 80031fc:	3000      	adds	r0, #0
 80031fe:	bf18      	it	ne
 8003200:	2001      	movne	r0, #1
}
 8003202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003204 <move_window>:
	if (sector != fs->winsect) {	/* Window offset changed? */
 8003204:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003206:	428b      	cmp	r3, r1
{
 8003208:	b570      	push	{r4, r5, r6, lr}
 800320a:	4606      	mov	r6, r0
 800320c:	460d      	mov	r5, r1
	if (sector != fs->winsect) {	/* Window offset changed? */
 800320e:	d012      	beq.n	8003236 <move_window+0x32>
		res = sync_window(fs);		/* Write-back changes */
 8003210:	f7ff ffa8 	bl	8003164 <sync_window>
		if (res == FR_OK) {			/* Fill sector window with new data */
 8003214:	4604      	mov	r4, r0
 8003216:	b960      	cbnz	r0, 8003232 <move_window+0x2e>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8003218:	462a      	mov	r2, r5
 800321a:	2301      	movs	r3, #1
 800321c:	f106 0134 	add.w	r1, r6, #52	; 0x34
 8003220:	7870      	ldrb	r0, [r6, #1]
 8003222:	f7ff fe45 	bl	8002eb0 <disk_read>
 8003226:	2800      	cmp	r0, #0
				res = FR_DISK_ERR;
 8003228:	bf1c      	itt	ne
 800322a:	f04f 35ff 	movne.w	r5, #4294967295
 800322e:	2401      	movne	r4, #1
			fs->winsect = sector;
 8003230:	6335      	str	r5, [r6, #48]	; 0x30
}
 8003232:	4620      	mov	r0, r4
 8003234:	bd70      	pop	{r4, r5, r6, pc}
	FRESULT res = FR_OK;
 8003236:	2400      	movs	r4, #0
 8003238:	e7fb      	b.n	8003232 <move_window+0x2e>
	...

0800323c <check_fs>:
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800323c:	2300      	movs	r3, #0
{
 800323e:	b510      	push	{r4, lr}
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8003240:	70c3      	strb	r3, [r0, #3]
 8003242:	f04f 33ff 	mov.w	r3, #4294967295
 8003246:	6303      	str	r3, [r0, #48]	; 0x30
{
 8003248:	4604      	mov	r4, r0
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800324a:	f7ff ffdb 	bl	8003204 <move_window>
 800324e:	bb30      	cbnz	r0, 800329e <check_fs+0x62>
	rv = rv << 8 | ptr[0];
 8003250:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 8003254:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
 8003258:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800325c:	f64a 2255 	movw	r2, #43605	; 0xaa55
 8003260:	4293      	cmp	r3, r2
 8003262:	d11e      	bne.n	80032a2 <check_fs+0x66>
	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 8003264:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 8003268:	2be9      	cmp	r3, #233	; 0xe9
 800326a:	d005      	beq.n	8003278 <check_fs+0x3c>
 800326c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800326e:	4a10      	ldr	r2, [pc, #64]	; (80032b0 <check_fs+0x74>)
 8003270:	f003 13ff 	and.w	r3, r3, #16711935	; 0xff00ff
 8003274:	4293      	cmp	r3, r2
 8003276:	d116      	bne.n	80032a6 <check_fs+0x6a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8003278:	f104 006a 	add.w	r0, r4, #106	; 0x6a
 800327c:	f7ff fe42 	bl	8002f04 <ld_dword>
 8003280:	4b0c      	ldr	r3, [pc, #48]	; (80032b4 <check_fs+0x78>)
 8003282:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8003286:	4298      	cmp	r0, r3
 8003288:	d00f      	beq.n	80032aa <check_fs+0x6e>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800328a:	f104 0086 	add.w	r0, r4, #134	; 0x86
 800328e:	f7ff fe39 	bl	8002f04 <ld_dword>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 8003292:	4b09      	ldr	r3, [pc, #36]	; (80032b8 <check_fs+0x7c>)
 8003294:	4298      	cmp	r0, r3
 8003296:	bf14      	ite	ne
 8003298:	2002      	movne	r0, #2
 800329a:	2000      	moveq	r0, #0
 800329c:	bd10      	pop	{r4, pc}
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800329e:	2004      	movs	r0, #4
 80032a0:	bd10      	pop	{r4, pc}
	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 80032a2:	2003      	movs	r0, #3
 80032a4:	bd10      	pop	{r4, pc}
	return 2;
 80032a6:	2002      	movs	r0, #2
 80032a8:	bd10      	pop	{r4, pc}
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80032aa:	2000      	movs	r0, #0
}
 80032ac:	bd10      	pop	{r4, pc}
 80032ae:	bf00      	nop
 80032b0:	009000eb 	.word	0x009000eb
 80032b4:	00544146 	.word	0x00544146
 80032b8:	33544146 	.word	0x33544146

080032bc <find_volume>:
{
 80032bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	*rfs = 0;
 80032c0:	2300      	movs	r3, #0
{
 80032c2:	b085      	sub	sp, #20
	*rfs = 0;
 80032c4:	600b      	str	r3, [r1, #0]
{
 80032c6:	460f      	mov	r7, r1
 80032c8:	4615      	mov	r5, r2
	vol = get_ldnumber(path);
 80032ca:	f7ff fed2 	bl	8003072 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 80032ce:	1e06      	subs	r6, r0, #0
 80032d0:	f2c0 815e 	blt.w	8003590 <find_volume+0x2d4>
	fs = FatFs[vol];					/* Get pointer to the file system object */
 80032d4:	4bb2      	ldr	r3, [pc, #712]	; (80035a0 <find_volume+0x2e4>)
 80032d6:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 80032da:	2c00      	cmp	r4, #0
 80032dc:	f000 815a 	beq.w	8003594 <find_volume+0x2d8>
	*rfs = fs;							/* Return pointer to the file system object */
 80032e0:	603c      	str	r4, [r7, #0]
	if (fs->fs_type) {					/* If the volume has been mounted */
 80032e2:	7823      	ldrb	r3, [r4, #0]
	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 80032e4:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
	if (fs->fs_type) {					/* If the volume has been mounted */
 80032e8:	b173      	cbz	r3, 8003308 <find_volume+0x4c>
		stat = disk_status(fs->drv);
 80032ea:	7860      	ldrb	r0, [r4, #1]
 80032ec:	f7ff fdc6 	bl	8002e7c <disk_status>
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 80032f0:	07c1      	lsls	r1, r0, #31
 80032f2:	d409      	bmi.n	8003308 <find_volume+0x4c>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 80032f4:	2d00      	cmp	r5, #0
 80032f6:	f000 814f 	beq.w	8003598 <find_volume+0x2dc>
 80032fa:	f010 0004 	ands.w	r0, r0, #4
 80032fe:	d000      	beq.n	8003302 <find_volume+0x46>
				return FR_WRITE_PROTECTED;
 8003300:	200a      	movs	r0, #10
}
 8003302:	b005      	add	sp, #20
 8003304:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	fs->fs_type = 0;					/* Clear the file system object */
 8003308:	2300      	movs	r3, #0
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800330a:	b2f0      	uxtb	r0, r6
	fs->fs_type = 0;					/* Clear the file system object */
 800330c:	7023      	strb	r3, [r4, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800330e:	7060      	strb	r0, [r4, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 8003310:	f7ff fdbe 	bl	8002e90 <disk_initialize>
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 8003314:	07c2      	lsls	r2, r0, #31
 8003316:	f100 8141 	bmi.w	800359c <find_volume+0x2e0>
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800331a:	b10d      	cbz	r5, 8003320 <find_volume+0x64>
 800331c:	0743      	lsls	r3, r0, #29
 800331e:	d4ef      	bmi.n	8003300 <find_volume+0x44>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
 8003320:	f104 020c 	add.w	r2, r4, #12
 8003324:	2102      	movs	r1, #2
 8003326:	7860      	ldrb	r0, [r4, #1]
 8003328:	f7ff fdde 	bl	8002ee8 <disk_ioctl>
 800332c:	b108      	cbz	r0, 8003332 <find_volume+0x76>
 800332e:	2001      	movs	r0, #1
 8003330:	e7e7      	b.n	8003302 <find_volume+0x46>
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
 8003332:	89a3      	ldrh	r3, [r4, #12]
 8003334:	f5a3 7200 	sub.w	r2, r3, #512	; 0x200
 8003338:	f5b2 6f60 	cmp.w	r2, #3584	; 0xe00
 800333c:	d8f7      	bhi.n	800332e <find_volume+0x72>
 800333e:	1e5e      	subs	r6, r3, #1
 8003340:	401e      	ands	r6, r3
 8003342:	d1f4      	bne.n	800332e <find_volume+0x72>
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 8003344:	4631      	mov	r1, r6
 8003346:	4620      	mov	r0, r4
 8003348:	f7ff ff78 	bl	800323c <check_fs>
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800334c:	2802      	cmp	r0, #2
 800334e:	f040 8101 	bne.w	8003554 <find_volume+0x298>
 8003352:	f504 71fd 	add.w	r1, r4, #506	; 0x1fa
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8003356:	f811 0c04 	ldrb.w	r0, [r1, #-4]
 800335a:	b110      	cbz	r0, 8003362 <find_volume+0xa6>
 800335c:	4608      	mov	r0, r1
 800335e:	f7ff fdd1 	bl	8002f04 <ld_dword>
 8003362:	f84d 0026 	str.w	r0, [sp, r6, lsl #2]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 8003366:	3601      	adds	r6, #1
 8003368:	2e04      	cmp	r6, #4
 800336a:	f101 0110 	add.w	r1, r1, #16
 800336e:	d1f2      	bne.n	8003356 <find_volume+0x9a>
 8003370:	2500      	movs	r5, #0
			bsect = br[i];
 8003372:	f85d 6025 	ldr.w	r6, [sp, r5, lsl #2]
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8003376:	2e00      	cmp	r6, #0
 8003378:	f000 80e4 	beq.w	8003544 <find_volume+0x288>
 800337c:	4631      	mov	r1, r6
 800337e:	4620      	mov	r0, r4
 8003380:	f7ff ff5c 	bl	800323c <check_fs>
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8003384:	2801      	cmp	r0, #1
 8003386:	f200 80de 	bhi.w	8003546 <find_volume+0x28a>
	rv = rv << 8 | ptr[0];
 800338a:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 800338e:	f894 303f 	ldrb.w	r3, [r4, #63]	; 0x3f
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8003392:	f8b4 800c 	ldrh.w	r8, [r4, #12]
 8003396:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800339a:	4598      	cmp	r8, r3
 800339c:	f040 80e0 	bne.w	8003560 <find_volume+0x2a4>
	rv = rv << 8 | ptr[0];
 80033a0:	f894 304b 	ldrb.w	r3, [r4, #75]	; 0x4b
 80033a4:	f894 104a 	ldrb.w	r1, [r4, #74]	; 0x4a
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80033a8:	ea51 2103 	orrs.w	r1, r1, r3, lsl #8
 80033ac:	d104      	bne.n	80033b8 <find_volume+0xfc>
 80033ae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80033b2:	f7ff fda7 	bl	8002f04 <ld_dword>
 80033b6:	4601      	mov	r1, r0
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80033b8:	f894 7044 	ldrb.w	r7, [r4, #68]	; 0x44
		fs->fsize = fasize;
 80033bc:	61e1      	str	r1, [r4, #28]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80033be:	1e7b      	subs	r3, r7, #1
 80033c0:	2b01      	cmp	r3, #1
		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80033c2:	70a7      	strb	r7, [r4, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80033c4:	f200 80cc 	bhi.w	8003560 <find_volume+0x2a4>
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80033c8:	f894 9041 	ldrb.w	r9, [r4, #65]	; 0x41
 80033cc:	fa1f f389 	uxth.w	r3, r9
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80033d0:	434f      	muls	r7, r1
		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 80033d2:	8163      	strh	r3, [r4, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 80033d4:	2b00      	cmp	r3, #0
 80033d6:	f000 80c3 	beq.w	8003560 <find_volume+0x2a4>
 80033da:	f109 33ff 	add.w	r3, r9, #4294967295
 80033de:	ea13 0f09 	tst.w	r3, r9
 80033e2:	f040 80bd 	bne.w	8003560 <find_volume+0x2a4>
	rv = rv << 8 | ptr[0];
 80033e6:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 80033ea:	f894 a045 	ldrb.w	sl, [r4, #69]	; 0x45
 80033ee:	ea4a 2a03 	orr.w	sl, sl, r3, lsl #8
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 80033f2:	ea4f 1358 	mov.w	r3, r8, lsr #5
 80033f6:	fbba fbf3 	udiv	fp, sl, r3
 80033fa:	fb03 a31b 	mls	r3, r3, fp, sl
 80033fe:	b29b      	uxth	r3, r3
		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8003400:	f8a4 a008 	strh.w	sl, [r4, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8003404:	2b00      	cmp	r3, #0
 8003406:	f040 80ab 	bne.w	8003560 <find_volume+0x2a4>
	rv = rv << 8 | ptr[0];
 800340a:	f894 5048 	ldrb.w	r5, [r4, #72]	; 0x48
 800340e:	f894 0047 	ldrb.w	r0, [r4, #71]	; 0x47
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8003412:	ea50 2005 	orrs.w	r0, r0, r5, lsl #8
 8003416:	d103      	bne.n	8003420 <find_volume+0x164>
 8003418:	f104 0054 	add.w	r0, r4, #84	; 0x54
 800341c:	f7ff fd72 	bl	8002f04 <ld_dword>
	rv = rv << 8 | ptr[0];
 8003420:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8003424:	f894 2042 	ldrb.w	r2, [r4, #66]	; 0x42
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 8003428:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
 800342c:	f000 8098 	beq.w	8003560 <find_volume+0x2a4>
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8003430:	fa12 f38b 	uxtah	r3, r2, fp
 8003434:	443b      	add	r3, r7
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 8003436:	4298      	cmp	r0, r3
 8003438:	f0c0 8092 	bcc.w	8003560 <find_volume+0x2a4>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800343c:	1ac5      	subs	r5, r0, r3
 800343e:	fbb5 f5f9 	udiv	r5, r5, r9
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 8003442:	2d00      	cmp	r5, #0
 8003444:	f000 808c 	beq.w	8003560 <find_volume+0x2a4>
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 8003448:	f64f 70f5 	movw	r0, #65525	; 0xfff5
 800344c:	4285      	cmp	r5, r0
 800344e:	f200 8089 	bhi.w	8003564 <find_volume+0x2a8>
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 8003452:	f640 79f5 	movw	r9, #4085	; 0xff5
 8003456:	454d      	cmp	r5, r9
 8003458:	bf8c      	ite	hi
 800345a:	f04f 0902 	movhi.w	r9, #2
 800345e:	f04f 0901 	movls.w	r9, #1
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 8003462:	3502      	adds	r5, #2
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8003464:	4432      	add	r2, r6
		fs->database = bsect + sysect;					/* Data start sector */
 8003466:	4433      	add	r3, r6
		if (fmt == FS_FAT32) {
 8003468:	f1b9 0f03 	cmp.w	r9, #3
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800346c:	61a5      	str	r5, [r4, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800346e:	6226      	str	r6, [r4, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8003470:	6262      	str	r2, [r4, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 8003472:	62e3      	str	r3, [r4, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 8003474:	d179      	bne.n	800356a <find_volume+0x2ae>
	rv = rv << 8 | ptr[0];
 8003476:	f894 205f 	ldrb.w	r2, [r4, #95]	; 0x5f
 800347a:	f894 305e 	ldrb.w	r3, [r4, #94]	; 0x5e
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800347e:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
 8003482:	d16d      	bne.n	8003560 <find_volume+0x2a4>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8003484:	f1ba 0f00 	cmp.w	sl, #0
 8003488:	d16a      	bne.n	8003560 <find_volume+0x2a4>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800348a:	f104 0060 	add.w	r0, r4, #96	; 0x60
 800348e:	f7ff fd39 	bl	8002f04 <ld_dword>
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8003492:	00ad      	lsls	r5, r5, #2
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8003494:	62a0      	str	r0, [r4, #40]	; 0x28
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 8003496:	f108 33ff 	add.w	r3, r8, #4294967295
 800349a:	441d      	add	r5, r3
 800349c:	fbb5 f8f8 	udiv	r8, r5, r8
 80034a0:	4541      	cmp	r1, r8
 80034a2:	d35d      	bcc.n	8003560 <find_volume+0x2a4>
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80034a4:	f04f 33ff 	mov.w	r3, #4294967295
 80034a8:	6163      	str	r3, [r4, #20]
 80034aa:	6123      	str	r3, [r4, #16]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80034ac:	f1b9 0f03 	cmp.w	r9, #3
		fs->fsi_flag = 0x80;
 80034b0:	f04f 0380 	mov.w	r3, #128	; 0x80
 80034b4:	7123      	strb	r3, [r4, #4]
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80034b6:	d12f      	bne.n	8003518 <find_volume+0x25c>
	rv = rv << 8 | ptr[0];
 80034b8:	f894 2065 	ldrb.w	r2, [r4, #101]	; 0x65
 80034bc:	f894 3064 	ldrb.w	r3, [r4, #100]	; 0x64
 80034c0:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80034c4:	2b01      	cmp	r3, #1
 80034c6:	d127      	bne.n	8003518 <find_volume+0x25c>
			&& move_window(fs, bsect + 1) == FR_OK)
 80034c8:	1c71      	adds	r1, r6, #1
 80034ca:	4620      	mov	r0, r4
 80034cc:	f7ff fe9a 	bl	8003204 <move_window>
 80034d0:	bb10      	cbnz	r0, 8003518 <find_volume+0x25c>
	rv = rv << 8 | ptr[0];
 80034d2:	f894 2233 	ldrb.w	r2, [r4, #563]	; 0x233
 80034d6:	f894 3232 	ldrb.w	r3, [r4, #562]	; 0x232
			fs->fsi_flag = 0;
 80034da:	7120      	strb	r0, [r4, #4]
	rv = rv << 8 | ptr[0];
 80034dc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80034e0:	f64a 2255 	movw	r2, #43605	; 0xaa55
 80034e4:	4293      	cmp	r3, r2
 80034e6:	d117      	bne.n	8003518 <find_volume+0x25c>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 80034e8:	f104 0034 	add.w	r0, r4, #52	; 0x34
 80034ec:	f7ff fd0a 	bl	8002f04 <ld_dword>
 80034f0:	4b2c      	ldr	r3, [pc, #176]	; (80035a4 <find_volume+0x2e8>)
 80034f2:	4298      	cmp	r0, r3
 80034f4:	d110      	bne.n	8003518 <find_volume+0x25c>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 80034f6:	f504 7006 	add.w	r0, r4, #536	; 0x218
 80034fa:	f7ff fd03 	bl	8002f04 <ld_dword>
 80034fe:	4b2a      	ldr	r3, [pc, #168]	; (80035a8 <find_volume+0x2ec>)
 8003500:	4298      	cmp	r0, r3
 8003502:	d109      	bne.n	8003518 <find_volume+0x25c>
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 8003504:	f504 7007 	add.w	r0, r4, #540	; 0x21c
 8003508:	f7ff fcfc 	bl	8002f04 <ld_dword>
 800350c:	6160      	str	r0, [r4, #20]
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800350e:	f504 7008 	add.w	r0, r4, #544	; 0x220
 8003512:	f7ff fcf7 	bl	8002f04 <ld_dword>
 8003516:	6120      	str	r0, [r4, #16]
	fs->id = ++Fsid;		/* File system mount ID */
 8003518:	4a24      	ldr	r2, [pc, #144]	; (80035ac <find_volume+0x2f0>)
	fs->fs_type = fmt;		/* FAT sub-type */
 800351a:	f884 9000 	strb.w	r9, [r4]
	fs->id = ++Fsid;		/* File system mount ID */
 800351e:	8813      	ldrh	r3, [r2, #0]
 8003520:	3301      	adds	r3, #1
 8003522:	b29b      	uxth	r3, r3
 8003524:	8013      	strh	r3, [r2, #0]
 8003526:	80e3      	strh	r3, [r4, #6]
		if (Files[i].fs == fs) Files[i].fs = 0;
 8003528:	4b21      	ldr	r3, [pc, #132]	; (80035b0 <find_volume+0x2f4>)
 800352a:	681a      	ldr	r2, [r3, #0]
 800352c:	4294      	cmp	r4, r2
 800352e:	bf04      	itt	eq
 8003530:	2200      	moveq	r2, #0
 8003532:	601a      	streq	r2, [r3, #0]
 8003534:	691a      	ldr	r2, [r3, #16]
 8003536:	4294      	cmp	r4, r2
 8003538:	f04f 0000 	mov.w	r0, #0
 800353c:	f47f aee1 	bne.w	8003302 <find_volume+0x46>
 8003540:	6118      	str	r0, [r3, #16]
 8003542:	e6de      	b.n	8003302 <find_volume+0x46>
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8003544:	2003      	movs	r0, #3
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 8003546:	3501      	adds	r5, #1
 8003548:	2d04      	cmp	r5, #4
 800354a:	f47f af12 	bne.w	8003372 <find_volume+0xb6>
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800354e:	2804      	cmp	r0, #4
 8003550:	d106      	bne.n	8003560 <find_volume+0x2a4>
 8003552:	e6ec      	b.n	800332e <find_volume+0x72>
 8003554:	2804      	cmp	r0, #4
 8003556:	f43f aeea 	beq.w	800332e <find_volume+0x72>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800355a:	2801      	cmp	r0, #1
 800355c:	f67f af15 	bls.w	800338a <find_volume+0xce>
 8003560:	200d      	movs	r0, #13
 8003562:	e6ce      	b.n	8003302 <find_volume+0x46>
		fmt = FS_FAT32;
 8003564:	f04f 0903 	mov.w	r9, #3
 8003568:	e77b      	b.n	8003462 <find_volume+0x1a6>
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800356a:	f1ba 0f00 	cmp.w	sl, #0
 800356e:	d0f7      	beq.n	8003560 <find_volume+0x2a4>
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8003570:	f1b9 0f02 	cmp.w	r9, #2
 8003574:	ea4f 0045 	mov.w	r0, r5, lsl #1
 8003578:	bf18      	it	ne
 800357a:	1940      	addne	r0, r0, r5
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800357c:	443a      	add	r2, r7
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800357e:	bf18      	it	ne
 8003580:	f005 0501 	andne.w	r5, r5, #1
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 8003584:	62a2      	str	r2, [r4, #40]	; 0x28
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8003586:	bf0c      	ite	eq
 8003588:	4605      	moveq	r5, r0
 800358a:	eb05 0550 	addne.w	r5, r5, r0, lsr #1
 800358e:	e782      	b.n	8003496 <find_volume+0x1da>
	if (vol < 0) return FR_INVALID_DRIVE;
 8003590:	200b      	movs	r0, #11
 8003592:	e6b6      	b.n	8003302 <find_volume+0x46>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8003594:	200c      	movs	r0, #12
 8003596:	e6b4      	b.n	8003302 <find_volume+0x46>
			return FR_OK;				/* The file system object is valid */
 8003598:	4628      	mov	r0, r5
 800359a:	e6b2      	b.n	8003302 <find_volume+0x46>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800359c:	2003      	movs	r0, #3
 800359e:	e6b0      	b.n	8003302 <find_volume+0x46>
 80035a0:	20000048 	.word	0x20000048
 80035a4:	41615252 	.word	0x41615252
 80035a8:	61417272 	.word	0x61417272
 80035ac:	2000006c 	.word	0x2000006c
 80035b0:	2000004c 	.word	0x2000004c

080035b4 <put_fat>:
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80035b4:	2901      	cmp	r1, #1
{
 80035b6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80035ba:	4604      	mov	r4, r0
 80035bc:	460d      	mov	r5, r1
 80035be:	4617      	mov	r7, r2
	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 80035c0:	f240 808a 	bls.w	80036d8 <put_fat+0x124>
 80035c4:	6983      	ldr	r3, [r0, #24]
 80035c6:	4299      	cmp	r1, r3
 80035c8:	f080 8086 	bcs.w	80036d8 <put_fat+0x124>
		switch (fs->fs_type) {
 80035cc:	7803      	ldrb	r3, [r0, #0]
 80035ce:	2b02      	cmp	r3, #2
 80035d0:	d049      	beq.n	8003666 <put_fat+0xb2>
 80035d2:	2b03      	cmp	r3, #3
 80035d4:	d060      	beq.n	8003698 <put_fat+0xe4>
 80035d6:	2b01      	cmp	r3, #1
 80035d8:	d17e      	bne.n	80036d8 <put_fat+0x124>
			bc = (UINT)clst; bc += bc / 2;
 80035da:	eb01 0a51 	add.w	sl, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80035de:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80035e0:	8983      	ldrh	r3, [r0, #12]
 80035e2:	fbba f3f3 	udiv	r3, sl, r3
 80035e6:	4419      	add	r1, r3
 80035e8:	f7ff fe0c 	bl	8003204 <move_window>
 80035ec:	4606      	mov	r6, r0
			if (res != FR_OK) break;
 80035ee:	bb78      	cbnz	r0, 8003650 <put_fat+0x9c>
			p = fs->win + bc++ % SS(fs);
 80035f0:	89a3      	ldrh	r3, [r4, #12]
 80035f2:	fbba f2f3 	udiv	r2, sl, r3
 80035f6:	f104 0834 	add.w	r8, r4, #52	; 0x34
 80035fa:	fb03 a212 	mls	r2, r3, r2, sl
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 80035fe:	f015 0501 	ands.w	r5, r5, #1
 8003602:	bf1f      	itttt	ne
 8003604:	f818 3002 	ldrbne.w	r3, [r8, r2]
 8003608:	f003 010f 	andne.w	r1, r3, #15
 800360c:	013b      	lslne	r3, r7, #4
 800360e:	f003 03f0 	andne.w	r3, r3, #240	; 0xf0
 8003612:	bf14      	ite	ne
 8003614:	430b      	orrne	r3, r1
 8003616:	b2fb      	uxtbeq	r3, r7
 8003618:	f808 3002 	strb.w	r3, [r8, r2]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800361c:	6a61      	ldr	r1, [r4, #36]	; 0x24
			fs->wflag = 1;
 800361e:	2301      	movs	r3, #1
 8003620:	70e3      	strb	r3, [r4, #3]
			p = fs->win + bc++ % SS(fs);
 8003622:	f10a 0901 	add.w	r9, sl, #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8003626:	89a3      	ldrh	r3, [r4, #12]
 8003628:	fbb9 f3f3 	udiv	r3, r9, r3
 800362c:	4620      	mov	r0, r4
 800362e:	4419      	add	r1, r3
 8003630:	f7ff fde8 	bl	8003204 <move_window>
			if (res != FR_OK) break;
 8003634:	4606      	mov	r6, r0
 8003636:	b958      	cbnz	r0, 8003650 <put_fat+0x9c>
			p = fs->win + bc % SS(fs);
 8003638:	89a3      	ldrh	r3, [r4, #12]
 800363a:	fbb9 f2f3 	udiv	r2, r9, r3
 800363e:	fb03 9212 	mls	r2, r3, r2, r9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8003642:	b145      	cbz	r5, 8003656 <put_fat+0xa2>
 8003644:	f3c7 1707 	ubfx	r7, r7, #4, #8
 8003648:	f808 7002 	strb.w	r7, [r8, r2]
			fs->wflag = 1;
 800364c:	2301      	movs	r3, #1
 800364e:	70e3      	strb	r3, [r4, #3]
}
 8003650:	4630      	mov	r0, r6
 8003652:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 8003656:	f818 3002 	ldrb.w	r3, [r8, r2]
 800365a:	f3c7 2703 	ubfx	r7, r7, #8, #4
 800365e:	f023 030f 	bic.w	r3, r3, #15
 8003662:	431f      	orrs	r7, r3
 8003664:	e7f0      	b.n	8003648 <put_fat+0x94>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8003666:	8983      	ldrh	r3, [r0, #12]
 8003668:	085b      	lsrs	r3, r3, #1
 800366a:	fbb1 f3f3 	udiv	r3, r1, r3
 800366e:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8003670:	4419      	add	r1, r3
 8003672:	f7ff fdc7 	bl	8003204 <move_window>
			if (res != FR_OK) break;
 8003676:	4606      	mov	r6, r0
 8003678:	2800      	cmp	r0, #0
 800367a:	d1e9      	bne.n	8003650 <put_fat+0x9c>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800367c:	89a1      	ldrh	r1, [r4, #12]
 800367e:	006d      	lsls	r5, r5, #1
 8003680:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8003684:	fbb5 f3f1 	udiv	r3, r5, r1
 8003688:	fb01 5513 	mls	r5, r1, r3, r5
 800368c:	1953      	adds	r3, r2, r5
	*ptr++ = (BYTE)val; val >>= 8;
 800368e:	5557      	strb	r7, [r2, r5]
 8003690:	f3c7 2707 	ubfx	r7, r7, #8, #8
	*ptr++ = (BYTE)val;
 8003694:	705f      	strb	r7, [r3, #1]
 8003696:	e7d9      	b.n	800364c <put_fat+0x98>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8003698:	8983      	ldrh	r3, [r0, #12]
 800369a:	089b      	lsrs	r3, r3, #2
 800369c:	fbb1 f3f3 	udiv	r3, r1, r3
 80036a0:	6a41      	ldr	r1, [r0, #36]	; 0x24
 80036a2:	4419      	add	r1, r3
 80036a4:	f7ff fdae 	bl	8003204 <move_window>
			if (res != FR_OK) break;
 80036a8:	4606      	mov	r6, r0
 80036aa:	2800      	cmp	r0, #0
 80036ac:	d1d0      	bne.n	8003650 <put_fat+0x9c>
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 80036ae:	89a1      	ldrh	r1, [r4, #12]
 80036b0:	00ad      	lsls	r5, r5, #2
 80036b2:	f104 0334 	add.w	r3, r4, #52	; 0x34
 80036b6:	fbb5 f2f1 	udiv	r2, r5, r1
 80036ba:	fb01 5512 	mls	r5, r1, r2, r5
 80036be:	441d      	add	r5, r3
 80036c0:	4628      	mov	r0, r5
 80036c2:	f7ff fc1f 	bl	8002f04 <ld_dword>
 80036c6:	f027 4770 	bic.w	r7, r7, #4026531840	; 0xf0000000
 80036ca:	f000 4170 	and.w	r1, r0, #4026531840	; 0xf0000000
			st_dword(fs->win + clst * 4 % SS(fs), val);
 80036ce:	4339      	orrs	r1, r7
 80036d0:	4628      	mov	r0, r5
 80036d2:	f7ff fc1f 	bl	8002f14 <st_dword>
 80036d6:	e7b9      	b.n	800364c <put_fat+0x98>
	FRESULT res = FR_INT_ERR;
 80036d8:	2602      	movs	r6, #2
 80036da:	e7b9      	b.n	8003650 <put_fat+0x9c>

080036dc <get_fat.isra.8>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80036dc:	2901      	cmp	r1, #1
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
 80036de:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036e0:	4604      	mov	r4, r0
 80036e2:	460e      	mov	r6, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80036e4:	d968      	bls.n	80037b8 <get_fat.isra.8+0xdc>
 80036e6:	6983      	ldr	r3, [r0, #24]
 80036e8:	4299      	cmp	r1, r3
 80036ea:	d265      	bcs.n	80037b8 <get_fat.isra.8+0xdc>
		switch (fs->fs_type) {
 80036ec:	7803      	ldrb	r3, [r0, #0]
 80036ee:	2b02      	cmp	r3, #2
 80036f0:	d032      	beq.n	8003758 <get_fat.isra.8+0x7c>
 80036f2:	2b03      	cmp	r3, #3
 80036f4:	d048      	beq.n	8003788 <get_fat.isra.8+0xac>
 80036f6:	2b01      	cmp	r3, #1
 80036f8:	d15e      	bne.n	80037b8 <get_fat.isra.8+0xdc>
			bc = (UINT)clst; bc += bc / 2;
 80036fa:	eb01 0551 	add.w	r5, r1, r1, lsr #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80036fe:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8003700:	8983      	ldrh	r3, [r0, #12]
 8003702:	fbb5 f3f3 	udiv	r3, r5, r3
 8003706:	4419      	add	r1, r3
 8003708:	f7ff fd7c 	bl	8003204 <move_window>
 800370c:	b110      	cbz	r0, 8003714 <get_fat.isra.8+0x38>
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800370e:	f04f 30ff 	mov.w	r0, #4294967295
 8003712:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			wc = fs->win[bc++ % SS(fs)];
 8003714:	89a1      	ldrh	r1, [r4, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8003716:	6a63      	ldr	r3, [r4, #36]	; 0x24
			wc = fs->win[bc++ % SS(fs)];
 8003718:	fbb5 f2f1 	udiv	r2, r5, r1
 800371c:	fb01 5212 	mls	r2, r1, r2, r5
 8003720:	4422      	add	r2, r4
 8003722:	1c6f      	adds	r7, r5, #1
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8003724:	4620      	mov	r0, r4
 8003726:	fbb7 f1f1 	udiv	r1, r7, r1
 800372a:	4419      	add	r1, r3
			wc = fs->win[bc++ % SS(fs)];
 800372c:	f892 5034 	ldrb.w	r5, [r2, #52]	; 0x34
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8003730:	f7ff fd68 	bl	8003204 <move_window>
 8003734:	2800      	cmp	r0, #0
 8003736:	d1ea      	bne.n	800370e <get_fat.isra.8+0x32>
			wc |= fs->win[bc % SS(fs)] << 8;
 8003738:	89a2      	ldrh	r2, [r4, #12]
 800373a:	fbb7 f3f2 	udiv	r3, r7, r2
 800373e:	fb02 7313 	mls	r3, r2, r3, r7
 8003742:	441c      	add	r4, r3
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8003744:	07f3      	lsls	r3, r6, #31
			wc |= fs->win[bc % SS(fs)] << 8;
 8003746:	f894 0034 	ldrb.w	r0, [r4, #52]	; 0x34
 800374a:	ea45 2000 	orr.w	r0, r5, r0, lsl #8
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800374e:	bf4c      	ite	mi
 8003750:	0900      	lsrmi	r0, r0, #4
 8003752:	f3c0 000b 	ubfxpl	r0, r0, #0, #12
 8003756:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 8003758:	8983      	ldrh	r3, [r0, #12]
 800375a:	085b      	lsrs	r3, r3, #1
 800375c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003760:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8003762:	4419      	add	r1, r3
 8003764:	f7ff fd4e 	bl	8003204 <move_window>
 8003768:	2800      	cmp	r0, #0
 800376a:	d1d0      	bne.n	800370e <get_fat.isra.8+0x32>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800376c:	89a1      	ldrh	r1, [r4, #12]
 800376e:	0076      	lsls	r6, r6, #1
 8003770:	f104 0234 	add.w	r2, r4, #52	; 0x34
 8003774:	fbb6 f3f1 	udiv	r3, r6, r1
 8003778:	fb01 6613 	mls	r6, r1, r3, r6
 800377c:	1993      	adds	r3, r2, r6
	rv = rv << 8 | ptr[0];
 800377e:	5d90      	ldrb	r0, [r2, r6]
 8003780:	785b      	ldrb	r3, [r3, #1]
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8003782:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
 8003786:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 8003788:	8983      	ldrh	r3, [r0, #12]
 800378a:	089b      	lsrs	r3, r3, #2
 800378c:	fbb1 f3f3 	udiv	r3, r1, r3
 8003790:	6a41      	ldr	r1, [r0, #36]	; 0x24
 8003792:	4419      	add	r1, r3
 8003794:	f7ff fd36 	bl	8003204 <move_window>
 8003798:	2800      	cmp	r0, #0
 800379a:	d1b8      	bne.n	800370e <get_fat.isra.8+0x32>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800379c:	89a2      	ldrh	r2, [r4, #12]
 800379e:	00b6      	lsls	r6, r6, #2
 80037a0:	f104 0034 	add.w	r0, r4, #52	; 0x34
 80037a4:	fbb6 f3f2 	udiv	r3, r6, r2
 80037a8:	fb02 6613 	mls	r6, r2, r3, r6
 80037ac:	4430      	add	r0, r6
 80037ae:	f7ff fba9 	bl	8002f04 <ld_dword>
 80037b2:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
 80037b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			val = 1;	/* Internal error */
 80037b8:	2001      	movs	r0, #1
}
 80037ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080037bc <create_chain>:
{
 80037bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80037c0:	4680      	mov	r8, r0
	FATFS *fs = obj->fs;
 80037c2:	6805      	ldr	r5, [r0, #0]
	if (clst == 0) {	/* Create a new chain */
 80037c4:	460f      	mov	r7, r1
 80037c6:	b971      	cbnz	r1, 80037e6 <create_chain+0x2a>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 80037c8:	692e      	ldr	r6, [r5, #16]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 80037ca:	b1f6      	cbz	r6, 800380a <create_chain+0x4e>
 80037cc:	69ab      	ldr	r3, [r5, #24]
 80037ce:	429e      	cmp	r6, r3
 80037d0:	bf28      	it	cs
 80037d2:	2601      	movcs	r6, #1
 80037d4:	4634      	mov	r4, r6
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80037d6:	69ab      	ldr	r3, [r5, #24]
			ncl++;							/* Next cluster */
 80037d8:	3401      	adds	r4, #1
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 80037da:	429c      	cmp	r4, r3
 80037dc:	d318      	bcc.n	8003810 <create_chain+0x54>
				if (ncl > scl) return 0;	/* No free cluster */
 80037de:	2e01      	cmp	r6, #1
 80037e0:	d815      	bhi.n	800380e <create_chain+0x52>
 80037e2:	2400      	movs	r4, #0
 80037e4:	e009      	b.n	80037fa <create_chain+0x3e>
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80037e6:	4628      	mov	r0, r5
 80037e8:	f7ff ff78 	bl	80036dc <get_fat.isra.8>
		if (cs < 2) return 1;				/* Invalid FAT value */
 80037ec:	2801      	cmp	r0, #1
		cs = get_fat(obj, clst);			/* Check the cluster status */
 80037ee:	4604      	mov	r4, r0
		if (cs < 2) return 1;				/* Invalid FAT value */
 80037f0:	d937      	bls.n	8003862 <create_chain+0xa6>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 80037f2:	1c43      	adds	r3, r0, #1
 80037f4:	d104      	bne.n	8003800 <create_chain+0x44>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 80037f6:	f04f 34ff 	mov.w	r4, #4294967295
}
 80037fa:	4620      	mov	r0, r4
 80037fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8003800:	69ab      	ldr	r3, [r5, #24]
 8003802:	4298      	cmp	r0, r3
 8003804:	d3f9      	bcc.n	80037fa <create_chain+0x3e>
 8003806:	463e      	mov	r6, r7
 8003808:	e7e4      	b.n	80037d4 <create_chain+0x18>
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800380a:	2601      	movs	r6, #1
 800380c:	e7e2      	b.n	80037d4 <create_chain+0x18>
				ncl = 2;
 800380e:	2402      	movs	r4, #2
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8003810:	4621      	mov	r1, r4
 8003812:	f8d8 0000 	ldr.w	r0, [r8]
 8003816:	f7ff ff61 	bl	80036dc <get_fat.isra.8>
			if (cs == 0) break;				/* Found a free cluster */
 800381a:	b130      	cbz	r0, 800382a <create_chain+0x6e>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800381c:	2801      	cmp	r0, #1
 800381e:	d020      	beq.n	8003862 <create_chain+0xa6>
 8003820:	3001      	adds	r0, #1
 8003822:	d0e8      	beq.n	80037f6 <create_chain+0x3a>
			if (ncl == scl) return 0;		/* No free cluster */
 8003824:	42b4      	cmp	r4, r6
 8003826:	d1d6      	bne.n	80037d6 <create_chain+0x1a>
 8003828:	e7db      	b.n	80037e2 <create_chain+0x26>
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800382a:	f04f 32ff 	mov.w	r2, #4294967295
 800382e:	4621      	mov	r1, r4
 8003830:	4628      	mov	r0, r5
 8003832:	f7ff febf 	bl	80035b4 <put_fat>
		if (res == FR_OK && clst != 0) {
 8003836:	b990      	cbnz	r0, 800385e <create_chain+0xa2>
 8003838:	b957      	cbnz	r7, 8003850 <create_chain+0x94>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800383a:	69aa      	ldr	r2, [r5, #24]
 800383c:	696b      	ldr	r3, [r5, #20]
		fs->last_clst = ncl;
 800383e:	612c      	str	r4, [r5, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8003840:	3a02      	subs	r2, #2
 8003842:	4293      	cmp	r3, r2
 8003844:	d90f      	bls.n	8003866 <create_chain+0xaa>
		fs->fsi_flag |= 1;
 8003846:	792b      	ldrb	r3, [r5, #4]
 8003848:	f043 0301 	orr.w	r3, r3, #1
 800384c:	712b      	strb	r3, [r5, #4]
 800384e:	e7d4      	b.n	80037fa <create_chain+0x3e>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8003850:	4622      	mov	r2, r4
 8003852:	4639      	mov	r1, r7
 8003854:	4628      	mov	r0, r5
 8003856:	f7ff fead 	bl	80035b4 <put_fat>
	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800385a:	2800      	cmp	r0, #0
 800385c:	d0ed      	beq.n	800383a <create_chain+0x7e>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800385e:	2801      	cmp	r0, #1
 8003860:	d0c9      	beq.n	80037f6 <create_chain+0x3a>
 8003862:	2401      	movs	r4, #1
 8003864:	e7c9      	b.n	80037fa <create_chain+0x3e>
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8003866:	3b01      	subs	r3, #1
 8003868:	616b      	str	r3, [r5, #20]
 800386a:	e7ec      	b.n	8003846 <create_chain+0x8a>

0800386c <remove_chain>:
{
 800386c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800386e:	460d      	mov	r5, r1
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8003870:	2d01      	cmp	r5, #1
{
 8003872:	4607      	mov	r7, r0
 8003874:	4611      	mov	r1, r2
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8003876:	d801      	bhi.n	800387c <remove_chain+0x10>
 8003878:	2002      	movs	r0, #2
 800387a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	FATFS *fs = obj->fs;
 800387c:	6804      	ldr	r4, [r0, #0]
	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800387e:	69a3      	ldr	r3, [r4, #24]
 8003880:	429d      	cmp	r5, r3
 8003882:	d2f9      	bcs.n	8003878 <remove_chain+0xc>
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8003884:	b12a      	cbz	r2, 8003892 <remove_chain+0x26>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8003886:	f04f 32ff 	mov.w	r2, #4294967295
 800388a:	4620      	mov	r0, r4
 800388c:	f7ff fe92 	bl	80035b4 <put_fat>
		if (res != FR_OK) return res;
 8003890:	bb08      	cbnz	r0, 80038d6 <remove_chain+0x6a>
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8003892:	4629      	mov	r1, r5
 8003894:	6838      	ldr	r0, [r7, #0]
 8003896:	f7ff ff21 	bl	80036dc <get_fat.isra.8>
		if (nxt == 0) break;				/* Empty cluster? */
 800389a:	4606      	mov	r6, r0
 800389c:	b908      	cbnz	r0, 80038a2 <remove_chain+0x36>
	return FR_OK;
 800389e:	2000      	movs	r0, #0
 80038a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 80038a2:	2801      	cmp	r0, #1
 80038a4:	d0e8      	beq.n	8003878 <remove_chain+0xc>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80038a6:	1c43      	adds	r3, r0, #1
 80038a8:	d014      	beq.n	80038d4 <remove_chain+0x68>
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 80038aa:	2200      	movs	r2, #0
 80038ac:	4629      	mov	r1, r5
 80038ae:	4620      	mov	r0, r4
 80038b0:	f7ff fe80 	bl	80035b4 <put_fat>
			if (res != FR_OK) return res;
 80038b4:	b978      	cbnz	r0, 80038d6 <remove_chain+0x6a>
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 80038b6:	69a2      	ldr	r2, [r4, #24]
 80038b8:	6963      	ldr	r3, [r4, #20]
 80038ba:	1e91      	subs	r1, r2, #2
 80038bc:	428b      	cmp	r3, r1
 80038be:	d205      	bcs.n	80038cc <remove_chain+0x60>
			fs->free_clst++;
 80038c0:	3301      	adds	r3, #1
 80038c2:	6163      	str	r3, [r4, #20]
			fs->fsi_flag |= 1;
 80038c4:	7923      	ldrb	r3, [r4, #4]
 80038c6:	f043 0301 	orr.w	r3, r3, #1
 80038ca:	7123      	strb	r3, [r4, #4]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 80038cc:	4296      	cmp	r6, r2
 80038ce:	4635      	mov	r5, r6
 80038d0:	d3df      	bcc.n	8003892 <remove_chain+0x26>
 80038d2:	e7e4      	b.n	800389e <remove_chain+0x32>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 80038d4:	2001      	movs	r0, #1
}
 80038d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080038d8 <dir_sdi.constprop.11>:
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 80038d8:	6882      	ldr	r2, [r0, #8]
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 80038da:	b538      	push	{r3, r4, r5, lr}
	dp->dptr = ofs;				/* Set current offset */
 80038dc:	2300      	movs	r3, #0
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
 80038de:	4605      	mov	r5, r0
	FATFS *fs = dp->obj.fs;
 80038e0:	6804      	ldr	r4, [r0, #0]
	dp->dptr = ofs;				/* Set current offset */
 80038e2:	6143      	str	r3, [r0, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 80038e4:	b992      	cbnz	r2, 800390c <dir_sdi.constprop.11+0x34>
 80038e6:	7823      	ldrb	r3, [r4, #0]
 80038e8:	2b02      	cmp	r3, #2
 80038ea:	d901      	bls.n	80038f0 <dir_sdi.constprop.11+0x18>
		clst = fs->dirbase;
 80038ec:	6aa3      	ldr	r3, [r4, #40]	; 0x28
	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 80038ee:	b973      	cbnz	r3, 800390e <dir_sdi.constprop.11+0x36>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 80038f0:	8923      	ldrh	r3, [r4, #8]
 80038f2:	b90b      	cbnz	r3, 80038f8 <dir_sdi.constprop.11+0x20>
 80038f4:	2002      	movs	r0, #2
 80038f6:	bd38      	pop	{r3, r4, r5, pc}
		dp->sect = fs->dirbase;
 80038f8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80038fa:	61eb      	str	r3, [r5, #28]
	if (!dp->sect) return FR_INT_ERR;
 80038fc:	69eb      	ldr	r3, [r5, #28]
	dp->clust = clst;					/* Current cluster# */
 80038fe:	61aa      	str	r2, [r5, #24]
	if (!dp->sect) return FR_INT_ERR;
 8003900:	2b00      	cmp	r3, #0
 8003902:	d0f7      	beq.n	80038f4 <dir_sdi.constprop.11+0x1c>
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8003904:	3434      	adds	r4, #52	; 0x34
 8003906:	622c      	str	r4, [r5, #32]
	return FR_OK;
 8003908:	2000      	movs	r0, #0
 800390a:	bd38      	pop	{r3, r4, r5, pc}
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800390c:	4613      	mov	r3, r2
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800390e:	8961      	ldrh	r1, [r4, #10]
 8003910:	89a0      	ldrh	r0, [r4, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8003912:	4348      	muls	r0, r1
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8003914:	461a      	mov	r2, r3
		while (ofs >= csz) {				/* Follow cluster chain */
 8003916:	d10c      	bne.n	8003932 <dir_sdi.constprop.11+0x5a>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8003918:	4611      	mov	r1, r2
 800391a:	6828      	ldr	r0, [r5, #0]
 800391c:	f7ff fede 	bl	80036dc <get_fat.isra.8>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8003920:	1c43      	adds	r3, r0, #1
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8003922:	4602      	mov	r2, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8003924:	d00b      	beq.n	800393e <dir_sdi.constprop.11+0x66>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8003926:	2801      	cmp	r0, #1
 8003928:	d9e4      	bls.n	80038f4 <dir_sdi.constprop.11+0x1c>
 800392a:	69a3      	ldr	r3, [r4, #24]
 800392c:	4298      	cmp	r0, r3
 800392e:	d3f3      	bcc.n	8003918 <dir_sdi.constprop.11+0x40>
 8003930:	e7e0      	b.n	80038f4 <dir_sdi.constprop.11+0x1c>
		dp->sect = clust2sect(fs, clst);
 8003932:	4619      	mov	r1, r3
 8003934:	4620      	mov	r0, r4
 8003936:	f7ff fb7d 	bl	8003034 <clust2sect>
 800393a:	61e8      	str	r0, [r5, #28]
 800393c:	e7de      	b.n	80038fc <dir_sdi.constprop.11+0x24>
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800393e:	2001      	movs	r0, #1
}
 8003940:	bd38      	pop	{r3, r4, r5, pc}

08003942 <dir_next>:
{
 8003942:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8003946:	69c3      	ldr	r3, [r0, #28]
{
 8003948:	4605      	mov	r5, r0
 800394a:	4688      	mov	r8, r1
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800394c:	b1b3      	cbz	r3, 800397c <dir_next+0x3a>
	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800394e:	6947      	ldr	r7, [r0, #20]
 8003950:	3720      	adds	r7, #32
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8003952:	f5b7 1f00 	cmp.w	r7, #2097152	; 0x200000
 8003956:	d211      	bcs.n	800397c <dir_next+0x3a>
	FATFS *fs = dp->obj.fs;
 8003958:	6804      	ldr	r4, [r0, #0]
	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800395a:	89a2      	ldrh	r2, [r4, #12]
 800395c:	fbb7 f0f2 	udiv	r0, r7, r2
 8003960:	fb02 7210 	mls	r2, r2, r0, r7
 8003964:	2a00      	cmp	r2, #0
 8003966:	d14f      	bne.n	8003a08 <dir_next+0xc6>
		if (!dp->clust) {		/* Static table */
 8003968:	69a9      	ldr	r1, [r5, #24]
		dp->sect++;				/* Next sector */
 800396a:	3301      	adds	r3, #1
 800396c:	61eb      	str	r3, [r5, #28]
		if (!dp->clust) {		/* Static table */
 800396e:	b941      	cbnz	r1, 8003982 <dir_next+0x40>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8003970:	8923      	ldrh	r3, [r4, #8]
 8003972:	ebb3 1f57 	cmp.w	r3, r7, lsr #5
 8003976:	d847      	bhi.n	8003a08 <dir_next+0xc6>
				dp->sect = 0; return FR_NO_FILE;
 8003978:	2300      	movs	r3, #0
 800397a:	61eb      	str	r3, [r5, #28]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800397c:	2004      	movs	r0, #4
 800397e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8003982:	8963      	ldrh	r3, [r4, #10]
 8003984:	3b01      	subs	r3, #1
 8003986:	4203      	tst	r3, r0
 8003988:	d13e      	bne.n	8003a08 <dir_next+0xc6>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800398a:	4620      	mov	r0, r4
 800398c:	f7ff fea6 	bl	80036dc <get_fat.isra.8>
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8003990:	2801      	cmp	r0, #1
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8003992:	4606      	mov	r6, r0
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8003994:	d802      	bhi.n	800399c <dir_next+0x5a>
 8003996:	2002      	movs	r0, #2
 8003998:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800399c:	1c42      	adds	r2, r0, #1
 800399e:	d102      	bne.n	80039a6 <dir_next+0x64>
 80039a0:	2001      	movs	r0, #1
 80039a2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 80039a6:	69a3      	ldr	r3, [r4, #24]
 80039a8:	4298      	cmp	r0, r3
 80039aa:	d327      	bcc.n	80039fc <dir_next+0xba>
					if (!stretch) {								/* If no stretch, report EOT */
 80039ac:	f1b8 0f00 	cmp.w	r8, #0
 80039b0:	d0e2      	beq.n	8003978 <dir_next+0x36>
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 80039b2:	69a9      	ldr	r1, [r5, #24]
 80039b4:	4628      	mov	r0, r5
 80039b6:	f7ff ff01 	bl	80037bc <create_chain>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 80039ba:	4606      	mov	r6, r0
 80039bc:	2800      	cmp	r0, #0
 80039be:	d03d      	beq.n	8003a3c <dir_next+0xfa>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 80039c0:	2801      	cmp	r0, #1
 80039c2:	d0e8      	beq.n	8003996 <dir_next+0x54>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 80039c4:	1c43      	adds	r3, r0, #1
 80039c6:	d0eb      	beq.n	80039a0 <dir_next+0x5e>
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 80039c8:	4620      	mov	r0, r4
 80039ca:	f7ff fbcb 	bl	8003164 <sync_window>
 80039ce:	4680      	mov	r8, r0
 80039d0:	2800      	cmp	r0, #0
 80039d2:	d1e5      	bne.n	80039a0 <dir_next+0x5e>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 80039d4:	4601      	mov	r1, r0
 80039d6:	89a2      	ldrh	r2, [r4, #12]
 80039d8:	f104 0034 	add.w	r0, r4, #52	; 0x34
 80039dc:	f7ff faa2 	bl	8002f24 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80039e0:	4631      	mov	r1, r6
 80039e2:	4620      	mov	r0, r4
 80039e4:	f7ff fb26 	bl	8003034 <clust2sect>
						fs->wflag = 1;
 80039e8:	f04f 0901 	mov.w	r9, #1
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 80039ec:	6320      	str	r0, [r4, #48]	; 0x30
 80039ee:	8963      	ldrh	r3, [r4, #10]
 80039f0:	4598      	cmp	r8, r3
 80039f2:	d316      	bcc.n	8003a22 <dir_next+0xe0>
					fs->winsect -= n;							/* Restore window offset */
 80039f4:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80039f6:	eba3 0308 	sub.w	r3, r3, r8
 80039fa:	6323      	str	r3, [r4, #48]	; 0x30
				dp->clust = clst;		/* Initialize data for new cluster */
 80039fc:	61ae      	str	r6, [r5, #24]
				dp->sect = clust2sect(fs, clst);
 80039fe:	4631      	mov	r1, r6
 8003a00:	4620      	mov	r0, r4
 8003a02:	f7ff fb17 	bl	8003034 <clust2sect>
 8003a06:	61e8      	str	r0, [r5, #28]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8003a08:	89a1      	ldrh	r1, [r4, #12]
	dp->dptr = ofs;						/* Current entry */
 8003a0a:	616f      	str	r7, [r5, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8003a0c:	f104 0334 	add.w	r3, r4, #52	; 0x34
 8003a10:	fbb7 f2f1 	udiv	r2, r7, r1
 8003a14:	fb01 7712 	mls	r7, r1, r2, r7
 8003a18:	441f      	add	r7, r3
 8003a1a:	622f      	str	r7, [r5, #32]
	return FR_OK;
 8003a1c:	2000      	movs	r0, #0
 8003a1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
						fs->wflag = 1;
 8003a22:	f884 9003 	strb.w	r9, [r4, #3]
 8003a26:	4620      	mov	r0, r4
 8003a28:	f7ff fb79 	bl	800311e <sync_window.part.4>
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8003a2c:	2800      	cmp	r0, #0
 8003a2e:	d1b7      	bne.n	80039a0 <dir_next+0x5e>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8003a30:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8003a32:	3301      	adds	r3, #1
 8003a34:	f108 0801 	add.w	r8, r8, #1
 8003a38:	6323      	str	r3, [r4, #48]	; 0x30
 8003a3a:	e7d8      	b.n	80039ee <dir_next+0xac>
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8003a3c:	2007      	movs	r0, #7
}
 8003a3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	...

08003a44 <follow_path>:
{
 8003a44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	FATFS *fs = obj->fs;
 8003a48:	6806      	ldr	r6, [r0, #0]
{
 8003a4a:	4604      	mov	r4, r0
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8003a4c:	780b      	ldrb	r3, [r1, #0]
 8003a4e:	2b2f      	cmp	r3, #47	; 0x2f
 8003a50:	460d      	mov	r5, r1
 8003a52:	f101 0101 	add.w	r1, r1, #1
 8003a56:	d0f9      	beq.n	8003a4c <follow_path+0x8>
 8003a58:	2b5c      	cmp	r3, #92	; 0x5c
 8003a5a:	d0f7      	beq.n	8003a4c <follow_path+0x8>
		obj->sclust = 0;					/* Start from root directory */
 8003a5c:	2300      	movs	r3, #0
 8003a5e:	60a3      	str	r3, [r4, #8]
	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8003a60:	782b      	ldrb	r3, [r5, #0]
 8003a62:	2b1f      	cmp	r3, #31
 8003a64:	d959      	bls.n	8003b1a <follow_path+0xd6>
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8003a66:	f8df 8160 	ldr.w	r8, [pc, #352]	; 8003bc8 <follow_path+0x184>
	p = *path; sfn = dp->fn;
 8003a6a:	f104 0724 	add.w	r7, r4, #36	; 0x24
	mem_set(sfn, ' ', 11);
 8003a6e:	220b      	movs	r2, #11
 8003a70:	2120      	movs	r1, #32
 8003a72:	4638      	mov	r0, r7
 8003a74:	f7ff fa56 	bl	8002f24 <mem_set>
	si = i = 0; ni = 8;
 8003a78:	2200      	movs	r2, #0
 8003a7a:	f105 3eff 	add.w	lr, r5, #4294967295
 8003a7e:	4611      	mov	r1, r2
 8003a80:	2008      	movs	r0, #8
		c = (BYTE)p[si++];
 8003a82:	f81e 3f01 	ldrb.w	r3, [lr, #1]!
		if (c <= ' ') break; 			/* Break if end of the path name */
 8003a86:	2b20      	cmp	r3, #32
		c = (BYTE)p[si++];
 8003a88:	f101 0101 	add.w	r1, r1, #1
		if (c <= ' ') break; 			/* Break if end of the path name */
 8003a8c:	d90b      	bls.n	8003aa6 <follow_path+0x62>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8003a8e:	2b2f      	cmp	r3, #47	; 0x2f
 8003a90:	d14b      	bne.n	8003b2a <follow_path+0xe6>
 8003a92:	1868      	adds	r0, r5, r1
 8003a94:	1b41      	subs	r1, r0, r5
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8003a96:	f810 eb01 	ldrb.w	lr, [r0], #1
 8003a9a:	f1be 0f2f 	cmp.w	lr, #47	; 0x2f
 8003a9e:	d0f9      	beq.n	8003a94 <follow_path+0x50>
 8003aa0:	f1be 0f5c 	cmp.w	lr, #92	; 0x5c
 8003aa4:	d0f6      	beq.n	8003a94 <follow_path+0x50>
	*path = p + si;						/* Return pointer to the next segment */
 8003aa6:	440d      	add	r5, r1
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 8003aa8:	2a00      	cmp	r2, #0
 8003aaa:	d054      	beq.n	8003b56 <follow_path+0x112>
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8003aac:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
	FATFS *fs = dp->obj.fs;
 8003ab0:	f8d4 9000 	ldr.w	r9, [r4]
	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 8003ab4:	2ae5      	cmp	r2, #229	; 0xe5
 8003ab6:	bf04      	itt	eq
 8003ab8:	2205      	moveq	r2, #5
 8003aba:	f884 2024 	strbeq.w	r2, [r4, #36]	; 0x24
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 8003abe:	2b21      	cmp	r3, #33	; 0x21
 8003ac0:	bf34      	ite	cc
 8003ac2:	2304      	movcc	r3, #4
 8003ac4:	2300      	movcs	r3, #0
 8003ac6:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
	res = dir_sdi(dp, 0);			/* Rewind directory object */
 8003aca:	4620      	mov	r0, r4
 8003acc:	f7ff ff04 	bl	80038d8 <dir_sdi.constprop.11>
	if (res != FR_OK) return res;
 8003ad0:	2800      	cmp	r0, #0
 8003ad2:	d145      	bne.n	8003b60 <follow_path+0x11c>
		res = move_window(fs, dp->sect);
 8003ad4:	69e1      	ldr	r1, [r4, #28]
 8003ad6:	4648      	mov	r0, r9
 8003ad8:	f7ff fb94 	bl	8003204 <move_window>
		if (res != FR_OK) break;
 8003adc:	2800      	cmp	r0, #0
 8003ade:	d13f      	bne.n	8003b60 <follow_path+0x11c>
		c = dp->dir[DIR_Name];
 8003ae0:	6a23      	ldr	r3, [r4, #32]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8003ae2:	781a      	ldrb	r2, [r3, #0]
 8003ae4:	2a00      	cmp	r2, #0
 8003ae6:	d046      	beq.n	8003b76 <follow_path+0x132>
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8003ae8:	7ada      	ldrb	r2, [r3, #11]
 8003aea:	f002 023f 	and.w	r2, r2, #63	; 0x3f
 8003aee:	71a2      	strb	r2, [r4, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8003af0:	7ada      	ldrb	r2, [r3, #11]
 8003af2:	0711      	lsls	r1, r2, #28
 8003af4:	d40c      	bmi.n	8003b10 <follow_path+0xcc>
 8003af6:	f103 0e0b 	add.w	lr, r3, #11
 8003afa:	4639      	mov	r1, r7
		r = *d++ - *s++;
 8003afc:	f813 2b01 	ldrb.w	r2, [r3], #1
 8003b00:	f811 cb01 	ldrb.w	ip, [r1], #1
	} while (--cnt && r == 0);
 8003b04:	459e      	cmp	lr, r3
		r = *d++ - *s++;
 8003b06:	eba2 020c 	sub.w	r2, r2, ip
	} while (--cnt && r == 0);
 8003b0a:	d027      	beq.n	8003b5c <follow_path+0x118>
 8003b0c:	2a00      	cmp	r2, #0
 8003b0e:	d0f5      	beq.n	8003afc <follow_path+0xb8>
		res = dir_next(dp, 0);	/* Next entry */
 8003b10:	2100      	movs	r1, #0
 8003b12:	4620      	mov	r0, r4
 8003b14:	f7ff ff15 	bl	8003942 <dir_next>
 8003b18:	e7da      	b.n	8003ad0 <follow_path+0x8c>
		dp->fn[NSFLAG] = NS_NONAME;
 8003b1a:	2380      	movs	r3, #128	; 0x80
 8003b1c:	f884 302f 	strb.w	r3, [r4, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8003b20:	4620      	mov	r0, r4
}
 8003b22:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
		res = dir_sdi(dp, 0);
 8003b26:	f7ff bed7 	b.w	80038d8 <dir_sdi.constprop.11>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8003b2a:	2b5c      	cmp	r3, #92	; 0x5c
 8003b2c:	d0b1      	beq.n	8003a92 <follow_path+0x4e>
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8003b2e:	2b2e      	cmp	r3, #46	; 0x2e
 8003b30:	d039      	beq.n	8003ba6 <follow_path+0x162>
 8003b32:	4290      	cmp	r0, r2
 8003b34:	d90f      	bls.n	8003b56 <follow_path+0x112>
		if (c >= 0x80) {				/* Extended character? */
 8003b36:	f013 0f80 	tst.w	r3, #128	; 0x80
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8003b3a:	bf18      	it	ne
 8003b3c:	3b80      	subne	r3, #128	; 0x80
 8003b3e:	f8df 908c 	ldr.w	r9, [pc, #140]	; 8003bcc <follow_path+0x188>
 8003b42:	bf18      	it	ne
 8003b44:	f818 3003 	ldrbne.w	r3, [r8, r3]
	while (*str && *str != chr) str++;
 8003b48:	f819 cf01 	ldrb.w	ip, [r9, #1]!
 8003b4c:	f1bc 0f00 	cmp.w	ip, #0
 8003b50:	d02e      	beq.n	8003bb0 <follow_path+0x16c>
 8003b52:	4563      	cmp	r3, ip
 8003b54:	d1f8      	bne.n	8003b48 <follow_path+0x104>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8003b56:	2006      	movs	r0, #6
	return res;
 8003b58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8003b5c:	2a00      	cmp	r2, #0
 8003b5e:	d1d7      	bne.n	8003b10 <follow_path+0xcc>
			ns = dp->fn[NSFLAG];
 8003b60:	f894 302f 	ldrb.w	r3, [r4, #47]	; 0x2f
			if (res != FR_OK) {				/* Failed to find the object */
 8003b64:	b148      	cbz	r0, 8003b7a <follow_path+0x136>
				if (res == FR_NO_FILE) {	/* Object is not found */
 8003b66:	2804      	cmp	r0, #4
 8003b68:	d12c      	bne.n	8003bc4 <follow_path+0x180>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8003b6a:	f013 0f04 	tst.w	r3, #4
 8003b6e:	bf08      	it	eq
 8003b70:	2005      	moveq	r0, #5
 8003b72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 8003b76:	2004      	movs	r0, #4
 8003b78:	e7f2      	b.n	8003b60 <follow_path+0x11c>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8003b7a:	075a      	lsls	r2, r3, #29
 8003b7c:	d422      	bmi.n	8003bc4 <follow_path+0x180>
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 8003b7e:	79a3      	ldrb	r3, [r4, #6]
 8003b80:	06db      	lsls	r3, r3, #27
 8003b82:	d50d      	bpl.n	8003ba0 <follow_path+0x15c>
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 8003b84:	89b2      	ldrh	r2, [r6, #12]
 8003b86:	6960      	ldr	r0, [r4, #20]
 8003b88:	fbb0 f3f2 	udiv	r3, r0, r2
 8003b8c:	f106 0134 	add.w	r1, r6, #52	; 0x34
 8003b90:	fb02 0313 	mls	r3, r2, r3, r0
 8003b94:	4419      	add	r1, r3
 8003b96:	7830      	ldrb	r0, [r6, #0]
 8003b98:	f7ff faa7 	bl	80030ea <ld_clust.isra.1>
 8003b9c:	60a0      	str	r0, [r4, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8003b9e:	e764      	b.n	8003a6a <follow_path+0x26>
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8003ba0:	2005      	movs	r0, #5
 8003ba2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8003ba6:	280b      	cmp	r0, #11
 8003ba8:	d0d5      	beq.n	8003b56 <follow_path+0x112>
			i = 8; ni = 11;				/* Goto extension */
 8003baa:	2208      	movs	r2, #8
 8003bac:	200b      	movs	r0, #11
 8003bae:	e768      	b.n	8003a82 <follow_path+0x3e>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8003bb0:	f1a3 0c61 	sub.w	ip, r3, #97	; 0x61
 8003bb4:	f1bc 0f19 	cmp.w	ip, #25
 8003bb8:	d801      	bhi.n	8003bbe <follow_path+0x17a>
 8003bba:	3b20      	subs	r3, #32
 8003bbc:	b2db      	uxtb	r3, r3
			sfn[i++] = c;
 8003bbe:	54bb      	strb	r3, [r7, r2]
 8003bc0:	3201      	adds	r2, #1
 8003bc2:	e75e      	b.n	8003a82 <follow_path+0x3e>
}
 8003bc4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8003bc8:	0800519d 	.word	0x0800519d
 8003bcc:	0800521c 	.word	0x0800521c

08003bd0 <dir_register>:
{
 8003bd0:	b570      	push	{r4, r5, r6, lr}
 8003bd2:	4605      	mov	r5, r0
	FATFS *fs = dp->obj.fs;
 8003bd4:	6806      	ldr	r6, [r0, #0]
	res = dir_sdi(dp, 0);
 8003bd6:	f7ff fe7f 	bl	80038d8 <dir_sdi.constprop.11>
	if (res == FR_OK) {
 8003bda:	4604      	mov	r4, r0
 8003bdc:	bb28      	cbnz	r0, 8003c2a <dir_register+0x5a>
			res = move_window(fs, dp->sect);
 8003bde:	69e9      	ldr	r1, [r5, #28]
 8003be0:	4630      	mov	r0, r6
 8003be2:	f7ff fb0f 	bl	8003204 <move_window>
			if (res != FR_OK) break;
 8003be6:	4604      	mov	r4, r0
 8003be8:	b9f8      	cbnz	r0, 8003c2a <dir_register+0x5a>
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8003bea:	6a2b      	ldr	r3, [r5, #32]
 8003bec:	781b      	ldrb	r3, [r3, #0]
 8003bee:	2be5      	cmp	r3, #229	; 0xe5
 8003bf0:	d114      	bne.n	8003c1c <dir_register+0x4c>
		res = move_window(fs, dp->sect);
 8003bf2:	69e9      	ldr	r1, [r5, #28]
 8003bf4:	4630      	mov	r0, r6
 8003bf6:	f7ff fb05 	bl	8003204 <move_window>
		if (res == FR_OK) {
 8003bfa:	4604      	mov	r4, r0
 8003bfc:	b960      	cbnz	r0, 8003c18 <dir_register+0x48>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8003bfe:	4601      	mov	r1, r0
 8003c00:	2220      	movs	r2, #32
 8003c02:	6a28      	ldr	r0, [r5, #32]
 8003c04:	f7ff f98e 	bl	8002f24 <mem_set>
 8003c08:	220b      	movs	r2, #11
 8003c0a:	f105 0124 	add.w	r1, r5, #36	; 0x24
 8003c0e:	6a28      	ldr	r0, [r5, #32]
 8003c10:	f7ff fa62 	bl	80030d8 <mem_cpy.part.0>
			fs->wflag = 1;
 8003c14:	2301      	movs	r3, #1
 8003c16:	70f3      	strb	r3, [r6, #3]
}
 8003c18:	4620      	mov	r0, r4
 8003c1a:	bd70      	pop	{r4, r5, r6, pc}
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d0e8      	beq.n	8003bf2 <dir_register+0x22>
			res = dir_next(dp, 1);
 8003c20:	2101      	movs	r1, #1
 8003c22:	4628      	mov	r0, r5
 8003c24:	f7ff fe8d 	bl	8003942 <dir_next>
 8003c28:	e7d7      	b.n	8003bda <dir_register+0xa>
	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8003c2a:	2c04      	cmp	r4, #4
 8003c2c:	bf08      	it	eq
 8003c2e:	2407      	moveq	r4, #7
 8003c30:	e7f2      	b.n	8003c18 <dir_register+0x48>
	...

08003c34 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8003c34:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 8003c36:	9001      	str	r0, [sp, #4]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8003c38:	a804      	add	r0, sp, #16
{
 8003c3a:	9100      	str	r1, [sp, #0]
	const TCHAR *rp = path;
 8003c3c:	f840 1d04 	str.w	r1, [r0, #-4]!
{
 8003c40:	4616      	mov	r6, r2


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8003c42:	f7ff fa16 	bl	8003072 <get_ldnumber>
	if (vol < 0) return FR_INVALID_DRIVE;
 8003c46:	1e05      	subs	r5, r0, #0
 8003c48:	db1f      	blt.n	8003c8a <f_mount+0x56>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8003c4a:	4912      	ldr	r1, [pc, #72]	; (8003c94 <f_mount+0x60>)
 8003c4c:	f851 4025 	ldr.w	r4, [r1, r5, lsl #2]

	if (cfs) {
 8003c50:	b15c      	cbz	r4, 8003c6a <f_mount+0x36>
		if (Files[i].fs == fs) Files[i].fs = 0;
 8003c52:	4b11      	ldr	r3, [pc, #68]	; (8003c98 <f_mount+0x64>)
 8003c54:	681a      	ldr	r2, [r3, #0]
 8003c56:	4294      	cmp	r4, r2
 8003c58:	bf04      	itt	eq
 8003c5a:	2200      	moveq	r2, #0
 8003c5c:	601a      	streq	r2, [r3, #0]
 8003c5e:	691a      	ldr	r2, [r3, #16]
 8003c60:	2000      	movs	r0, #0
 8003c62:	4294      	cmp	r4, r2
 8003c64:	bf08      	it	eq
 8003c66:	6118      	streq	r0, [r3, #16]
		clear_lock(cfs);
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8003c68:	7020      	strb	r0, [r4, #0]
	}

	if (fs) {
 8003c6a:	9801      	ldr	r0, [sp, #4]
 8003c6c:	b108      	cbz	r0, 8003c72 <f_mount+0x3e>
		fs->fs_type = 0;				/* Clear new fs object */
 8003c6e:	2300      	movs	r3, #0
 8003c70:	7003      	strb	r3, [r0, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8003c72:	f841 0025 	str.w	r0, [r1, r5, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8003c76:	b130      	cbz	r0, 8003c86 <f_mount+0x52>
 8003c78:	2e01      	cmp	r6, #1
 8003c7a:	d108      	bne.n	8003c8e <f_mount+0x5a>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8003c7c:	2200      	movs	r2, #0
 8003c7e:	a901      	add	r1, sp, #4
 8003c80:	4668      	mov	r0, sp
 8003c82:	f7ff fb1b 	bl	80032bc <find_volume>
	LEAVE_FF(fs, res);
}
 8003c86:	b004      	add	sp, #16
 8003c88:	bd70      	pop	{r4, r5, r6, pc}
	if (vol < 0) return FR_INVALID_DRIVE;
 8003c8a:	200b      	movs	r0, #11
 8003c8c:	e7fb      	b.n	8003c86 <f_mount+0x52>
	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8003c8e:	2000      	movs	r0, #0
 8003c90:	e7f9      	b.n	8003c86 <f_mount+0x52>
 8003c92:	bf00      	nop
 8003c94:	20000048 	.word	0x20000048
 8003c98:	2000004c 	.word	0x2000004c

08003c9c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8003c9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003ca0:	b090      	sub	sp, #64	; 0x40
 8003ca2:	4690      	mov	r8, r2
 8003ca4:	9101      	str	r1, [sp, #4]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8003ca6:	4604      	mov	r4, r0
 8003ca8:	2800      	cmp	r0, #0
 8003caa:	f000 80d1 	beq.w	8003e50 <f_open+0x1b4>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8003cae:	f002 053f 	and.w	r5, r2, #63	; 0x3f
	res = find_volume(&path, &fs, mode);
 8003cb2:	462a      	mov	r2, r5
 8003cb4:	a903      	add	r1, sp, #12
 8003cb6:	a801      	add	r0, sp, #4
 8003cb8:	f7ff fb00 	bl	80032bc <find_volume>
	if (res == FR_OK) {
 8003cbc:	4607      	mov	r7, r0
 8003cbe:	bb38      	cbnz	r0, 8003d10 <f_open+0x74>
		dj.obj.fs = fs;
 8003cc0:	ae10      	add	r6, sp, #64	; 0x40
 8003cc2:	9b03      	ldr	r3, [sp, #12]
 8003cc4:	f846 3d30 	str.w	r3, [r6, #-48]!
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8003cc8:	9901      	ldr	r1, [sp, #4]
 8003cca:	4630      	mov	r0, r6
 8003ccc:	f7ff feba 	bl	8003a44 <follow_path>
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8003cd0:	b958      	cbnz	r0, 8003cea <f_open+0x4e>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8003cd2:	f99d 303f 	ldrsb.w	r3, [sp, #63]	; 0x3f
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	db1e      	blt.n	8003d18 <f_open+0x7c>
				res = FR_INVALID_NAME;
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8003cda:	f015 0f3e 	tst.w	r5, #62	; 0x3e
 8003cde:	bf14      	ite	ne
 8003ce0:	2101      	movne	r1, #1
 8003ce2:	2100      	moveq	r1, #0
 8003ce4:	4630      	mov	r0, r6
 8003ce6:	f7ff f923 	bl	8002f30 <chk_lock>
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8003cea:	f018 0f1c 	tst.w	r8, #28
 8003cee:	d073      	beq.n	8003dd8 <f_open+0x13c>
			if (res != FR_OK) {					/* No file, create new */
 8003cf0:	b1a0      	cbz	r0, 8003d1c <f_open+0x80>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8003cf2:	2804      	cmp	r0, #4
 8003cf4:	d109      	bne.n	8003d0a <f_open+0x6e>
	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 8003cf6:	4b73      	ldr	r3, [pc, #460]	; (8003ec4 <f_open+0x228>)
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	2a00      	cmp	r2, #0
 8003cfc:	f000 80de 	beq.w	8003ebc <f_open+0x220>
 8003d00:	691b      	ldr	r3, [r3, #16]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	f000 80da 	beq.w	8003ebc <f_open+0x220>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8003d08:	2012      	movs	r0, #18
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8003d0a:	f045 0508 	orr.w	r5, r5, #8
					res = FR_DENIED;
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8003d0e:	b170      	cbz	r0, 8003d2e <f_open+0x92>
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8003d10:	2300      	movs	r3, #0
 8003d12:	6023      	str	r3, [r4, #0]
 8003d14:	4607      	mov	r7, r0
 8003d16:	e095      	b.n	8003e44 <f_open+0x1a8>
				res = FR_INVALID_NAME;
 8003d18:	2006      	movs	r0, #6
 8003d1a:	e7e6      	b.n	8003cea <f_open+0x4e>
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8003d1c:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8003d20:	f013 0f11 	tst.w	r3, #17
 8003d24:	d163      	bne.n	8003dee <f_open+0x152>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8003d26:	f018 0f04 	tst.w	r8, #4
 8003d2a:	f040 80c1 	bne.w	8003eb0 <f_open+0x214>
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8003d2e:	0728      	lsls	r0, r5, #28
 8003d30:	d53c      	bpl.n	8003dac <f_open+0x110>
				dw = GET_FATTIME();
 8003d32:	f000 fa6f 	bl	8004214 <get_fattime>
 8003d36:	4602      	mov	r2, r0
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8003d38:	4601      	mov	r1, r0
 8003d3a:	980c      	ldr	r0, [sp, #48]	; 0x30
 8003d3c:	300e      	adds	r0, #14
 8003d3e:	f7ff f8e9 	bl	8002f14 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8003d42:	980c      	ldr	r0, [sp, #48]	; 0x30
 8003d44:	4611      	mov	r1, r2
 8003d46:	3016      	adds	r0, #22
 8003d48:	f7ff f8e4 	bl	8002f14 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8003d4c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8003d4e:	f8dd 900c 	ldr.w	r9, [sp, #12]
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8003d52:	2220      	movs	r2, #32
 8003d54:	72da      	strb	r2, [r3, #11]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8003d56:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8003d5a:	f899 0000 	ldrb.w	r0, [r9]
 8003d5e:	4651      	mov	r1, sl
 8003d60:	f7ff f9c3 	bl	80030ea <ld_clust.isra.1>
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8003d64:	2200      	movs	r2, #0
 8003d66:	4651      	mov	r1, sl
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8003d68:	4680      	mov	r8, r0
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8003d6a:	4648      	mov	r0, r9
 8003d6c:	f7ff f9cb 	bl	8003106 <st_clust.isra.2>
					st_dword(dj.dir + DIR_FileSize, 0);
 8003d70:	9b0c      	ldr	r3, [sp, #48]	; 0x30
	*ptr++ = (BYTE)val; val >>= 8;
 8003d72:	2200      	movs	r2, #0
 8003d74:	771a      	strb	r2, [r3, #28]
	*ptr++ = (BYTE)val; val >>= 8;
 8003d76:	775a      	strb	r2, [r3, #29]
	*ptr++ = (BYTE)val; val >>= 8;
 8003d78:	779a      	strb	r2, [r3, #30]
	*ptr++ = (BYTE)val;
 8003d7a:	77da      	strb	r2, [r3, #31]
					fs->wflag = 1;
 8003d7c:	9b03      	ldr	r3, [sp, #12]
 8003d7e:	2101      	movs	r1, #1
 8003d80:	70d9      	strb	r1, [r3, #3]
					if (cl) {							/* Remove the cluster chain if exist */
 8003d82:	f1b8 0f00 	cmp.w	r8, #0
 8003d86:	d011      	beq.n	8003dac <f_open+0x110>
						res = remove_chain(&dj.obj, cl, 0);
 8003d88:	4641      	mov	r1, r8
 8003d8a:	4630      	mov	r0, r6
						dw = fs->winsect;
 8003d8c:	f8d3 9030 	ldr.w	r9, [r3, #48]	; 0x30
						res = remove_chain(&dj.obj, cl, 0);
 8003d90:	f7ff fd6c 	bl	800386c <remove_chain>
						if (res == FR_OK) {
 8003d94:	2800      	cmp	r0, #0
 8003d96:	d1bb      	bne.n	8003d10 <f_open+0x74>
							res = move_window(fs, dw);
 8003d98:	4649      	mov	r1, r9
 8003d9a:	9803      	ldr	r0, [sp, #12]
 8003d9c:	f7ff fa32 	bl	8003204 <move_window>
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8003da0:	9a03      	ldr	r2, [sp, #12]
 8003da2:	f108 33ff 	add.w	r3, r8, #4294967295
 8003da6:	6113      	str	r3, [r2, #16]
		if (res == FR_OK) {
 8003da8:	2800      	cmp	r0, #0
 8003daa:	d1b1      	bne.n	8003d10 <f_open+0x74>
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8003dac:	9b03      	ldr	r3, [sp, #12]
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8003dae:	0728      	lsls	r0, r5, #28
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8003db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003db2:	6263      	str	r3, [r4, #36]	; 0x24
				mode |= FA_MODIFIED;
 8003db4:	bf48      	it	mi
 8003db6:	f045 0540 	orrmi.w	r5, r5, #64	; 0x40
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8003dba:	f015 0ffe 	tst.w	r5, #254	; 0xfe
			fp->dir_ptr = dj.dir;
 8003dbe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8003dc0:	62a3      	str	r3, [r4, #40]	; 0x28
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8003dc2:	bf14      	ite	ne
 8003dc4:	2101      	movne	r1, #1
 8003dc6:	2100      	moveq	r1, #0
 8003dc8:	4630      	mov	r0, r6
 8003dca:	f7ff f8df 	bl	8002f8c <inc_lock>
 8003dce:	6120      	str	r0, [r4, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8003dd0:	2800      	cmp	r0, #0
 8003dd2:	d13f      	bne.n	8003e54 <f_open+0x1b8>
 8003dd4:	2002      	movs	r0, #2
 8003dd6:	e79b      	b.n	8003d10 <f_open+0x74>
			if (res == FR_OK) {					/* Following succeeded */
 8003dd8:	2800      	cmp	r0, #0
 8003dda:	d199      	bne.n	8003d10 <f_open+0x74>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8003ddc:	f89d 3016 	ldrb.w	r3, [sp, #22]
 8003de0:	06da      	lsls	r2, r3, #27
 8003de2:	d467      	bmi.n	8003eb4 <f_open+0x218>
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8003de4:	f018 0f02 	tst.w	r8, #2
 8003de8:	d0e0      	beq.n	8003dac <f_open+0x110>
 8003dea:	07db      	lsls	r3, r3, #31
 8003dec:	d5de      	bpl.n	8003dac <f_open+0x110>
					res = FR_DENIED;
 8003dee:	2007      	movs	r0, #7
 8003df0:	e78e      	b.n	8003d10 <f_open+0x74>
					clst = get_fat(&fp->obj, clst);
 8003df2:	6820      	ldr	r0, [r4, #0]
 8003df4:	f7ff fc72 	bl	80036dc <get_fat.isra.8>
					if (clst <= 1) res = FR_INT_ERR;
 8003df8:	2801      	cmp	r0, #1
					clst = get_fat(&fp->obj, clst);
 8003dfa:	4601      	mov	r1, r0
					if (clst <= 1) res = FR_INT_ERR;
 8003dfc:	d926      	bls.n	8003e4c <f_open+0x1b0>
 8003dfe:	1c42      	adds	r2, r0, #1
 8003e00:	4250      	negs	r0, r2
 8003e02:	4150      	adcs	r0, r2
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8003e04:	eba5 0508 	sub.w	r5, r5, r8
 8003e08:	2800      	cmp	r0, #0
 8003e0a:	d04d      	beq.n	8003ea8 <f_open+0x20c>
				fp->clust = clst;
 8003e0c:	61e1      	str	r1, [r4, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8003e0e:	2800      	cmp	r0, #0
 8003e10:	f47f af7e 	bne.w	8003d10 <f_open+0x74>
 8003e14:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8003e18:	f8b8 300c 	ldrh.w	r3, [r8, #12]
 8003e1c:	fbb5 f2f3 	udiv	r2, r5, r3
 8003e20:	fb03 5512 	mls	r5, r3, r2, r5
 8003e24:	b175      	cbz	r5, 8003e44 <f_open+0x1a8>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8003e26:	4640      	mov	r0, r8
 8003e28:	f7ff f904 	bl	8003034 <clust2sect>
 8003e2c:	2800      	cmp	r0, #0
 8003e2e:	d0d1      	beq.n	8003dd4 <f_open+0x138>
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8003e30:	4402      	add	r2, r0
 8003e32:	6222      	str	r2, [r4, #32]
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8003e34:	2301      	movs	r3, #1
 8003e36:	4631      	mov	r1, r6
 8003e38:	f898 0001 	ldrb.w	r0, [r8, #1]
 8003e3c:	f7ff f838 	bl	8002eb0 <disk_read>
 8003e40:	2800      	cmp	r0, #0
 8003e42:	d139      	bne.n	8003eb8 <f_open+0x21c>

	LEAVE_FF(fs, res);
}
 8003e44:	4638      	mov	r0, r7
 8003e46:	b010      	add	sp, #64	; 0x40
 8003e48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					if (clst <= 1) res = FR_INT_ERR;
 8003e4c:	2002      	movs	r0, #2
 8003e4e:	e7d9      	b.n	8003e04 <f_open+0x168>
	if (!fp) return FR_INVALID_OBJECT;
 8003e50:	2709      	movs	r7, #9
 8003e52:	e7f7      	b.n	8003e44 <f_open+0x1a8>
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8003e54:	9e03      	ldr	r6, [sp, #12]
 8003e56:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 8003e5a:	7830      	ldrb	r0, [r6, #0]
 8003e5c:	4641      	mov	r1, r8
 8003e5e:	f7ff f944 	bl	80030ea <ld_clust.isra.1>
 8003e62:	60a0      	str	r0, [r4, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8003e64:	f108 001c 	add.w	r0, r8, #28
 8003e68:	f7ff f84c 	bl	8002f04 <ld_dword>
			fp->obj.id = fs->id;
 8003e6c:	88f3      	ldrh	r3, [r6, #6]
			fp->obj.fs = fs;	 	/* Validate the file object */
 8003e6e:	6026      	str	r6, [r4, #0]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8003e70:	2100      	movs	r1, #0
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8003e72:	f104 0630 	add.w	r6, r4, #48	; 0x30
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8003e76:	60e0      	str	r0, [r4, #12]
			fp->obj.id = fs->id;
 8003e78:	80a3      	strh	r3, [r4, #4]
			fp->cltbl = 0;			/* Disable fast seek mode */
 8003e7a:	62e1      	str	r1, [r4, #44]	; 0x2c
			fp->flag = mode;		/* Set file access mode */
 8003e7c:	7525      	strb	r5, [r4, #20]
			fp->err = 0;			/* Clear error flag */
 8003e7e:	7561      	strb	r1, [r4, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8003e80:	6221      	str	r1, [r4, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8003e82:	61a1      	str	r1, [r4, #24]
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8003e84:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003e88:	4630      	mov	r0, r6
 8003e8a:	f7ff f84b 	bl	8002f24 <mem_set>
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8003e8e:	06ab      	lsls	r3, r5, #26
 8003e90:	d5d8      	bpl.n	8003e44 <f_open+0x1a8>
 8003e92:	68e5      	ldr	r5, [r4, #12]
 8003e94:	2d00      	cmp	r5, #0
 8003e96:	d0d5      	beq.n	8003e44 <f_open+0x1a8>
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8003e98:	9b03      	ldr	r3, [sp, #12]
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8003e9a:	68a1      	ldr	r1, [r4, #8]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8003e9c:	895a      	ldrh	r2, [r3, #10]
 8003e9e:	f8b3 800c 	ldrh.w	r8, [r3, #12]
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8003ea2:	61a5      	str	r5, [r4, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8003ea4:	fb08 f802 	mul.w	r8, r8, r2
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8003ea8:	45a8      	cmp	r8, r5
 8003eaa:	d3a2      	bcc.n	8003df2 <f_open+0x156>
 8003eac:	2000      	movs	r0, #0
 8003eae:	e7ad      	b.n	8003e0c <f_open+0x170>
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8003eb0:	2008      	movs	r0, #8
 8003eb2:	e72d      	b.n	8003d10 <f_open+0x74>
					res = FR_NO_FILE;
 8003eb4:	2004      	movs	r0, #4
 8003eb6:	e72b      	b.n	8003d10 <f_open+0x74>
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8003eb8:	2001      	movs	r0, #1
 8003eba:	e729      	b.n	8003d10 <f_open+0x74>
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8003ebc:	4630      	mov	r0, r6
 8003ebe:	f7ff fe87 	bl	8003bd0 <dir_register>
 8003ec2:	e722      	b.n	8003d0a <f_open+0x6e>
 8003ec4:	2000004c 	.word	0x2000004c

08003ec8 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8003ec8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003ecc:	469b      	mov	fp, r3
 8003ece:	b085      	sub	sp, #20
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;


	*bw = 0;	/* Clear write byte counter */
 8003ed0:	2300      	movs	r3, #0
{
 8003ed2:	4689      	mov	r9, r1
	*bw = 0;	/* Clear write byte counter */
 8003ed4:	f8cb 3000 	str.w	r3, [fp]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8003ed8:	a903      	add	r1, sp, #12
{
 8003eda:	4604      	mov	r4, r0
 8003edc:	4690      	mov	r8, r2
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8003ede:	f7ff f8e0 	bl	80030a2 <validate>
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8003ee2:	4605      	mov	r5, r0
 8003ee4:	2800      	cmp	r0, #0
 8003ee6:	d132      	bne.n	8003f4e <f_write+0x86>
 8003ee8:	7d65      	ldrb	r5, [r4, #21]
 8003eea:	bb85      	cbnz	r5, 8003f4e <f_write+0x86>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8003eec:	7d23      	ldrb	r3, [r4, #20]
 8003eee:	079a      	lsls	r2, r3, #30
 8003ef0:	f140 80be 	bpl.w	8004070 <f_write+0x1a8>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8003ef4:	69a3      	ldr	r3, [r4, #24]
 8003ef6:	eb13 0f08 	cmn.w	r3, r8
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8003efa:	bf28      	it	cs
 8003efc:	ea6f 0803 	mvncs.w	r8, r3
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8003f00:	f104 0330 	add.w	r3, r4, #48	; 0x30
 8003f04:	9300      	str	r3, [sp, #0]
	for ( ;  btw;							/* Repeat until all data written */
 8003f06:	f1b8 0f00 	cmp.w	r8, #0
 8003f0a:	d01c      	beq.n	8003f46 <f_write+0x7e>
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8003f0c:	9803      	ldr	r0, [sp, #12]
 8003f0e:	69a1      	ldr	r1, [r4, #24]
 8003f10:	8983      	ldrh	r3, [r0, #12]
 8003f12:	fbb1 f2f3 	udiv	r2, r1, r3
 8003f16:	fb03 1312 	mls	r3, r3, r2, r1
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	f040 8091 	bne.w	8004042 <f_write+0x17a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8003f20:	8943      	ldrh	r3, [r0, #10]
 8003f22:	3b01      	subs	r3, #1
			if (csect == 0) {				/* On the cluster boundary? */
 8003f24:	4013      	ands	r3, r2
 8003f26:	9301      	str	r3, [sp, #4]
 8003f28:	d124      	bne.n	8003f74 <f_write+0xac>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8003f2a:	b931      	cbnz	r1, 8003f3a <f_write+0x72>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8003f2c:	68a0      	ldr	r0, [r4, #8]
					if (clst == 0) {		/* If no cluster is allocated, */
 8003f2e:	b9a0      	cbnz	r0, 8003f5a <f_write+0x92>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8003f30:	4601      	mov	r1, r0
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8003f32:	4620      	mov	r0, r4
 8003f34:	f7ff fc42 	bl	80037bc <create_chain>
 8003f38:	e004      	b.n	8003f44 <f_write+0x7c>
					if (fp->cltbl) {
 8003f3a:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8003f3c:	b15b      	cbz	r3, 8003f56 <f_write+0x8e>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8003f3e:	4620      	mov	r0, r4
 8003f40:	f7ff f883 	bl	800304a <clmt_clust>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8003f44:	b948      	cbnz	r0, 8003f5a <f_write+0x92>
		fp->flag |= FA_DIRTY;
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 8003f46:	7d23      	ldrb	r3, [r4, #20]
 8003f48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003f4c:	7523      	strb	r3, [r4, #20]

	LEAVE_FF(fs, FR_OK);
}
 8003f4e:	4628      	mov	r0, r5
 8003f50:	b005      	add	sp, #20
 8003f52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8003f56:	69e1      	ldr	r1, [r4, #28]
 8003f58:	e7eb      	b.n	8003f32 <f_write+0x6a>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8003f5a:	2801      	cmp	r0, #1
 8003f5c:	d102      	bne.n	8003f64 <f_write+0x9c>
 8003f5e:	2502      	movs	r5, #2
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8003f60:	7565      	strb	r5, [r4, #21]
 8003f62:	e7f4      	b.n	8003f4e <f_write+0x86>
 8003f64:	1c43      	adds	r3, r0, #1
 8003f66:	d101      	bne.n	8003f6c <f_write+0xa4>
 8003f68:	2501      	movs	r5, #1
 8003f6a:	e7f9      	b.n	8003f60 <f_write+0x98>
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8003f6c:	68a3      	ldr	r3, [r4, #8]
				fp->clust = clst;			/* Update current cluster */
 8003f6e:	61e0      	str	r0, [r4, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8003f70:	b903      	cbnz	r3, 8003f74 <f_write+0xac>
 8003f72:	60a0      	str	r0, [r4, #8]
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8003f74:	f994 3014 	ldrsb.w	r3, [r4, #20]
 8003f78:	2b00      	cmp	r3, #0
 8003f7a:	da0c      	bge.n	8003f96 <f_write+0xce>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8003f7c:	9803      	ldr	r0, [sp, #12]
 8003f7e:	6a22      	ldr	r2, [r4, #32]
 8003f80:	9900      	ldr	r1, [sp, #0]
 8003f82:	7840      	ldrb	r0, [r0, #1]
 8003f84:	2301      	movs	r3, #1
 8003f86:	f7fe ffa1 	bl	8002ecc <disk_write>
 8003f8a:	2800      	cmp	r0, #0
 8003f8c:	d1ec      	bne.n	8003f68 <f_write+0xa0>
				fp->flag &= (BYTE)~FA_DIRTY;
 8003f8e:	7d23      	ldrb	r3, [r4, #20]
 8003f90:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003f94:	7523      	strb	r3, [r4, #20]
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8003f96:	f8dd a00c 	ldr.w	sl, [sp, #12]
 8003f9a:	69e1      	ldr	r1, [r4, #28]
 8003f9c:	4650      	mov	r0, sl
 8003f9e:	f7ff f849 	bl	8003034 <clust2sect>
			if (!sect) ABORT(fs, FR_INT_ERR);
 8003fa2:	2800      	cmp	r0, #0
 8003fa4:	d0db      	beq.n	8003f5e <f_write+0x96>
			sect += csect;
 8003fa6:	9b01      	ldr	r3, [sp, #4]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8003fa8:	f8ba 700c 	ldrh.w	r7, [sl, #12]
 8003fac:	fbb8 f7f7 	udiv	r7, r8, r7
			sect += csect;
 8003fb0:	181e      	adds	r6, r3, r0
			if (cc) {						/* Write maximum contiguous sectors directly */
 8003fb2:	2f00      	cmp	r7, #0
 8003fb4:	d034      	beq.n	8004020 <f_write+0x158>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8003fb6:	9a01      	ldr	r2, [sp, #4]
 8003fb8:	f8ba 300a 	ldrh.w	r3, [sl, #10]
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8003fbc:	f89a 0001 	ldrb.w	r0, [sl, #1]
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8003fc0:	443a      	add	r2, r7
 8003fc2:	429a      	cmp	r2, r3
					cc = fs->csize - csect;
 8003fc4:	bf84      	itt	hi
 8003fc6:	9a01      	ldrhi	r2, [sp, #4]
 8003fc8:	1a9f      	subhi	r7, r3, r2
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8003fca:	463b      	mov	r3, r7
 8003fcc:	4632      	mov	r2, r6
 8003fce:	4649      	mov	r1, r9
 8003fd0:	f7fe ff7c 	bl	8002ecc <disk_write>
 8003fd4:	2800      	cmp	r0, #0
 8003fd6:	d1c7      	bne.n	8003f68 <f_write+0xa0>
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8003fd8:	6a21      	ldr	r1, [r4, #32]
 8003fda:	1b89      	subs	r1, r1, r6
 8003fdc:	428f      	cmp	r7, r1
 8003fde:	d90b      	bls.n	8003ff8 <f_write+0x130>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8003fe0:	9b03      	ldr	r3, [sp, #12]
 8003fe2:	899a      	ldrh	r2, [r3, #12]
	if (cnt) {
 8003fe4:	b122      	cbz	r2, 8003ff0 <f_write+0x128>
 8003fe6:	fb02 9101 	mla	r1, r2, r1, r9
 8003fea:	9800      	ldr	r0, [sp, #0]
 8003fec:	f7ff f874 	bl	80030d8 <mem_cpy.part.0>
					fp->flag &= (BYTE)~FA_DIRTY;
 8003ff0:	7d23      	ldrb	r3, [r4, #20]
 8003ff2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003ff6:	7523      	strb	r3, [r4, #20]
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8003ff8:	9b03      	ldr	r3, [sp, #12]
 8003ffa:	899b      	ldrh	r3, [r3, #12]
 8003ffc:	435f      	muls	r7, r3
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8003ffe:	69a3      	ldr	r3, [r4, #24]
 8004000:	68e2      	ldr	r2, [r4, #12]
 8004002:	443b      	add	r3, r7
 8004004:	61a3      	str	r3, [r4, #24]
 8004006:	429a      	cmp	r2, r3
 8004008:	bf2c      	ite	cs
 800400a:	60e2      	strcs	r2, [r4, #12]
 800400c:	60e3      	strcc	r3, [r4, #12]
 800400e:	f8db 3000 	ldr.w	r3, [fp]
 8004012:	443b      	add	r3, r7
 8004014:	44b9      	add	r9, r7
 8004016:	f8cb 3000 	str.w	r3, [fp]
 800401a:	eba8 0807 	sub.w	r8, r8, r7
 800401e:	e772      	b.n	8003f06 <f_write+0x3e>
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8004020:	6a23      	ldr	r3, [r4, #32]
 8004022:	429e      	cmp	r6, r3
 8004024:	d00c      	beq.n	8004040 <f_write+0x178>
 8004026:	69a2      	ldr	r2, [r4, #24]
 8004028:	68e3      	ldr	r3, [r4, #12]
 800402a:	429a      	cmp	r2, r3
 800402c:	d208      	bcs.n	8004040 <f_write+0x178>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 800402e:	2301      	movs	r3, #1
 8004030:	4632      	mov	r2, r6
 8004032:	9900      	ldr	r1, [sp, #0]
 8004034:	f89a 0001 	ldrb.w	r0, [sl, #1]
 8004038:	f7fe ff3a 	bl	8002eb0 <disk_read>
				fp->fptr < fp->obj.objsize &&
 800403c:	2800      	cmp	r0, #0
 800403e:	d193      	bne.n	8003f68 <f_write+0xa0>
			fp->sect = sect;
 8004040:	6226      	str	r6, [r4, #32]
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8004042:	9b03      	ldr	r3, [sp, #12]
 8004044:	899f      	ldrh	r7, [r3, #12]
 8004046:	69a3      	ldr	r3, [r4, #24]
 8004048:	fbb3 f0f7 	udiv	r0, r3, r7
 800404c:	fb07 3010 	mls	r0, r7, r0, r3
 8004050:	1a3f      	subs	r7, r7, r0
 8004052:	4547      	cmp	r7, r8
 8004054:	bf28      	it	cs
 8004056:	4647      	movcs	r7, r8
	if (cnt) {
 8004058:	b12f      	cbz	r7, 8004066 <f_write+0x19e>
 800405a:	9b00      	ldr	r3, [sp, #0]
 800405c:	463a      	mov	r2, r7
 800405e:	4649      	mov	r1, r9
 8004060:	4418      	add	r0, r3
 8004062:	f7ff f839 	bl	80030d8 <mem_cpy.part.0>
		fp->flag |= FA_DIRTY;
 8004066:	7d23      	ldrb	r3, [r4, #20]
 8004068:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800406c:	7523      	strb	r3, [r4, #20]
 800406e:	e7c6      	b.n	8003ffe <f_write+0x136>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8004070:	2507      	movs	r5, #7
 8004072:	e76c      	b.n	8003f4e <f_write+0x86>

08004074 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8004074:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8004076:	a901      	add	r1, sp, #4
{
 8004078:	4604      	mov	r4, r0
	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800407a:	f7ff f812 	bl	80030a2 <validate>
	if (res == FR_OK) {
 800407e:	4605      	mov	r5, r0
 8004080:	2800      	cmp	r0, #0
 8004082:	d13a      	bne.n	80040fa <f_sync+0x86>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8004084:	7d23      	ldrb	r3, [r4, #20]
 8004086:	065a      	lsls	r2, r3, #25
 8004088:	d537      	bpl.n	80040fa <f_sync+0x86>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800408a:	061b      	lsls	r3, r3, #24
 800408c:	d50c      	bpl.n	80040a8 <f_sync+0x34>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800408e:	9801      	ldr	r0, [sp, #4]
 8004090:	6a22      	ldr	r2, [r4, #32]
 8004092:	7840      	ldrb	r0, [r0, #1]
 8004094:	2301      	movs	r3, #1
 8004096:	f104 0130 	add.w	r1, r4, #48	; 0x30
 800409a:	f7fe ff17 	bl	8002ecc <disk_write>
 800409e:	bb78      	cbnz	r0, 8004100 <f_sync+0x8c>
				fp->flag &= (BYTE)~FA_DIRTY;
 80040a0:	7d23      	ldrb	r3, [r4, #20]
 80040a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80040a6:	7523      	strb	r3, [r4, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80040a8:	f000 f8b4 	bl	8004214 <get_fattime>
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80040ac:	6a61      	ldr	r1, [r4, #36]	; 0x24
			tm = GET_FATTIME();				/* Modified time */
 80040ae:	4607      	mov	r7, r0
				res = move_window(fs, fp->dir_sect);
 80040b0:	9801      	ldr	r0, [sp, #4]
 80040b2:	f7ff f8a7 	bl	8003204 <move_window>
				if (res == FR_OK) {
 80040b6:	4605      	mov	r5, r0
 80040b8:	b9f8      	cbnz	r0, 80040fa <f_sync+0x86>
					dir = fp->dir_ptr;
 80040ba:	6aa6      	ldr	r6, [r4, #40]	; 0x28
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 80040bc:	7af3      	ldrb	r3, [r6, #11]
 80040be:	f043 0320 	orr.w	r3, r3, #32
 80040c2:	72f3      	strb	r3, [r6, #11]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80040c4:	68a2      	ldr	r2, [r4, #8]
 80040c6:	6820      	ldr	r0, [r4, #0]
 80040c8:	4631      	mov	r1, r6
 80040ca:	f7ff f81c 	bl	8003106 <st_clust.isra.2>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80040ce:	68e1      	ldr	r1, [r4, #12]
 80040d0:	f106 001c 	add.w	r0, r6, #28
 80040d4:	f7fe ff1e 	bl	8002f14 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80040d8:	4639      	mov	r1, r7
 80040da:	f106 0016 	add.w	r0, r6, #22
 80040de:	f7fe ff19 	bl	8002f14 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
					fs->wflag = 1;
 80040e2:	9801      	ldr	r0, [sp, #4]
	*ptr++ = (BYTE)val; val >>= 8;
 80040e4:	74b5      	strb	r5, [r6, #18]
					fs->wflag = 1;
 80040e6:	2301      	movs	r3, #1
	*ptr++ = (BYTE)val;
 80040e8:	74f5      	strb	r5, [r6, #19]
					fs->wflag = 1;
 80040ea:	70c3      	strb	r3, [r0, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80040ec:	f7ff f840 	bl	8003170 <sync_fs>
					fp->flag &= (BYTE)~FA_MODIFIED;
 80040f0:	7d23      	ldrb	r3, [r4, #20]
 80040f2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
					res = sync_fs(fs);					/* Restore it to the directory */
 80040f6:	4605      	mov	r5, r0
					fp->flag &= (BYTE)~FA_MODIFIED;
 80040f8:	7523      	strb	r3, [r4, #20]
			}
		}
	}

	LEAVE_FF(fs, res);
}
 80040fa:	4628      	mov	r0, r5
 80040fc:	b003      	add	sp, #12
 80040fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8004100:	2501      	movs	r5, #1
 8004102:	e7fa      	b.n	80040fa <f_sync+0x86>

08004104 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8004104:	b513      	push	{r0, r1, r4, lr}
 8004106:	4604      	mov	r4, r0
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8004108:	f7ff ffb4 	bl	8004074 <f_sync>
	if (res == FR_OK)
 800410c:	b948      	cbnz	r0, 8004122 <f_close+0x1e>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800410e:	a901      	add	r1, sp, #4
 8004110:	4620      	mov	r0, r4
 8004112:	f7fe ffc6 	bl	80030a2 <validate>
		if (res == FR_OK) {
 8004116:	b920      	cbnz	r0, 8004122 <f_close+0x1e>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8004118:	6920      	ldr	r0, [r4, #16]
 800411a:	f7fe ff73 	bl	8003004 <dec_lock>
			if (res == FR_OK)
 800411e:	b900      	cbnz	r0, 8004122 <f_close+0x1e>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8004120:	6020      	str	r0, [r4, #0]
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
}
 8004122:	b002      	add	sp, #8
 8004124:	bd10      	pop	{r4, pc}
	...

08004128 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8004128:	b530      	push	{r4, r5, lr}
  uint8_t ret = 1;
  uint8_t DiskNum = 0;

  if(disk.nbr < _VOLUMES)
 800412a:	4b0f      	ldr	r3, [pc, #60]	; (8004168 <FATFS_LinkDriverEx+0x40>)
 800412c:	7a5d      	ldrb	r5, [r3, #9]
 800412e:	f005 04ff 	and.w	r4, r5, #255	; 0xff
 8004132:	b9b5      	cbnz	r5, 8004162 <FATFS_LinkDriverEx+0x3a>
  {
    disk.is_initialized[disk.nbr] = 0;
 8004134:	7a5d      	ldrb	r5, [r3, #9]
 8004136:	555c      	strb	r4, [r3, r5]
    disk.drv[disk.nbr] = drv;
 8004138:	7a5d      	ldrb	r5, [r3, #9]
 800413a:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800413e:	6068      	str	r0, [r5, #4]
    disk.lun[disk.nbr] = lun;
 8004140:	7a58      	ldrb	r0, [r3, #9]
 8004142:	4418      	add	r0, r3
 8004144:	7202      	strb	r2, [r0, #8]
    DiskNum = disk.nbr++;
 8004146:	7a5a      	ldrb	r2, [r3, #9]
 8004148:	b2d2      	uxtb	r2, r2
 800414a:	1c50      	adds	r0, r2, #1
 800414c:	b2c0      	uxtb	r0, r0
 800414e:	7258      	strb	r0, [r3, #9]
    path[0] = DiskNum + '0';
    path[1] = ':';
 8004150:	233a      	movs	r3, #58	; 0x3a
    path[0] = DiskNum + '0';
 8004152:	3230      	adds	r2, #48	; 0x30
    path[1] = ':';
 8004154:	704b      	strb	r3, [r1, #1]
    path[2] = '/';
 8004156:	232f      	movs	r3, #47	; 0x2f
    path[0] = DiskNum + '0';
 8004158:	700a      	strb	r2, [r1, #0]
    path[2] = '/';
 800415a:	708b      	strb	r3, [r1, #2]
    path[3] = 0;
 800415c:	70cc      	strb	r4, [r1, #3]
 800415e:	4620      	mov	r0, r4
 8004160:	bd30      	pop	{r4, r5, pc}
  uint8_t ret = 1;
 8004162:	2001      	movs	r0, #1
    ret = 0;
  }

  return ret;
}
 8004164:	bd30      	pop	{r4, r5, pc}
 8004166:	bf00      	nop
 8004168:	20000070 	.word	0x20000070

0800416c <FATFS_LinkDriver>:
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
  return FATFS_LinkDriverEx(drv, path, 0);
 800416c:	2200      	movs	r2, #0
 800416e:	f7ff bfdb 	b.w	8004128 <FATFS_LinkDriverEx>
	...

08004174 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
uint8_t BSP_SD_Init(void)
{
 8004174:	b507      	push	{r0, r1, r2, lr}
 * @param  None
 * @retval Returns if SD is detected or not
 */
uint8_t BSP_SD_IsDetected(void)
{
  __IO uint8_t status = SD_PRESENT;
 8004176:	2301      	movs	r3, #1
 8004178:	f88d 3007 	strb.w	r3, [sp, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */    	

  return status;
 800417c:	f89d 3007 	ldrb.w	r3, [sp, #7]
  if (BSP_SD_IsDetected() != SD_PRESENT)
 8004180:	2b01      	cmp	r3, #1
 8004182:	d105      	bne.n	8004190 <BSP_SD_Init+0x1c>
  sd_state = HAL_SD_Init(&hsd1);
 8004184:	4803      	ldr	r0, [pc, #12]	; (8004194 <BSP_SD_Init+0x20>)
 8004186:	f7fe f8c0 	bl	800230a <HAL_SD_Init>
}
 800418a:	b003      	add	sp, #12
 800418c:	f85d fb04 	ldr.w	pc, [sp], #4
    return MSD_ERROR_SD_NOT_PRESENT;
 8004190:	2002      	movs	r0, #2
 8004192:	e7fa      	b.n	800418a <BSP_SD_Init+0x16>
 8004194:	20004214 	.word	0x20004214

08004198 <BSP_SD_ReadBlocks>:
{
 8004198:	b507      	push	{r0, r1, r2, lr}
  if (HAL_SD_ReadBlocks(&hsd1, (uint8_t *)pData, ReadAddr, NumOfBlocks, Timeout) != HAL_OK)
 800419a:	9300      	str	r3, [sp, #0]
 800419c:	4613      	mov	r3, r2
 800419e:	460a      	mov	r2, r1
 80041a0:	4601      	mov	r1, r0
 80041a2:	4804      	ldr	r0, [pc, #16]	; (80041b4 <BSP_SD_ReadBlocks+0x1c>)
 80041a4:	f7fd fd22 	bl	8001bec <HAL_SD_ReadBlocks>
}
 80041a8:	3000      	adds	r0, #0
 80041aa:	bf18      	it	ne
 80041ac:	2001      	movne	r0, #1
 80041ae:	b003      	add	sp, #12
 80041b0:	f85d fb04 	ldr.w	pc, [sp], #4
 80041b4:	20004214 	.word	0x20004214

080041b8 <BSP_SD_WriteBlocks>:
{
 80041b8:	b507      	push	{r0, r1, r2, lr}
  if (HAL_SD_WriteBlocks(&hsd1, (uint8_t *)pData, WriteAddr, NumOfBlocks, Timeout) != HAL_OK) 
 80041ba:	9300      	str	r3, [sp, #0]
 80041bc:	4613      	mov	r3, r2
 80041be:	460a      	mov	r2, r1
 80041c0:	4601      	mov	r1, r0
 80041c2:	4804      	ldr	r0, [pc, #16]	; (80041d4 <BSP_SD_WriteBlocks+0x1c>)
 80041c4:	f7fd fe1a 	bl	8001dfc <HAL_SD_WriteBlocks>
}
 80041c8:	3000      	adds	r0, #0
 80041ca:	bf18      	it	ne
 80041cc:	2001      	movne	r0, #1
 80041ce:	b003      	add	sp, #12
 80041d0:	f85d fb04 	ldr.w	pc, [sp], #4
 80041d4:	20004214 	.word	0x20004214

080041d8 <BSP_SD_GetCardState>:
{
 80041d8:	b508      	push	{r3, lr}
  return ((HAL_SD_GetCardState(&hsd1) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 80041da:	4803      	ldr	r0, [pc, #12]	; (80041e8 <BSP_SD_GetCardState+0x10>)
 80041dc:	f7fe f8c2 	bl	8002364 <HAL_SD_GetCardState>
}
 80041e0:	3804      	subs	r0, #4
 80041e2:	bf18      	it	ne
 80041e4:	2001      	movne	r0, #1
 80041e6:	bd08      	pop	{r3, pc}
 80041e8:	20004214 	.word	0x20004214

080041ec <BSP_SD_GetCardInfo>:
  HAL_SD_GetCardInfo(&hsd1, CardInfo);
 80041ec:	4601      	mov	r1, r0
 80041ee:	4801      	ldr	r0, [pc, #4]	; (80041f4 <BSP_SD_GetCardInfo+0x8>)
 80041f0:	f7fe b8a6 	b.w	8002340 <HAL_SD_GetCardInfo>
 80041f4:	20004214 	.word	0x20004214

080041f8 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */    

void MX_FATFS_Init(void) 
{
 80041f8:	b508      	push	{r3, lr}
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 80041fa:	4903      	ldr	r1, [pc, #12]	; (8004208 <MX_FATFS_Init+0x10>)
 80041fc:	4803      	ldr	r0, [pc, #12]	; (800420c <MX_FATFS_Init+0x14>)
 80041fe:	f7ff ffb5 	bl	800416c <FATFS_LinkDriver>
 8004202:	4b03      	ldr	r3, [pc, #12]	; (8004210 <MX_FATFS_Init+0x18>)
 8004204:	7018      	strb	r0, [r3, #0]
 8004206:	bd08      	pop	{r3, pc}
 8004208:	20000081 	.word	0x20000081
 800420c:	08005258 	.word	0x08005258
 8004210:	20000080 	.word	0x20000080

08004214 <get_fattime>:
DWORD get_fattime(void)
{
  /* USER CODE BEGIN get_fattime */
  return 0;
  /* USER CODE END get_fattime */  
}
 8004214:	2000      	movs	r0, #0
 8004216:	4770      	bx	lr

08004218 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004218:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800421a:	2214      	movs	r2, #20
{
 800421c:	b08a      	sub	sp, #40	; 0x28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800421e:	eb0d 0002 	add.w	r0, sp, r2
 8004222:	2100      	movs	r1, #0
 8004224:	f000 ff58 	bl	80050d8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004228:	4b25      	ldr	r3, [pc, #148]	; (80042c0 <MX_GPIO_Init+0xa8>)
 800422a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800422c:	f042 0204 	orr.w	r2, r2, #4
 8004230:	64da      	str	r2, [r3, #76]	; 0x4c
 8004232:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004234:	f002 0204 	and.w	r2, r2, #4
 8004238:	9200      	str	r2, [sp, #0]
 800423a:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800423c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800423e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004242:	64da      	str	r2, [r3, #76]	; 0x4c
 8004244:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004246:	f002 0280 	and.w	r2, r2, #128	; 0x80
 800424a:	9201      	str	r2, [sp, #4]
 800424c:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800424e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004250:	f042 0201 	orr.w	r2, r2, #1
 8004254:	64da      	str	r2, [r3, #76]	; 0x4c
 8004256:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004258:	f002 0201 	and.w	r2, r2, #1
 800425c:	9202      	str	r2, [sp, #8]
 800425e:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8004260:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004262:	f042 0208 	orr.w	r2, r2, #8
 8004266:	64da      	str	r2, [r3, #76]	; 0x4c
 8004268:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800426a:	f002 0208 	and.w	r2, r2, #8
 800426e:	9203      	str	r2, [sp, #12]
 8004270:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004272:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004274:	f042 0202 	orr.w	r2, r2, #2
 8004278:	64da      	str	r2, [r3, #76]	; 0x4c
 800427a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800427c:	f003 0302 	and.w	r3, r3, #2

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8004280:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004282:	9304      	str	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8004284:	2120      	movs	r1, #32
 8004286:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800428a:	9b04      	ldr	r3, [sp, #16]
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800428c:	f7fc faae 	bl	80007ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004290:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004294:	2400      	movs	r4, #0
  GPIO_InitStruct.Pin = B1_Pin;
 8004296:	9305      	str	r3, [sp, #20]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004298:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800429a:	4b0a      	ldr	r3, [pc, #40]	; (80042c4 <MX_GPIO_Init+0xac>)
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800429c:	480a      	ldr	r0, [pc, #40]	; (80042c8 <MX_GPIO_Init+0xb0>)
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800429e:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042a0:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80042a2:	f7fc f9c7 	bl	8000634 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80042a6:	2320      	movs	r3, #32
 80042a8:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80042aa:	a905      	add	r1, sp, #20
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042ac:	2301      	movs	r3, #1
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80042ae:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80042b2:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80042b4:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80042b6:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80042b8:	f7fc f9bc 	bl	8000634 <HAL_GPIO_Init>

}
 80042bc:	b00a      	add	sp, #40	; 0x28
 80042be:	bd10      	pop	{r4, pc}
 80042c0:	40021000 	.word	0x40021000
 80042c4:	10210000 	.word	0x10210000
 80042c8:	48000800 	.word	0x48000800

080042cc <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80042cc:	b508      	push	{r3, lr}

  hi2c1.Instance = I2C1;
 80042ce:	4812      	ldr	r0, [pc, #72]	; (8004318 <MX_I2C1_Init+0x4c>)
  hi2c1.Init.Timing = 0x10808DD3;
 80042d0:	4b12      	ldr	r3, [pc, #72]	; (800431c <MX_I2C1_Init+0x50>)
 80042d2:	4913      	ldr	r1, [pc, #76]	; (8004320 <MX_I2C1_Init+0x54>)
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80042d4:	2201      	movs	r2, #1
  hi2c1.Init.Timing = 0x10808DD3;
 80042d6:	e880 000a 	stmia.w	r0, {r1, r3}
  hi2c1.Init.OwnAddress1 = 0;
 80042da:	2300      	movs	r3, #0
 80042dc:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80042de:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80042e0:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80042e2:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80042e4:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80042e6:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80042e8:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80042ea:	f7fc fbc8 	bl	8000a7e <HAL_I2C_Init>
 80042ee:	b108      	cbz	r0, 80042f4 <MX_I2C1_Init+0x28>
  {
    Error_Handler();
 80042f0:	f000 fd2e 	bl	8004d50 <Error_Handler>
  }
  /**Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80042f4:	2100      	movs	r1, #0
 80042f6:	4808      	ldr	r0, [pc, #32]	; (8004318 <MX_I2C1_Init+0x4c>)
 80042f8:	f7fc fd88 	bl	8000e0c <HAL_I2CEx_ConfigAnalogFilter>
 80042fc:	b108      	cbz	r0, 8004302 <MX_I2C1_Init+0x36>
  {
    Error_Handler();
 80042fe:	f000 fd27 	bl	8004d50 <Error_Handler>
  }
  /**Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8004302:	2100      	movs	r1, #0
 8004304:	4804      	ldr	r0, [pc, #16]	; (8004318 <MX_I2C1_Init+0x4c>)
 8004306:	f7fc fda7 	bl	8000e58 <HAL_I2CEx_ConfigDigitalFilter>
 800430a:	b118      	cbz	r0, 8004314 <MX_I2C1_Init+0x48>
  {
    Error_Handler();
  }

}
 800430c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004310:	f000 bd1e 	b.w	8004d50 <Error_Handler>
 8004314:	bd08      	pop	{r3, pc}
 8004316:	bf00      	nop
 8004318:	200020ec 	.word	0x200020ec
 800431c:	10808dd3 	.word	0x10808dd3
 8004320:	40005400 	.word	0x40005400

08004324 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8004324:	b510      	push	{r4, lr}
 8004326:	4604      	mov	r4, r0
 8004328:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800432a:	2214      	movs	r2, #20
 800432c:	2100      	movs	r1, #0
 800432e:	a803      	add	r0, sp, #12
 8004330:	f000 fed2 	bl	80050d8 <memset>
  if(i2cHandle->Instance==I2C1)
 8004334:	6822      	ldr	r2, [r4, #0]
 8004336:	4b13      	ldr	r3, [pc, #76]	; (8004384 <HAL_I2C_MspInit+0x60>)
 8004338:	429a      	cmp	r2, r3
 800433a:	d121      	bne.n	8004380 <HAL_I2C_MspInit+0x5c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800433c:	4c12      	ldr	r4, [pc, #72]	; (8004388 <HAL_I2C_MspInit+0x64>)
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Pull = GPIO_PULLUP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800433e:	4813      	ldr	r0, [pc, #76]	; (800438c <HAL_I2C_MspInit+0x68>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004340:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8004342:	f043 0302 	orr.w	r3, r3, #2
 8004346:	64e3      	str	r3, [r4, #76]	; 0x4c
 8004348:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 800434a:	f003 0302 	and.w	r3, r3, #2
 800434e:	9301      	str	r3, [sp, #4]
 8004350:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8004352:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004356:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8004358:	2312      	movs	r3, #18
 800435a:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800435c:	2301      	movs	r3, #1
 800435e:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004360:	2303      	movs	r3, #3
 8004362:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004364:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8004366:	2304      	movs	r3, #4
 8004368:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800436a:	f7fc f963 	bl	8000634 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800436e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004370:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8004374:	65a3      	str	r3, [r4, #88]	; 0x58
 8004376:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004378:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800437c:	9302      	str	r3, [sp, #8]
 800437e:	9b02      	ldr	r3, [sp, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8004380:	b008      	add	sp, #32
 8004382:	bd10      	pop	{r4, pc}
 8004384:	40005400 	.word	0x40005400
 8004388:	40021000 	.word	0x40021000
 800438c:	48000400 	.word	0x48000400

08004390 <TEMP_HUM_init>:
}

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void TEMP_HUM_init(void)
{
 8004390:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_I2C_Mem_Write(&hi2c1,0xBE, addr_CTRL_REG1_TEMP[0], 1, CTRL_REG1_TEMP, 1, I2C_TIMEOUT);
 8004392:	4b08      	ldr	r3, [pc, #32]	; (80043b4 <TEMP_HUM_init+0x24>)
 8004394:	4908      	ldr	r1, [pc, #32]	; (80043b8 <TEMP_HUM_init+0x28>)
 8004396:	781a      	ldrb	r2, [r3, #0]
 8004398:	4808      	ldr	r0, [pc, #32]	; (80043bc <TEMP_HUM_init+0x2c>)
 800439a:	9100      	str	r1, [sp, #0]
 800439c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80043a0:	9302      	str	r3, [sp, #8]
 80043a2:	2301      	movs	r3, #1
 80043a4:	9301      	str	r3, [sp, #4]
 80043a6:	21be      	movs	r1, #190	; 0xbe
 80043a8:	f7fc fbba 	bl	8000b20 <HAL_I2C_Mem_Write>
}
 80043ac:	b005      	add	sp, #20
 80043ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80043b2:	bf00      	nop
 80043b4:	20000007 	.word	0x20000007
 80043b8:	20000002 	.word	0x20000002
 80043bc:	200020ec 	.word	0x200020ec

080043c0 <PRES_init>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void PRES_init(void)
{
 80043c0:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_CTRL_REG1_PRES[0], 1, CTRL_REG1_PRES, 1, I2C_TIMEOUT);
 80043c2:	4b15      	ldr	r3, [pc, #84]	; (8004418 <PRES_init+0x58>)
 80043c4:	4d15      	ldr	r5, [pc, #84]	; (800441c <PRES_init+0x5c>)
 80043c6:	781a      	ldrb	r2, [r3, #0]
 80043c8:	4b15      	ldr	r3, [pc, #84]	; (8004420 <PRES_init+0x60>)
 80043ca:	9300      	str	r3, [sp, #0]
 80043cc:	2401      	movs	r4, #1
 80043ce:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 80043d2:	4623      	mov	r3, r4
 80043d4:	9602      	str	r6, [sp, #8]
 80043d6:	9401      	str	r4, [sp, #4]
 80043d8:	21ba      	movs	r1, #186	; 0xba
 80043da:	4628      	mov	r0, r5
 80043dc:	f7fc fba0 	bl	8000b20 <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_CTRL_REG2_PRES[0], 1, CTRL_REG2_PRES, 1, I2C_TIMEOUT);
 80043e0:	4b10      	ldr	r3, [pc, #64]	; (8004424 <PRES_init+0x64>)
 80043e2:	781a      	ldrb	r2, [r3, #0]
 80043e4:	4b10      	ldr	r3, [pc, #64]	; (8004428 <PRES_init+0x68>)
 80043e6:	9300      	str	r3, [sp, #0]
 80043e8:	9602      	str	r6, [sp, #8]
 80043ea:	4623      	mov	r3, r4
 80043ec:	9401      	str	r4, [sp, #4]
 80043ee:	21ba      	movs	r1, #186	; 0xba
 80043f0:	4628      	mov	r0, r5
 80043f2:	f7fc fb95 	bl	8000b20 <HAL_I2C_Mem_Write>

	HAL_I2C_Mem_Write(&hi2c1,0xBA, addr_INTERRUPT_CFG[0], 1, INTERRUPT_CFG, 1, I2C_TIMEOUT);
 80043f6:	4b0d      	ldr	r3, [pc, #52]	; (800442c <PRES_init+0x6c>)
 80043f8:	781a      	ldrb	r2, [r3, #0]
 80043fa:	4b0d      	ldr	r3, [pc, #52]	; (8004430 <PRES_init+0x70>)
 80043fc:	9300      	str	r3, [sp, #0]
 80043fe:	9602      	str	r6, [sp, #8]
 8004400:	9401      	str	r4, [sp, #4]
 8004402:	4623      	mov	r3, r4
 8004404:	21ba      	movs	r1, #186	; 0xba
 8004406:	4628      	mov	r0, r5
 8004408:	f7fc fb8a 	bl	8000b20 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 800440c:	200a      	movs	r0, #10
}
 800440e:	b004      	add	sp, #16
 8004410:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_Delay(10);
 8004414:	f7fc b8a4 	b.w	8000560 <HAL_Delay>
 8004418:	20000006 	.word	0x20000006
 800441c:	200020ec 	.word	0x200020ec
 8004420:	20000001 	.word	0x20000001
 8004424:	20000008 	.word	0x20000008
 8004428:	20000003 	.word	0x20000003
 800442c:	20000011 	.word	0x20000011
 8004430:	20000004 	.word	0x20000004

08004434 <MAGN_init>:


void MAGN_init(void)
{
 8004434:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	HAL_I2C_Mem_Write(&hi2c1,0x3C, addr_CFG_REG_A_M[0], 1, CFG_REG_A_M, 1, I2C_TIMEOUT);
 8004436:	4b08      	ldr	r3, [pc, #32]	; (8004458 <MAGN_init+0x24>)
 8004438:	4908      	ldr	r1, [pc, #32]	; (800445c <MAGN_init+0x28>)
 800443a:	781a      	ldrb	r2, [r3, #0]
 800443c:	4808      	ldr	r0, [pc, #32]	; (8004460 <MAGN_init+0x2c>)
 800443e:	9100      	str	r1, [sp, #0]
 8004440:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8004444:	9302      	str	r3, [sp, #8]
 8004446:	2301      	movs	r3, #1
 8004448:	9301      	str	r3, [sp, #4]
 800444a:	213c      	movs	r1, #60	; 0x3c
 800444c:	f7fc fb68 	bl	8000b20 <HAL_I2C_Mem_Write>
}
 8004450:	b005      	add	sp, #20
 8004452:	f85d fb04 	ldr.w	pc, [sp], #4
 8004456:	bf00      	nop
 8004458:	20000005 	.word	0x20000005
 800445c:	20000000 	.word	0x20000000
 8004460:	200020ec 	.word	0x200020ec

08004464 <get_TEMP>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_TEMP(void)
{
 8004464:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_degC_x8[0], 1, T0_degC_x8, 1, I2C_TIMEOUT);
 8004468:	4b74      	ldr	r3, [pc, #464]	; (800463c <get_TEMP+0x1d8>)
 800446a:	4875      	ldr	r0, [pc, #468]	; (8004640 <get_TEMP+0x1dc>)
 800446c:	781a      	ldrb	r2, [r3, #0]
 800446e:	4b75      	ldr	r3, [pc, #468]	; (8004644 <get_TEMP+0x1e0>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_degC_x8[0], 1, T1_degC_x8, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_T1_msb[0], 1, T0_T1_msb, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 8004470:	4e75      	ldr	r6, [pc, #468]	; (8004648 <get_TEMP+0x1e4>)
 8004472:	4f76      	ldr	r7, [pc, #472]	; (800464c <get_TEMP+0x1e8>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
 8004474:	f8df a230 	ldr.w	sl, [pc, #560]	; 80046a8 <get_TEMP+0x244>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_H[0], 1, T1_H, 1, I2C_TIMEOUT);
 8004478:	f8df 9230 	ldr.w	r9, [pc, #560]	; 80046ac <get_TEMP+0x248>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_L[0], 1, T1_L, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_H[0], 1, T_OUT_H, 1, I2C_TIMEOUT);
 800447c:	f8df 8230 	ldr.w	r8, [pc, #560]	; 80046b0 <get_TEMP+0x24c>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 8004480:	f8df b230 	ldr.w	fp, [pc, #560]	; 80046b4 <get_TEMP+0x250>
{
 8004484:	b085      	sub	sp, #20
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_degC_x8[0], 1, T0_degC_x8, 1, I2C_TIMEOUT);
 8004486:	2401      	movs	r4, #1
 8004488:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 800448c:	9502      	str	r5, [sp, #8]
 800448e:	9401      	str	r4, [sp, #4]
 8004490:	9300      	str	r3, [sp, #0]
 8004492:	21bf      	movs	r1, #191	; 0xbf
 8004494:	4623      	mov	r3, r4
 8004496:	f7fc fbfb 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_degC_x8[0], 1, T1_degC_x8, 1, I2C_TIMEOUT);
 800449a:	4b6d      	ldr	r3, [pc, #436]	; (8004650 <get_TEMP+0x1ec>)
 800449c:	4868      	ldr	r0, [pc, #416]	; (8004640 <get_TEMP+0x1dc>)
 800449e:	781a      	ldrb	r2, [r3, #0]
 80044a0:	4b6c      	ldr	r3, [pc, #432]	; (8004654 <get_TEMP+0x1f0>)
 80044a2:	9502      	str	r5, [sp, #8]
 80044a4:	9401      	str	r4, [sp, #4]
 80044a6:	9300      	str	r3, [sp, #0]
 80044a8:	21bf      	movs	r1, #191	; 0xbf
 80044aa:	4623      	mov	r3, r4
 80044ac:	f7fc fbf0 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_T1_msb[0], 1, T0_T1_msb, 1, I2C_TIMEOUT);
 80044b0:	4b69      	ldr	r3, [pc, #420]	; (8004658 <get_TEMP+0x1f4>)
 80044b2:	4863      	ldr	r0, [pc, #396]	; (8004640 <get_TEMP+0x1dc>)
 80044b4:	781a      	ldrb	r2, [r3, #0]
 80044b6:	4b69      	ldr	r3, [pc, #420]	; (800465c <get_TEMP+0x1f8>)
 80044b8:	9502      	str	r5, [sp, #8]
 80044ba:	9401      	str	r4, [sp, #4]
 80044bc:	9300      	str	r3, [sp, #0]
 80044be:	21bf      	movs	r1, #191	; 0xbf
 80044c0:	4623      	mov	r3, r4
 80044c2:	f7fc fbe5 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 80044c6:	7832      	ldrb	r2, [r6, #0]
 80044c8:	485d      	ldr	r0, [pc, #372]	; (8004640 <get_TEMP+0x1dc>)
 80044ca:	9502      	str	r5, [sp, #8]
 80044cc:	9401      	str	r4, [sp, #4]
 80044ce:	9700      	str	r7, [sp, #0]
 80044d0:	4623      	mov	r3, r4
 80044d2:	21bf      	movs	r1, #191	; 0xbf
 80044d4:	f7fc fbdc 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_H[0], 1, T0_H, 1, I2C_TIMEOUT);
 80044d8:	7832      	ldrb	r2, [r6, #0]
 80044da:	4859      	ldr	r0, [pc, #356]	; (8004640 <get_TEMP+0x1dc>)
 80044dc:	9502      	str	r5, [sp, #8]
 80044de:	9401      	str	r4, [sp, #4]
 80044e0:	9700      	str	r7, [sp, #0]
 80044e2:	4623      	mov	r3, r4
 80044e4:	21bf      	movs	r1, #191	; 0xbf
 80044e6:	f7fc fbd3 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T0_L[0], 1, T0_L, 1, I2C_TIMEOUT);
 80044ea:	4b5d      	ldr	r3, [pc, #372]	; (8004660 <get_TEMP+0x1fc>)
 80044ec:	4854      	ldr	r0, [pc, #336]	; (8004640 <get_TEMP+0x1dc>)
 80044ee:	781a      	ldrb	r2, [r3, #0]
 80044f0:	9502      	str	r5, [sp, #8]
 80044f2:	9401      	str	r4, [sp, #4]
 80044f4:	4623      	mov	r3, r4
 80044f6:	f8cd a000 	str.w	sl, [sp]
 80044fa:	21bf      	movs	r1, #191	; 0xbf
 80044fc:	f7fc fbc8 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_H[0], 1, T1_H, 1, I2C_TIMEOUT);
 8004500:	4b58      	ldr	r3, [pc, #352]	; (8004664 <get_TEMP+0x200>)
 8004502:	484f      	ldr	r0, [pc, #316]	; (8004640 <get_TEMP+0x1dc>)
 8004504:	781a      	ldrb	r2, [r3, #0]
 8004506:	9502      	str	r5, [sp, #8]
 8004508:	9401      	str	r4, [sp, #4]
 800450a:	4623      	mov	r3, r4
 800450c:	f8cd 9000 	str.w	r9, [sp]
 8004510:	21bf      	movs	r1, #191	; 0xbf
 8004512:	f7fc fbbd 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T1_L[0], 1, T1_L, 1, I2C_TIMEOUT);
 8004516:	4b54      	ldr	r3, [pc, #336]	; (8004668 <get_TEMP+0x204>)
 8004518:	4849      	ldr	r0, [pc, #292]	; (8004640 <get_TEMP+0x1dc>)
 800451a:	781a      	ldrb	r2, [r3, #0]
 800451c:	4b53      	ldr	r3, [pc, #332]	; (800466c <get_TEMP+0x208>)
 800451e:	9502      	str	r5, [sp, #8]
 8004520:	9401      	str	r4, [sp, #4]
 8004522:	9300      	str	r3, [sp, #0]
 8004524:	21bf      	movs	r1, #191	; 0xbf
 8004526:	4623      	mov	r3, r4
 8004528:	f7fc fbb2 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_H[0], 1, T_OUT_H, 1, I2C_TIMEOUT);
 800452c:	4b50      	ldr	r3, [pc, #320]	; (8004670 <get_TEMP+0x20c>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 800452e:	4e51      	ldr	r6, [pc, #324]	; (8004674 <get_TEMP+0x210>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_H[0], 1, T_OUT_H, 1, I2C_TIMEOUT);
 8004530:	781a      	ldrb	r2, [r3, #0]
 8004532:	4843      	ldr	r0, [pc, #268]	; (8004640 <get_TEMP+0x1dc>)
 8004534:	9502      	str	r5, [sp, #8]
 8004536:	9401      	str	r4, [sp, #4]
 8004538:	4623      	mov	r3, r4
 800453a:	f8cd 8000 	str.w	r8, [sp]
 800453e:	21bf      	movs	r1, #191	; 0xbf
 8004540:	f7fc fba6 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 8004544:	9600      	str	r6, [sp, #0]
 8004546:	f89b 2000 	ldrb.w	r2, [fp]
 800454a:	9502      	str	r5, [sp, #8]
 800454c:	9401      	str	r4, [sp, #4]
 800454e:	4623      	mov	r3, r4
 8004550:	21bf      	movs	r1, #191	; 0xbf
 8004552:	483b      	ldr	r0, [pc, #236]	; (8004640 <get_TEMP+0x1dc>)
 8004554:	f7fc fb9c 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_T_OUT_L[0], 1, T_OUT_L, 1, I2C_TIMEOUT);
 8004558:	9600      	str	r6, [sp, #0]
 800455a:	f89b 2000 	ldrb.w	r2, [fp]
 800455e:	9502      	str	r5, [sp, #8]
 8004560:	9401      	str	r4, [sp, #4]
 8004562:	4623      	mov	r3, r4
 8004564:	21bf      	movs	r1, #191	; 0xbf
 8004566:	4836      	ldr	r0, [pc, #216]	; (8004640 <get_TEMP+0x1dc>)
 8004568:	4d36      	ldr	r5, [pc, #216]	; (8004644 <get_TEMP+0x1e0>)
 800456a:	f7fc fb91 	bl	8000c90 <HAL_I2C_Mem_Read>

	//CONCATENATION
	T0_OUT[0]	= (T0_H[0]<<8) + T0_L[0];
 800456e:	783b      	ldrb	r3, [r7, #0]
 8004570:	f89a 0000 	ldrb.w	r0, [sl]
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 8004574:	4a3d      	ldr	r2, [pc, #244]	; (800466c <get_TEMP+0x208>)
	T_OUT[0]	= (T_OUT_H[0]<<8) + T_OUT_L[0];
 8004576:	7831      	ldrb	r1, [r6, #0]
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 8004578:	7814      	ldrb	r4, [r2, #0]
 800457a:	4a38      	ldr	r2, [pc, #224]	; (800465c <get_TEMP+0x1f8>)
	T_OUT[0]	= est_negatif(T_OUT[0]);

	//CALCUL DES T0_degC ET T1_degC FINALES
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
	T1_msb[0]		= (T0_T1_msb[0] & 0xC)>>2;
	T0_degC[0] 		= (T0_msb[0]<<8) + T0_degC_x8[0];
 800457c:	782d      	ldrb	r5, [r5, #0]
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 800457e:	7812      	ldrb	r2, [r2, #0]
 8004580:	4f34      	ldr	r7, [pc, #208]	; (8004654 <get_TEMP+0x1f0>)
	T0_OUT[0]	= (T0_H[0]<<8) + T0_L[0];
 8004582:	eb00 2003 	add.w	r0, r0, r3, lsl #8
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 8004586:	f899 3000 	ldrb.w	r3, [r9]
	T0_OUT[0]	= (T0_H[0]<<8) + T0_L[0];
 800458a:	b280      	uxth	r0, r0
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 800458c:	eb04 2403 	add.w	r4, r4, r3, lsl #8
	T_OUT[0]	= (T_OUT_H[0]<<8) + T_OUT_L[0];
 8004590:	f898 3000 	ldrb.w	r3, [r8]
	if (valeur>=0x8000){
 8004594:	f410 4f00 	tst.w	r0, #32768	; 0x8000
	T1_OUT[0]	= (T1_H[0]<<8) + T1_L[0];
 8004598:	b2a4      	uxth	r4, r4
		valeur=~valeur+1;
 800459a:	bf18      	it	ne
 800459c:	4240      	negne	r0, r0
	T_OUT[0]	= (T_OUT_H[0]<<8) + T_OUT_L[0];
 800459e:	eb01 2103 	add.w	r1, r1, r3, lsl #8
	T0_OUT[0] 	= est_negatif(T0_OUT[0]);
 80045a2:	4b35      	ldr	r3, [pc, #212]	; (8004678 <get_TEMP+0x214>)
		valeur=~valeur+1;
 80045a4:	bf18      	it	ne
 80045a6:	b280      	uxthne	r0, r0
	if (valeur>=0x8000){
 80045a8:	0426      	lsls	r6, r4, #16
	T0_OUT[0] 	= est_negatif(T0_OUT[0]);
 80045aa:	8018      	strh	r0, [r3, #0]
		valeur=~valeur+1;
 80045ac:	bf48      	it	mi
 80045ae:	4264      	negmi	r4, r4
	T1_OUT[0]	= est_negatif(T1_OUT[0]);
 80045b0:	4b32      	ldr	r3, [pc, #200]	; (800467c <get_TEMP+0x218>)
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 80045b2:	4e33      	ldr	r6, [pc, #204]	; (8004680 <get_TEMP+0x21c>)
	T_OUT[0]	= (T_OUT_H[0]<<8) + T_OUT_L[0];
 80045b4:	b289      	uxth	r1, r1
		valeur=~valeur+1;
 80045b6:	bf48      	it	mi
 80045b8:	b2a4      	uxthmi	r4, r4
	T1_OUT[0]	= est_negatif(T1_OUT[0]);
 80045ba:	801c      	strh	r4, [r3, #0]
	if (valeur>=0x8000){
 80045bc:	040b      	lsls	r3, r1, #16
		valeur=~valeur+1;
 80045be:	bf48      	it	mi
 80045c0:	4249      	negmi	r1, r1
	T_OUT[0]	= est_negatif(T_OUT[0]);
 80045c2:	4b30      	ldr	r3, [pc, #192]	; (8004684 <get_TEMP+0x220>)
		valeur=~valeur+1;
 80045c4:	bf48      	it	mi
 80045c6:	b289      	uxthmi	r1, r1
	T_OUT[0]	= est_negatif(T_OUT[0]);
 80045c8:	8019      	strh	r1, [r3, #0]
	T0_msb[0]		= T0_T1_msb[0] & 0x3;
 80045ca:	f002 0303 	and.w	r3, r2, #3
 80045ce:	7033      	strb	r3, [r6, #0]
	T1_msb[0]		= (T0_T1_msb[0] & 0xC)>>2;
 80045d0:	f3c2 0681 	ubfx	r6, r2, #2, #2
 80045d4:	4a2c      	ldr	r2, [pc, #176]	; (8004688 <get_TEMP+0x224>)
	T0_degC[0] 		= (T0_msb[0]<<8) + T0_degC_x8[0];
 80045d6:	eb05 2503 	add.w	r5, r5, r3, lsl #8
 80045da:	4b2c      	ldr	r3, [pc, #176]	; (800468c <get_TEMP+0x228>)
	T1_msb[0]		= (T0_T1_msb[0] & 0xC)>>2;
 80045dc:	7016      	strb	r6, [r2, #0]
	T1_degC[0] 		= (T1_msb[0]<<8) + T1_degC_x8[0];
 80045de:	783a      	ldrb	r2, [r7, #0]
	T0_degC[0] 		= (T0_msb[0]<<8) + T0_degC_x8[0];
 80045e0:	801d      	strh	r5, [r3, #0]
	T1_degC[0] 		= (T1_msb[0]<<8) + T1_degC_x8[0];
 80045e2:	4b2b      	ldr	r3, [pc, #172]	; (8004690 <get_TEMP+0x22c>)
 80045e4:	eb02 2206 	add.w	r2, r2, r6, lsl #8
 80045e8:	801a      	strh	r2, [r3, #0]
	T0_degC_DIV8[0]	= T0_degC[0]>>3;
 80045ea:	4b2a      	ldr	r3, [pc, #168]	; (8004694 <get_TEMP+0x230>)
 80045ec:	08ed      	lsrs	r5, r5, #3
	T1_degC_DIV8[0]	= T1_degC[0]>>3;

	//CALCUL DE LA TEMPERATURE
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 80045ee:	1a09      	subs	r1, r1, r0
	T0_degC_DIV8[0]	= T0_degC[0]>>3;
 80045f0:	801d      	strh	r5, [r3, #0]
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 80045f2:	b209      	sxth	r1, r1
	T1_degC_DIV8[0]	= T1_degC[0]>>3;
 80045f4:	4b28      	ldr	r3, [pc, #160]	; (8004698 <get_TEMP+0x234>)
 80045f6:	08d2      	lsrs	r2, r2, #3
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 80045f8:	eb01 0181 	add.w	r1, r1, r1, lsl #2
	T1_degC_DIV8[0]	= T1_degC[0]>>3;
 80045fc:	801a      	strh	r2, [r3, #0]
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 80045fe:	0049      	lsls	r1, r1, #1
 8004600:	1b53      	subs	r3, r2, r5
 8004602:	1a20      	subs	r0, r4, r0
 8004604:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 8004608:	434b      	muls	r3, r1
 800460a:	b200      	sxth	r0, r0
 800460c:	4a23      	ldr	r2, [pc, #140]	; (800469c <get_TEMP+0x238>)
 800460e:	fb93 f3f0 	sdiv	r3, r3, r0

	temp16u[0] = temp16[0]/10;
 8004612:	4923      	ldr	r1, [pc, #140]	; (80046a0 <get_TEMP+0x23c>)
	temp16[0] = ((int16_t)(T_OUT[0]-T0_OUT[0]))*10*((int16_t)(T1_degC_DIV8[0]-T0_degC_DIV8[0]))/((int16_t)(T1_OUT[0]-T0_OUT[0]))+(int16_t)(T0_degC_DIV8[0])*10;
 8004614:	eb03 0345 	add.w	r3, r3, r5, lsl #1
 8004618:	b29b      	uxth	r3, r3
 800461a:	8013      	strh	r3, [r2, #0]
	temp16u[0] = temp16[0]/10;
 800461c:	220a      	movs	r2, #10
 800461e:	fbb3 f2f2 	udiv	r2, r3, r2
 8004622:	800a      	strh	r2, [r1, #0]
	temp16d[0] = temp16[0] - temp16u[0]*10;
 8004624:	ebc2 3142 	rsb	r1, r2, r2, lsl #13
 8004628:	ebc2 0281 	rsb	r2, r2, r1, lsl #2
 800462c:	eb03 0342 	add.w	r3, r3, r2, lsl #1
 8004630:	4a1c      	ldr	r2, [pc, #112]	; (80046a4 <get_TEMP+0x240>)
 8004632:	8013      	strh	r3, [r2, #0]

}
 8004634:	b005      	add	sp, #20
 8004636:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800463a:	bf00      	nop
 800463c:	20000021 	.word	0x20000021
 8004640:	200020ec 	.word	0x200020ec
 8004644:	200041cd 	.word	0x200041cd
 8004648:	2000001e 	.word	0x2000001e
 800464c:	200041d2 	.word	0x200041d2
 8004650:	20000024 	.word	0x20000024
 8004654:	200041cc 	.word	0x200041cc
 8004658:	20000020 	.word	0x20000020
 800465c:	200041d8 	.word	0x200041d8
 8004660:	2000001f 	.word	0x2000001f
 8004664:	20000022 	.word	0x20000022
 8004668:	20000023 	.word	0x20000023
 800466c:	200041c8 	.word	0x200041c8
 8004670:	20000025 	.word	0x20000025
 8004674:	20002142 	.word	0x20002142
 8004678:	200041d6 	.word	0x200041d6
 800467c:	200041ea 	.word	0x200041ea
 8004680:	200041dc 	.word	0x200041dc
 8004684:	200041fc 	.word	0x200041fc
 8004688:	2000213c 	.word	0x2000213c
 800468c:	200041ca 	.word	0x200041ca
 8004690:	200041d4 	.word	0x200041d4
 8004694:	200041f8 	.word	0x200041f8
 8004698:	2000214c 	.word	0x2000214c
 800469c:	200041da 	.word	0x200041da
 80046a0:	20002138 	.word	0x20002138
 80046a4:	200041f4 	.word	0x200041f4
 80046a8:	2000213e 	.word	0x2000213e
 80046ac:	20002146 	.word	0x20002146
 80046b0:	200041e8 	.word	0x200041e8
 80046b4:	20000026 	.word	0x20000026

080046b8 <get_HUM>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_HUM(void)
{
 80046b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_H[0], 1, HUM_H, 1, I2C_TIMEOUT);
 80046bc:	4b4a      	ldr	r3, [pc, #296]	; (80047e8 <get_HUM+0x130>)
 80046be:	4d4b      	ldr	r5, [pc, #300]	; (80047ec <get_HUM+0x134>)
 80046c0:	f8df 8170 	ldr.w	r8, [pc, #368]	; 8004834 <get_HUM+0x17c>
 80046c4:	781a      	ldrb	r2, [r3, #0]
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_L[0], 1, HUM_L, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
 80046c6:	4f4a      	ldr	r7, [pc, #296]	; (80047f0 <get_HUM+0x138>)
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_H[0], 1, H0_T0_OUT_H, 1, I2C_TIMEOUT);
 80046c8:	f8df b16c 	ldr.w	fp, [pc, #364]	; 8004838 <get_HUM+0x180>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_L[0], 1, H0_T0_OUT_L, 1, I2C_TIMEOUT);
 80046cc:	f8df a16c 	ldr.w	sl, [pc, #364]	; 800483c <get_HUM+0x184>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_H[0], 1, H1_T0_OUT_H, 1, I2C_TIMEOUT);
 80046d0:	f8df 916c 	ldr.w	r9, [pc, #364]	; 8004840 <get_HUM+0x188>
{
 80046d4:	b085      	sub	sp, #20
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_H[0], 1, HUM_H, 1, I2C_TIMEOUT);
 80046d6:	2401      	movs	r4, #1
 80046d8:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 80046dc:	9602      	str	r6, [sp, #8]
 80046de:	9401      	str	r4, [sp, #4]
 80046e0:	4623      	mov	r3, r4
 80046e2:	f8cd 8000 	str.w	r8, [sp]
 80046e6:	21bf      	movs	r1, #191	; 0xbf
 80046e8:	4628      	mov	r0, r5
 80046ea:	f7fc fad1 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_HUM_L[0], 1, HUM_L, 1, I2C_TIMEOUT);
 80046ee:	4b41      	ldr	r3, [pc, #260]	; (80047f4 <get_HUM+0x13c>)
 80046f0:	781a      	ldrb	r2, [r3, #0]
 80046f2:	4b41      	ldr	r3, [pc, #260]	; (80047f8 <get_HUM+0x140>)
 80046f4:	9602      	str	r6, [sp, #8]
 80046f6:	9401      	str	r4, [sp, #4]
 80046f8:	9300      	str	r3, [sp, #0]
 80046fa:	21bf      	movs	r1, #191	; 0xbf
 80046fc:	4623      	mov	r3, r4
 80046fe:	4628      	mov	r0, r5
 8004700:	f7fc fac6 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
 8004704:	4b3d      	ldr	r3, [pc, #244]	; (80047fc <get_HUM+0x144>)
 8004706:	21bf      	movs	r1, #191	; 0xbf
 8004708:	781a      	ldrb	r2, [r3, #0]
 800470a:	9602      	str	r6, [sp, #8]
 800470c:	9401      	str	r4, [sp, #4]
 800470e:	4623      	mov	r3, r4
 8004710:	9700      	str	r7, [sp, #0]
 8004712:	4628      	mov	r0, r5
 8004714:	f7fc fabc 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_rH_x2[0], 1, H0_rH_x2, 1, I2C_TIMEOUT);
 8004718:	4b39      	ldr	r3, [pc, #228]	; (8004800 <get_HUM+0x148>)
 800471a:	21bf      	movs	r1, #191	; 0xbf
 800471c:	781a      	ldrb	r2, [r3, #0]
 800471e:	9602      	str	r6, [sp, #8]
 8004720:	9401      	str	r4, [sp, #4]
 8004722:	4623      	mov	r3, r4
 8004724:	9700      	str	r7, [sp, #0]
 8004726:	4628      	mov	r0, r5
 8004728:	f7fc fab2 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_H[0], 1, H0_T0_OUT_H, 1, I2C_TIMEOUT);
 800472c:	4b35      	ldr	r3, [pc, #212]	; (8004804 <get_HUM+0x14c>)
 800472e:	21bf      	movs	r1, #191	; 0xbf
 8004730:	781a      	ldrb	r2, [r3, #0]
 8004732:	9602      	str	r6, [sp, #8]
 8004734:	9401      	str	r4, [sp, #4]
 8004736:	4623      	mov	r3, r4
 8004738:	f8cd b000 	str.w	fp, [sp]
 800473c:	4628      	mov	r0, r5
 800473e:	f7fc faa7 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H0_T0_OUT_L[0], 1, H0_T0_OUT_L, 1, I2C_TIMEOUT);
 8004742:	4b31      	ldr	r3, [pc, #196]	; (8004808 <get_HUM+0x150>)
 8004744:	21bf      	movs	r1, #191	; 0xbf
 8004746:	781a      	ldrb	r2, [r3, #0]
 8004748:	9602      	str	r6, [sp, #8]
 800474a:	9401      	str	r4, [sp, #4]
 800474c:	4623      	mov	r3, r4
 800474e:	f8cd a000 	str.w	sl, [sp]
 8004752:	4628      	mov	r0, r5
 8004754:	f7fc fa9c 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_H[0], 1, H1_T0_OUT_H, 1, I2C_TIMEOUT);
 8004758:	4b2c      	ldr	r3, [pc, #176]	; (800480c <get_HUM+0x154>)
 800475a:	21bf      	movs	r1, #191	; 0xbf
 800475c:	781a      	ldrb	r2, [r3, #0]
 800475e:	9602      	str	r6, [sp, #8]
 8004760:	9401      	str	r4, [sp, #4]
 8004762:	4623      	mov	r3, r4
 8004764:	f8cd 9000 	str.w	r9, [sp]
 8004768:	4628      	mov	r0, r5
 800476a:	f7fc fa91 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBF, addr_H1_T0_OUT_L[0], 1, H1_T0_OUT_L, 1, I2C_TIMEOUT);
 800476e:	4b28      	ldr	r3, [pc, #160]	; (8004810 <get_HUM+0x158>)
 8004770:	781a      	ldrb	r2, [r3, #0]
 8004772:	9602      	str	r6, [sp, #8]
 8004774:	4e27      	ldr	r6, [pc, #156]	; (8004814 <get_HUM+0x15c>)
 8004776:	9401      	str	r4, [sp, #4]
 8004778:	4623      	mov	r3, r4
 800477a:	9600      	str	r6, [sp, #0]
 800477c:	21bf      	movs	r1, #191	; 0xbf
 800477e:	4628      	mov	r0, r5
 8004780:	f7fc fa86 	bl	8000c90 <HAL_I2C_Mem_Read>

	H0_rH[0]	= H0_rH_x2[0]>>1;
 8004784:	7838      	ldrb	r0, [r7, #0]
 8004786:	4b24      	ldr	r3, [pc, #144]	; (8004818 <get_HUM+0x160>)
	H1_rH[0]	= H1_rH_x2[0]>>1;
 8004788:	4a24      	ldr	r2, [pc, #144]	; (800481c <get_HUM+0x164>)

	H0[0]		= (H0_T0_OUT_H[0]<<8) + H0_T0_OUT_L[0];
	H1[0]		= (H1_T0_OUT_H[0]<<8) + H1_T0_OUT_L[0];
 800478a:	f899 1000 	ldrb.w	r1, [r9]
	H_OUT[0]	= (HUM_H[0]<<8) + HUM_L[0];
 800478e:	f898 5000 	ldrb.w	r5, [r8]
	H0_rH[0]	= H0_rH_x2[0]>>1;
 8004792:	40e0      	lsrs	r0, r4
 8004794:	8018      	strh	r0, [r3, #0]
	H1_rH[0]	= H1_rH_x2[0]>>1;
 8004796:	4b22      	ldr	r3, [pc, #136]	; (8004820 <get_HUM+0x168>)
 8004798:	781b      	ldrb	r3, [r3, #0]
 800479a:	40e3      	lsrs	r3, r4
 800479c:	8013      	strh	r3, [r2, #0]
	H0[0]		= (H0_T0_OUT_H[0]<<8) + H0_T0_OUT_L[0];
 800479e:	f89b 4000 	ldrb.w	r4, [fp]
 80047a2:	f89a 2000 	ldrb.w	r2, [sl]
 80047a6:	eb02 2204 	add.w	r2, r2, r4, lsl #8
 80047aa:	b294      	uxth	r4, r2
 80047ac:	4a1d      	ldr	r2, [pc, #116]	; (8004824 <get_HUM+0x16c>)
 80047ae:	8014      	strh	r4, [r2, #0]
	H1[0]		= (H1_T0_OUT_H[0]<<8) + H1_T0_OUT_L[0];
 80047b0:	7832      	ldrb	r2, [r6, #0]
 80047b2:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 80047b6:	491c      	ldr	r1, [pc, #112]	; (8004828 <get_HUM+0x170>)
 80047b8:	b292      	uxth	r2, r2
 80047ba:	800a      	strh	r2, [r1, #0]
	H_OUT[0]	= (HUM_H[0]<<8) + HUM_L[0];
 80047bc:	490e      	ldr	r1, [pc, #56]	; (80047f8 <get_HUM+0x140>)
 80047be:	7809      	ldrb	r1, [r1, #0]
 80047c0:	eb01 2105 	add.w	r1, r1, r5, lsl #8
 80047c4:	4d19      	ldr	r5, [pc, #100]	; (800482c <get_HUM+0x174>)
 80047c6:	b289      	uxth	r1, r1
 80047c8:	8029      	strh	r1, [r5, #0]

	//CALCUL DE L'HUMIDITE
	hum16[0] = ((int16_t)(H1_rH[0]-H0_rH[0]))*((int16_t)(H_OUT[0]-H0[0]))/((int16_t)(H1[0]-H0[0]))+(int16_t)(H0_rH[0]);
 80047ca:	1a1b      	subs	r3, r3, r0
 80047cc:	1b09      	subs	r1, r1, r4
 80047ce:	1b12      	subs	r2, r2, r4
 80047d0:	fb13 f301 	smulbb	r3, r3, r1
 80047d4:	b212      	sxth	r2, r2
 80047d6:	fb93 f3f2 	sdiv	r3, r3, r2
 80047da:	4a15      	ldr	r2, [pc, #84]	; (8004830 <get_HUM+0x178>)
 80047dc:	4403      	add	r3, r0
 80047de:	8013      	strh	r3, [r2, #0]
}
 80047e0:	b005      	add	sp, #20
 80047e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047e6:	bf00      	nop
 80047e8:	2000000f 	.word	0x2000000f
 80047ec:	200020ec 	.word	0x200020ec
 80047f0:	200041fa 	.word	0x200041fa
 80047f4:	20000010 	.word	0x20000010
 80047f8:	20004209 	.word	0x20004209
 80047fc:	2000000b 	.word	0x2000000b
 8004800:	2000000e 	.word	0x2000000e
 8004804:	20000009 	.word	0x20000009
 8004808:	2000000a 	.word	0x2000000a
 800480c:	2000000c 	.word	0x2000000c
 8004810:	2000000d 	.word	0x2000000d
 8004814:	2000213d 	.word	0x2000213d
 8004818:	200041b4 	.word	0x200041b4
 800481c:	20002140 	.word	0x20002140
 8004820:	200041ec 	.word	0x200041ec
 8004824:	200041e4 	.word	0x200041e4
 8004828:	2000420c 	.word	0x2000420c
 800482c:	20002148 	.word	0x20002148
 8004830:	200041fe 	.word	0x200041fe
 8004834:	200041ed 	.word	0x200041ed
 8004838:	200041f6 	.word	0x200041f6
 800483c:	2000214a 	.word	0x2000214a
 8004840:	20002147 	.word	0x20002147

08004844 <get_PRES>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_PRES(void)
{
 8004844:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_XL[0], 1, REF_P_XL, 1, I2C_TIMEOUT);
 8004848:	4b37      	ldr	r3, [pc, #220]	; (8004928 <get_PRES+0xe4>)
 800484a:	f8df 910c 	ldr.w	r9, [pc, #268]	; 8004958 <get_PRES+0x114>
 800484e:	4d37      	ldr	r5, [pc, #220]	; (800492c <get_PRES+0xe8>)
 8004850:	781a      	ldrb	r2, [r3, #0]
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_L[0], 1, REF_P_L, 1, I2C_TIMEOUT);
 8004852:	4e37      	ldr	r6, [pc, #220]	; (8004930 <get_PRES+0xec>)
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_H[0], 1, REF_P_H, 1, I2C_TIMEOUT);
 8004854:	4f37      	ldr	r7, [pc, #220]	; (8004934 <get_PRES+0xf0>)
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_XL[0], 1, PRES_OUT_XL, 1, I2C_TIMEOUT);
 8004856:	f8df 8104 	ldr.w	r8, [pc, #260]	; 800495c <get_PRES+0x118>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_L[0], 1, PRES_OUT_L, 1, I2C_TIMEOUT);
 800485a:	f8df b104 	ldr.w	fp, [pc, #260]	; 8004960 <get_PRES+0x11c>
{
 800485e:	b085      	sub	sp, #20
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_XL[0], 1, REF_P_XL, 1, I2C_TIMEOUT);
 8004860:	2401      	movs	r4, #1
 8004862:	f44f 7a7a 	mov.w	sl, #1000	; 0x3e8
 8004866:	f8cd a008 	str.w	sl, [sp, #8]
 800486a:	4623      	mov	r3, r4
 800486c:	9401      	str	r4, [sp, #4]
 800486e:	9500      	str	r5, [sp, #0]
 8004870:	21bb      	movs	r1, #187	; 0xbb
 8004872:	4648      	mov	r0, r9
 8004874:	f7fc fa0c 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_L[0], 1, REF_P_L, 1, I2C_TIMEOUT);
 8004878:	4b2f      	ldr	r3, [pc, #188]	; (8004938 <get_PRES+0xf4>)
 800487a:	21bb      	movs	r1, #187	; 0xbb
 800487c:	781a      	ldrb	r2, [r3, #0]
 800487e:	f8cd a008 	str.w	sl, [sp, #8]
 8004882:	4623      	mov	r3, r4
 8004884:	9401      	str	r4, [sp, #4]
 8004886:	9600      	str	r6, [sp, #0]
 8004888:	4648      	mov	r0, r9
 800488a:	f7fc fa01 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_REF_P_H[0], 1, REF_P_H, 1, I2C_TIMEOUT);
 800488e:	4b2b      	ldr	r3, [pc, #172]	; (800493c <get_PRES+0xf8>)
 8004890:	21bb      	movs	r1, #187	; 0xbb
 8004892:	781a      	ldrb	r2, [r3, #0]
 8004894:	f8cd a008 	str.w	sl, [sp, #8]
 8004898:	4623      	mov	r3, r4
 800489a:	9401      	str	r4, [sp, #4]
 800489c:	9700      	str	r7, [sp, #0]
 800489e:	4648      	mov	r0, r9
 80048a0:	f7fc f9f6 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_XL[0], 1, PRES_OUT_XL, 1, I2C_TIMEOUT);
 80048a4:	4b26      	ldr	r3, [pc, #152]	; (8004940 <get_PRES+0xfc>)
 80048a6:	21bb      	movs	r1, #187	; 0xbb
 80048a8:	781a      	ldrb	r2, [r3, #0]
 80048aa:	f8cd a008 	str.w	sl, [sp, #8]
 80048ae:	4623      	mov	r3, r4
 80048b0:	9401      	str	r4, [sp, #4]
 80048b2:	f8cd 8000 	str.w	r8, [sp]
 80048b6:	4648      	mov	r0, r9
 80048b8:	f7fc f9ea 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_L[0], 1, PRES_OUT_L, 1, I2C_TIMEOUT);
 80048bc:	4b21      	ldr	r3, [pc, #132]	; (8004944 <get_PRES+0x100>)
 80048be:	21bb      	movs	r1, #187	; 0xbb
 80048c0:	781a      	ldrb	r2, [r3, #0]
 80048c2:	f8cd a008 	str.w	sl, [sp, #8]
 80048c6:	4623      	mov	r3, r4
 80048c8:	9401      	str	r4, [sp, #4]
 80048ca:	f8cd b000 	str.w	fp, [sp]
 80048ce:	4648      	mov	r0, r9
 80048d0:	f7fc f9de 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0xBB, addr_PRES_OUT_H[0], 1, PRES_OUT_H, 1, I2C_TIMEOUT);
 80048d4:	4b1c      	ldr	r3, [pc, #112]	; (8004948 <get_PRES+0x104>)
 80048d6:	781a      	ldrb	r2, [r3, #0]
 80048d8:	f8cd a008 	str.w	sl, [sp, #8]
 80048dc:	f8df a084 	ldr.w	sl, [pc, #132]	; 8004964 <get_PRES+0x120>
 80048e0:	9401      	str	r4, [sp, #4]
 80048e2:	4623      	mov	r3, r4
 80048e4:	f8cd a000 	str.w	sl, [sp]
 80048e8:	21bb      	movs	r1, #187	; 0xbb
 80048ea:	4648      	mov	r0, r9
 80048ec:	f7fc f9d0 	bl	8000c90 <HAL_I2C_Mem_Read>

	//CONCATENATION

	PRES_x4096[0]	= (PRES_OUT_H[0]<<16) + (PRES_OUT_L[0]<<8) + PRES_OUT_XL[0];
 80048f0:	f89b 3000 	ldrb.w	r3, [fp]
 80048f4:	f89a 2000 	ldrb.w	r2, [sl]
 80048f8:	021b      	lsls	r3, r3, #8
 80048fa:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 80048fe:	f898 2000 	ldrb.w	r2, [r8]
 8004902:	4413      	add	r3, r2
 8004904:	4a11      	ldr	r2, [pc, #68]	; (800494c <get_PRES+0x108>)
 8004906:	6013      	str	r3, [r2, #0]
	REF_P_x4096[0]	= (REF_P_H[0]<<16) + (REF_P_L[0]<<8) + REF_P_XL[0];
 8004908:	7833      	ldrb	r3, [r6, #0]
 800490a:	783a      	ldrb	r2, [r7, #0]
 800490c:	021b      	lsls	r3, r3, #8
 800490e:	eb03 4302 	add.w	r3, r3, r2, lsl #16
 8004912:	782a      	ldrb	r2, [r5, #0]
 8004914:	4413      	add	r3, r2
 8004916:	4a0e      	ldr	r2, [pc, #56]	; (8004950 <get_PRES+0x10c>)
 8004918:	6013      	str	r3, [r2, #0]

	//CALCUL DE LA PRESSION
	pres32[0] = (REF_P_x4096[0])>>12;
 800491a:	4a0e      	ldr	r2, [pc, #56]	; (8004954 <get_PRES+0x110>)
 800491c:	0b1b      	lsrs	r3, r3, #12
 800491e:	6013      	str	r3, [r2, #0]
}
 8004920:	b005      	add	sp, #20
 8004922:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004926:	bf00      	nop
 8004928:	2000001d 	.word	0x2000001d
 800492c:	200041b6 	.word	0x200041b6
 8004930:	200041d3 	.word	0x200041d3
 8004934:	200041c4 	.word	0x200041c4
 8004938:	2000001c 	.word	0x2000001c
 800493c:	2000001b 	.word	0x2000001b
 8004940:	2000001a 	.word	0x2000001a
 8004944:	20000019 	.word	0x20000019
 8004948:	20000018 	.word	0x20000018
 800494c:	200041e0 	.word	0x200041e0
 8004950:	20004204 	.word	0x20004204
 8004954:	200041c0 	.word	0x200041c0
 8004958:	200020ec 	.word	0x200020ec
 800495c:	2000420a 	.word	0x2000420a
 8004960:	200041ce 	.word	0x200041ce
 8004964:	200041fb 	.word	0x200041fb

08004968 <get_MAGN>:

///////////////////////////////////////////////////////////////////////////////////////////////////////////////////

void get_MAGN(void)
{
 8004968:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTX_L_REG_M[0], 1, OUTX_L_REG_M, 1, I2C_TIMEOUT);
 800496c:	4b3f      	ldr	r3, [pc, #252]	; (8004a6c <get_MAGN+0x104>)
 800496e:	f8df 9134 	ldr.w	r9, [pc, #308]	; 8004aa4 <get_MAGN+0x13c>
 8004972:	781a      	ldrb	r2, [r3, #0]
 8004974:	483e      	ldr	r0, [pc, #248]	; (8004a70 <get_MAGN+0x108>)
 8004976:	f8cd 9000 	str.w	r9, [sp]
 800497a:	2401      	movs	r4, #1
 800497c:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8004980:	4623      	mov	r3, r4
 8004982:	9502      	str	r5, [sp, #8]
 8004984:	9401      	str	r4, [sp, #4]
 8004986:	213d      	movs	r1, #61	; 0x3d
 8004988:	f7fc f982 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTX_H_REG_M[0], 1, OUTX_H_REG_M, 1, I2C_TIMEOUT);
 800498c:	4b39      	ldr	r3, [pc, #228]	; (8004a74 <get_MAGN+0x10c>)
 800498e:	f8df a118 	ldr.w	sl, [pc, #280]	; 8004aa8 <get_MAGN+0x140>
 8004992:	781a      	ldrb	r2, [r3, #0]
 8004994:	4836      	ldr	r0, [pc, #216]	; (8004a70 <get_MAGN+0x108>)
 8004996:	9502      	str	r5, [sp, #8]
 8004998:	4623      	mov	r3, r4
 800499a:	9401      	str	r4, [sp, #4]
 800499c:	f8cd a000 	str.w	sl, [sp]
 80049a0:	213d      	movs	r1, #61	; 0x3d
 80049a2:	f7fc f975 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTY_L_REG_M[0], 1, OUTY_L_REG_M, 1, I2C_TIMEOUT);
 80049a6:	4b34      	ldr	r3, [pc, #208]	; (8004a78 <get_MAGN+0x110>)
 80049a8:	4f34      	ldr	r7, [pc, #208]	; (8004a7c <get_MAGN+0x114>)
 80049aa:	781a      	ldrb	r2, [r3, #0]
 80049ac:	4830      	ldr	r0, [pc, #192]	; (8004a70 <get_MAGN+0x108>)
 80049ae:	9502      	str	r5, [sp, #8]
 80049b0:	4623      	mov	r3, r4
 80049b2:	9401      	str	r4, [sp, #4]
 80049b4:	9700      	str	r7, [sp, #0]
 80049b6:	213d      	movs	r1, #61	; 0x3d
 80049b8:	f7fc f96a 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTY_H_REG_M[0], 1, OUTY_H_REG_M, 1, I2C_TIMEOUT);
 80049bc:	4b30      	ldr	r3, [pc, #192]	; (8004a80 <get_MAGN+0x118>)
 80049be:	f8df 80ec 	ldr.w	r8, [pc, #236]	; 8004aac <get_MAGN+0x144>
 80049c2:	781a      	ldrb	r2, [r3, #0]
 80049c4:	482a      	ldr	r0, [pc, #168]	; (8004a70 <get_MAGN+0x108>)
 80049c6:	9502      	str	r5, [sp, #8]
 80049c8:	4623      	mov	r3, r4
 80049ca:	9401      	str	r4, [sp, #4]
 80049cc:	f8cd 8000 	str.w	r8, [sp]
 80049d0:	213d      	movs	r1, #61	; 0x3d
 80049d2:	f7fc f95d 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTZ_L_REG_M[0], 1, OUTZ_L_REG_M, 1, I2C_TIMEOUT);
 80049d6:	4b2b      	ldr	r3, [pc, #172]	; (8004a84 <get_MAGN+0x11c>)
 80049d8:	4e2b      	ldr	r6, [pc, #172]	; (8004a88 <get_MAGN+0x120>)
 80049da:	781a      	ldrb	r2, [r3, #0]
 80049dc:	4824      	ldr	r0, [pc, #144]	; (8004a70 <get_MAGN+0x108>)
 80049de:	9502      	str	r5, [sp, #8]
 80049e0:	4623      	mov	r3, r4
 80049e2:	9401      	str	r4, [sp, #4]
 80049e4:	9600      	str	r6, [sp, #0]
 80049e6:	213d      	movs	r1, #61	; 0x3d
 80049e8:	f7fc f952 	bl	8000c90 <HAL_I2C_Mem_Read>
	HAL_I2C_Mem_Read(&hi2c1,0x3D, addr_OUTZ_H_REG_M[0], 1, OUTZ_H_REG_M, 1, I2C_TIMEOUT);
 80049ec:	4b27      	ldr	r3, [pc, #156]	; (8004a8c <get_MAGN+0x124>)
 80049ee:	4820      	ldr	r0, [pc, #128]	; (8004a70 <get_MAGN+0x108>)
 80049f0:	781a      	ldrb	r2, [r3, #0]
 80049f2:	9502      	str	r5, [sp, #8]
 80049f4:	4d26      	ldr	r5, [pc, #152]	; (8004a90 <get_MAGN+0x128>)
 80049f6:	9401      	str	r4, [sp, #4]
 80049f8:	4623      	mov	r3, r4
 80049fa:	9500      	str	r5, [sp, #0]
 80049fc:	213d      	movs	r1, #61	; 0x3d
 80049fe:	f7fc f947 	bl	8000c90 <HAL_I2C_Mem_Read>

	//CONCATENATION
	magnX16[0] = (OUTX_H_REG_M[0]<<8) + OUTX_L_REG_M[0];
 8004a02:	f89a 2000 	ldrb.w	r2, [sl]
 8004a06:	f899 3000 	ldrb.w	r3, [r9]
	magnY16[0] = (OUTY_H_REG_M[0]<<8) + OUTY_L_REG_M[0];
 8004a0a:	7839      	ldrb	r1, [r7, #0]
	magnZ16[0] = (OUTZ_H_REG_M[0]<<8) + OUTZ_L_REG_M[0];
 8004a0c:	7828      	ldrb	r0, [r5, #0]
	magnX16[0] = (OUTX_H_REG_M[0]<<8) + OUTX_L_REG_M[0];
 8004a0e:	eb03 2302 	add.w	r3, r3, r2, lsl #8
	magnY16[0] = (OUTY_H_REG_M[0]<<8) + OUTY_L_REG_M[0];
 8004a12:	f898 2000 	ldrb.w	r2, [r8]
	magnX16[0] = (OUTX_H_REG_M[0]<<8) + OUTX_L_REG_M[0];
 8004a16:	b29b      	uxth	r3, r3
	magnY16[0] = (OUTY_H_REG_M[0]<<8) + OUTY_L_REG_M[0];
 8004a18:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	magnZ16[0] = (OUTZ_H_REG_M[0]<<8) + OUTZ_L_REG_M[0];
 8004a1c:	7832      	ldrb	r2, [r6, #0]
	if (valeur>=0x8000){
 8004a1e:	041d      	lsls	r5, r3, #16
	magnY16[0] = (OUTY_H_REG_M[0]<<8) + OUTY_L_REG_M[0];
 8004a20:	b289      	uxth	r1, r1
		valeur=~valeur+1;
 8004a22:	bf48      	it	mi
 8004a24:	425b      	negmi	r3, r3
	magnZ16[0] = (OUTZ_H_REG_M[0]<<8) + OUTZ_L_REG_M[0];
 8004a26:	eb02 2200 	add.w	r2, r2, r0, lsl #8

	//GESTION VALEURS NEGATIVES
	magnX16[0]	= est_negatif(magnX16[0]);
 8004a2a:	481a      	ldr	r0, [pc, #104]	; (8004a94 <get_MAGN+0x12c>)
		valeur=~valeur+1;
 8004a2c:	bf48      	it	mi
 8004a2e:	b29b      	uxthmi	r3, r3
	if (valeur>=0x8000){
 8004a30:	040c      	lsls	r4, r1, #16
	magnX16[0]	= est_negatif(magnX16[0]);
 8004a32:	8003      	strh	r3, [r0, #0]
		valeur=~valeur+1;
 8004a34:	bf48      	it	mi
 8004a36:	4249      	negmi	r1, r1
	magnY16[0]	= est_negatif(magnY16[0]);
 8004a38:	4817      	ldr	r0, [pc, #92]	; (8004a98 <get_MAGN+0x130>)
	magnZ16[0] = (OUTZ_H_REG_M[0]<<8) + OUTZ_L_REG_M[0];
 8004a3a:	b292      	uxth	r2, r2
		valeur=~valeur+1;
 8004a3c:	bf48      	it	mi
 8004a3e:	b289      	uxthmi	r1, r1
	magnY16[0]	= est_negatif(magnY16[0]);
 8004a40:	8001      	strh	r1, [r0, #0]
	if (valeur>=0x8000){
 8004a42:	0410      	lsls	r0, r2, #16
		valeur=~valeur+1;
 8004a44:	bf48      	it	mi
 8004a46:	4252      	negmi	r2, r2
	magnZ16[0]	= est_negatif(magnZ16[0]);
 8004a48:	4814      	ldr	r0, [pc, #80]	; (8004a9c <get_MAGN+0x134>)
		valeur=~valeur+1;
 8004a4a:	bf48      	it	mi
 8004a4c:	b292      	uxthmi	r2, r2

	magn16[0]	= ((magnX16[0]^2) + (magnY16[0]^2) + (magnZ16[0]^2))^(1/2);
 8004a4e:	f083 0302 	eor.w	r3, r3, #2
 8004a52:	f081 0102 	eor.w	r1, r1, #2
 8004a56:	4419      	add	r1, r3
	magnZ16[0]	= est_negatif(magnZ16[0]);
 8004a58:	8002      	strh	r2, [r0, #0]
	magn16[0]	= ((magnX16[0]^2) + (magnY16[0]^2) + (magnZ16[0]^2))^(1/2);
 8004a5a:	4b11      	ldr	r3, [pc, #68]	; (8004aa0 <get_MAGN+0x138>)
 8004a5c:	f082 0202 	eor.w	r2, r2, #2
 8004a60:	440a      	add	r2, r1
 8004a62:	801a      	strh	r2, [r3, #0]

}
 8004a64:	b004      	add	sp, #16
 8004a66:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004a6a:	bf00      	nop
 8004a6c:	20000013 	.word	0x20000013
 8004a70:	200020ec 	.word	0x200020ec
 8004a74:	20000012 	.word	0x20000012
 8004a78:	20000015 	.word	0x20000015
 8004a7c:	20004203 	.word	0x20004203
 8004a80:	20000014 	.word	0x20000014
 8004a84:	20000017 	.word	0x20000017
 8004a88:	2000420e 	.word	0x2000420e
 8004a8c:	20000016 	.word	0x20000016
 8004a90:	200041e9 	.word	0x200041e9
 8004a94:	200041c6 	.word	0x200041c6
 8004a98:	200041e6 	.word	0x200041e6
 8004a9c:	20002144 	.word	0x20002144
 8004aa0:	2000213a 	.word	0x2000213a
 8004aa4:	200041b7 	.word	0x200041b7
 8004aa8:	200041cf 	.word	0x200041cf
 8004aac:	20004208 	.word	0x20004208

08004ab0 <SD_SENSORS>:
///////////////////////////////////////////////////////////////////////////////////////////////////////////////////



void SD_SENSORS(void)
{
 8004ab0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	itoa(temp16u[0],temp_u_char,10);
 8004ab2:	4b58      	ldr	r3, [pc, #352]	; (8004c14 <SD_SENSORS+0x164>)
 8004ab4:	4958      	ldr	r1, [pc, #352]	; (8004c18 <SD_SENSORS+0x168>)
 8004ab6:	8818      	ldrh	r0, [r3, #0]
 8004ab8:	220a      	movs	r2, #10
 8004aba:	f000 fb0b 	bl	80050d4 <itoa>
	itoa(temp16d[0],temp_d_char,10);
 8004abe:	4b57      	ldr	r3, [pc, #348]	; (8004c1c <SD_SENSORS+0x16c>)
 8004ac0:	4957      	ldr	r1, [pc, #348]	; (8004c20 <SD_SENSORS+0x170>)
 8004ac2:	8818      	ldrh	r0, [r3, #0]
 8004ac4:	220a      	movs	r2, #10
 8004ac6:	f000 fb05 	bl	80050d4 <itoa>

	itoa(hum16[0],hum_char,10);
 8004aca:	4b56      	ldr	r3, [pc, #344]	; (8004c24 <SD_SENSORS+0x174>)
 8004acc:	4956      	ldr	r1, [pc, #344]	; (8004c28 <SD_SENSORS+0x178>)
 8004ace:	8818      	ldrh	r0, [r3, #0]
 8004ad0:	220a      	movs	r2, #10
 8004ad2:	f000 faff 	bl	80050d4 <itoa>

	itoa(pres32[0],pres_char,10);
 8004ad6:	4b55      	ldr	r3, [pc, #340]	; (8004c2c <SD_SENSORS+0x17c>)
 8004ad8:	4955      	ldr	r1, [pc, #340]	; (8004c30 <SD_SENSORS+0x180>)
 8004ada:	6818      	ldr	r0, [r3, #0]
 8004adc:	220a      	movs	r2, #10
 8004ade:	f000 faf9 	bl	80050d4 <itoa>

	itoa(magn16[0],magn_char,10);
 8004ae2:	4b54      	ldr	r3, [pc, #336]	; (8004c34 <SD_SENSORS+0x184>)
 8004ae4:	4954      	ldr	r1, [pc, #336]	; (8004c38 <SD_SENSORS+0x188>)
 8004ae6:	8818      	ldrh	r0, [r3, #0]
 8004ae8:	220a      	movs	r2, #10
 8004aea:	f000 faf3 	bl	80050d4 <itoa>

	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, 1);
 8004aee:	2201      	movs	r2, #1
 8004af0:	2120      	movs	r1, #32
 8004af2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004af6:	f7fb fe79 	bl	80007ec <HAL_GPIO_WritePin>
	HAL_Delay(100);
 8004afa:	2064      	movs	r0, #100	; 0x64
 8004afc:	f7fb fd30 	bl	8000560 <HAL_Delay>

	//CONNECTION TO THE SDCARD

	//if we connect successfully to the SDCard :
	if(f_mount(&myFATFS, SDPath, 1) == FR_OK)
 8004b00:	2201      	movs	r2, #1
 8004b02:	494e      	ldr	r1, [pc, #312]	; (8004c3c <SD_SENSORS+0x18c>)
 8004b04:	484e      	ldr	r0, [pc, #312]	; (8004c40 <SD_SENSORS+0x190>)
 8004b06:	f7ff f895 	bl	8003c34 <f_mount>
 8004b0a:	2800      	cmp	r0, #0
 8004b0c:	d17f      	bne.n	8004c0e <SD_SENSORS+0x15e>
	{
		  //we change the state of the LED
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8004b0e:	2120      	movs	r1, #32
 8004b10:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004b14:	f7fb fe6f 	bl	80007f6 <HAL_GPIO_TogglePin>

		  char myFileName[] = "RESULT.TXT\0";
 8004b18:	4a4a      	ldr	r2, [pc, #296]	; (8004c44 <SD_SENSORS+0x194>)
 8004b1a:	6810      	ldr	r0, [r2, #0]
 8004b1c:	6851      	ldr	r1, [r2, #4]
 8004b1e:	ab01      	add	r3, sp, #4
 8004b20:	c303      	stmia	r3!, {r0, r1}
 8004b22:	6890      	ldr	r0, [r2, #8]
 8004b24:	6018      	str	r0, [r3, #0]
		  f_open(&myFILE, myFileName, FA_WRITE | FA_OPEN_APPEND);
 8004b26:	2232      	movs	r2, #50	; 0x32
 8004b28:	a901      	add	r1, sp, #4
 8004b2a:	4847      	ldr	r0, [pc, #284]	; (8004c48 <SD_SENSORS+0x198>)
 8004b2c:	f7ff f8b6 	bl	8003c9c <f_open>


		  f_write(&myFILE, "T:\t", 3, &testByte);
 8004b30:	4b46      	ldr	r3, [pc, #280]	; (8004c4c <SD_SENSORS+0x19c>)
 8004b32:	4947      	ldr	r1, [pc, #284]	; (8004c50 <SD_SENSORS+0x1a0>)
 8004b34:	4844      	ldr	r0, [pc, #272]	; (8004c48 <SD_SENSORS+0x198>)
 8004b36:	2203      	movs	r2, #3
 8004b38:	f7ff f9c6 	bl	8003ec8 <f_write>
		  f_write(&myFILE, temp_u_char, strlen(temp_u_char), &testByte);
 8004b3c:	4836      	ldr	r0, [pc, #216]	; (8004c18 <SD_SENSORS+0x168>)
 8004b3e:	f7fb fb43 	bl	80001c8 <strlen>
 8004b42:	4b42      	ldr	r3, [pc, #264]	; (8004c4c <SD_SENSORS+0x19c>)
 8004b44:	4934      	ldr	r1, [pc, #208]	; (8004c18 <SD_SENSORS+0x168>)
 8004b46:	4602      	mov	r2, r0
 8004b48:	483f      	ldr	r0, [pc, #252]	; (8004c48 <SD_SENSORS+0x198>)
 8004b4a:	f7ff f9bd 	bl	8003ec8 <f_write>
		  f_write(&myFILE, ",", 1, &testByte);
 8004b4e:	4b3f      	ldr	r3, [pc, #252]	; (8004c4c <SD_SENSORS+0x19c>)
 8004b50:	4940      	ldr	r1, [pc, #256]	; (8004c54 <SD_SENSORS+0x1a4>)
 8004b52:	483d      	ldr	r0, [pc, #244]	; (8004c48 <SD_SENSORS+0x198>)
 8004b54:	2201      	movs	r2, #1
 8004b56:	f7ff f9b7 	bl	8003ec8 <f_write>
		  f_write(&myFILE, temp_d_char, strlen(temp_d_char), &testByte);
 8004b5a:	4831      	ldr	r0, [pc, #196]	; (8004c20 <SD_SENSORS+0x170>)
 8004b5c:	f7fb fb34 	bl	80001c8 <strlen>
 8004b60:	4b3a      	ldr	r3, [pc, #232]	; (8004c4c <SD_SENSORS+0x19c>)
 8004b62:	492f      	ldr	r1, [pc, #188]	; (8004c20 <SD_SENSORS+0x170>)
 8004b64:	4602      	mov	r2, r0
 8004b66:	4838      	ldr	r0, [pc, #224]	; (8004c48 <SD_SENSORS+0x198>)
 8004b68:	f7ff f9ae 	bl	8003ec8 <f_write>
		  f_write(&myFILE, "\tC\t", 4, &testByte);
 8004b6c:	4b37      	ldr	r3, [pc, #220]	; (8004c4c <SD_SENSORS+0x19c>)
 8004b6e:	493a      	ldr	r1, [pc, #232]	; (8004c58 <SD_SENSORS+0x1a8>)
 8004b70:	4835      	ldr	r0, [pc, #212]	; (8004c48 <SD_SENSORS+0x198>)
 8004b72:	2204      	movs	r2, #4
 8004b74:	f7ff f9a8 	bl	8003ec8 <f_write>

		  f_write(&myFILE, "P:\t", 3, &testByte);
 8004b78:	4b34      	ldr	r3, [pc, #208]	; (8004c4c <SD_SENSORS+0x19c>)
 8004b7a:	4938      	ldr	r1, [pc, #224]	; (8004c5c <SD_SENSORS+0x1ac>)
 8004b7c:	4832      	ldr	r0, [pc, #200]	; (8004c48 <SD_SENSORS+0x198>)
 8004b7e:	2203      	movs	r2, #3
 8004b80:	f7ff f9a2 	bl	8003ec8 <f_write>
		  f_write(&myFILE, pres_char, strlen(pres_char), &testByte);
 8004b84:	482a      	ldr	r0, [pc, #168]	; (8004c30 <SD_SENSORS+0x180>)
 8004b86:	f7fb fb1f 	bl	80001c8 <strlen>
 8004b8a:	4b30      	ldr	r3, [pc, #192]	; (8004c4c <SD_SENSORS+0x19c>)
 8004b8c:	4928      	ldr	r1, [pc, #160]	; (8004c30 <SD_SENSORS+0x180>)
 8004b8e:	4602      	mov	r2, r0
 8004b90:	482d      	ldr	r0, [pc, #180]	; (8004c48 <SD_SENSORS+0x198>)
 8004b92:	f7ff f999 	bl	8003ec8 <f_write>
		  f_write(&myFILE, "\thPa\t", 5, &testByte);
 8004b96:	4b2d      	ldr	r3, [pc, #180]	; (8004c4c <SD_SENSORS+0x19c>)
 8004b98:	4931      	ldr	r1, [pc, #196]	; (8004c60 <SD_SENSORS+0x1b0>)
 8004b9a:	482b      	ldr	r0, [pc, #172]	; (8004c48 <SD_SENSORS+0x198>)
 8004b9c:	2205      	movs	r2, #5
 8004b9e:	f7ff f993 	bl	8003ec8 <f_write>

		  f_write(&myFILE, "H:\t", 3, &testByte);
 8004ba2:	4b2a      	ldr	r3, [pc, #168]	; (8004c4c <SD_SENSORS+0x19c>)
 8004ba4:	492f      	ldr	r1, [pc, #188]	; (8004c64 <SD_SENSORS+0x1b4>)
 8004ba6:	4828      	ldr	r0, [pc, #160]	; (8004c48 <SD_SENSORS+0x198>)
 8004ba8:	2203      	movs	r2, #3
 8004baa:	f7ff f98d 	bl	8003ec8 <f_write>
		  f_write(&myFILE, hum_char, strlen(hum_char), &testByte);
 8004bae:	481e      	ldr	r0, [pc, #120]	; (8004c28 <SD_SENSORS+0x178>)
 8004bb0:	f7fb fb0a 	bl	80001c8 <strlen>
 8004bb4:	4b25      	ldr	r3, [pc, #148]	; (8004c4c <SD_SENSORS+0x19c>)
 8004bb6:	491c      	ldr	r1, [pc, #112]	; (8004c28 <SD_SENSORS+0x178>)
 8004bb8:	4602      	mov	r2, r0
 8004bba:	4823      	ldr	r0, [pc, #140]	; (8004c48 <SD_SENSORS+0x198>)
 8004bbc:	f7ff f984 	bl	8003ec8 <f_write>
		  f_write(&myFILE, "\t%\t", 3, &testByte);
 8004bc0:	4b22      	ldr	r3, [pc, #136]	; (8004c4c <SD_SENSORS+0x19c>)
 8004bc2:	4929      	ldr	r1, [pc, #164]	; (8004c68 <SD_SENSORS+0x1b8>)
 8004bc4:	4820      	ldr	r0, [pc, #128]	; (8004c48 <SD_SENSORS+0x198>)
 8004bc6:	2203      	movs	r2, #3
 8004bc8:	f7ff f97e 	bl	8003ec8 <f_write>


		  f_write(&myFILE, "M:\t", 3, &testByte);
 8004bcc:	4b1f      	ldr	r3, [pc, #124]	; (8004c4c <SD_SENSORS+0x19c>)
 8004bce:	4927      	ldr	r1, [pc, #156]	; (8004c6c <SD_SENSORS+0x1bc>)
 8004bd0:	481d      	ldr	r0, [pc, #116]	; (8004c48 <SD_SENSORS+0x198>)
 8004bd2:	2203      	movs	r2, #3
 8004bd4:	f7ff f978 	bl	8003ec8 <f_write>
		  f_write(&myFILE, magn_char, strlen(magn_char), &testByte);
 8004bd8:	4817      	ldr	r0, [pc, #92]	; (8004c38 <SD_SENSORS+0x188>)
 8004bda:	f7fb faf5 	bl	80001c8 <strlen>
 8004bde:	4b1b      	ldr	r3, [pc, #108]	; (8004c4c <SD_SENSORS+0x19c>)
 8004be0:	4915      	ldr	r1, [pc, #84]	; (8004c38 <SD_SENSORS+0x188>)
 8004be2:	4602      	mov	r2, r0
 8004be4:	4818      	ldr	r0, [pc, #96]	; (8004c48 <SD_SENSORS+0x198>)
 8004be6:	f7ff f96f 	bl	8003ec8 <f_write>
		  f_write(&myFILE, "\tmgauss\n", 8, &testByte);
 8004bea:	4921      	ldr	r1, [pc, #132]	; (8004c70 <SD_SENSORS+0x1c0>)
 8004bec:	4b17      	ldr	r3, [pc, #92]	; (8004c4c <SD_SENSORS+0x19c>)
 8004bee:	4816      	ldr	r0, [pc, #88]	; (8004c48 <SD_SENSORS+0x198>)
 8004bf0:	2208      	movs	r2, #8
 8004bf2:	f7ff f969 	bl	8003ec8 <f_write>

		  f_close(&myFILE);
 8004bf6:	4814      	ldr	r0, [pc, #80]	; (8004c48 <SD_SENSORS+0x198>)
 8004bf8:	f7ff fa84 	bl	8004104 <f_close>

		  HAL_Delay(60000);
 8004bfc:	f64e 2060 	movw	r0, #60000	; 0xea60
 8004c00:	f7fb fcae 	bl	8000560 <HAL_Delay>

		  //we change the state of the LED
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8004c04:	2120      	movs	r1, #32
 8004c06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8004c0a:	f7fb fdf4 	bl	80007f6 <HAL_GPIO_TogglePin>
	}

}
 8004c0e:	b005      	add	sp, #20
 8004c10:	f85d fb04 	ldr.w	pc, [sp], #4
 8004c14:	20002138 	.word	0x20002138
 8004c18:	20004200 	.word	0x20004200
 8004c1c:	200041f4 	.word	0x200041f4
 8004c20:	200041d0 	.word	0x200041d0
 8004c24:	200041fe 	.word	0x200041fe
 8004c28:	200041bc 	.word	0x200041bc
 8004c2c:	200041c0 	.word	0x200041c0
 8004c30:	200041ee 	.word	0x200041ee
 8004c34:	2000213a 	.word	0x2000213a
 8004c38:	200041b8 	.word	0x200041b8
 8004c3c:	20000081 	.word	0x20000081
 8004c40:	20003180 	.word	0x20003180
 8004c44:	08005180 	.word	0x08005180
 8004c48:	20002150 	.word	0x20002150
 8004c4c:	20004210 	.word	0x20004210
 8004c50:	0800522c 	.word	0x0800522c
 8004c54:	08005230 	.word	0x08005230
 8004c58:	08005232 	.word	0x08005232
 8004c5c:	08005237 	.word	0x08005237
 8004c60:	0800523b 	.word	0x0800523b
 8004c64:	08005241 	.word	0x08005241
 8004c68:	08005245 	.word	0x08005245
 8004c6c:	08005249 	.word	0x08005249
 8004c70:	0800524d 	.word	0x0800524d

08004c74 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8004c74:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c76:	b0b9      	sub	sp, #228	; 0xe4
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8004c78:	2244      	movs	r2, #68	; 0x44
 8004c7a:	2100      	movs	r1, #0
 8004c7c:	a805      	add	r0, sp, #20
 8004c7e:	f000 fa2b 	bl	80050d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8004c82:	2214      	movs	r2, #20
 8004c84:	2100      	movs	r1, #0
 8004c86:	4668      	mov	r0, sp
 8004c88:	f000 fa26 	bl	80050d8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004c8c:	2288      	movs	r2, #136	; 0x88
 8004c8e:	2100      	movs	r1, #0
 8004c90:	a816      	add	r0, sp, #88	; 0x58
 8004c92:	f000 fa21 	bl	80050d8 <memset>

  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004c96:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004c9a:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004c9c:	2310      	movs	r3, #16
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004c9e:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8004ca0:	9309      	str	r3, [sp, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
  RCC_OscInitStruct.PLL.PLLM = 1;
 8004ca2:	2701      	movs	r7, #1
  RCC_OscInitStruct.PLL.PLLN = 9;
 8004ca4:	2309      	movs	r3, #9
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8004ca6:	2607      	movs	r6, #7
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004ca8:	a805      	add	r0, sp, #20
  /**Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004caa:	2500      	movs	r5, #0
  RCC_OscInitStruct.PLL.PLLN = 9;
 8004cac:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8004cae:	9405      	str	r4, [sp, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8004cb0:	940f      	str	r4, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8004cb2:	9410      	str	r4, [sp, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8004cb4:	9711      	str	r7, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8004cb6:	9613      	str	r6, [sp, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8004cb8:	9414      	str	r4, [sp, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8004cba:	9415      	str	r4, [sp, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8004cbc:	f7fc f9c6 	bl	800104c <HAL_RCC_OscConfig>
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004cc0:	220f      	movs	r2, #15
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004cc2:	2104      	movs	r1, #4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004cc4:	2303      	movs	r3, #3
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004cc6:	4668      	mov	r0, sp
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8004cc8:	e88d 002c 	stmia.w	sp, {r2, r3, r5}
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8004ccc:	9503      	str	r5, [sp, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8004cce:	9504      	str	r5, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8004cd0:	f7fc fbe2 	bl	8001498 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8004cd4:	4b0d      	ldr	r3, [pc, #52]	; (8004d0c <SystemClock_Config+0x98>)
 8004cd6:	9316      	str	r3, [sp, #88]	; 0x58
                              |RCC_PERIPHCLK_SDMMC1;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
  PeriphClkInit.Sdmmc1ClockSelection = RCC_SDMMC1CLKSOURCE_PLLSAI1;
 8004cd8:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8004cdc:	9332      	str	r3, [sp, #200]	; 0xc8
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
  PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 8004cde:	2308      	movs	r3, #8
 8004ce0:	9319      	str	r3, [sp, #100]	; 0x64
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 8004ce2:	2304      	movs	r3, #4
 8004ce4:	931b      	str	r3, [sp, #108]	; 0x6c
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004ce6:	a816      	add	r0, sp, #88	; 0x58
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_48M2CLK;
 8004ce8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8004cec:	931d      	str	r3, [sp, #116]	; 0x74
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8004cee:	9525      	str	r5, [sp, #148]	; 0x94
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8004cf0:	952a      	str	r5, [sp, #168]	; 0xa8
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 8004cf2:	9417      	str	r4, [sp, #92]	; 0x5c
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8004cf4:	9718      	str	r7, [sp, #96]	; 0x60
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8004cf6:	961a      	str	r6, [sp, #104]	; 0x68
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8004cf8:	941c      	str	r4, [sp, #112]	; 0x70
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004cfa:	f7fc fd8f 	bl	800181c <HAL_RCCEx_PeriphCLKConfig>
  {
    Error_Handler();
  }
  /**Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8004cfe:	f44f 7000 	mov.w	r0, #512	; 0x200
 8004d02:	f7fc f8d7 	bl	8000eb4 <HAL_PWREx_ControlVoltageScaling>
  {
    Error_Handler();
  }
}
 8004d06:	b039      	add	sp, #228	; 0xe4
 8004d08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004d0a:	bf00      	nop
 8004d0c:	00080042 	.word	0x00080042

08004d10 <main>:
int main(void){
 8004d10:	b508      	push	{r3, lr}
  HAL_Init();
 8004d12:	f7fb fc01 	bl	8000518 <HAL_Init>
  SystemClock_Config();
 8004d16:	f7ff ffad 	bl	8004c74 <SystemClock_Config>
  MX_GPIO_Init();
 8004d1a:	f7ff fa7d 	bl	8004218 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8004d1e:	f000 f923 	bl	8004f68 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8004d22:	f7ff fad3 	bl	80042cc <MX_I2C1_Init>
  MX_SDMMC1_SD_Init();
 8004d26:	f000 f87d 	bl	8004e24 <MX_SDMMC1_SD_Init>
  MX_FATFS_Init();
 8004d2a:	f7ff fa65 	bl	80041f8 <MX_FATFS_Init>
  TEMP_HUM_init();
 8004d2e:	f7ff fb2f 	bl	8004390 <TEMP_HUM_init>
  PRES_init();
 8004d32:	f7ff fb45 	bl	80043c0 <PRES_init>
  MAGN_init();
 8004d36:	f7ff fb7d 	bl	8004434 <MAGN_init>
	  get_TEMP();	//TEMPERATURE		(C)
 8004d3a:	f7ff fb93 	bl	8004464 <get_TEMP>
	  get_HUM();	//HUMIDITE			(%)
 8004d3e:	f7ff fcbb 	bl	80046b8 <get_HUM>
	  get_PRES();	//PRESSION			(mbar ou hPa)
 8004d42:	f7ff fd7f 	bl	8004844 <get_PRES>
	  get_MAGN();	//CHAMP MAGNETIQUE	(mgauss)
 8004d46:	f7ff fe0f 	bl	8004968 <get_MAGN>
	  SD_SENSORS();
 8004d4a:	f7ff feb1 	bl	8004ab0 <SD_SENSORS>
 8004d4e:	e7f4      	b.n	8004d3a <main+0x2a>

08004d50 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004d50:	4770      	bx	lr
	...

08004d54 <SD_CheckStatus.isra.0>:
/* USER CODE BEGIN beforeFunctionSection */
/* can be used to modify / undefine following code or add new code */
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/
static DSTATUS SD_CheckStatus(BYTE lun)
 8004d54:	b510      	push	{r4, lr}
{
  Stat = STA_NOINIT;
 8004d56:	4c06      	ldr	r4, [pc, #24]	; (8004d70 <SD_CheckStatus.isra.0+0x1c>)
 8004d58:	2301      	movs	r3, #1
 8004d5a:	7023      	strb	r3, [r4, #0]

  if(BSP_SD_GetCardState() == MSD_OK)
 8004d5c:	f7ff fa3c 	bl	80041d8 <BSP_SD_GetCardState>
 8004d60:	4623      	mov	r3, r4
 8004d62:	b918      	cbnz	r0, 8004d6c <SD_CheckStatus.isra.0+0x18>
  {
    Stat &= ~STA_NOINIT;
 8004d64:	7822      	ldrb	r2, [r4, #0]
 8004d66:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004d6a:	7022      	strb	r2, [r4, #0]
  }

  return Stat;
 8004d6c:	7818      	ldrb	r0, [r3, #0]
}
 8004d6e:	bd10      	pop	{r4, pc}
 8004d70:	20000027 	.word	0x20000027

08004d74 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 8004d74:	b510      	push	{r4, lr}
  Stat = STA_NOINIT;
 8004d76:	4c05      	ldr	r4, [pc, #20]	; (8004d8c <SD_initialize+0x18>)
 8004d78:	2301      	movs	r3, #1
 8004d7a:	7023      	strb	r3, [r4, #0]
#if !defined(DISABLE_SD_INIT)

  if(BSP_SD_Init() == MSD_OK)
 8004d7c:	f7ff f9fa 	bl	8004174 <BSP_SD_Init>
 8004d80:	b910      	cbnz	r0, 8004d88 <SD_initialize+0x14>
  {
    Stat = SD_CheckStatus(lun);
 8004d82:	f7ff ffe7 	bl	8004d54 <SD_CheckStatus.isra.0>
 8004d86:	7020      	strb	r0, [r4, #0]
  }

#else
  Stat = SD_CheckStatus(lun);
#endif
  return Stat;
 8004d88:	7820      	ldrb	r0, [r4, #0]
}
 8004d8a:	bd10      	pop	{r4, pc}
 8004d8c:	20000027 	.word	0x20000027

08004d90 <SD_status>:
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
  return SD_CheckStatus(lun);
 8004d90:	f7ff bfe0 	b.w	8004d54 <SD_CheckStatus.isra.0>

08004d94 <SD_read>:
  * @param  sector: Sector address (LBA)
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */
DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 8004d94:	b508      	push	{r3, lr}
 8004d96:	4608      	mov	r0, r1
 8004d98:	4611      	mov	r1, r2
 8004d9a:	461a      	mov	r2, r3
  DRESULT res = RES_ERROR;

  if(BSP_SD_ReadBlocks((uint32_t*)buff,
 8004d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8004da0:	f7ff f9fa 	bl	8004198 <BSP_SD_ReadBlocks>
 8004da4:	b920      	cbnz	r0, 8004db0 <SD_read+0x1c>
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
                        (uint32_t)(sector),
                        count, SD_TIMEOUT) == MSD_OK)
  {
	/* wait until the Write operation is finished */
    while(BSP_SD_GetCardState() != MSD_OK)
 8004da6:	f7ff fa17 	bl	80041d8 <BSP_SD_GetCardState>
 8004daa:	2800      	cmp	r0, #0
 8004dac:	d1fb      	bne.n	8004da6 <SD_read+0x12>
 8004dae:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 8004db0:	2001      	movs	r0, #1
}
 8004db2:	bd08      	pop	{r3, pc}

08004db4 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 8004db4:	b510      	push	{r4, lr}
  DRESULT res = RES_ERROR;
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8004db6:	4b12      	ldr	r3, [pc, #72]	; (8004e00 <SD_ioctl+0x4c>)
 8004db8:	781b      	ldrb	r3, [r3, #0]
 8004dba:	07db      	lsls	r3, r3, #31
{
 8004dbc:	b088      	sub	sp, #32
 8004dbe:	4614      	mov	r4, r2
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8004dc0:	d41b      	bmi.n	8004dfa <SD_ioctl+0x46>

  switch (cmd)
 8004dc2:	2903      	cmp	r1, #3
 8004dc4:	d803      	bhi.n	8004dce <SD_ioctl+0x1a>
 8004dc6:	e8df f001 	tbb	[pc, r1]
 8004dca:	0510      	.short	0x0510
 8004dcc:	120b      	.short	0x120b
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
    res = RES_OK;
    break;

  default:
    res = RES_PARERR;
 8004dce:	2004      	movs	r0, #4
  }

  return res;
}
 8004dd0:	b008      	add	sp, #32
 8004dd2:	bd10      	pop	{r4, pc}
    BSP_SD_GetCardInfo(&CardInfo);
 8004dd4:	4668      	mov	r0, sp
 8004dd6:	f7ff fa09 	bl	80041ec <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 8004dda:	9b06      	ldr	r3, [sp, #24]
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8004ddc:	6023      	str	r3, [r4, #0]
 8004dde:	e004      	b.n	8004dea <SD_ioctl+0x36>
    BSP_SD_GetCardInfo(&CardInfo);
 8004de0:	4668      	mov	r0, sp
 8004de2:	f7ff fa03 	bl	80041ec <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 8004de6:	9b07      	ldr	r3, [sp, #28]
 8004de8:	8023      	strh	r3, [r4, #0]
    res = RES_OK;
 8004dea:	2000      	movs	r0, #0
 8004dec:	e7f0      	b.n	8004dd0 <SD_ioctl+0x1c>
    BSP_SD_GetCardInfo(&CardInfo);
 8004dee:	4668      	mov	r0, sp
 8004df0:	f7ff f9fc 	bl	80041ec <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 8004df4:	9b07      	ldr	r3, [sp, #28]
 8004df6:	0a5b      	lsrs	r3, r3, #9
 8004df8:	e7f0      	b.n	8004ddc <SD_ioctl+0x28>
  if (Stat & STA_NOINIT) return RES_NOTRDY;
 8004dfa:	2003      	movs	r0, #3
 8004dfc:	e7e8      	b.n	8004dd0 <SD_ioctl+0x1c>
 8004dfe:	bf00      	nop
 8004e00:	20000027 	.word	0x20000027

08004e04 <SD_write>:
{
 8004e04:	b508      	push	{r3, lr}
 8004e06:	4608      	mov	r0, r1
 8004e08:	4611      	mov	r1, r2
 8004e0a:	461a      	mov	r2, r3
  if(BSP_SD_WriteBlocks((uint32_t*)buff,
 8004e0c:	f04f 33ff 	mov.w	r3, #4294967295
 8004e10:	f7ff f9d2 	bl	80041b8 <BSP_SD_WriteBlocks>
 8004e14:	b920      	cbnz	r0, 8004e20 <SD_write+0x1c>
    while(BSP_SD_GetCardState() != MSD_OK)
 8004e16:	f7ff f9df 	bl	80041d8 <BSP_SD_GetCardState>
 8004e1a:	2800      	cmp	r0, #0
 8004e1c:	d1fb      	bne.n	8004e16 <SD_write+0x12>
 8004e1e:	bd08      	pop	{r3, pc}
  DRESULT res = RES_ERROR;
 8004e20:	2001      	movs	r0, #1
}
 8004e22:	bd08      	pop	{r3, pc}

08004e24 <MX_SDMMC1_SD_Init>:
/* SDMMC1 init function */

void MX_SDMMC1_SD_Init(void)
{

  hsd1.Instance = SDMMC1;
 8004e24:	4b05      	ldr	r3, [pc, #20]	; (8004e3c <MX_SDMMC1_SD_Init+0x18>)
 8004e26:	4a06      	ldr	r2, [pc, #24]	; (8004e40 <MX_SDMMC1_SD_Init+0x1c>)
 8004e28:	601a      	str	r2, [r3, #0]
  hsd1.Init.ClockEdge = SDMMC_CLOCK_EDGE_RISING;
 8004e2a:	2200      	movs	r2, #0
 8004e2c:	605a      	str	r2, [r3, #4]
  hsd1.Init.ClockBypass = SDMMC_CLOCK_BYPASS_DISABLE;
 8004e2e:	609a      	str	r2, [r3, #8]
  hsd1.Init.ClockPowerSave = SDMMC_CLOCK_POWER_SAVE_DISABLE;
 8004e30:	60da      	str	r2, [r3, #12]
  hsd1.Init.BusWide = SDMMC_BUS_WIDE_1B;
 8004e32:	611a      	str	r2, [r3, #16]
  hsd1.Init.HardwareFlowControl = SDMMC_HARDWARE_FLOW_CONTROL_DISABLE;
 8004e34:	615a      	str	r2, [r3, #20]
  hsd1.Init.ClockDiv = 0;
 8004e36:	619a      	str	r2, [r3, #24]
 8004e38:	4770      	bx	lr
 8004e3a:	bf00      	nop
 8004e3c:	20004214 	.word	0x20004214
 8004e40:	40012800 	.word	0x40012800

08004e44 <HAL_SD_MspInit>:

}

void HAL_SD_MspInit(SD_HandleTypeDef* sdHandle)
{
 8004e44:	b570      	push	{r4, r5, r6, lr}
 8004e46:	4604      	mov	r4, r0
 8004e48:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e4a:	2214      	movs	r2, #20
 8004e4c:	2100      	movs	r1, #0
 8004e4e:	a803      	add	r0, sp, #12
 8004e50:	f000 f942 	bl	80050d8 <memset>
  if(sdHandle->Instance==SDMMC1)
 8004e54:	6822      	ldr	r2, [r4, #0]
 8004e56:	4b1e      	ldr	r3, [pc, #120]	; (8004ed0 <HAL_SD_MspInit+0x8c>)
 8004e58:	429a      	cmp	r2, r3
 8004e5a:	d136      	bne.n	8004eca <HAL_SD_MspInit+0x86>
  {
  /* USER CODE BEGIN SDMMC1_MspInit 0 */

  /* USER CODE END SDMMC1_MspInit 0 */
    /* SDMMC1 clock enable */
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8004e5c:	f503 4368 	add.w	r3, r3, #59392	; 0xe800
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8004e60:	240c      	movs	r4, #12
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8004e62:	6e1a      	ldr	r2, [r3, #96]	; 0x60
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004e64:	481b      	ldr	r0, [pc, #108]	; (8004ed4 <HAL_SD_MspInit+0x90>)
    __HAL_RCC_SDMMC1_CLK_ENABLE();
 8004e66:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8004e6a:	661a      	str	r2, [r3, #96]	; 0x60
 8004e6c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004e6e:	f402 6280 	and.w	r2, r2, #1024	; 0x400
 8004e72:	9200      	str	r2, [sp, #0]
 8004e74:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004e76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004e78:	f042 0204 	orr.w	r2, r2, #4
 8004e7c:	64da      	str	r2, [r3, #76]	; 0x4c
 8004e7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004e80:	f002 0204 	and.w	r2, r2, #4
 8004e84:	9201      	str	r2, [sp, #4]
 8004e86:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004e88:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004e8a:	f042 0208 	orr.w	r2, r2, #8
 8004e8e:	64da      	str	r2, [r3, #76]	; 0x4c
 8004e90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8004e92:	9407      	str	r4, [sp, #28]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8004e94:	f003 0308 	and.w	r3, r3, #8
 8004e98:	9302      	str	r3, [sp, #8]
 8004e9a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004e9c:	2602      	movs	r6, #2
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8004e9e:	f44f 5388 	mov.w	r3, #4352	; 0x1100
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ea2:	2503      	movs	r5, #3
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004ea4:	eb0d 0104 	add.w	r1, sp, r4
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8004ea8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004eaa:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004eac:	9506      	str	r5, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004eae:	f7fb fbc1 	bl	8000634 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004eb2:	2304      	movs	r3, #4
 8004eb4:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004eb6:	eb0d 0104 	add.w	r1, sp, r4
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004eba:	2300      	movs	r3, #0
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004ebc:	4806      	ldr	r0, [pc, #24]	; (8004ed8 <HAL_SD_MspInit+0x94>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ebe:	9604      	str	r6, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ec0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004ec2:	9506      	str	r5, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8004ec4:	9407      	str	r4, [sp, #28]
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8004ec6:	f7fb fbb5 	bl	8000634 <HAL_GPIO_Init>

  /* USER CODE BEGIN SDMMC1_MspInit 1 */

  /* USER CODE END SDMMC1_MspInit 1 */
  }
}
 8004eca:	b008      	add	sp, #32
 8004ecc:	bd70      	pop	{r4, r5, r6, pc}
 8004ece:	bf00      	nop
 8004ed0:	40012800 	.word	0x40012800
 8004ed4:	48000800 	.word	0x48000800
 8004ed8:	48000c00 	.word	0x48000c00

08004edc <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004edc:	4b0a      	ldr	r3, [pc, #40]	; (8004f08 <HAL_MspInit+0x2c>)
 8004ede:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004ee0:	f042 0201 	orr.w	r2, r2, #1
 8004ee4:	661a      	str	r2, [r3, #96]	; 0x60
 8004ee6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8004ee8:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004eea:	f002 0201 	and.w	r2, r2, #1
 8004eee:	9200      	str	r2, [sp, #0]
 8004ef0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8004ef2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004ef4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8004ef8:	659a      	str	r2, [r3, #88]	; 0x58
 8004efa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004efc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f00:	9301      	str	r3, [sp, #4]
 8004f02:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8004f04:	b002      	add	sp, #8
 8004f06:	4770      	bx	lr
 8004f08:	40021000 	.word	0x40021000

08004f0c <NMI_Handler>:
 8004f0c:	4770      	bx	lr

08004f0e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004f0e:	e7fe      	b.n	8004f0e <HardFault_Handler>

08004f10 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004f10:	e7fe      	b.n	8004f10 <MemManage_Handler>

08004f12 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004f12:	e7fe      	b.n	8004f12 <BusFault_Handler>

08004f14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004f14:	e7fe      	b.n	8004f14 <UsageFault_Handler>

08004f16 <SVC_Handler>:
 8004f16:	4770      	bx	lr

08004f18 <DebugMon_Handler>:
 8004f18:	4770      	bx	lr

08004f1a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8004f1a:	4770      	bx	lr

08004f1c <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8004f1c:	f7fb bb12 	b.w	8000544 <HAL_IncTick>

08004f20 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004f20:	490f      	ldr	r1, [pc, #60]	; (8004f60 <SystemInit+0x40>)
 8004f22:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8004f26:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004f2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004f2e:	4b0d      	ldr	r3, [pc, #52]	; (8004f64 <SystemInit+0x44>)
 8004f30:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8004f32:	2000      	movs	r0, #0
  RCC->CR |= RCC_CR_MSION;
 8004f34:	f042 0201 	orr.w	r2, r2, #1
 8004f38:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000U;
 8004f3a:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8004f3c:	681a      	ldr	r2, [r3, #0]
 8004f3e:	f022 52a8 	bic.w	r2, r2, #352321536	; 0x15000000
 8004f42:	f422 2210 	bic.w	r2, r2, #589824	; 0x90000
 8004f46:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8004f48:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004f4c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004f54:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8004f56:	6198      	str	r0, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004f58:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8004f5c:	608b      	str	r3, [r1, #8]
 8004f5e:	4770      	bx	lr
 8004f60:	e000ed00 	.word	0xe000ed00
 8004f64:	40021000 	.word	0x40021000

08004f68 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8004f68:	b508      	push	{r3, lr}

  huart2.Instance = USART2;
 8004f6a:	480c      	ldr	r0, [pc, #48]	; (8004f9c <MX_USART2_UART_Init+0x34>)
  huart2.Init.BaudRate = 115200;
 8004f6c:	4b0c      	ldr	r3, [pc, #48]	; (8004fa0 <MX_USART2_UART_Init+0x38>)
 8004f6e:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
 8004f72:	e880 4008 	stmia.w	r0, {r3, lr}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004f76:	220c      	movs	r2, #12
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004f78:	2300      	movs	r3, #0
 8004f7a:	6083      	str	r3, [r0, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004f7c:	60c3      	str	r3, [r0, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004f7e:	6103      	str	r3, [r0, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8004f80:	6142      	str	r2, [r0, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004f82:	6183      	str	r3, [r0, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8004f84:	61c3      	str	r3, [r0, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004f86:	6203      	str	r3, [r0, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004f88:	6243      	str	r3, [r0, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8004f8a:	f7fd fc4e 	bl	800282a <HAL_UART_Init>
 8004f8e:	b118      	cbz	r0, 8004f98 <MX_USART2_UART_Init+0x30>
  {
    Error_Handler();
  }

}
 8004f90:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8004f94:	f7ff bedc 	b.w	8004d50 <Error_Handler>
 8004f98:	bd08      	pop	{r3, pc}
 8004f9a:	bf00      	nop
 8004f9c:	20004298 	.word	0x20004298
 8004fa0:	40004400 	.word	0x40004400

08004fa4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004fa4:	b510      	push	{r4, lr}
 8004fa6:	4604      	mov	r4, r0
 8004fa8:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004faa:	2214      	movs	r2, #20
 8004fac:	2100      	movs	r1, #0
 8004fae:	a803      	add	r0, sp, #12
 8004fb0:	f000 f892 	bl	80050d8 <memset>
  if(uartHandle->Instance==USART2)
 8004fb4:	6822      	ldr	r2, [r4, #0]
 8004fb6:	4b13      	ldr	r3, [pc, #76]	; (8005004 <HAL_UART_MspInit+0x60>)
 8004fb8:	429a      	cmp	r2, r3
 8004fba:	d120      	bne.n	8004ffe <HAL_UART_MspInit+0x5a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004fbc:	f503 33e6 	add.w	r3, r3, #117760	; 0x1cc00
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004fc0:	a903      	add	r1, sp, #12
    __HAL_RCC_USART2_CLK_ENABLE();
 8004fc2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004fc4:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004fc8:	659a      	str	r2, [r3, #88]	; 0x58
 8004fca:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004fcc:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004fd0:	9201      	str	r2, [sp, #4]
 8004fd2:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004fd4:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004fd6:	f042 0201 	orr.w	r2, r2, #1
 8004fda:	64da      	str	r2, [r3, #76]	; 0x4c
 8004fdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004fde:	f003 0301 	and.w	r3, r3, #1
 8004fe2:	9302      	str	r3, [sp, #8]
 8004fe4:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8004fe6:	230c      	movs	r3, #12
 8004fe8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004fea:	2302      	movs	r3, #2
 8004fec:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004fee:	2303      	movs	r3, #3
 8004ff0:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ff2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004ff6:	2307      	movs	r3, #7
 8004ff8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004ffa:	f7fb fb1b 	bl	8000634 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8004ffe:	b008      	add	sp, #32
 8005000:	bd10      	pop	{r4, pc}
 8005002:	bf00      	nop
 8005004:	40004400 	.word	0x40004400

08005008 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005008:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005040 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800500c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800500e:	e003      	b.n	8005018 <LoopCopyDataInit>

08005010 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8005010:	4b0c      	ldr	r3, [pc, #48]	; (8005044 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8005012:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8005014:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8005016:	3104      	adds	r1, #4

08005018 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8005018:	480b      	ldr	r0, [pc, #44]	; (8005048 <LoopForever+0xa>)
	ldr	r3, =_edata
 800501a:	4b0c      	ldr	r3, [pc, #48]	; (800504c <LoopForever+0xe>)
	adds	r2, r0, r1
 800501c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800501e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005020:	d3f6      	bcc.n	8005010 <CopyDataInit>
	ldr	r2, =_sbss
 8005022:	4a0b      	ldr	r2, [pc, #44]	; (8005050 <LoopForever+0x12>)
	b	LoopFillZerobss
 8005024:	e002      	b.n	800502c <LoopFillZerobss>

08005026 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8005026:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8005028:	f842 3b04 	str.w	r3, [r2], #4

0800502c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800502c:	4b09      	ldr	r3, [pc, #36]	; (8005054 <LoopForever+0x16>)
	cmp	r2, r3
 800502e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005030:	d3f9      	bcc.n	8005026 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8005032:	f7ff ff75 	bl	8004f20 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8005036:	f000 f811 	bl	800505c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800503a:	f7ff fe69 	bl	8004d10 <main>

0800503e <LoopForever>:

LoopForever:
    b LoopForever
 800503e:	e7fe      	b.n	800503e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8005040:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8005044:	080052ec 	.word	0x080052ec
	ldr	r0, =_sdata
 8005048:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800504c:	2000002c 	.word	0x2000002c
	ldr	r2, =_sbss
 8005050:	2000002c 	.word	0x2000002c
	ldr	r3, = _ebss
 8005054:	20004310 	.word	0x20004310

08005058 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005058:	e7fe      	b.n	8005058 <ADC1_2_IRQHandler>
	...

0800505c <__libc_init_array>:
 800505c:	b570      	push	{r4, r5, r6, lr}
 800505e:	4e0d      	ldr	r6, [pc, #52]	; (8005094 <__libc_init_array+0x38>)
 8005060:	4c0d      	ldr	r4, [pc, #52]	; (8005098 <__libc_init_array+0x3c>)
 8005062:	1ba4      	subs	r4, r4, r6
 8005064:	10a4      	asrs	r4, r4, #2
 8005066:	2500      	movs	r5, #0
 8005068:	42a5      	cmp	r5, r4
 800506a:	d109      	bne.n	8005080 <__libc_init_array+0x24>
 800506c:	4e0b      	ldr	r6, [pc, #44]	; (800509c <__libc_init_array+0x40>)
 800506e:	4c0c      	ldr	r4, [pc, #48]	; (80050a0 <__libc_init_array+0x44>)
 8005070:	f000 f87a 	bl	8005168 <_init>
 8005074:	1ba4      	subs	r4, r4, r6
 8005076:	10a4      	asrs	r4, r4, #2
 8005078:	2500      	movs	r5, #0
 800507a:	42a5      	cmp	r5, r4
 800507c:	d105      	bne.n	800508a <__libc_init_array+0x2e>
 800507e:	bd70      	pop	{r4, r5, r6, pc}
 8005080:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005084:	4798      	blx	r3
 8005086:	3501      	adds	r5, #1
 8005088:	e7ee      	b.n	8005068 <__libc_init_array+0xc>
 800508a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800508e:	4798      	blx	r3
 8005090:	3501      	adds	r5, #1
 8005092:	e7f2      	b.n	800507a <__libc_init_array+0x1e>
 8005094:	080052e4 	.word	0x080052e4
 8005098:	080052e4 	.word	0x080052e4
 800509c:	080052e4 	.word	0x080052e4
 80050a0:	080052e8 	.word	0x080052e8

080050a4 <__itoa>:
 80050a4:	1e93      	subs	r3, r2, #2
 80050a6:	2b22      	cmp	r3, #34	; 0x22
 80050a8:	b510      	push	{r4, lr}
 80050aa:	460c      	mov	r4, r1
 80050ac:	d904      	bls.n	80050b8 <__itoa+0x14>
 80050ae:	2300      	movs	r3, #0
 80050b0:	700b      	strb	r3, [r1, #0]
 80050b2:	461c      	mov	r4, r3
 80050b4:	4620      	mov	r0, r4
 80050b6:	bd10      	pop	{r4, pc}
 80050b8:	2a0a      	cmp	r2, #10
 80050ba:	d109      	bne.n	80050d0 <__itoa+0x2c>
 80050bc:	2800      	cmp	r0, #0
 80050be:	da07      	bge.n	80050d0 <__itoa+0x2c>
 80050c0:	232d      	movs	r3, #45	; 0x2d
 80050c2:	700b      	strb	r3, [r1, #0]
 80050c4:	4240      	negs	r0, r0
 80050c6:	2101      	movs	r1, #1
 80050c8:	4421      	add	r1, r4
 80050ca:	f000 f80d 	bl	80050e8 <__utoa>
 80050ce:	e7f1      	b.n	80050b4 <__itoa+0x10>
 80050d0:	2100      	movs	r1, #0
 80050d2:	e7f9      	b.n	80050c8 <__itoa+0x24>

080050d4 <itoa>:
 80050d4:	f7ff bfe6 	b.w	80050a4 <__itoa>

080050d8 <memset>:
 80050d8:	4402      	add	r2, r0
 80050da:	4603      	mov	r3, r0
 80050dc:	4293      	cmp	r3, r2
 80050de:	d100      	bne.n	80050e2 <memset+0xa>
 80050e0:	4770      	bx	lr
 80050e2:	f803 1b01 	strb.w	r1, [r3], #1
 80050e6:	e7f9      	b.n	80050dc <memset+0x4>

080050e8 <__utoa>:
 80050e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80050ea:	4c1e      	ldr	r4, [pc, #120]	; (8005164 <__utoa+0x7c>)
 80050ec:	b08b      	sub	sp, #44	; 0x2c
 80050ee:	4603      	mov	r3, r0
 80050f0:	460f      	mov	r7, r1
 80050f2:	466d      	mov	r5, sp
 80050f4:	f104 0e20 	add.w	lr, r4, #32
 80050f8:	6820      	ldr	r0, [r4, #0]
 80050fa:	6861      	ldr	r1, [r4, #4]
 80050fc:	462e      	mov	r6, r5
 80050fe:	c603      	stmia	r6!, {r0, r1}
 8005100:	3408      	adds	r4, #8
 8005102:	4574      	cmp	r4, lr
 8005104:	4635      	mov	r5, r6
 8005106:	d1f7      	bne.n	80050f8 <__utoa+0x10>
 8005108:	7921      	ldrb	r1, [r4, #4]
 800510a:	7131      	strb	r1, [r6, #4]
 800510c:	1e91      	subs	r1, r2, #2
 800510e:	6820      	ldr	r0, [r4, #0]
 8005110:	6030      	str	r0, [r6, #0]
 8005112:	2922      	cmp	r1, #34	; 0x22
 8005114:	f04f 0100 	mov.w	r1, #0
 8005118:	d904      	bls.n	8005124 <__utoa+0x3c>
 800511a:	7039      	strb	r1, [r7, #0]
 800511c:	460f      	mov	r7, r1
 800511e:	4638      	mov	r0, r7
 8005120:	b00b      	add	sp, #44	; 0x2c
 8005122:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005124:	1e78      	subs	r0, r7, #1
 8005126:	4606      	mov	r6, r0
 8005128:	fbb3 f5f2 	udiv	r5, r3, r2
 800512c:	f10d 0e28 	add.w	lr, sp, #40	; 0x28
 8005130:	fb02 3315 	mls	r3, r2, r5, r3
 8005134:	4473      	add	r3, lr
 8005136:	1c4c      	adds	r4, r1, #1
 8005138:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 800513c:	f806 3f01 	strb.w	r3, [r6, #1]!
 8005140:	462b      	mov	r3, r5
 8005142:	b965      	cbnz	r5, 800515e <__utoa+0x76>
 8005144:	553d      	strb	r5, [r7, r4]
 8005146:	187a      	adds	r2, r7, r1
 8005148:	1acc      	subs	r4, r1, r3
 800514a:	42a3      	cmp	r3, r4
 800514c:	dae7      	bge.n	800511e <__utoa+0x36>
 800514e:	7844      	ldrb	r4, [r0, #1]
 8005150:	7815      	ldrb	r5, [r2, #0]
 8005152:	f800 5f01 	strb.w	r5, [r0, #1]!
 8005156:	3301      	adds	r3, #1
 8005158:	f802 4901 	strb.w	r4, [r2], #-1
 800515c:	e7f4      	b.n	8005148 <__utoa+0x60>
 800515e:	4621      	mov	r1, r4
 8005160:	e7e2      	b.n	8005128 <__utoa+0x40>
 8005162:	bf00      	nop
 8005164:	080052b4 	.word	0x080052b4

08005168 <_init>:
 8005168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800516a:	bf00      	nop
 800516c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800516e:	bc08      	pop	{r3}
 8005170:	469e      	mov	lr, r3
 8005172:	4770      	bx	lr

08005174 <_fini>:
 8005174:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005176:	bf00      	nop
 8005178:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800517a:	bc08      	pop	{r3}
 800517c:	469e      	mov	lr, r3
 800517e:	4770      	bx	lr
