// Seed: 1288181453
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_4, id_5, id_6, id_7 = id_4[1];
  parameter id_8 = 1;
  wire id_9;
  wire id_10, id_11;
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wand id_2,
    output tri0 id_3,
    input wire id_4,
    input supply0 id_5,
    input uwire id_6,
    input tri0 id_7,
    input supply1 id_8,
    output tri0 id_9,
    output tri0 id_10,
    output tri1 id_11,
    input tri0 id_12,
    output logic id_13,
    output uwire id_14,
    output tri1 id_15,
    input logic id_16,
    input uwire id_17,
    output wire id_18,
    id_21,
    output wand id_19
);
  wire id_22, id_23, id_24;
  wire id_25;
  module_0 modCall_1 (
      id_21,
      id_21,
      id_25
  );
  assign id_18 = 1;
  final
    @(negedge id_16) begin : LABEL_0
      id_13 <= -1;
    end
  wire id_26;
  wire id_27, id_28;
endmodule
