\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler}{}\section{ns3\+:\+:Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler Class Reference}
\label{classns3_1_1MmWaveFlexTtiMacScheduler}\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}


{\ttfamily \#include $<$mmwave-\/flex-\/tti-\/mac-\/scheduler.\+h$>$}



Inheritance diagram for ns3\+:\+:Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+:
% FIG 0


Collaboration diagram for ns3\+:\+:Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+:
% FIG 1
\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{structns3_1_1MmWaveFlexTtiMacScheduler_1_1AllocMapElem}{Alloc\+Map\+Elem}
\item 
struct \hyperlink{structns3_1_1MmWaveFlexTtiMacScheduler_1_1UeSchedInfo}{Ue\+Sched\+Info}
\item 
struct \hyperlink{structns3_1_1MmWaveFlexTtiMacScheduler_1_1UlCqiMapElem}{Ul\+Cqi\+Map\+Elem}
\end{DoxyCompactItemize}
\subsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
typedef std\+::vector$<$ uint8\+\_\+t $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_afdca7f52a7350da97088138d59473f9a}{Dl\+Harq\+Processes\+Status\+\_\+t}
\item 
typedef std\+::vector$<$ uint8\+\_\+t $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a88d19a5582694a885d76e6abde60691b}{Dl\+Harq\+Processes\+Timer\+\_\+t}
\item 
typedef std\+::vector$<$ \hyperlink{structns3_1_1DciInfoElementTdma}{Dci\+Info\+Element\+Tdma} $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a0f9a8851fce0c15b30cbbb0a6afe6a93}{Dl\+Harq\+Processes\+Dci\+Info\+List\+\_\+t}
\item 
typedef std\+::vector$<$ std\+::vector$<$ struct \hyperlink{structns3_1_1RlcPduInfo}{Rlc\+Pdu\+Info} $>$ $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ad9f4f50bc7aba7e6471b03b6904888b4}{Dl\+Harq\+Rlc\+Pdu\+List\+\_\+t}
\item 
typedef std\+::vector$<$ uint8\+\_\+t $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a87460d77cb0a37a358ca8db3149222bf}{Ul\+Harq\+Processes\+Timer\+\_\+t}
\item 
typedef std\+::vector$<$ \hyperlink{structns3_1_1DciInfoElementTdma}{Dci\+Info\+Element\+Tdma} $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a74be63957bd21643f909fc2cb7867c04}{Ul\+Harq\+Processes\+Dci\+Info\+List\+\_\+t}
\item 
typedef std\+::vector$<$ uint8\+\_\+t $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ad0ab2d61606f26e8ceaf67ee115d20f0}{Ul\+Harq\+Processes\+Status\+\_\+t}
\end{DoxyCompactItemize}
\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a3dcf6ebe69eb67f3bad16c8d2d3057cb}{Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler} ()
\item 
virtual \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a5d3f87f23f51d2d50e330700a316ac20}{$\sim$\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler} ()
\item 
virtual void \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a0a59403c28c44cc652c42da924038a5c}{Do\+Dispose} (void)
\item 
virtual void \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7860bceeb64bb84656496797e4726795}{Set\+Mac\+Sched\+Sap\+User} (\hyperlink{classns3_1_1MmWaveMacSchedSapUser}{Mm\+Wave\+Mac\+Sched\+Sap\+User} $\ast$sap)
\item 
virtual void \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a32d876a899fe0f59e90e402193fc6a25}{Set\+Mac\+Csched\+Sap\+User} (\hyperlink{classns3_1_1MmWaveMacCschedSapUser}{Mm\+Wave\+Mac\+Csched\+Sap\+User} $\ast$\hyperlink{generate__test__data__lte__sinr_8m_ad83eeb3a142285d1243a08c6b7026df8}{s})
\item 
virtual \hyperlink{classns3_1_1MmWaveMacSchedSapProvider}{Mm\+Wave\+Mac\+Sched\+Sap\+Provider} $\ast$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af7c60c461f9b311432ec3842b92c2de8}{Get\+Mac\+Sched\+Sap\+Provider} ()
\item 
virtual \hyperlink{classns3_1_1MmWaveMacCschedSapProvider}{Mm\+Wave\+Mac\+Csched\+Sap\+Provider} $\ast$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7590936c156caa937319cc7e042e4d62}{Get\+Mac\+Csched\+Sap\+Provider} ()
\item 
virtual void \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ad171296ecf0e2ceca9235e6566bfd8e2}{Configure\+Common\+Parameters} (\hyperlink{classns3_1_1Ptr}{Ptr}$<$ \hyperlink{classns3_1_1MmWavePhyMacCommon}{Mm\+Wave\+Phy\+Mac\+Common} $>$ config)
\item 
void \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a258b38ccd67574a92e83ee7797850a99}{Refresh\+Dl\+Cqi\+Maps} (void)
\item 
void \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a37e57c25e03ec4c1865025f8e5301d32}{Refresh\+Ul\+Cqi\+Maps} (void)
\item 
void \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a596a7a467d1cc60189f6123833df8df8}{Update\+Dl\+Rlc\+Buffer\+Info} (uint16\+\_\+t rnti, uint8\+\_\+t lcid, uint16\+\_\+t size)
\item 
void \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a3ee98517bf46d32cd07cd55bcc8c9f86}{Update\+Ul\+Rlc\+Buffer\+Info} (uint16\+\_\+t rnti, uint16\+\_\+t size)
\end{DoxyCompactItemize}
\subsection*{Static Public Member Functions}
\begin{DoxyCompactItemize}
\item 
static \hyperlink{classns3_1_1TypeId}{Type\+Id} \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a78bb7d672f4ebcf5809e9972ad8cac3a}{Get\+Type\+Id} (void)
\item 
static bool \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a16fbc61112ecb40ab2f6e0aa733589db}{Sort\+Rlc\+Buffer\+Req} (\hyperlink{structns3_1_1MmWaveMacSchedSapProvider_1_1SchedDlRlcBufferReqParameters}{Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Dl\+Rlc\+Buffer\+Req\+Parameters} \hyperlink{lte__uplink__power__control_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}, \hyperlink{structns3_1_1MmWaveMacSchedSapProvider_1_1SchedDlRlcBufferReqParameters}{Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Dl\+Rlc\+Buffer\+Req\+Parameters} j)
\end{DoxyCompactItemize}
\subsection*{Private Member Functions}
\begin{DoxyCompactItemize}
\item 
unsigned \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_addc3fd9accbea088f5614954fb0fde62}{Calc\+Min\+Tb\+Size\+Num\+Sym} (unsigned mcs, unsigned buf\+Size, unsigned \&tb\+Size)
\item 
uint32\+\_\+t \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2de0d6da8a161c34721136d1dff22038}{Bsr\+Id2\+Buffer\+Size} (uint8\+\_\+t val)
\item 
uint8\+\_\+t \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ab79185896cecec99171bf5bf48793a83}{Buffer\+Size2\+Bsr\+Id} (uint32\+\_\+t val)
\item 
uint8\+\_\+t \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ae6166d2b40f1dc7c8407c7d620a8ea02}{Update\+Dl\+Harq\+Process\+Id} (uint16\+\_\+t rnti)
\item 
uint8\+\_\+t \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2e7e646b6f8b35625d1284d04c167881}{Update\+Ul\+Harq\+Process\+Id} (uint16\+\_\+t rnti)
\item 
void \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a0a2e93c1c14b4e26b6fcb1eec990309d}{Do\+Csched\+Cell\+Config\+Req} (const struct \hyperlink{structns3_1_1MmWaveMacCschedSapProvider_1_1CschedCellConfigReqParameters}{Mm\+Wave\+Mac\+Csched\+Sap\+Provider\+::\+Csched\+Cell\+Config\+Req\+Parameters} \&params)
\item 
void \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a5b01baf4890fe28fd57699cc9535d88e}{Do\+Csched\+Ue\+Config\+Req} (const struct \hyperlink{structns3_1_1MmWaveMacCschedSapProvider_1_1CschedUeConfigReqParameters}{Mm\+Wave\+Mac\+Csched\+Sap\+Provider\+::\+Csched\+Ue\+Config\+Req\+Parameters} \&params)
\item 
void \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a801b39134b635d49854ec1864d8b3f26}{Do\+Csched\+Lc\+Config\+Req} (const struct \hyperlink{structns3_1_1MmWaveMacCschedSapProvider_1_1CschedLcConfigReqParameters}{Mm\+Wave\+Mac\+Csched\+Sap\+Provider\+::\+Csched\+Lc\+Config\+Req\+Parameters} \&params)
\item 
void \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a98866a8bcf361255c2f092484813f189}{Do\+Csched\+Lc\+Release\+Req} (const struct \hyperlink{structns3_1_1MmWaveMacCschedSapProvider_1_1CschedLcReleaseReqParameters}{Mm\+Wave\+Mac\+Csched\+Sap\+Provider\+::\+Csched\+Lc\+Release\+Req\+Parameters} \&params)
\item 
void \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a39e444a162781be1bd04ad02c39ca378}{Do\+Csched\+Ue\+Release\+Req} (const struct \hyperlink{structns3_1_1MmWaveMacCschedSapProvider_1_1CschedUeReleaseReqParameters}{Mm\+Wave\+Mac\+Csched\+Sap\+Provider\+::\+Csched\+Ue\+Release\+Req\+Parameters} \&params)
\item 
void \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a972fbd6950708e483b33a5d11b5094cc}{Do\+Sched\+Dl\+Rlc\+Buffer\+Req} (const struct \hyperlink{structns3_1_1MmWaveMacSchedSapProvider_1_1SchedDlRlcBufferReqParameters}{Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Dl\+Rlc\+Buffer\+Req\+Parameters} \&params)
\item 
void \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ad2cb5b2c86797cdbeceb7ef754d9f453}{Do\+Sched\+Dl\+Cqi\+Info\+Req} (const \hyperlink{structns3_1_1MmWaveMacSchedSapProvider_1_1SchedDlCqiInfoReqParameters}{Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Dl\+Cqi\+Info\+Req\+Parameters} \&params)
\item 
void \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_abe9b853ebddee6a695a2e8260cb4e641}{Do\+Sched\+Ul\+Cqi\+Info\+Req} (const struct \hyperlink{structns3_1_1MmWaveMacSchedSapProvider_1_1SchedUlCqiInfoReqParameters}{Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Ul\+Cqi\+Info\+Req\+Parameters} \&params)
\item 
void \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a16150448a696414e42093c28467c0a6d}{Do\+Sched\+Ul\+Mac\+Ctrl\+Info\+Req} (const struct \hyperlink{structns3_1_1MmWaveMacSchedSapProvider_1_1SchedUlMacCtrlInfoReqParameters}{Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Ul\+Mac\+Ctrl\+Info\+Req\+Parameters} \&params)
\item 
void \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a5e3acc15f9a705902c8471ea47d42be7}{Do\+Sched\+Trigger\+Req} (const struct \hyperlink{structns3_1_1MmWaveMacSchedSapProvider_1_1SchedTriggerReqParameters}{Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Trigger\+Req\+Parameters} \&params)
\item 
bool \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_add741cd26773f608881f601cce273dc0}{Do\+Sched\+Dl\+Trigger\+Req} (const struct \hyperlink{structns3_1_1MmWaveMacSchedSapProvider_1_1SchedTriggerReqParameters}{Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Trigger\+Req\+Parameters} \&params, \hyperlink{structns3_1_1MmWaveMacSchedSapUser_1_1SchedConfigIndParameters}{Mm\+Wave\+Mac\+Sched\+Sap\+User\+::\+Sched\+Config\+Ind\+Parameters} \&ret, unsigned int frame\+Num, unsigned int sf\+Num, unsigned int islot)
\item 
bool \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a6c4a0a7211bb9b02115beb205bd194ac}{Do\+Sched\+Ul\+Trigger\+Req} (const struct \hyperlink{structns3_1_1MmWaveMacSchedSapProvider_1_1SchedTriggerReqParameters}{Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Trigger\+Req\+Parameters} \&params, \hyperlink{structns3_1_1MmWaveMacSchedSapUser_1_1SchedConfigIndParameters}{Mm\+Wave\+Mac\+Sched\+Sap\+User\+::\+Sched\+Config\+Ind\+Parameters} \&ret, unsigned int frame\+Num, unsigned int sf\+Num, unsigned int islot)
\item 
void \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_abd090b870575d88da6c2d839c3101c84}{Do\+Sched\+Set\+Mcs} (int mcs)
\item 
void \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a281920e70bec00820617efef009a83fd}{Refresh\+Harq\+Processes} ()
\begin{DoxyCompactList}\small\item\em Refresh H\+A\+RQ processes according to the timers. \end{DoxyCompactList}\end{DoxyCompactItemize}
\subsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{namespacens3_a74052c5410c5c8e0028017dbf985cd1f}{Tdd\+Slot\+Type\+List} \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af8a14ff31f1f694884733952f104e9ed}{m\+\_\+tdd\+Map}
\item 
\hyperlink{classns3_1_1Ptr}{Ptr}$<$ \hyperlink{classns3_1_1MmWaveAmc}{Mm\+Wave\+Amc} $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a80d0b9fd279dd5c33c52cf0833d264da}{m\+\_\+amc}
\item 
\hyperlink{openflow-interface_8h_afd9bcfa176617760671b67580f536fa7}{std\+::list}$<$ \hyperlink{structns3_1_1MmWaveMacSchedSapProvider_1_1SchedDlRlcBufferReqParameters}{Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Dl\+Rlc\+Buffer\+Req\+Parameters} $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2d166013dff600afe51e8c038c36db2b}{m\+\_\+rlc\+Buffer\+Req}
\item 
std\+::map$<$ uint16\+\_\+t, uint8\+\_\+t $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac5f1e12f1e2a6d4e11dbc2baf7c1166a}{m\+\_\+wb\+Cqi\+Rxed}
\item 
std\+::map$<$ uint16\+\_\+t, uint32\+\_\+t $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac223fa16c9b7e57dd628b387833abeed}{m\+\_\+wb\+Cqi\+Timers}
\item 
uint32\+\_\+t \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ab79b59a03053301ed05f22fdb701a7ef}{m\+\_\+cqi\+Timers\+Threshold}
\item 
std\+::map$<$ uint16\+\_\+t, struct \hyperlink{structns3_1_1MmWaveFlexTtiMacScheduler_1_1UlCqiMapElem}{Ul\+Cqi\+Map\+Elem} $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a1b7ed5c8fa4442252efa7cc43318f463}{m\+\_\+ue\+Ul\+Cqi}
\item 
std\+::map$<$ uint16\+\_\+t, uint32\+\_\+t $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a21afc99c752ed7b331690dc9a479c3f0}{m\+\_\+ue\+Cqi\+Timers}
\item 
std\+::map$<$ uint16\+\_\+t, uint32\+\_\+t $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a3f24f21e6b97c5f90be970f6f8b3bffa}{m\+\_\+ce\+Bsr\+Rxed}
\item 
uint16\+\_\+t \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a447f8e61dd792d50e334f6406caf1530}{m\+\_\+next\+Rnti}
\item 
uint64\+\_\+t \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a8ff812f1c85c8c9ec3d0eba88e7c090a}{m\+\_\+next\+Rnti\+Dl}
\item 
uint64\+\_\+t \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a1f7e10e2f29bb79dfda9b0a606cf2521}{m\+\_\+next\+Rnti\+Ul}
\item 
uint32\+\_\+t \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a9f790561b67edeeded0a412a4a138d46}{m\+\_\+subframe\+No}
\item 
uint32\+\_\+t \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2e6fbd15c0a59c6e457ffc98115240d0}{m\+\_\+frame\+No}
\item 
uint8\+\_\+t \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a6164b3a4d99c83b291b54104a29ecaad}{m\+\_\+tb\+Uid}
\item 
uint32\+\_\+t \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a001b046258e0f7c59a1a56ef3f17e4fd}{m\+\_\+num\+Chunks}
\item 
uint32\+\_\+t \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a3839eaff4760d05fbf73a1ee7cce4a30}{m\+\_\+num\+Data\+Symbols}
\item 
\hyperlink{classns3_1_1MmWaveMacSchedSapProvider}{Mm\+Wave\+Mac\+Sched\+Sap\+Provider} $\ast$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ab875c09c3c126085817a97f294fe5b97}{m\+\_\+mac\+Sched\+Sap\+Provider}
\item 
\hyperlink{classns3_1_1MmWaveMacSchedSapUser}{Mm\+Wave\+Mac\+Sched\+Sap\+User} $\ast$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aea2c0392508e0b7f0a582d20c7068e84}{m\+\_\+mac\+Sched\+Sap\+User}
\item 
\hyperlink{classns3_1_1MmWaveMacCschedSapUser}{Mm\+Wave\+Mac\+Csched\+Sap\+User} $\ast$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a84429fa6a8656738b680cd1459ff1090}{m\+\_\+mac\+Csched\+Sap\+User}
\item 
\hyperlink{classns3_1_1MmWaveMacCschedSapProvider}{Mm\+Wave\+Mac\+Csched\+Sap\+Provider} $\ast$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a53e42b8008f2a568ae121ffd4a7f64fc}{m\+\_\+mac\+Csched\+Sap\+Provider}
\item 
\hyperlink{structns3_1_1MmWaveMacCschedSapProvider_1_1CschedCellConfigReqParameters}{Mm\+Wave\+Mac\+Csched\+Sap\+Provider\+::\+Csched\+Cell\+Config\+Req\+Parameters} \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac33eb963cd43d583dcbf8222d78fa2ed}{m\+\_\+csched\+Cell\+Config}
\item 
std\+::map$<$ uint32\+\_\+t, struct \hyperlink{structns3_1_1MmWaveFlexTtiMacScheduler_1_1AllocMapElem}{Alloc\+Map\+Elem} $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ada4413d6867aaf28c116833458a62ea4}{m\+\_\+ul\+Allocation\+Map}
\item 
bool \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a832729b006315bb770e9f50c16305118}{m\+\_\+harq\+On}
\item 
uint8\+\_\+t \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a03f7eeb64e0459c5e0e1e5320937fdb4}{m\+\_\+num\+Harq\+Process}
\item 
uint8\+\_\+t \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a1730a31adaecea129d43e763fc194b53}{m\+\_\+harq\+Timeout}
\item 
std\+::map$<$ uint16\+\_\+t, uint8\+\_\+t $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ad4e26631bc981c2a16a7e4cc40dc8d5a}{m\+\_\+dl\+Harq\+Current\+Process\+Id}
\item 
std\+::map$<$ uint16\+\_\+t, \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_afdca7f52a7350da97088138d59473f9a}{Dl\+Harq\+Processes\+Status\+\_\+t} $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7ea48669590368853d16240acf7dbebe}{m\+\_\+dl\+Harq\+Processes\+Status}
\item 
std\+::map$<$ uint16\+\_\+t, \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a88d19a5582694a885d76e6abde60691b}{Dl\+Harq\+Processes\+Timer\+\_\+t} $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a321e6f7863545e750acf6e94855514c5}{m\+\_\+dl\+Harq\+Processes\+Timer}
\item 
std\+::map$<$ uint16\+\_\+t, \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a0f9a8851fce0c15b30cbbb0a6afe6a93}{Dl\+Harq\+Processes\+Dci\+Info\+List\+\_\+t} $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2820fea8cd85e2351bc0b046bdfb8414}{m\+\_\+dl\+Harq\+Processes\+Dci\+Info\+Map}
\item 
std\+::map$<$ uint16\+\_\+t, \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ad9f4f50bc7aba7e6471b03b6904888b4}{Dl\+Harq\+Rlc\+Pdu\+List\+\_\+t} $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7b37cf0428128dbfe578cd3c5d3ffbe9}{m\+\_\+dl\+Harq\+Processes\+Rlc\+Pdu\+Map}
\item 
std\+::vector$<$ \hyperlink{structns3_1_1DlHarqInfo}{Dl\+Harq\+Info} $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af30d399e8abceedfe762a84ea26336b6}{m\+\_\+dl\+Harq\+Info\+List}
\item 
std\+::vector$<$ \hyperlink{structns3_1_1UlHarqInfo}{Ul\+Harq\+Info} $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ae98000612167824fd24cdca1f812bc60}{m\+\_\+ul\+Harq\+Info\+List}
\item 
std\+::map$<$ uint16\+\_\+t, uint8\+\_\+t $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af4568af6e89ccd5261aa385d4e3e339d}{m\+\_\+ul\+Harq\+Current\+Process\+Id}
\item 
std\+::map$<$ uint16\+\_\+t, \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ad0ab2d61606f26e8ceaf67ee115d20f0}{Ul\+Harq\+Processes\+Status\+\_\+t} $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af728e6ddeaaf55536ca842682904d64a}{m\+\_\+ul\+Harq\+Processes\+Status}
\item 
std\+::map$<$ uint16\+\_\+t, \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a87460d77cb0a37a358ca8db3149222bf}{Ul\+Harq\+Processes\+Timer\+\_\+t} $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a27a2652523d0e61fa7da08a7d43b84a1}{m\+\_\+ul\+Harq\+Processes\+Timer}
\item 
std\+::map$<$ uint16\+\_\+t, \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a74be63957bd21643f909fc2cb7867c04}{Ul\+Harq\+Processes\+Dci\+Info\+List\+\_\+t} $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ad18cf8a17f05488fc679bd891175864f}{m\+\_\+ul\+Harq\+Processes\+Dci\+Info\+Map}
\item 
\hyperlink{openflow-interface_8h_afd9bcfa176617760671b67580f536fa7}{std\+::list}$<$ struct \hyperlink{structns3_1_1SfAllocInfo}{Sf\+Alloc\+Info} $>$ \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a79bb85066aa83355a90eeebb5881b542}{m\+\_\+ul\+Sf\+Alloc\+Info}
\item 
bool \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a310495cea515a335d1dfcc4d623b9b0a}{m\+\_\+fixed\+Mcs\+Dl}
\item 
bool \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_adcb65237e784d0154cc892e9eafdc883}{m\+\_\+fixed\+Mcs\+Ul}
\item 
uint8\+\_\+t \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ae439c9faae5c2544276b639aa2778521}{m\+\_\+mcs\+Default\+Dl}
\item 
uint8\+\_\+t \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a9f55a65641298174b3674300bc45f5a0}{m\+\_\+mcs\+Default\+Ul}
\item 
bool \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a41cc41f208cd4be60b44da4668a75c7b}{m\+\_\+dl\+Only}
\item 
bool \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac9a7f43505a88bb77adc0e3845e42a83}{m\+\_\+ul\+Only}
\item 
bool \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aac44befc273f7bdb0f0be0efc3d05f34}{m\+\_\+fixed\+Tti}
\item 
uint8\+\_\+t \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aa911d95e2956fcccca151a7353b8d42f}{m\+\_\+sym\+Per\+Slot}
\end{DoxyCompactItemize}
\subsection*{Static Private Attributes}
\begin{DoxyCompactItemize}
\item 
static const unsigned \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a4f51deebfee8f21e01647d3812c17929}{m\+\_\+mac\+Hdr\+Size} = 0
\item 
static const unsigned \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac2c5c229b7350214b5ff56c2a9167020}{m\+\_\+sub\+Hdr\+Size} = 4
\item 
static const unsigned \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2c5b4f384597954f87952522bd1fa94f}{m\+\_\+rlc\+Hdr\+Size} = 3
\item 
static const double \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ab18aea68e8746a7584be41c0cc66218c}{m\+\_\+ber\+Dl} = 0.\+001
\end{DoxyCompactItemize}
\subsection*{Friends}
\begin{DoxyCompactItemize}
\item 
class \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a659e913fedbe23f1d3bb4e642212ea32}{Mm\+Wave\+Flex\+Tti\+Mac\+Sched\+Sap\+Provider}
\item 
class \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a96a50df5c19790a6de7fa5203974e459}{Mm\+Wave\+Flex\+Tti\+Mac\+Csched\+Sap\+Provider}
\end{DoxyCompactItemize}
\subsection*{Additional Inherited Members}


\subsection{Member Typedef Documentation}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Dl\+Harq\+Processes\+Dci\+Info\+List\+\_\+t@{Dl\+Harq\+Processes\+Dci\+Info\+List\+\_\+t}}
\index{Dl\+Harq\+Processes\+Dci\+Info\+List\+\_\+t@{Dl\+Harq\+Processes\+Dci\+Info\+List\+\_\+t}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Dl\+Harq\+Processes\+Dci\+Info\+List\+\_\+t}{DlHarqProcessesDciInfoList_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef std\+::vector$<$ {\bf Dci\+Info\+Element\+Tdma} $>$ {\bf ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Dl\+Harq\+Processes\+Dci\+Info\+List\+\_\+t}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a0f9a8851fce0c15b30cbbb0a6afe6a93}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a0f9a8851fce0c15b30cbbb0a6afe6a93}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Dl\+Harq\+Processes\+Status\+\_\+t@{Dl\+Harq\+Processes\+Status\+\_\+t}}
\index{Dl\+Harq\+Processes\+Status\+\_\+t@{Dl\+Harq\+Processes\+Status\+\_\+t}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Dl\+Harq\+Processes\+Status\+\_\+t}{DlHarqProcessesStatus_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef std\+::vector$<$ uint8\+\_\+t $>$ {\bf ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Dl\+Harq\+Processes\+Status\+\_\+t}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_afdca7f52a7350da97088138d59473f9a}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_afdca7f52a7350da97088138d59473f9a}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Dl\+Harq\+Processes\+Timer\+\_\+t@{Dl\+Harq\+Processes\+Timer\+\_\+t}}
\index{Dl\+Harq\+Processes\+Timer\+\_\+t@{Dl\+Harq\+Processes\+Timer\+\_\+t}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Dl\+Harq\+Processes\+Timer\+\_\+t}{DlHarqProcessesTimer_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef std\+::vector$<$ uint8\+\_\+t $>$ {\bf ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Dl\+Harq\+Processes\+Timer\+\_\+t}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a88d19a5582694a885d76e6abde60691b}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a88d19a5582694a885d76e6abde60691b}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Dl\+Harq\+Rlc\+Pdu\+List\+\_\+t@{Dl\+Harq\+Rlc\+Pdu\+List\+\_\+t}}
\index{Dl\+Harq\+Rlc\+Pdu\+List\+\_\+t@{Dl\+Harq\+Rlc\+Pdu\+List\+\_\+t}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Dl\+Harq\+Rlc\+Pdu\+List\+\_\+t}{DlHarqRlcPduList_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef std\+::vector$<$ std\+::vector $<$struct {\bf Rlc\+Pdu\+Info}$>$ $>$ {\bf ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Dl\+Harq\+Rlc\+Pdu\+List\+\_\+t}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_ad9f4f50bc7aba7e6471b03b6904888b4}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_ad9f4f50bc7aba7e6471b03b6904888b4}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Ul\+Harq\+Processes\+Dci\+Info\+List\+\_\+t@{Ul\+Harq\+Processes\+Dci\+Info\+List\+\_\+t}}
\index{Ul\+Harq\+Processes\+Dci\+Info\+List\+\_\+t@{Ul\+Harq\+Processes\+Dci\+Info\+List\+\_\+t}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Ul\+Harq\+Processes\+Dci\+Info\+List\+\_\+t}{UlHarqProcessesDciInfoList_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef std\+::vector$<$ {\bf Dci\+Info\+Element\+Tdma} $>$ {\bf ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Ul\+Harq\+Processes\+Dci\+Info\+List\+\_\+t}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a74be63957bd21643f909fc2cb7867c04}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a74be63957bd21643f909fc2cb7867c04}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Ul\+Harq\+Processes\+Status\+\_\+t@{Ul\+Harq\+Processes\+Status\+\_\+t}}
\index{Ul\+Harq\+Processes\+Status\+\_\+t@{Ul\+Harq\+Processes\+Status\+\_\+t}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Ul\+Harq\+Processes\+Status\+\_\+t}{UlHarqProcessesStatus_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef std\+::vector$<$ uint8\+\_\+t $>$ {\bf ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Ul\+Harq\+Processes\+Status\+\_\+t}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_ad0ab2d61606f26e8ceaf67ee115d20f0}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_ad0ab2d61606f26e8ceaf67ee115d20f0}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Ul\+Harq\+Processes\+Timer\+\_\+t@{Ul\+Harq\+Processes\+Timer\+\_\+t}}
\index{Ul\+Harq\+Processes\+Timer\+\_\+t@{Ul\+Harq\+Processes\+Timer\+\_\+t}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Ul\+Harq\+Processes\+Timer\+\_\+t}{UlHarqProcessesTimer_t}}]{\setlength{\rightskip}{0pt plus 5cm}typedef std\+::vector$<$ uint8\+\_\+t $>$ {\bf ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Ul\+Harq\+Processes\+Timer\+\_\+t}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a87460d77cb0a37a358ca8db3149222bf}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a87460d77cb0a37a358ca8db3149222bf}


\subsection{Constructor \& Destructor Documentation}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\index{Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler()}{MmWaveFlexTtiMacScheduler()}}]{\setlength{\rightskip}{0pt plus 5cm}ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a3dcf6ebe69eb67f3bad16c8d2d3057cb}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a3dcf6ebe69eb67f3bad16c8d2d3057cb}

\begin{DoxyCode}
172 : \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a447f8e61dd792d50e334f6406caf1530}{m\_nextRnti} (0),
173   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a9f790561b67edeeded0a412a4a138d46}{m\_subframeNo} (0),
174   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a6164b3a4d99c83b291b54104a29ecaad}{m\_tbUid} (0),
175   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aea2c0392508e0b7f0a582d20c7068e84}{m\_macSchedSapUser} (0),
176         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a84429fa6a8656738b680cd1459ff1090}{m\_macCschedSapUser} (0)
177 \{
178         \hyperlink{log-macros-disabled_8h_a90b90d5bad1f39cb1b64923ea94c0761}{NS\_LOG\_FUNCTION} (\textcolor{keyword}{this});
179         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ab875c09c3c126085817a97f294fe5b97}{m\_macSchedSapProvider} = \textcolor{keyword}{new} 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a659e913fedbe23f1d3bb4e642212ea32}{MmWaveFlexTtiMacSchedSapProvider} (\textcolor{keyword}{this});
180         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a53e42b8008f2a568ae121ffd4a7f64fc}{m\_macCschedSapProvider} = \textcolor{keyword}{new} 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a96a50df5c19790a6de7fa5203974e459}{MmWaveFlexTtiMacCschedSapProvider} (\textcolor{keyword}{this});
181 \}
\end{DoxyCode}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!````~Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{$\sim$\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\index{````~Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{$\sim$\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{$\sim$\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler()}{~MmWaveFlexTtiMacScheduler()}}]{\setlength{\rightskip}{0pt plus 5cm}ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::$\sim$\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a5d3f87f23f51d2d50e330700a316ac20}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a5d3f87f23f51d2d50e330700a316ac20}

\begin{DoxyCode}
184 \{
185         \hyperlink{log-macros-disabled_8h_a90b90d5bad1f39cb1b64923ea94c0761}{NS\_LOG\_FUNCTION} (\textcolor{keyword}{this});
186 \}
\end{DoxyCode}


\subsection{Member Function Documentation}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Bsr\+Id2\+Buffer\+Size@{Bsr\+Id2\+Buffer\+Size}}
\index{Bsr\+Id2\+Buffer\+Size@{Bsr\+Id2\+Buffer\+Size}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Bsr\+Id2\+Buffer\+Size(uint8\+\_\+t val)}{BsrId2BufferSize(uint8_t val)}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Bsr\+Id2\+Buffer\+Size (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{val}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a2de0d6da8a161c34721136d1dff22038}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a2de0d6da8a161c34721136d1dff22038}

\begin{DoxyCode}
117         \{
118           \hyperlink{group__fatal_ga0bd3f62c55e7347ff814572f3aaa3864}{NS\_ABORT\_MSG\_UNLESS} (val < 64, \textcolor{stringliteral}{"val = "} << val << \textcolor{stringliteral}{" is out of range"});
119           \textcolor{keywordflow}{return} \hyperlink{namespacens3_a693da1bbfe2b27cb7ebe207d565a67a8}{BufferSizeLevelBsrTable}[val];
120         \}
\end{DoxyCode}


Here is the caller graph for this function\+:
% FIG 2


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Buffer\+Size2\+Bsr\+Id@{Buffer\+Size2\+Bsr\+Id}}
\index{Buffer\+Size2\+Bsr\+Id@{Buffer\+Size2\+Bsr\+Id}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Buffer\+Size2\+Bsr\+Id(uint32\+\_\+t val)}{BufferSize2BsrId(uint32_t val)}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Buffer\+Size2\+Bsr\+Id (
\begin{DoxyParamCaption}
\item[{uint32\+\_\+t}]{val}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [inline]}, {\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_ab79185896cecec99171bf5bf48793a83}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_ab79185896cecec99171bf5bf48793a83}

\begin{DoxyCode}
124         \{
125           \textcolor{keywordtype}{int} index = 0;
126           \textcolor{keywordflow}{if} (\hyperlink{namespacens3_a693da1bbfe2b27cb7ebe207d565a67a8}{BufferSizeLevelBsrTable}[63] < val)
127             \{
128               index = 63;
129             \}
130           \textcolor{keywordflow}{else}
131             \{
132               \textcolor{keywordflow}{while} (\hyperlink{namespacens3_a693da1bbfe2b27cb7ebe207d565a67a8}{BufferSizeLevelBsrTable}[index] < val)
133                 \{
134                   \hyperlink{assert_8h_a6dccdb0de9b252f60088ce281c49d052}{NS\_ASSERT} (index < 64);
135                   index++;
136                 \}
137             \}
138 
139           \textcolor{keywordflow}{return} (index);
140         \}
\end{DoxyCode}


Here is the call graph for this function\+:
% FIG 3


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Calc\+Min\+Tb\+Size\+Num\+Sym@{Calc\+Min\+Tb\+Size\+Num\+Sym}}
\index{Calc\+Min\+Tb\+Size\+Num\+Sym@{Calc\+Min\+Tb\+Size\+Num\+Sym}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Calc\+Min\+Tb\+Size\+Num\+Sym(unsigned mcs, unsigned buf\+Size, unsigned \&tb\+Size)}{CalcMinTbSizeNumSym(unsigned mcs, unsigned bufSize, unsigned &tbSize)}}]{\setlength{\rightskip}{0pt plus 5cm}unsigned ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Calc\+Min\+Tb\+Size\+Num\+Sym (
\begin{DoxyParamCaption}
\item[{unsigned}]{mcs, }
\item[{unsigned}]{buf\+Size, }
\item[{unsigned \&}]{tb\+Size}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_addc3fd9accbea088f5614954fb0fde62}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_addc3fd9accbea088f5614954fb0fde62}

\begin{DoxyCode}
612 \{
613         \textcolor{comment}{// bisection line search to find minimum number of slots needed to encode entire buffer}
614         MmWaveMacPduHeader dummyMacHeader;
615         \textcolor{comment}{//unsigned macHdrSize = 10; //dummyMacHeader.GetSerializedSize ();}
616         \textcolor{keywordtype}{int} numSymLow = 0;
617         \textcolor{keywordtype}{int} numSymHigh = \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_a2fe835b76e3c689defa413e395cd10cb}{GetSymbolsPerSubframe}();
618 
619         \textcolor{keywordtype}{int} diff = 0;
620         tbSize = (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a80d0b9fd279dd5c33c52cf0833d264da}{m\_amc}->GetTbSizeFromMcsSymbols (mcs, numSymHigh) / 8); \textcolor{comment}{// start with max value}
621         \textcolor{keywordflow}{while} ((\textcolor{keywordtype}{unsigned})tbSize > bufSize)
622         \{
623                 diff = abs(numSymHigh-numSymLow)/2;
624                 \textcolor{keywordflow}{if} (diff == 0)
625                 \{
626                         tbSize = (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a80d0b9fd279dd5c33c52cf0833d264da}{m\_amc}->GetTbSizeFromMcsSymbols (mcs, numSymHigh) / 8);
627                         \textcolor{keywordflow}{return} numSymHigh;
628                 \}
629                 tbSize = (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a80d0b9fd279dd5c33c52cf0833d264da}{m\_amc}->GetTbSizeFromMcsSymbols (mcs, numSymHigh - diff) / 8);
630                 \textcolor{keywordflow}{if} ((\textcolor{keywordtype}{unsigned})tbSize > bufSize)
631                 \{
632                         numSymHigh -= diff;
633                 \}
634                 \textcolor{keywordflow}{while} ((\textcolor{keywordtype}{unsigned})tbSize < bufSize)
635                 \{
636                         diff = abs(numSymHigh-numSymLow)/2;
637                         \textcolor{keywordflow}{if} (diff == 0)
638                         \{
639                                 tbSize = (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a80d0b9fd279dd5c33c52cf0833d264da}{m\_amc}->GetTbSizeFromMcsSymbols (mcs, numSymHigh) / 8);
640                                 \textcolor{keywordflow}{return} numSymHigh;
641                         \}
642                         \textcolor{comment}{//tmp2 = numSym;}
643                         tbSize = (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a80d0b9fd279dd5c33c52cf0833d264da}{m\_amc}->GetTbSizeFromMcsSymbols (mcs, numSymLow + diff) / 8);
644                         \textcolor{keywordflow}{if} ((\textcolor{keywordtype}{unsigned})tbSize < bufSize)
645                         \{
646                                 numSymLow += diff;
647                         \}
648                 \}
649         \}
650 
651         tbSize = (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a80d0b9fd279dd5c33c52cf0833d264da}{m\_amc}->GetTbSizeFromMcsSymbols (mcs, numSymHigh) / 8);
652         \textcolor{keywordflow}{return} (\textcolor{keywordtype}{unsigned})numSymHigh;
653 \}
\end{DoxyCode}


Here is the call graph for this function\+:
% FIG 4




Here is the caller graph for this function\+:
% FIG 5


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Configure\+Common\+Parameters@{Configure\+Common\+Parameters}}
\index{Configure\+Common\+Parameters@{Configure\+Common\+Parameters}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Configure\+Common\+Parameters(\+Ptr$<$ Mm\+Wave\+Phy\+Mac\+Common $>$ config)}{ConfigureCommonParameters(Ptr< MmWavePhyMacCommon > config)}}]{\setlength{\rightskip}{0pt plus 5cm}void ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Configure\+Common\+Parameters (
\begin{DoxyParamCaption}
\item[{{\bf Ptr}$<$ {\bf Mm\+Wave\+Phy\+Mac\+Common} $>$}]{config}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_ad171296ecf0e2ceca9235e6566bfd8e2}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_ad171296ecf0e2ceca9235e6566bfd8e2}


Implements \hyperlink{classns3_1_1MmWaveMacScheduler_a90f58ca507cb0ca6b68bf38e55cd73ac}{ns3\+::\+Mm\+Wave\+Mac\+Scheduler}.


\begin{DoxyCode}
293 \{
294         \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig} = config;
295         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a80d0b9fd279dd5c33c52cf0833d264da}{m\_amc} = CreateObject <MmWaveAmc> (\hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig});
296         \hyperlink{classns3_1_1MmWaveMacScheduler_a2009724b6771c34c55825772f644c9c8}{m\_numRbg} = \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_a4c5f323fd722d6eec52efda5d76f97ad}{GetNumRb} () / 
      \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_a765574aedfb4a53b9be7de93ccb306e6}{GetNumRbPerRbg} ();
297         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a03f7eeb64e0459c5e0e1e5320937fdb4}{m\_numHarqProcess} = \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->
      \hyperlink{classns3_1_1MmWavePhyMacCommon_a40773d84172ebeb5aff125f56ebcc5ac}{GetNumHarqProcess} ();
298         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a1730a31adaecea129d43e763fc194b53}{m\_harqTimeout} = \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->
      \hyperlink{classns3_1_1MmWavePhyMacCommon_a6a3b10cda74091e0579e24e3b4dbad80}{GetHarqTimeout} ();
299         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a3839eaff4760d05fbf73a1ee7cce4a30}{m\_numDataSymbols} = \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->
      \hyperlink{classns3_1_1MmWavePhyMacCommon_a2fe835b76e3c689defa413e395cd10cb}{GetSymbolsPerSubframe} () -
300                         \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_a1be2da684374de93d7f501aab2441b5a}{GetDlCtrlSymbols} () - 
      \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_aa0bf8af14050bc5dc6513fbc86319a9b}{GetUlCtrlSymbols} ();
301         \hyperlink{assert_8h_aff5ece9066c74e681e74999856f08539}{NS\_ASSERT\_MSG} (\hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_a4c5f323fd722d6eec52efda5d76f97ad}{GetNumRb} () == 1, \(\backslash\)
302                        \textcolor{stringliteral}{"System must be configured with numRb=1 for TDMA mode"});
303 
304         \textcolor{keywordflow}{for} (\textcolor{keywordtype}{unsigned} \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} = 0; \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} < \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_afd70935ec71838fefe6a8e18198f19cb}{GetUlSchedDelay}(); 
      \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}++)
305         \{
306                 \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a79bb85066aa83355a90eeebb5881b542}{m\_ulSfAllocInfo}.push\_back (SfAllocInfo (SfnSf (0, 
      \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}, 0)));
307         \}
308 \}
\end{DoxyCode}


Here is the call graph for this function\+:
% FIG 6


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Do\+Csched\+Cell\+Config\+Req@{Do\+Csched\+Cell\+Config\+Req}}
\index{Do\+Csched\+Cell\+Config\+Req@{Do\+Csched\+Cell\+Config\+Req}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Do\+Csched\+Cell\+Config\+Req(const struct Mm\+Wave\+Mac\+Csched\+Sap\+Provider\+::\+Csched\+Cell\+Config\+Req\+Parameters \&params)}{DoCschedCellConfigReq(const struct MmWaveMacCschedSapProvider::CschedCellConfigReqParameters &params)}}]{\setlength{\rightskip}{0pt plus 5cm}void ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Do\+Csched\+Cell\+Config\+Req (
\begin{DoxyParamCaption}
\item[{const struct {\bf Mm\+Wave\+Mac\+Csched\+Sap\+Provider\+::\+Csched\+Cell\+Config\+Req\+Parameters} \&}]{params}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a0a2e93c1c14b4e26b6fcb1eec990309d}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a0a2e93c1c14b4e26b6fcb1eec990309d}

\begin{DoxyCode}
1753 \{
1754   \hyperlink{log-macros-disabled_8h_a90b90d5bad1f39cb1b64923ea94c0761}{NS\_LOG\_FUNCTION} (\textcolor{keyword}{this});
1755   \textcolor{comment}{// Read the subset of parameters used}
1756   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac33eb963cd43d583dcbf8222d78fa2ed}{m\_cschedCellConfig} = params;
1757   \textcolor{comment}{//m\_rachAllocationMap.resize (m\_cschedCellConfig.m\_ulBandwidth, 0);}
1758   MmWaveMacCschedSapUser::CschedUeConfigCnfParameters cnf;
1759   cnf.m\_result = \hyperlink{namespacens3_a7acf2b7f9e0781dfe43a6bc54d6ecd07a4e8f5e8f6e514152d0a9fbd6b1607fd0}{SUCCESS};
1760   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a84429fa6a8656738b680cd1459ff1090}{m\_macCschedSapUser}->\hyperlink{classns3_1_1MmWaveMacCschedSapUser_a7c6574b01ef6cfd72a3c027142dff19c}{CschedUeConfigCnf} (cnf);
1761   \textcolor{keywordflow}{return};
1762 \}
\end{DoxyCode}


Here is the call graph for this function\+:
% FIG 7




Here is the caller graph for this function\+:
% FIG 8


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Do\+Csched\+Lc\+Config\+Req@{Do\+Csched\+Lc\+Config\+Req}}
\index{Do\+Csched\+Lc\+Config\+Req@{Do\+Csched\+Lc\+Config\+Req}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Do\+Csched\+Lc\+Config\+Req(const struct Mm\+Wave\+Mac\+Csched\+Sap\+Provider\+::\+Csched\+Lc\+Config\+Req\+Parameters \&params)}{DoCschedLcConfigReq(const struct MmWaveMacCschedSapProvider::CschedLcConfigReqParameters &params)}}]{\setlength{\rightskip}{0pt plus 5cm}void ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Do\+Csched\+Lc\+Config\+Req (
\begin{DoxyParamCaption}
\item[{const struct {\bf Mm\+Wave\+Mac\+Csched\+Sap\+Provider\+::\+Csched\+Lc\+Config\+Req\+Parameters} \&}]{params}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a801b39134b635d49854ec1864d8b3f26}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a801b39134b635d49854ec1864d8b3f26}

\begin{DoxyCode}
1803 \{
1804   \hyperlink{log-macros-disabled_8h_a90b90d5bad1f39cb1b64923ea94c0761}{NS\_LOG\_FUNCTION} (\textcolor{keyword}{this});
1805   \textcolor{comment}{// Not used at this stage (LCs updated by DoSchedDlRlcBufferReq)}
1806   \textcolor{keywordflow}{return};
1807 \}
\end{DoxyCode}


Here is the caller graph for this function\+:
% FIG 9


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Do\+Csched\+Lc\+Release\+Req@{Do\+Csched\+Lc\+Release\+Req}}
\index{Do\+Csched\+Lc\+Release\+Req@{Do\+Csched\+Lc\+Release\+Req}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Do\+Csched\+Lc\+Release\+Req(const struct Mm\+Wave\+Mac\+Csched\+Sap\+Provider\+::\+Csched\+Lc\+Release\+Req\+Parameters \&params)}{DoCschedLcReleaseReq(const struct MmWaveMacCschedSapProvider::CschedLcReleaseReqParameters &params)}}]{\setlength{\rightskip}{0pt plus 5cm}void ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Do\+Csched\+Lc\+Release\+Req (
\begin{DoxyParamCaption}
\item[{const struct {\bf Mm\+Wave\+Mac\+Csched\+Sap\+Provider\+::\+Csched\+Lc\+Release\+Req\+Parameters} \&}]{params}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a98866a8bcf361255c2f092484813f189}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a98866a8bcf361255c2f092484813f189}

\begin{DoxyCode}
1811 \{
1812   \hyperlink{log-macros-disabled_8h_a90b90d5bad1f39cb1b64923ea94c0761}{NS\_LOG\_FUNCTION} (\textcolor{keyword}{this});
1813     \textcolor{keywordflow}{for} (uint16\_t \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} = 0; \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} < params.m\_logicalChannelIdentity.size (); \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}++)
1814     \{
1815      std::list<MmWaveMacSchedSapProvider::SchedDlRlcBufferReqParameters>::iterator it = 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2d166013dff600afe51e8c038c36db2b}{m\_rlcBufferReq}.begin ();
1816       \textcolor{keywordflow}{while} (it!=\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2d166013dff600afe51e8c038c36db2b}{m\_rlcBufferReq}.end ())
1817         \{
1818           \textcolor{keywordflow}{if} (((*it).m\_rnti == params.m\_rnti)&&((*it).m\_logicalChannelIdentity == params.
      m\_logicalChannelIdentity.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i})))
1819             \{
1820               it = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2d166013dff600afe51e8c038c36db2b}{m\_rlcBufferReq}.erase (it);
1821             \}
1822           \textcolor{keywordflow}{else}
1823             \{
1824               it++;
1825             \}
1826         \}
1827     \}
1828   \textcolor{keywordflow}{return};
1829 \}
\end{DoxyCode}


Here is the caller graph for this function\+:
% FIG 10


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Do\+Csched\+Ue\+Config\+Req@{Do\+Csched\+Ue\+Config\+Req}}
\index{Do\+Csched\+Ue\+Config\+Req@{Do\+Csched\+Ue\+Config\+Req}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Do\+Csched\+Ue\+Config\+Req(const struct Mm\+Wave\+Mac\+Csched\+Sap\+Provider\+::\+Csched\+Ue\+Config\+Req\+Parameters \&params)}{DoCschedUeConfigReq(const struct MmWaveMacCschedSapProvider::CschedUeConfigReqParameters &params)}}]{\setlength{\rightskip}{0pt plus 5cm}void ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Do\+Csched\+Ue\+Config\+Req (
\begin{DoxyParamCaption}
\item[{const struct {\bf Mm\+Wave\+Mac\+Csched\+Sap\+Provider\+::\+Csched\+Ue\+Config\+Req\+Parameters} \&}]{params}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a5b01baf4890fe28fd57699cc9535d88e}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a5b01baf4890fe28fd57699cc9535d88e}

\begin{DoxyCode}
1766 \{
1767   \hyperlink{log-macros-disabled_8h_a90b90d5bad1f39cb1b64923ea94c0761}{NS\_LOG\_FUNCTION} (\textcolor{keyword}{this} << \textcolor{stringliteral}{" RNTI "} << params.m\_rnti << \textcolor{stringliteral}{" txMode "} << (uint16\_t)params.
      m\_transmissionMode);
1768 
1769   \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7ea48669590368853d16240acf7dbebe}{m\_dlHarqProcessesStatus}.find (params.m\_rnti) == 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7ea48669590368853d16240acf7dbebe}{m\_dlHarqProcessesStatus}.end ())
1770   \{
1771         \textcolor{comment}{//m\_dlHarqCurrentProcessId.insert (std::pair <uint16\_t,uint8\_t > (params.m\_rnti, 0));}
1772         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_afdca7f52a7350da97088138d59473f9a}{DlHarqProcessesStatus\_t} dlHarqPrcStatus;
1773         dlHarqPrcStatus.resize (\hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_a40773d84172ebeb5aff125f56ebcc5ac}{GetNumHarqProcess} (), 0);
1774         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7ea48669590368853d16240acf7dbebe}{m\_dlHarqProcessesStatus}.insert (std::pair <uint16\_t,
       DlHarqProcessesStatus\_t> (params.m\_rnti, dlHarqPrcStatus));
1775         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a88d19a5582694a885d76e6abde60691b}{DlHarqProcessesTimer\_t} dlHarqProcessesTimer;
1776         dlHarqProcessesTimer.resize (\hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->
      \hyperlink{classns3_1_1MmWavePhyMacCommon_a40773d84172ebeb5aff125f56ebcc5ac}{GetNumHarqProcess} (),0);
1777         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a321e6f7863545e750acf6e94855514c5}{m\_dlHarqProcessesTimer}.insert (std::pair <uint16\_t, DlHarqProcessesTimer\_t> (
      params.m\_rnti, dlHarqProcessesTimer));
1778         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a0f9a8851fce0c15b30cbbb0a6afe6a93}{DlHarqProcessesDciInfoList\_t} dlHarqTbInfoList;
1779         dlHarqTbInfoList.resize (\hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_a40773d84172ebeb5aff125f56ebcc5ac}{GetNumHarqProcess} ());
1780         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2820fea8cd85e2351bc0b046bdfb8414}{m\_dlHarqProcessesDciInfoMap}.insert (std::pair <uint16\_t,
       DlHarqProcessesDciInfoList\_t> (params.m\_rnti, dlHarqTbInfoList));
1781         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ad9f4f50bc7aba7e6471b03b6904888b4}{DlHarqRlcPduList\_t} dlHarqRlcPduList;
1782         dlHarqRlcPduList.resize (\hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_a40773d84172ebeb5aff125f56ebcc5ac}{GetNumHarqProcess} ());
1783         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7b37cf0428128dbfe578cd3c5d3ffbe9}{m\_dlHarqProcessesRlcPduMap}.insert (std::pair <uint16\_t,
       DlHarqRlcPduList\_t> (params.m\_rnti, dlHarqRlcPduList));
1784   \}
1785 
1786   \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af728e6ddeaaf55536ca842682904d64a}{m\_ulHarqProcessesStatus}.find (params.m\_rnti) == 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af728e6ddeaaf55536ca842682904d64a}{m\_ulHarqProcessesStatus}.end ())
1787   \{
1788         \textcolor{comment}{//                              m\_ulHarqCurrentProcessId.insert (std::pair <uint16\_t,uint8\_t >
       (rnti, 0));}
1789         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ad0ab2d61606f26e8ceaf67ee115d20f0}{UlHarqProcessesStatus\_t} ulHarqPrcStatus;
1790         ulHarqPrcStatus.resize (\hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_a40773d84172ebeb5aff125f56ebcc5ac}{GetNumHarqProcess} (), 0);
1791         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af728e6ddeaaf55536ca842682904d64a}{m\_ulHarqProcessesStatus}.insert (std::pair <uint16\_t,
       UlHarqProcessesStatus\_t> (params.m\_rnti, ulHarqPrcStatus));
1792         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a87460d77cb0a37a358ca8db3149222bf}{UlHarqProcessesTimer\_t} ulHarqProcessesTimer;
1793         ulHarqProcessesTimer.resize (\hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->
      \hyperlink{classns3_1_1MmWavePhyMacCommon_a40773d84172ebeb5aff125f56ebcc5ac}{GetNumHarqProcess} (),0);
1794         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a27a2652523d0e61fa7da08a7d43b84a1}{m\_ulHarqProcessesTimer}.insert (std::pair <uint16\_t, UlHarqProcessesTimer\_t> (
      params.m\_rnti, ulHarqProcessesTimer));
1795         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a74be63957bd21643f909fc2cb7867c04}{UlHarqProcessesDciInfoList\_t} ulHarqTbInfoList;
1796         ulHarqTbInfoList.resize (\hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_a40773d84172ebeb5aff125f56ebcc5ac}{GetNumHarqProcess} ());
1797         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ad18cf8a17f05488fc679bd891175864f}{m\_ulHarqProcessesDciInfoMap}.insert (std::pair <uint16\_t,
       UlHarqProcessesDciInfoList\_t> (params.m\_rnti, ulHarqTbInfoList));
1798   \}
1799 \}
\end{DoxyCode}


Here is the call graph for this function\+:
% FIG 11




Here is the caller graph for this function\+:
% FIG 12


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Do\+Csched\+Ue\+Release\+Req@{Do\+Csched\+Ue\+Release\+Req}}
\index{Do\+Csched\+Ue\+Release\+Req@{Do\+Csched\+Ue\+Release\+Req}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Do\+Csched\+Ue\+Release\+Req(const struct Mm\+Wave\+Mac\+Csched\+Sap\+Provider\+::\+Csched\+Ue\+Release\+Req\+Parameters \&params)}{DoCschedUeReleaseReq(const struct MmWaveMacCschedSapProvider::CschedUeReleaseReqParameters &params)}}]{\setlength{\rightskip}{0pt plus 5cm}void ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Do\+Csched\+Ue\+Release\+Req (
\begin{DoxyParamCaption}
\item[{const struct {\bf Mm\+Wave\+Mac\+Csched\+Sap\+Provider\+::\+Csched\+Ue\+Release\+Req\+Parameters} \&}]{params}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a39e444a162781be1bd04ad02c39ca378}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a39e444a162781be1bd04ad02c39ca378}

\begin{DoxyCode}
1833 \{
1834   \hyperlink{log-macros-disabled_8h_a90b90d5bad1f39cb1b64923ea94c0761}{NS\_LOG\_FUNCTION} (\textcolor{keyword}{this} << \textcolor{stringliteral}{" Release RNTI "} << params.m\_rnti);
1835 
1836   \textcolor{comment}{//m\_dlHarqCurrentProcessId.erase (params.m\_rnti);}
1837   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7ea48669590368853d16240acf7dbebe}{m\_dlHarqProcessesStatus}.erase  (params.m\_rnti);
1838   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a321e6f7863545e750acf6e94855514c5}{m\_dlHarqProcessesTimer}.erase (params.m\_rnti);
1839   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2820fea8cd85e2351bc0b046bdfb8414}{m\_dlHarqProcessesDciInfoMap}.erase  (params.m\_rnti);
1840   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7b37cf0428128dbfe578cd3c5d3ffbe9}{m\_dlHarqProcessesRlcPduMap}.erase  (params.m\_rnti);
1841   \textcolor{comment}{//m\_ulHarqCurrentProcessId.erase  (params.m\_rnti);}
1842   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a27a2652523d0e61fa7da08a7d43b84a1}{m\_ulHarqProcessesTimer}.erase (params.m\_rnti);
1843   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af728e6ddeaaf55536ca842682904d64a}{m\_ulHarqProcessesStatus}.erase  (params.m\_rnti);
1844   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ad18cf8a17f05488fc679bd891175864f}{m\_ulHarqProcessesDciInfoMap}.erase  (params.m\_rnti);
1845   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a3f24f21e6b97c5f90be970f6f8b3bffa}{m\_ceBsrRxed}.erase (params.m\_rnti);
1846   std::list<MmWaveMacSchedSapProvider::SchedDlRlcBufferReqParameters>::iterator it = 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2d166013dff600afe51e8c038c36db2b}{m\_rlcBufferReq}.begin ();
1847   \textcolor{keywordflow}{while} (it != \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2d166013dff600afe51e8c038c36db2b}{m\_rlcBufferReq}.end ())
1848     \{
1849       \textcolor{keywordflow}{if} ((*it).m\_rnti == params.m\_rnti)
1850         \{
1851           \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{keyword}{this} << \textcolor{stringliteral}{" Erase RNTI "} << (*it).m\_rnti << \textcolor{stringliteral}{" LC "} << (uint16\_t)(*it).
      m\_logicalChannelIdentity);
1852           it = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2d166013dff600afe51e8c038c36db2b}{m\_rlcBufferReq}.erase (it);
1853         \}
1854       \textcolor{keywordflow}{else}
1855         \{
1856           it++;
1857         \}
1858     \}
1859   \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a1f7e10e2f29bb79dfda9b0a606cf2521}{m\_nextRntiUl} == params.m\_rnti)
1860     \{
1861       \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a1f7e10e2f29bb79dfda9b0a606cf2521}{m\_nextRntiUl} = 0;
1862     \}
1863 
1864   \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a8ff812f1c85c8c9ec3d0eba88e7c090a}{m\_nextRntiDl} == params.m\_rnti)
1865     \{
1866       \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a8ff812f1c85c8c9ec3d0eba88e7c090a}{m\_nextRntiDl} = 0;
1867     \}
1868 
1869   \textcolor{keywordflow}{return};
1870 \}
\end{DoxyCode}


Here is the caller graph for this function\+:
% FIG 13


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Do\+Dispose@{Do\+Dispose}}
\index{Do\+Dispose@{Do\+Dispose}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Do\+Dispose(void)}{DoDispose(void)}}]{\setlength{\rightskip}{0pt plus 5cm}void ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Do\+Dispose (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a0a59403c28c44cc652c42da924038a5c}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a0a59403c28c44cc652c42da924038a5c}
Destructor implementation.

This method is called by \hyperlink{classns3_1_1Object_aa90ae598863f6c251cdab3c3722afdaf}{Dispose()} or by the \hyperlink{classns3_1_1Object}{Object}\textquotesingle{}s destructor, whichever comes first.

Subclasses are expected to implement their real destruction code in an overriden version of this method and chain up to their parent\textquotesingle{}s implementation once they are done. {\itshape i.\+e}, for simplicity, the destructor of every subclass should be empty and its content should be moved to the associated \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a0a59403c28c44cc652c42da924038a5c}{Do\+Dispose()} method.

It is safe to call \hyperlink{classns3_1_1Object_a13e18c00017096c8381eb651d5bd0783}{Get\+Object()} from within this method. 

Reimplemented from \hyperlink{classns3_1_1MmWaveMacScheduler_a2ddcc9f234db5b831b81cfa653047640}{ns3\+::\+Mm\+Wave\+Mac\+Scheduler}.


\begin{DoxyCode}
190 \{
191         \hyperlink{log-macros-disabled_8h_a90b90d5bad1f39cb1b64923ea94c0761}{NS\_LOG\_FUNCTION} (\textcolor{keyword}{this});
192         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac5f1e12f1e2a6d4e11dbc2baf7c1166a}{m\_wbCqiRxed}.clear();
193   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2820fea8cd85e2351bc0b046bdfb8414}{m\_dlHarqProcessesDciInfoMap}.clear ();
194   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a321e6f7863545e750acf6e94855514c5}{m\_dlHarqProcessesTimer}.clear ();
195   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7b37cf0428128dbfe578cd3c5d3ffbe9}{m\_dlHarqProcessesRlcPduMap}.clear ();
196   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af30d399e8abceedfe762a84ea26336b6}{m\_dlHarqInfoList}.clear ();
197   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af4568af6e89ccd5261aa385d4e3e339d}{m\_ulHarqCurrentProcessId}.clear ();
198   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af728e6ddeaaf55536ca842682904d64a}{m\_ulHarqProcessesStatus}.clear ();
199   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a27a2652523d0e61fa7da08a7d43b84a1}{m\_ulHarqProcessesTimer}.clear ();
200   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ad18cf8a17f05488fc679bd891175864f}{m\_ulHarqProcessesDciInfoMap}.clear ();
201   \textcolor{keyword}{delete} \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a53e42b8008f2a568ae121ffd4a7f64fc}{m\_macCschedSapProvider};
202   \textcolor{keyword}{delete} \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ab875c09c3c126085817a97f294fe5b97}{m\_macSchedSapProvider};
203 \}
\end{DoxyCode}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Do\+Sched\+Dl\+Cqi\+Info\+Req@{Do\+Sched\+Dl\+Cqi\+Info\+Req}}
\index{Do\+Sched\+Dl\+Cqi\+Info\+Req@{Do\+Sched\+Dl\+Cqi\+Info\+Req}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Do\+Sched\+Dl\+Cqi\+Info\+Req(const Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Dl\+Cqi\+Info\+Req\+Parameters \&params)}{DoSchedDlCqiInfoReq(const MmWaveMacSchedSapProvider::SchedDlCqiInfoReqParameters &params)}}]{\setlength{\rightskip}{0pt plus 5cm}void ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Do\+Sched\+Dl\+Cqi\+Info\+Req (
\begin{DoxyParamCaption}
\item[{const {\bf Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Dl\+Cqi\+Info\+Req\+Parameters} \&}]{params}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_ad2cb5b2c86797cdbeceb7ef754d9f453}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_ad2cb5b2c86797cdbeceb7ef754d9f453}

\begin{DoxyCode}
344 \{
345   \hyperlink{log-macros-disabled_8h_a90b90d5bad1f39cb1b64923ea94c0761}{NS\_LOG\_FUNCTION} (\textcolor{keyword}{this});
346 
347   std::map <uint16\_t,uint8\_t>::iterator it;
348   \textcolor{keywordflow}{for} (\textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{int} \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} = 0; \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} < params.m\_cqiList.size (); \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}++)
349     \{
350       \textcolor{keywordflow}{if} ( params.m\_cqiList.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}).m\_cqiType == \hyperlink{structns3_1_1DlCqiInfo_a58a9fff4b49e4a8df1fdea1005c4735caa1097f844b06ac6dbdbac42802ba2403}{DlCqiInfo::WB} )
351         \{
352           \textcolor{comment}{// wideband CQI reporting}
353           std::map <uint16\_t,uint8\_t>::iterator it;
354           uint16\_t rnti = params.m\_cqiList.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}).m\_rnti;
355           it = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac5f1e12f1e2a6d4e11dbc2baf7c1166a}{m\_wbCqiRxed}.find (rnti);
356           \textcolor{keywordflow}{if} (it == \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac5f1e12f1e2a6d4e11dbc2baf7c1166a}{m\_wbCqiRxed}.end ())
357             \{
358               \textcolor{comment}{// create the new entry}
359               \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac5f1e12f1e2a6d4e11dbc2baf7c1166a}{m\_wbCqiRxed}.insert ( std::pair<uint16\_t, uint8\_t > (rnti, params.m\_cqiList.at (
      \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}).m\_wbCqi) ); \textcolor{comment}{// only codeword 0 at this stage (SISO)}
360               \textcolor{comment}{// generate correspondent timer}
361               \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac223fa16c9b7e57dd628b387833abeed}{m\_wbCqiTimers}.insert ( std::pair<uint16\_t, uint32\_t > (rnti, 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ab79b59a03053301ed05f22fdb701a7ef}{m\_cqiTimersThreshold}));
362             \}
363           \textcolor{keywordflow}{else}
364             \{
365               \textcolor{comment}{// update the CQI value}
366               (*it).second = params.m\_cqiList.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}).m\_wbCqi;
367               \textcolor{comment}{// update correspondent timer}
368               std::map <uint16\_t,uint32\_t>::iterator itTimers;
369               itTimers = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac223fa16c9b7e57dd628b387833abeed}{m\_wbCqiTimers}.find (rnti);
370               (*itTimers).second = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ab79b59a03053301ed05f22fdb701a7ef}{m\_cqiTimersThreshold};
371             \}
372         \}
373       \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} ( params.m\_cqiList.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}).m\_cqiType == \hyperlink{structns3_1_1DlCqiInfo_a58a9fff4b49e4a8df1fdea1005c4735ca034739d53a545902d795f3b2b6c8564c}{DlCqiInfo::SB} )
374         \{
375           \textcolor{comment}{// subband CQI reporting high layer configured}
376           \textcolor{comment}{// Not used by RR Scheduler}
377         \}
378       \textcolor{keywordflow}{else}
379         \{
380           \hyperlink{group__logging_ga0261a8db1d4ac5f79417d117634fd455}{NS\_LOG\_ERROR} (\textcolor{keyword}{this} << \textcolor{stringliteral}{" CQI type unknown"});
381         \}
382     \}
383 \}
\end{DoxyCode}


Here is the caller graph for this function\+:
% FIG 14


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Do\+Sched\+Dl\+Rlc\+Buffer\+Req@{Do\+Sched\+Dl\+Rlc\+Buffer\+Req}}
\index{Do\+Sched\+Dl\+Rlc\+Buffer\+Req@{Do\+Sched\+Dl\+Rlc\+Buffer\+Req}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Do\+Sched\+Dl\+Rlc\+Buffer\+Req(const struct Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Dl\+Rlc\+Buffer\+Req\+Parameters \&params)}{DoSchedDlRlcBufferReq(const struct MmWaveMacSchedSapProvider::SchedDlRlcBufferReqParameters &params)}}]{\setlength{\rightskip}{0pt plus 5cm}void ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Do\+Sched\+Dl\+Rlc\+Buffer\+Req (
\begin{DoxyParamCaption}
\item[{const struct {\bf Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Dl\+Rlc\+Buffer\+Req\+Parameters} \&}]{params}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a972fbd6950708e483b33a5d11b5094cc}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a972fbd6950708e483b33a5d11b5094cc}

\begin{DoxyCode}
312 \{
313   \hyperlink{log-macros-disabled_8h_a90b90d5bad1f39cb1b64923ea94c0761}{NS\_LOG\_FUNCTION} (\textcolor{keyword}{this} << params.m\_rnti << (uint32\_t) params.m\_logicalChannelIdentity);
314   \textcolor{comment}{// API generated by RLC for updating RLC parameters on a LC (tx and retx queues)}
315   std::list<MmWaveMacSchedSapProvider::SchedDlRlcBufferReqParameters>::iterator it = 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2d166013dff600afe51e8c038c36db2b}{m\_rlcBufferReq}.begin ();
316   \textcolor{keywordtype}{bool} newLc = \textcolor{keyword}{true};
317   \textcolor{keywordflow}{while} (it != \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2d166013dff600afe51e8c038c36db2b}{m\_rlcBufferReq}.end ())
318     \{
319       \textcolor{comment}{// remove old entries of this UE-LC}
320       \textcolor{keywordflow}{if} (((*it).m\_rnti == params.m\_rnti)&&((*it).m\_logicalChannelIdentity == params.
      m\_logicalChannelIdentity))
321         \{
322           it = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2d166013dff600afe51e8c038c36db2b}{m\_rlcBufferReq}.erase (it);
323           newLc = \textcolor{keyword}{false};
324         \}
325       \textcolor{keywordflow}{else}
326         \{
327           ++it;
328         \}
329     \}
330   \textcolor{comment}{// add the new parameters}
331   \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2d166013dff600afe51e8c038c36db2b}{m\_rlcBufferReq}.insert (it, params);
332   \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{stringliteral}{"BSR for RNTI "} << params.m\_rnti << \textcolor{stringliteral}{" LC "} << (uint16\_t)params.
      m\_logicalChannelIdentity << \textcolor{stringliteral}{" RLC tx size "} << params.m\_rlcTransmissionQueueSize << \textcolor{stringliteral}{" RLC retx size "} << params.
      m\_rlcRetransmissionQueueSize << \textcolor{stringliteral}{" RLC stat size "} <<  params.m\_rlcStatusPduSize);
333   \textcolor{comment}{// initialize statistics of the flow in case of new flows}
334   \textcolor{keywordflow}{if} (newLc == \textcolor{keyword}{true})
335   \{
336         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac5f1e12f1e2a6d4e11dbc2baf7c1166a}{m\_wbCqiRxed}.insert ( std::pair<uint16\_t, uint8\_t > (params.m\_rnti, 1)); \textcolor{comment}{// only codeword
       0 at this stage (SISO)}
337         \textcolor{comment}{// initialized to 1 (i.e., the lowest value for transmitting a signal)}
338         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac223fa16c9b7e57dd628b387833abeed}{m\_wbCqiTimers}.insert ( std::pair<uint16\_t, uint32\_t > (params.m\_rnti, 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ab79b59a03053301ed05f22fdb701a7ef}{m\_cqiTimersThreshold}));
339   \}
340 \}
\end{DoxyCode}


Here is the caller graph for this function\+:
% FIG 15


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Do\+Sched\+Dl\+Trigger\+Req@{Do\+Sched\+Dl\+Trigger\+Req}}
\index{Do\+Sched\+Dl\+Trigger\+Req@{Do\+Sched\+Dl\+Trigger\+Req}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Do\+Sched\+Dl\+Trigger\+Req(const struct Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Trigger\+Req\+Parameters \&params, Mm\+Wave\+Mac\+Sched\+Sap\+User\+::\+Sched\+Config\+Ind\+Parameters \&ret, unsigned int frame\+Num, unsigned int sf\+Num, unsigned int islot)}{DoSchedDlTriggerReq(const struct MmWaveMacSchedSapProvider::SchedTriggerReqParameters &params, MmWaveMacSchedSapUser::SchedConfigIndParameters &ret, unsigned int frameNum, unsigned int sfNum, unsigned int islot)}}]{\setlength{\rightskip}{0pt plus 5cm}bool ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Do\+Sched\+Dl\+Trigger\+Req (
\begin{DoxyParamCaption}
\item[{const struct {\bf Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Trigger\+Req\+Parameters} \&}]{params, }
\item[{{\bf Mm\+Wave\+Mac\+Sched\+Sap\+User\+::\+Sched\+Config\+Ind\+Parameters} \&}]{ret, }
\item[{unsigned int}]{frame\+Num, }
\item[{unsigned int}]{sf\+Num, }
\item[{unsigned int}]{islot}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_add741cd26773f608881f601cce273dc0}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_add741cd26773f608881f601cce273dc0}


Here is the caller graph for this function\+:
% FIG 16


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Do\+Sched\+Set\+Mcs@{Do\+Sched\+Set\+Mcs}}
\index{Do\+Sched\+Set\+Mcs@{Do\+Sched\+Set\+Mcs}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Do\+Sched\+Set\+Mcs(int mcs)}{DoSchedSetMcs(int mcs)}}]{\setlength{\rightskip}{0pt plus 5cm}void ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Do\+Sched\+Set\+Mcs (
\begin{DoxyParamCaption}
\item[{int}]{mcs}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_abd090b870575d88da6c2d839c3101c84}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_abd090b870575d88da6c2d839c3101c84}

\begin{DoxyCode}
1590 \{
1591         \textcolor{keywordflow}{if} (mcs >= 0 && mcs <= 28)
1592         \{
1593                 \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ae439c9faae5c2544276b639aa2778521}{m\_mcsDefaultDl} = mcs;
1594                 \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a9f55a65641298174b3674300bc45f5a0}{m\_mcsDefaultUl} = mcs;
1595         \}
1596 \}
\end{DoxyCode}


Here is the caller graph for this function\+:
% FIG 17


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Do\+Sched\+Trigger\+Req@{Do\+Sched\+Trigger\+Req}}
\index{Do\+Sched\+Trigger\+Req@{Do\+Sched\+Trigger\+Req}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Do\+Sched\+Trigger\+Req(const struct Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Trigger\+Req\+Parameters \&params)}{DoSchedTriggerReq(const struct MmWaveMacSchedSapProvider::SchedTriggerReqParameters &params)}}]{\setlength{\rightskip}{0pt plus 5cm}void ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Do\+Sched\+Trigger\+Req (
\begin{DoxyParamCaption}
\item[{const struct {\bf Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Trigger\+Req\+Parameters} \&}]{params}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a5e3acc15f9a705902c8471ea47d42be7}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a5e3acc15f9a705902c8471ea47d42be7}

\begin{DoxyCode}
657 \{
658         uint16\_t frameNum = params.m\_snfSf.m\_frameNum;
659         uint8\_t sfNum = params.m\_snfSf.m\_sfNum;
660         \textcolor{comment}{//uint8\_t slotNum = params.m\_snfSf.m\_slotNum;}
661 
662         MmWaveMacSchedSapUser::SchedConfigIndParameters ret;
663         ret.m\_sfnSf = params.m\_snfSf;
664         ret.m\_sfAllocInfo.m\_sfnSf = ret.m\_sfnSf;
665         SfnSf ulSfn = ret.m\_sfnSf;
666         \textcolor{keywordflow}{if} (ret.m\_sfnSf.m\_sfNum + \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_afd70935ec71838fefe6a8e18198f19cb}{GetUlSchedDelay} () >=  
      \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_a3709cf52f6813eb8ad1af16d95082dc1}{GetSubframesPerFrame} ())
667         \{
668                 ulSfn.m\_frameNum++;
669         \}
670         ulSfn.m\_sfNum = (ret.m\_sfnSf.m\_sfNum + \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->
      \hyperlink{classns3_1_1MmWavePhyMacCommon_afd70935ec71838fefe6a8e18198f19cb}{GetUlSchedDelay} ()) % \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->
      \hyperlink{classns3_1_1MmWavePhyMacCommon_a3709cf52f6813eb8ad1af16d95082dc1}{GetSubframesPerFrame} ();
671         \hyperlink{group__logging_ga413f1886406d49f59a6a0a89b77b4d0a}{NS\_LOG\_DEBUG} (\textcolor{stringliteral}{"Scheduling DL frame "}<< (\textcolor{keywordtype}{unsigned})frameNum << \textcolor{stringliteral}{" subframe "} << (\textcolor{keywordtype}{unsigned})
      sfNum
672                       << \textcolor{stringliteral}{" UL frame "} << (\textcolor{keywordtype}{unsigned})ulSfn.m\_frameNum << \textcolor{stringliteral}{" subframe "} << (\textcolor{keywordtype}{unsigned})ulSfn.
      m\_sfNum);
673 
674         \textcolor{comment}{// add slot for DL control}
675         SlotAllocInfo dlCtrlSlot (0, \hyperlink{structns3_1_1SlotAllocInfo_a6cad60db1d39034f1851e2cea625fe5da9a365c9c56b7c32dcae38ee1a468ce6d}{SlotAllocInfo::DL}, 
      \hyperlink{structns3_1_1SlotAllocInfo_a3ea7cb503bfd0c9a4df55a71b81b9331ad78b7d76ef82d56c33be1fa9c1867409}{SlotAllocInfo::CTRL}, \hyperlink{structns3_1_1SlotAllocInfo_adcbd067d82be6260b3399167d8f0b4eca47a67c342db658a08ded9ce4b49417ea}{SlotAllocInfo::DIGITAL}, 0);
676         dlCtrlSlot.m\_dci.m\_numSym = 1;
677         dlCtrlSlot.m\_dci.m\_symStart = 0;
678         ret.m\_sfAllocInfo.m\_slotAllocInfo.push\_back (dlCtrlSlot);
679         \textcolor{keywordtype}{int} resvCtrl = \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_a1be2da684374de93d7f501aab2441b5a}{GetDlCtrlSymbols}() + 
      \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_aa0bf8af14050bc5dc6513fbc86319a9b}{GetUlCtrlSymbols}();
680         \textcolor{keywordtype}{int} symAvail = \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_a2fe835b76e3c689defa413e395cd10cb}{GetSymbolsPerSubframe} () - 
      resvCtrl;
681         uint8\_t slotIdx = 1;
682         uint8\_t symIdx = \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_a1be2da684374de93d7f501aab2441b5a}{GetDlCtrlSymbols}(); \textcolor{comment}{// symbols
       reserved for control at beginning of subframe}
683 
684         \textcolor{comment}{// process received CQIs}
685         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a258b38ccd67574a92e83ee7797850a99}{RefreshDlCqiMaps} ();
686         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a37e57c25e03ec4c1865025f8e5301d32}{RefreshUlCqiMaps} ();
687 
688         \textcolor{comment}{// Process DL HARQ feedback}
689         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a281920e70bec00820617efef009a83fd}{RefreshHarqProcesses} ();
690 
691         \textcolor{comment}{//m\_rlcBufferReq.sort (SortRlcBufferReq);       // sort list by RNTI}
692         \textcolor{comment}{// number of DL/UL flows for new transmissions (not HARQ RETX)}
693         \textcolor{keywordtype}{int} nFlowsDl = 0;
694         \textcolor{keywordtype}{int} nFlowsUl = 0;
695         std::map <uint16\_t, struct UeSchedInfo> ueInfo;
696         std::map <uint16\_t, struct UeSchedInfo>::iterator itUeInfo;
697         std::list<MmWaveMacSchedSapProvider::SchedDlRlcBufferReqParameters>::iterator itRlcBuf;
698 
699         \textcolor{comment}{// retrieve past HARQ retx buffered}
700         \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af30d399e8abceedfe762a84ea26336b6}{m\_dlHarqInfoList}.size () > 0 && params.m\_dlHarqInfoList.size () > 0)
701         \{
702                 \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af30d399e8abceedfe762a84ea26336b6}{m\_dlHarqInfoList}.insert (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af30d399e8abceedfe762a84ea26336b6}{m\_dlHarqInfoList}.end (), params.
      m\_dlHarqInfoList.begin (), params.m\_dlHarqInfoList.end ());
703         \}
704         \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (params.m\_dlHarqInfoList.size () > 0)
705         \{
706                 \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af30d399e8abceedfe762a84ea26336b6}{m\_dlHarqInfoList} = params.m\_dlHarqInfoList;
707         \}
708         \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ae98000612167824fd24cdca1f812bc60}{m\_ulHarqInfoList}.size () > 0 && params.m\_ulHarqInfoList.size () > 0)
709         \{
710                 \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ae98000612167824fd24cdca1f812bc60}{m\_ulHarqInfoList}.insert (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ae98000612167824fd24cdca1f812bc60}{m\_ulHarqInfoList}.end (), params.
      m\_ulHarqInfoList.begin (), params.m\_ulHarqInfoList.end ());
711         \}
712         \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (params.m\_ulHarqInfoList.size () > 0)
713         \{
714                 \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ae98000612167824fd24cdca1f812bc60}{m\_ulHarqInfoList} = params.m\_ulHarqInfoList;
715         \}
716 
717         \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a832729b006315bb770e9f50c16305118}{m\_harqOn} == \textcolor{keyword}{false})          \textcolor{comment}{// Ignore HARQ feedback}
718         \{
719                 \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af30d399e8abceedfe762a84ea26336b6}{m\_dlHarqInfoList}.clear ();
720         \}
721         \textcolor{keywordflow}{else}
722         \{
723                 \textcolor{comment}{// Process DL HARQ feedback and assign slots for RETX if resources available}
724                 std::vector <struct DlHarqInfo> dlInfoListUntxed;  \textcolor{comment}{// TBs not able to be retransmitted in
       this sf}
725                 std::vector <struct UlHarqInfo> ulInfoListUntxed;
726 
727                 \textcolor{keywordflow}{for} (\textcolor{keywordtype}{unsigned} \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} = 0; \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} < \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af30d399e8abceedfe762a84ea26336b6}{m\_dlHarqInfoList}.size (); 
      \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}++)
728                 \{
729                         \textcolor{keywordflow}{if} (symAvail == 0)
730                         \{
731                                 \textcolor{keywordflow}{break};  \textcolor{comment}{// no symbols left to allocate}
732                         \}
733                         uint8\_t harqId = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af30d399e8abceedfe762a84ea26336b6}{m\_dlHarqInfoList}.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}).m\_harqProcessId;
734                         uint16\_t rnti = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af30d399e8abceedfe762a84ea26336b6}{m\_dlHarqInfoList}.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}).m\_rnti;
735                         itUeInfo = ueInfo.find (rnti);
736                         std::map <uint16\_t, UlHarqProcessesStatus\_t>::iterator itStat = 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7ea48669590368853d16240acf7dbebe}{m\_dlHarqProcessesStatus}.find (rnti);
737                         \textcolor{keywordflow}{if} (itStat == \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7ea48669590368853d16240acf7dbebe}{m\_dlHarqProcessesStatus}.end ())
738                         \{
739                                 \hyperlink{group__fatal_ga5131d5e3f75d7d4cbfd706ac456fdc85}{NS\_FATAL\_ERROR} (\textcolor{stringliteral}{"No HARQ status info found for UE "} << rnti);
740                         \}
741                         std::map <uint16\_t, DlHarqRlcPduList\_t>::iterator itRlcPdu =  
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7b37cf0428128dbfe578cd3c5d3ffbe9}{m\_dlHarqProcessesRlcPduMap}.find (rnti);
742                         \textcolor{keywordflow}{if} (itRlcPdu == \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7b37cf0428128dbfe578cd3c5d3ffbe9}{m\_dlHarqProcessesRlcPduMap}.end ())
743                         \{
744                                 \hyperlink{group__fatal_ga5131d5e3f75d7d4cbfd706ac456fdc85}{NS\_FATAL\_ERROR} (\textcolor{stringliteral}{"Unable to find RlcPdcList in HARQ buffer for
       RNTI "} << \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af30d399e8abceedfe762a84ea26336b6}{m\_dlHarqInfoList}.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}).m\_rnti);
745                         \}
746                         \textcolor{keywordflow}{if}(\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af30d399e8abceedfe762a84ea26336b6}{m\_dlHarqInfoList}.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}).m\_harqStatus == 
      \hyperlink{structns3_1_1DlHarqInfo_a922d2bc13ae01f93cde1a8b4bfccad14a8d3ab99ad8902cfbc5929336966de3ef}{DlHarqInfo::ACK} || itStat->second.at (harqId) == 0)
747                         \{ \textcolor{comment}{// acknowledgment or process timeout, reset process}
748                                 \textcolor{comment}{//NS\_LOG\_DEBUG ("UE" << rnti << " DL harqId " << (unsigned)harqId << "
       HARQ-ACK received");}
749                                 itStat->second.at (harqId) = 0;    \textcolor{comment}{// release process ID}
750                                 \textcolor{keywordflow}{for} (uint16\_t k = 0; k < itRlcPdu->second.size (); k++)         \textcolor{comment}{// clear
       RLC buffers}
751                                 \{
752                                         itRlcPdu->second.at (harqId).clear ();
753                                 \}
754                                 \textcolor{keywordflow}{continue};
755                         \}
756                         \textcolor{keywordflow}{else} \textcolor{keywordflow}{if}(\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af30d399e8abceedfe762a84ea26336b6}{m\_dlHarqInfoList}.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}).m\_harqStatus == 
      \hyperlink{structns3_1_1DlHarqInfo_a922d2bc13ae01f93cde1a8b4bfccad14ae0560b883a5e22a4d4c40ac562e80374}{DlHarqInfo::NACK})
757                         \{
758                                 std::map <uint16\_t, DlHarqProcessesDciInfoList\_t>::iterator itHarq = 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2820fea8cd85e2351bc0b046bdfb8414}{m\_dlHarqProcessesDciInfoMap}.find (rnti);
759                                 \textcolor{keywordflow}{if} (itHarq == \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2820fea8cd85e2351bc0b046bdfb8414}{m\_dlHarqProcessesDciInfoMap}.end ()
      )
760                                 \{
761                                         \hyperlink{group__fatal_ga5131d5e3f75d7d4cbfd706ac456fdc85}{NS\_FATAL\_ERROR} (\textcolor{stringliteral}{"No DCI/HARQ buffer entry found for
       UE "} << rnti);
762                                 \}
763                                 DciInfoElementTdma dciInfoReTx = itHarq->second.at (harqId);
764                                 \textcolor{comment}{//NS\_LOG\_DEBUG ("UE" << rnti << " DL harqId " << (unsigned)harqId << "
       HARQ-NACK received, rv " << (unsigned)dciInfoReTx.m\_rv);}
765                                 \hyperlink{assert_8h_a6dccdb0de9b252f60088ce281c49d052}{NS\_ASSERT} (harqId == dciInfoReTx.m\_harqProcess);
766                                 \textcolor{comment}{//NS\_ASSERT(itStat->second.at (harqId) > 0);}
767                                 \hyperlink{assert_8h_a6dccdb0de9b252f60088ce281c49d052}{NS\_ASSERT}(itStat->second.at (harqId)-1 == dciInfoReTx.m\_rv);
768                                 \textcolor{keywordflow}{if} (dciInfoReTx.m\_rv == 3) \textcolor{comment}{// maximum number of retx reached -> drop
       process}
769                                 \{
770                                         \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{stringliteral}{"Max number of retransmissions reached ->
       drop process"});
771                                         itStat->second.at (harqId) = 0;
772                                         \textcolor{keywordflow}{for} (uint16\_t k = 0; k < (*itRlcPdu).second.size (); k++)
773                                         \{
774                                                 itRlcPdu->second.at (harqId).clear ();
775                                         \}
776                                         \textcolor{keywordflow}{continue};
777                                 \}
778 
779                                 \textcolor{comment}{// (1) Check if the CQI has decreased. If no updated value available, use
       the same MCS minus 1.}
780                                 \textcolor{comment}{//                      If CQI is below min threshold, drop process.}
781                                 \textcolor{comment}{// (2) Calculate new number of symbols it will take to encode at lower MCS.}
782                                 \textcolor{comment}{//                      If this exceeds the total number of symbols, reTX
       with original parameters.}
783                                 \textcolor{comment}{//                      If exceeds remaining symbols available in this
       subframe (but not total symbols in SF),}
784                                 \textcolor{comment}{//                      update DCI info and try scheduling in next SF.}
785 
786                                 \textcolor{comment}{/*std::map <uint16\_t,uint8\_t>::iterator itCqi = m\_wbCqiRxed.find
       (itRlcBuf->m\_rnti);}
787 \textcolor{comment}{                                int cqi;}
788 \textcolor{comment}{                                int mcsNew;}
789 \textcolor{comment}{                                if (itCqi != m\_wbCqiRxed.end ())}
790 \textcolor{comment}{                                \{}
791 \textcolor{comment}{                                        cqi = itCqi->second;}
792 \textcolor{comment}{                                        if (cqi == 0)}
793 \textcolor{comment}{                                        \{}
794 \textcolor{comment}{                                                NS\_LOG\_INFO ("CQI for reTX is below threshhold. Drop
       process");}
795 \textcolor{comment}{                                                itStat->second.at (harqId) = 0;}
796 \textcolor{comment}{                                                for (uint16\_t k = 0; k < (*itRlcPdu).second.size (); k++)}
797 \textcolor{comment}{                                                \{}
798 \textcolor{comment}{                                                        itRlcPdu->second.at (harqId).clear ();}
799 \textcolor{comment}{                                                \}}
800 \textcolor{comment}{                                                continue;}
801 \textcolor{comment}{                                        \}}
802 \textcolor{comment}{                                        else}
803 \textcolor{comment}{                                        \{}
804 \textcolor{comment}{                                                mcsNew = m\_amc->GetMcsFromCqi (cqi);  // get MCS}
805 \textcolor{comment}{                                        \}}
806 \textcolor{comment}{                                \}}
807 \textcolor{comment}{                                else}
808 \textcolor{comment}{                                \{}
809 \textcolor{comment}{                                        if(dciInfoReTx.m\_mcs > 0)}
810 \textcolor{comment}{                                        \{}
811 \textcolor{comment}{                                                mcsNew = dciInfoReTx.m\_mcs - 1;}
812 \textcolor{comment}{                                        \}}
813 \textcolor{comment}{                                        else}
814 \textcolor{comment}{                                        \{}
815 \textcolor{comment}{                                                mcsNew = dciInfoReTx.m\_mcs;}
816 \textcolor{comment}{                                        \}}
817 \textcolor{comment}{                                \}}
818 \textcolor{comment}{                                // compute number of symbols required}
819 \textcolor{comment}{                                unsigned numSymReq;}
820 \textcolor{comment}{                                if (mcsNew < dciInfoReTx.m\_mcs)}
821 \textcolor{comment}{                                \{}
822 \textcolor{comment}{                                        numSymReq = m\_amc->GetNumSymbolsFromTbsMcs (dciInfoReTx.m\_tbSize,
       mcsNew);}
823 \textcolor{comment}{                                        while (numSymReq < symAvail && mcsNew < dciInfoReTx.m\_mcs);}
824 \textcolor{comment}{                                        \{}
825 \textcolor{comment}{                                                mcsNew++;}
826 \textcolor{comment}{                                                numSymReq = m\_amc->GetNumSymbolsFromTbsMcs
       (dciInfoReTx.m\_tbSize, mcsNew);}
827 \textcolor{comment}{                                        \}}
828 \textcolor{comment}{                                        mcsNew--;}
829 \textcolor{comment}{                                        numSymReq = m\_amc->GetNumSymbolsFromTbsMcs (dciInfoReTx.m\_tbSize,
       mcsNew);}
830 \textcolor{comment}{                                \}}
831 \textcolor{comment}{                                if (numSymReq <= (m\_phyMacConfig->GetSymbolsPerSubframe () - resvCtrl))}
832 \textcolor{comment}{                                \{       // not enough symbols to encode TB at required MCS, attempt in
       later SF}
833 \textcolor{comment}{                                        dlInfoListUntxed.push\_back (m\_dlHarqInfoList.at (i));}
834 \textcolor{comment}{                                        continue;}
835 \textcolor{comment}{                                \}*/}
836 
837                                 \textcolor{comment}{// allocate retx if enough symbols are available}
838                                 \textcolor{keywordflow}{if} (symAvail >= dciInfoReTx.m\_numSym)
839                                 \{
840                                         symAvail -= dciInfoReTx.m\_numSym;
841                                         dciInfoReTx.m\_symStart = symIdx;
842                                         symIdx += dciInfoReTx.m\_numSym;
843                                         \hyperlink{assert_8h_a6dccdb0de9b252f60088ce281c49d052}{NS\_ASSERT} (symIdx <= m\_phyMacConfig->GetSymbolsPerSubframe
       () - \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_aa0bf8af14050bc5dc6513fbc86319a9b}{GetUlCtrlSymbols} ());
844                                         dciInfoReTx.m\_rv++;
845                                         dciInfoReTx.m\_ndi = 0;
846                                         itHarq->second.at (harqId) = dciInfoReTx;
847                                         itStat->second.at (harqId) = itStat->second.at (harqId) + 1;
848                                         SlotAllocInfo slotInfo (slotIdx++, 
      \hyperlink{structns3_1_1SlotAllocInfo_a6cad60db1d39034f1851e2cea625fe5da9a365c9c56b7c32dcae38ee1a468ce6d}{SlotAllocInfo::DL}, \hyperlink{structns3_1_1SlotAllocInfo_a3ea7cb503bfd0c9a4df55a71b81b9331a1ea636c3f068558fabacbc39934309b8}{SlotAllocInfo::CTRL\_DATA}, 
      \hyperlink{structns3_1_1SlotAllocInfo_adcbd067d82be6260b3399167d8f0b4eca47a67c342db658a08ded9ce4b49417ea}{SlotAllocInfo::DIGITAL}, itUeInfo->first);
849                                         slotInfo.m\_dci = dciInfoReTx;
850                                         \hyperlink{group__logging_ga413f1886406d49f59a6a0a89b77b4d0a}{NS\_LOG\_DEBUG} (\textcolor{stringliteral}{"UE"} << dciInfoReTx.m\_rnti << \textcolor{stringliteral}{" gets DL
       slots "} << (\textcolor{keywordtype}{unsigned})dciInfoReTx.m\_symStart << \textcolor{stringliteral}{"-"} << (\textcolor{keywordtype}{unsigned})(dciInfoReTx.m\_symStart+dciInfoReTx.m\_numSym-
      1) <<
851                                                                      \textcolor{stringliteral}{" tbs "} << dciInfoReTx.m\_tbSize << \textcolor{stringliteral}{"
       harqId "} << (\textcolor{keywordtype}{unsigned})dciInfoReTx.m\_harqProcess << \textcolor{stringliteral}{" harqId "} << (\textcolor{keywordtype}{unsigned})dciInfoReTx.m\_harqProcess <<
852                                                                      \textcolor{stringliteral}{" rv "} << (\textcolor{keywordtype}{unsigned})dciInfoReTx.m\_rv 
      << \textcolor{stringliteral}{" in frame "} << ret.m\_sfnSf.m\_frameNum << \textcolor{stringliteral}{" subframe "} << (\textcolor{keywordtype}{unsigned})ret.m\_sfnSf.m\_sfNum << \textcolor{stringliteral}{" RETX"});
853                                         std::map <uint16\_t, DlHarqRlcPduList\_t>::iterator itRlcList =  
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7b37cf0428128dbfe578cd3c5d3ffbe9}{m\_dlHarqProcessesRlcPduMap}.find (rnti);
854                                         \textcolor{keywordflow}{if} (itRlcList == 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7b37cf0428128dbfe578cd3c5d3ffbe9}{m\_dlHarqProcessesRlcPduMap}.end ())
855                                         \{
856                                                 \hyperlink{group__fatal_ga5131d5e3f75d7d4cbfd706ac456fdc85}{NS\_FATAL\_ERROR} (\textcolor{stringliteral}{"Unable to find RlcPdcList in
       HARQ buffer for RNTI "} << rnti);
857                                         \}
858                                         \textcolor{keywordflow}{for} (uint16\_t k = 0; k < (*itRlcList).second.at(dciInfoReTx.
      m\_harqProcess).size (); k++)
859                                         \{
860                                                 slotInfo.m\_rlcPduInfo.push\_back ((*itRlcList).second.at (
      dciInfoReTx.m\_harqProcess).at (k));
861                                         \}
862                                         ret.m\_sfAllocInfo.m\_slotAllocInfo.push\_back (slotInfo);
863                                         ret.m\_sfAllocInfo.m\_numSymAlloc += dciInfoReTx.m\_numSym;
864                                         \textcolor{keywordflow}{if} (itUeInfo == ueInfo.end())
865                                         \{
866                                                 itUeInfo = ueInfo.insert (std::pair<uint16\_t, struct
       UeSchedInfo> (rnti, UeSchedInfo () )).first;
867                                         \}
868                                         itUeInfo->second.m\_dlSymbolsRetx = dciInfoReTx.m\_numSym;
869                                 \}
870                                 \textcolor{keywordflow}{else}
871                                 \{
872                                         \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{stringliteral}{"No resource for this retx -> buffer it"});
873                                         dlInfoListUntxed.push\_back (
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af30d399e8abceedfe762a84ea26336b6}{m\_dlHarqInfoList}.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}));
874                                 \}
875                         \}
876                 \}
877 
878                 \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af30d399e8abceedfe762a84ea26336b6}{m\_dlHarqInfoList}.clear ();
879                 \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af30d399e8abceedfe762a84ea26336b6}{m\_dlHarqInfoList} = dlInfoListUntxed;
880 
881                 \textcolor{comment}{// Process UL HARQ feedback}
882                 \textcolor{keywordflow}{for} (uint16\_t \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} = 0; \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} < \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ae98000612167824fd24cdca1f812bc60}{m\_ulHarqInfoList}.size (); 
      \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}++)
883                 \{
884                         \textcolor{keywordflow}{if} (symAvail == 0)
885                         \{
886                                 \textcolor{keywordflow}{break};  \textcolor{comment}{// no symbols left to allocate}
887                         \}
888                         UlHarqInfo harqInfo = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ae98000612167824fd24cdca1f812bc60}{m\_ulHarqInfoList}.at (
      \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i});
889                         uint8\_t harqId = harqInfo.m\_harqProcessId;
890                         uint16\_t rnti = harqInfo.m\_rnti;
891                         itUeInfo = ueInfo.find (rnti);
892                         std::map <uint16\_t, UlHarqProcessesStatus\_t>::iterator itStat = 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af728e6ddeaaf55536ca842682904d64a}{m\_ulHarqProcessesStatus}.find (rnti);
893                         \textcolor{keywordflow}{if} (itStat == \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af728e6ddeaaf55536ca842682904d64a}{m\_ulHarqProcessesStatus}.end ())
894                         \{
895                                 \hyperlink{group__logging_ga0261a8db1d4ac5f79417d117634fd455}{NS\_LOG\_ERROR} (\textcolor{stringliteral}{"No info found in HARQ buffer for UE (might have
       changed eNB) "} << rnti);
896                         \}
897                         \textcolor{keywordflow}{if} (harqInfo.m\_receptionStatus == \hyperlink{structns3_1_1UlHarqInfo_af1ea9a1ce02c9b4a551ac978484a4336ad61a738c75abe251c05daa2461ecf308}{UlHarqInfo::Ok} || itStat->second.at
       (harqId) == 0)
898                         \{
899                                 \textcolor{comment}{//NS\_LOG\_DEBUG ("UE" << rnti << " UL harqId " <<
       (unsigned)harqInfo.m\_harqProcessId << " HARQ-ACK received");}
900                                 \textcolor{keywordflow}{if} (itStat != \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af728e6ddeaaf55536ca842682904d64a}{m\_ulHarqProcessesStatus}.end ())
901                                 \{
902                                         itStat->second.at (harqId) = 0;  \textcolor{comment}{// release process ID}
903                                 \}
904                         \}
905                         \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (harqInfo.m\_receptionStatus == \hyperlink{structns3_1_1UlHarqInfo_af1ea9a1ce02c9b4a551ac978484a4336a488db5f30de0c73647fed90c4a994a83}{UlHarqInfo::NotOk})
906                         \{
907                                 std::map <uint16\_t, UlHarqProcessesDciInfoList\_t>::iterator itHarq = 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ad18cf8a17f05488fc679bd891175864f}{m\_ulHarqProcessesDciInfoMap}.find (rnti);
908                                 \textcolor{keywordflow}{if} (itHarq == \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ad18cf8a17f05488fc679bd891175864f}{m\_ulHarqProcessesDciInfoMap}.end ()
      )
909                                 \{
910                                         \hyperlink{group__logging_ga0261a8db1d4ac5f79417d117634fd455}{NS\_LOG\_ERROR} (\textcolor{stringliteral}{"No info found in UL-HARQ buffer for UE
       (might have changed eNB) "} << rnti);
911                                 \}
912                                 \textcolor{comment}{// retx correspondent block: retrieve the UL-DCI}
913                                 DciInfoElementTdma dciInfoReTx = itHarq->second.at (harqId);
914                                 \textcolor{comment}{//NS\_LOG\_DEBUG ("UE" << rnti << " UL harqId " <<
       (unsigned)harqInfo.m\_harqProcessId << " HARQ-NACK received, rv " << (unsigned)dciInfoReTx.m\_rv);}
915                                 \hyperlink{assert_8h_a6dccdb0de9b252f60088ce281c49d052}{NS\_ASSERT} (harqId == dciInfoReTx.m\_harqProcess);
916                                 \hyperlink{assert_8h_a6dccdb0de9b252f60088ce281c49d052}{NS\_ASSERT}(itStat->second.at (harqId) > 0);
917                                 \hyperlink{assert_8h_a6dccdb0de9b252f60088ce281c49d052}{NS\_ASSERT}(itStat->second.at (harqId)-1 == dciInfoReTx.m\_rv);
918                                 \textcolor{keywordflow}{if} (dciInfoReTx.m\_rv == 3)
919                                 \{
920                                         \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{stringliteral}{"Max number of retransmissions reached
       (UL)-> drop process"});
921                                         itStat->second.at (harqId) = 0;
922                                         \textcolor{keywordflow}{continue};
923                                 \}
924 
925                                 \textcolor{keywordflow}{if} (symAvail >= dciInfoReTx.m\_numSym)
926                                 \{
927                                         symAvail -= dciInfoReTx.m\_numSym;
928                                         dciInfoReTx.m\_symStart = symIdx;
929                                         symIdx += dciInfoReTx.m\_numSym;
930                                         \hyperlink{assert_8h_a6dccdb0de9b252f60088ce281c49d052}{NS\_ASSERT} (symIdx <= m\_phyMacConfig->GetSymbolsPerSubframe
       () - \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_aa0bf8af14050bc5dc6513fbc86319a9b}{GetUlCtrlSymbols} ());
931                                         dciInfoReTx.m\_rv++;
932                                         dciInfoReTx.m\_ndi = 0;
933                                         itStat->second.at (harqId) = itStat->second.at (harqId) + 1;
934                                         itHarq->second.at (harqId) = dciInfoReTx;
935                                         SlotAllocInfo slotInfo (slotIdx++, 
      \hyperlink{structns3_1_1SlotAllocInfo_a6cad60db1d39034f1851e2cea625fe5da916b5be54594ead6ed677c570311cad2}{SlotAllocInfo::UL}, \hyperlink{structns3_1_1SlotAllocInfo_a3ea7cb503bfd0c9a4df55a71b81b9331a1ea636c3f068558fabacbc39934309b8}{SlotAllocInfo::CTRL\_DATA}, 
      \hyperlink{structns3_1_1SlotAllocInfo_adcbd067d82be6260b3399167d8f0b4eca47a67c342db658a08ded9ce4b49417ea}{SlotAllocInfo::DIGITAL}, rnti);
936                                         slotInfo.m\_dci = dciInfoReTx;
937                                         \hyperlink{group__logging_ga413f1886406d49f59a6a0a89b77b4d0a}{NS\_LOG\_DEBUG} (\textcolor{stringliteral}{"UE"} << dciInfoReTx.m\_rnti << \textcolor{stringliteral}{" gets UL
       slots "} << (\textcolor{keywordtype}{unsigned})dciInfoReTx.m\_symStart << \textcolor{stringliteral}{"-"} << (\textcolor{keywordtype}{unsigned})(dciInfoReTx.m\_symStart+dciInfoReTx.m\_numSym-
      1) <<
938                                                                                          \textcolor{stringliteral}{" tbs "} << 
      dciInfoReTx.m\_tbSize << \textcolor{stringliteral}{" harqId "} << (\textcolor{keywordtype}{unsigned})dciInfoReTx.m\_harqProcess << \textcolor{stringliteral}{" rv "} << (\textcolor{keywordtype}{unsigned})dciInfoReTx.m\_rv 
      << \textcolor{stringliteral}{" in frame "} << ulSfn.m\_frameNum << \textcolor{stringliteral}{" subframe "} << (\textcolor{keywordtype}{unsigned})ulSfn.m\_sfNum <<
939                                                                                          \textcolor{stringliteral}{" RETX"});
940                                         ret.m\_sfAllocInfo.m\_slotAllocInfo.push\_back (slotInfo);
941                                         ret.m\_sfAllocInfo.m\_numSymAlloc += dciInfoReTx.m\_numSym;
942                                         \textcolor{keywordflow}{if} (itUeInfo == ueInfo.end())
943                                         \{
944                                                 itUeInfo = ueInfo.insert (std::pair<uint16\_t, struct
       UeSchedInfo> (rnti, UeSchedInfo () )).first;
945                                         \}
946                                         itUeInfo->second.m\_ulSymbolsRetx = dciInfoReTx.m\_numSym;
947                                 \}
948                                 \textcolor{keywordflow}{else}
949                                 \{
950                                         ulInfoListUntxed.push\_back (
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ae98000612167824fd24cdca1f812bc60}{m\_ulHarqInfoList}.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}));
951                                 \}
952                         \}
953                 \}
954 
955                 \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ae98000612167824fd24cdca1f812bc60}{m\_ulHarqInfoList}.clear ();
956                 \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ae98000612167824fd24cdca1f812bc60}{m\_ulHarqInfoList} = ulInfoListUntxed;
957         \}
958 
959         \textcolor{comment}{// ********************* END OF HARQ SECTION, START OF NEW DATA SCHEDULING ********************* //}
960 
961         \textcolor{comment}{// get info on active DL flows}
962         \textcolor{keywordflow}{if} (symAvail > 0 && !\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac9a7f43505a88bb77adc0e3845e42a83}{m\_ulOnly})  \textcolor{comment}{// remaining symbols in current subframe after HARQ retx
       sched}
963         \{
964                 \textcolor{keywordflow}{for} (itRlcBuf = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2d166013dff600afe51e8c038c36db2b}{m\_rlcBufferReq}.begin (); itRlcBuf != 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2d166013dff600afe51e8c038c36db2b}{m\_rlcBufferReq}.end (); itRlcBuf++)
965                 \{
966                         itUeInfo = ueInfo.find (itRlcBuf->m\_rnti);
967                         \textcolor{comment}{//              if (itUeInfo != ueInfo.end () && itUeInfo->second.m\_dlSymbols > 0)}
968                         \textcolor{comment}{//              \{}
969                         \textcolor{comment}{//                      continue;}
970                         \textcolor{comment}{//              \}}
971 
972                         \textcolor{keywordflow}{if} ( (((*itRlcBuf).m\_rlcTransmissionQueueSize > 0)
973                                         || ((*itRlcBuf).m\_rlcRetransmissionQueueSize > 0)
974                                         || ((*itRlcBuf).m\_rlcStatusPduSize > 0)) )
975                         \{
976                                 \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{keyword}{this} << \textcolor{stringliteral}{" User "} << itRlcBuf->m\_rnti << \textcolor{stringliteral}{" LC "} << (
      uint16\_t)itRlcBuf->m\_logicalChannelIdentity << \textcolor{stringliteral}{" is active, status  "} << (*itRlcBuf).m\_rlcStatusPduSize << \textcolor{stringliteral}{"
       retx "} << (*itRlcBuf).m\_rlcRetransmissionQueueSize << \textcolor{stringliteral}{" tx "} << (*itRlcBuf).m\_rlcTransmissionQueueSize);
977                                 std::map <uint16\_t,uint8\_t>::iterator itCqi = 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac5f1e12f1e2a6d4e11dbc2baf7c1166a}{m\_wbCqiRxed}.find (itRlcBuf->m\_rnti);
978                                 uint8\_t cqi = 0;
979                                 \textcolor{keywordflow}{if} (itCqi != \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac5f1e12f1e2a6d4e11dbc2baf7c1166a}{m\_wbCqiRxed}.end ())
980                                 \{
981                                         cqi = itCqi->second;
982                                 \}
983                                 \textcolor{keywordflow}{else} \textcolor{comment}{// no CQI available}
984                                 \{
985                                         \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{keyword}{this} << \textcolor{stringliteral}{" UE "} << itRlcBuf->m\_rnti << \textcolor{stringliteral}{"
       does not have DL-CQI"});
986                                         cqi = 1; \textcolor{comment}{// lowest value for trying a transmission}
987                                 \}
988                                 \textcolor{keywordflow}{if} (cqi != 0 || \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a310495cea515a335d1dfcc4d623b9b0a}{m\_fixedMcsDl})       \textcolor{comment}{// CQI == 0 means "out of
       range" (see table 7.2.3-1 of 36.213)}
989                                 \{
990                                         \textcolor{keywordflow}{if} (itUeInfo == ueInfo.end ())
991                                         \{
992                                                 nFlowsDl++;  \textcolor{comment}{// for simplicity, all RLC LCs are considered
       as a single flow}
993                                                 itUeInfo = ueInfo.insert (std::pair<uint16\_t, struct
       UeSchedInfo> (itRlcBuf->m\_rnti, UeSchedInfo () )).first;
994                                         \}
995                                         \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (itUeInfo->second.m\_maxDlBufSize == 0)
996                                         \{
997                                                 nFlowsDl++;
998                                         \}
999 
1000                                         \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a310495cea515a335d1dfcc4d623b9b0a}{m\_fixedMcsDl})
1001                                         \{
1002                                                 itUeInfo->second.m\_dlMcs = 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ae439c9faae5c2544276b639aa2778521}{m\_mcsDefaultDl};
1003                                         \}
1004                                         \textcolor{keywordflow}{else}
1005                                         \{
1006                                                 itUeInfo->second.m\_dlMcs = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a80d0b9fd279dd5c33c52cf0833d264da}{m\_amc}->GetMcsFromCqi (cqi);
        \textcolor{comment}{// get MCS}
1007                                         \}
1008 
1009                                         \textcolor{comment}{// temporarily store the TX queue size}
1010                                         \textcolor{keywordflow}{if}(itRlcBuf->m\_rlcStatusPduSize > 0)
1011                                         \{
1012                                                 RlcPduInfo newRlcStatusPdu;
1013                                                 newRlcStatusPdu.m\_lcid = itRlcBuf->m\_logicalChannelIdentity
      ;
1014                                                 newRlcStatusPdu.m\_size += itRlcBuf->m\_rlcStatusPduSize + 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac2c5c229b7350214b5ff56c2a9167020}{m\_subHdrSize};
1015                                                 itUeInfo->second.m\_rlcPduInfo.push\_back (newRlcStatusPdu);
1016                                                 itUeInfo->second.m\_maxDlBufSize += newRlcStatusPdu.m\_size; 
       \textcolor{comment}{// add to total DL buffer size}
1017                                         \}
1018 
1019                                         RlcPduInfo newRlcEl;
1020                                         newRlcEl.m\_lcid = itRlcBuf->m\_logicalChannelIdentity;
1021                                         \textcolor{keywordflow}{if} (itRlcBuf->m\_rlcRetransmissionQueueSize > 0)
1022                                         \{
1023                                                 newRlcEl.m\_size = itRlcBuf->m\_rlcRetransmissionQueueSize;
1024                                         \}
1025                                         \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (itRlcBuf->m\_rlcTransmissionQueueSize > 0)
1026                                         \{
1027                                                 newRlcEl.m\_size = itRlcBuf->m\_rlcTransmissionQueueSize;
1028                                         \}
1029 
1030                                         \textcolor{keywordflow}{if} (newRlcEl.m\_size > 0)
1031                                         \{
1032                                                 \textcolor{keywordflow}{if} (newRlcEl.m\_size < 8)
1033                                                 \{
1034                                                         newRlcEl.m\_size = 8;
1035                                                 \}
1036                                                 newRlcEl.m\_size += \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2c5b4f384597954f87952522bd1fa94f}{m\_rlcHdrSize} + 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac2c5c229b7350214b5ff56c2a9167020}{m\_subHdrSize} + 10;
1037                                                 itUeInfo->second.m\_rlcPduInfo.push\_back (newRlcEl);
1038                                                 itUeInfo->second.m\_maxDlBufSize += newRlcEl.m\_size;  \textcolor{comment}{// add
       to total DL buffer size}
1039                                         \}
1040                                 \}
1041                                 \textcolor{keywordflow}{else}
1042                                 \{ \textcolor{comment}{// SINR out of range, don't schedule for DL}
1043                                         \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{stringliteral}{"*** RNTI "} << itRlcBuf->m\_rnti << \textcolor{stringliteral}{" DL-CQI
       out of range, skipping allocation"});
1044                                 \}
1045                         \}
1046                 \}
1047         \}
1048 
1049         \textcolor{comment}{// get info on active UL flows}
1050         \textcolor{keywordflow}{if} (symAvail > 0 && !\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a41cc41f208cd4be60b44da4668a75c7b}{m\_dlOnly})  \textcolor{comment}{// remaining symbols in future UL subframe after HARQ retx
       sched}
1051         \{
1052                 std::map <uint16\_t,uint32\_t>::iterator ceBsrIt;
1053                 \textcolor{keywordflow}{for} (ceBsrIt = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a3f24f21e6b97c5f90be970f6f8b3bffa}{m\_ceBsrRxed}.begin (); ceBsrIt != 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a3f24f21e6b97c5f90be970f6f8b3bffa}{m\_ceBsrRxed}.end (); ceBsrIt++)
1054                 \{
1055                         \textcolor{keywordflow}{if} (ceBsrIt->second > 0)  \textcolor{comment}{// UL buffer size > 0}
1056                         \{
1057                                 std::map <uint16\_t, struct UlCqiMapElem>::iterator itCqi = 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a1b7ed5c8fa4442252efa7cc43318f463}{m\_ueUlCqi}.find (ceBsrIt->first);
1058                                 \textcolor{keywordtype}{int} cqi = 0;
1059                                 \textcolor{keywordtype}{int} mcs = 0;
1060                                 \textcolor{keywordflow}{if} (itCqi == \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a1b7ed5c8fa4442252efa7cc43318f463}{m\_ueUlCqi}.end ()) \textcolor{comment}{// no cqi info for this UE}
1061                                 \{
1062                                         \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{keyword}{this} << \textcolor{stringliteral}{" UE "} << ceBsrIt->first << \textcolor{stringliteral}{" does
       not have UL-CQI"});
1063                                         cqi = 1;
1064                                         mcs = 0;
1065                                 \}
1066                                 \textcolor{keywordflow}{else}
1067                                 \{
1068                                         cqi = 0;
1069                                         SpectrumValue specVals (
      \hyperlink{classns3_1_1MmWaveSpectrumValueHelper_a23fc6693b28bb565a97768b536225b58}{MmWaveSpectrumValueHelper::GetSpectrumModel} (
      \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}));
1070                                         Values::iterator specIt = specVals.ValuesBegin();
1071                                         \textcolor{keywordflow}{for} (\textcolor{keywordtype}{unsigned} ichunk = 0; ichunk < 
      \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_a97e82c809a351fea9d5058ac1bb4c3c6}{GetTotalNumChunk} (); ichunk++)
1072                                         \{
1073                                                 \textcolor{comment}{//double sinrLin = std::pow (10, itCqi->second.m\_ueUlCqi.at
       (ichunk) / 10);}
1074 \textcolor{comment}{//                                              double se1 = log2 ( 1 + (std::pow (10, sinrLin / 10 )  /}
1075 \textcolor{comment}{//                                                              ( (-std::log (5.0 * m\_berDl )) / 1.5) ));}
1076 \textcolor{comment}{//                                              cqi += m\_amc->GetCqiFromSpectralEfficiency (se1);}
1077                                                 \hyperlink{assert_8h_a6dccdb0de9b252f60088ce281c49d052}{NS\_ASSERT} (specIt != specVals.ValuesEnd());
1078                                                 *specIt = itCqi->second.m\_ueUlCqi.at (ichunk); \textcolor{comment}{//sinrLin;}
1079                                                 specIt++;
1080                                         \}
1081 
1082                                         cqi = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a80d0b9fd279dd5c33c52cf0833d264da}{m\_amc}->CreateCqiFeedbackWbTdma (specVals, itCqi->second.
      m\_numSym, itCqi->second.m\_tbSize, mcs);
1083 \textcolor{comment}{//                                      for (unsigned i = 0; i < chunkCqi.size(); i++)}
1084 \textcolor{comment}{//                                      \{}
1085 \textcolor{comment}{//                                              cqi += chunkCqi[i];}
1086 \textcolor{comment}{//                                      \}}
1087 \textcolor{comment}{//                                      cqi = cqi / m\_phyMacConfig->GetTotalNumChunk ();}
1088 
1089                                         \textcolor{comment}{// take the lowest CQI value (worst chunk)}
1090                                         \textcolor{comment}{//                              double minSinr = itCqi->second.at
       (0);}
1091                                         \textcolor{comment}{//                              double sinrLinAvg = std::pow (10,
       itCqi->second.at (0) / 10);}
1092                                         \textcolor{comment}{//                              for (unsigned ichunk = 1; ichunk <
       m\_phyMacConfig->GetTotalNumChunk (); ichunk++)}
1093                                         \textcolor{comment}{//                              \{}
1094                                         \textcolor{comment}{//                                      if (itCqi->second.at
       (ichunk) < minSinr)}
1095                                         \textcolor{comment}{//                                      \{}
1096                                         \textcolor{comment}{//                                              minSinr =
       itCqi->second.at (ichunk);}
1097                                         \textcolor{comment}{//                                      \}}
1098                                         \textcolor{comment}{//                                      sinrLinAvg += std::pow (10,
       itCqi->second.at (ichunk) / 10);}
1099                                         \textcolor{comment}{//                              \}}
1100                                         \textcolor{comment}{//                              // TODO: verify SE calculation}
1101                                         \textcolor{comment}{//                              sinrLinAvg /=
       m\_phyMacConfig->GetTotalNumChunk ();}
1103 \textcolor{comment}{}                                        \textcolor{comment}{//                              double se = log2 ( 1 + (std::pow
       (10, minSinr / 10 )  /}
1104                                         \textcolor{comment}{//                                              ( (-std::log (5.0 *
       0.00005 )) / 1.5) ));}
1105                                         \textcolor{comment}{//                              cqi =
       m\_amc->GetCqiFromSpectralEfficiency (se);}
1106                                         \textcolor{keywordflow}{if} (cqi == 0 && !\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_adcb65237e784d0154cc892e9eafdc883}{m\_fixedMcsUl}) \textcolor{comment}{// out of range (SINR
       too low)}
1107                                         \{
1108                                                 \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{stringliteral}{"*** RNTI "} << ceBsrIt->first << \textcolor{stringliteral}{"
       UL-CQI out of range, skipping allocation in UL"});
1109                                                 \textcolor{keywordflow}{break};  \textcolor{comment}{// do not allocate UE in uplink}
1110                                         \}
1111                                 \}
1112                                 itUeInfo = ueInfo.find (ceBsrIt->first);
1113                                 \textcolor{keywordflow}{if} (itUeInfo == ueInfo.end ())
1114                                 \{
1115                                         itUeInfo = ueInfo.insert (std::pair<uint16\_t, struct UeSchedInfo> (
      ceBsrIt->first, UeSchedInfo () )).first;
1116                                         nFlowsUl++;
1117                                 \}
1118                                 \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} (itUeInfo->second.m\_maxUlBufSize == 0)
1119                                 \{
1120                                         nFlowsUl++;
1121                                 \}
1122                                 \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_adcb65237e784d0154cc892e9eafdc883}{m\_fixedMcsUl})
1123                                 \{
1124                                         itUeInfo->second.m\_ulMcs = 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a9f55a65641298174b3674300bc45f5a0}{m\_mcsDefaultUl};
1125                                 \}
1126                                 \textcolor{keywordflow}{else}
1127                                 \{
1128                                         itUeInfo->second.m\_ulMcs = mcs;\textcolor{comment}{//m\_amc->GetMcsFromCqi (cqi);  //
       get MCS}
1129                                 \}
1130                                 itUeInfo->second.m\_maxUlBufSize = ceBsrIt->second + 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2c5b4f384597954f87952522bd1fa94f}{m\_rlcHdrSize} + \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a4f51deebfee8f21e01647d3812c17929}{m\_macHdrSize} + 8;
1131                         \}
1132                 \}
1133         \}
1134 
1135         \textcolor{keywordtype}{int} nFlowsTot = nFlowsDl + nFlowsUl;
1136         \textcolor{keywordflow}{if} (ueInfo.size () == 0)
1137         \{
1138                 \textcolor{comment}{// add slot for UL control}
1139                 SlotAllocInfo ulCtrlSlot (0xFF, \hyperlink{structns3_1_1SlotAllocInfo_a6cad60db1d39034f1851e2cea625fe5da916b5be54594ead6ed677c570311cad2}{SlotAllocInfo::UL}, 
      \hyperlink{structns3_1_1SlotAllocInfo_a3ea7cb503bfd0c9a4df55a71b81b9331ad78b7d76ef82d56c33be1fa9c1867409}{SlotAllocInfo::CTRL}, \hyperlink{structns3_1_1SlotAllocInfo_adcbd067d82be6260b3399167d8f0b4eca47a67c342db658a08ded9ce4b49417ea}{SlotAllocInfo::DIGITAL}, 0);
1140                 ulCtrlSlot.m\_dci.m\_numSym = 1;
1141                 ulCtrlSlot.m\_dci.m\_symStart = \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->
      \hyperlink{classns3_1_1MmWavePhyMacCommon_a2fe835b76e3c689defa413e395cd10cb}{GetSymbolsPerSubframe}()-1;
1142                 ret.m\_sfAllocInfo.m\_slotAllocInfo.push\_back (ulCtrlSlot);
1143                 \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aea2c0392508e0b7f0a582d20c7068e84}{m\_macSchedSapUser}->\hyperlink{classns3_1_1MmWaveMacSchedSapUser_ac164dd52215c3924cf421b56089eece4}{SchedConfigInd} (ret);
1144                 \textcolor{keywordflow}{return};
1145         \}
1146 
1147         \textcolor{comment}{// compute requested num slots and TB size based on MCS and DL buffer size}
1148         \textcolor{comment}{// final allocated slots may be less}
1149         \textcolor{keywordtype}{int} totDlSymReq = 0;
1150         \textcolor{keywordtype}{int} totUlSymReq = 0;
1151         \textcolor{keywordflow}{for} (itUeInfo = ueInfo.begin (); itUeInfo != ueInfo.end (); itUeInfo++)
1152         \{
1153                 \textcolor{keywordtype}{unsigned} dlTbSize = 0;
1154                 \textcolor{keywordtype}{unsigned} ulTbSize = 0;
1155                 \textcolor{keywordflow}{if} (itUeInfo->second.m\_maxDlBufSize > 0)
1156                 \{
1157                         itUeInfo->second.m\_maxDlSymbols = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_addc3fd9accbea088f5614954fb0fde62}{CalcMinTbSizeNumSym} (itUeInfo
      ->second.m\_dlMcs, itUeInfo->second.m\_maxDlBufSize, dlTbSize);
1158                         itUeInfo->second.m\_maxDlBufSize = dlTbSize;
1159                         \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aac44befc273f7bdb0f0be0efc3d05f34}{m\_fixedTti})
1160                         \{
1161                                 itUeInfo->second.m\_maxDlSymbols = ceil((\textcolor{keywordtype}{double})itUeInfo->second.
      m\_maxDlSymbols/(\textcolor{keywordtype}{double})\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aa911d95e2956fcccca151a7353b8d42f}{m\_symPerSlot}) * \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aa911d95e2956fcccca151a7353b8d42f}{m\_symPerSlot}; \textcolor{comment}{// round up to nearest sym per TTI}
1162                         \}
1163                         totDlSymReq += itUeInfo->second.m\_maxDlSymbols;
1164                 \}
1165                 \textcolor{keywordflow}{if} (itUeInfo->second.m\_maxUlBufSize > 0)
1166                 \{
1167                         itUeInfo->second.m\_maxUlSymbols = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_addc3fd9accbea088f5614954fb0fde62}{CalcMinTbSizeNumSym} (itUeInfo
      ->second.m\_ulMcs, itUeInfo->second.m\_maxUlBufSize+10, ulTbSize);
1168                         itUeInfo->second.m\_maxUlBufSize = ulTbSize;
1169                         \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aac44befc273f7bdb0f0be0efc3d05f34}{m\_fixedTti})
1170                         \{
1171                                 itUeInfo->second.m\_maxUlSymbols = ceil((\textcolor{keywordtype}{double})itUeInfo->second.
      m\_maxUlSymbols/(\textcolor{keywordtype}{double})\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aa911d95e2956fcccca151a7353b8d42f}{m\_symPerSlot}) * \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aa911d95e2956fcccca151a7353b8d42f}{m\_symPerSlot}; \textcolor{comment}{// round up to nearest sym per TTI}
1172                         \}
1173                         totUlSymReq += itUeInfo->second.m\_maxUlSymbols;
1174                 \}
1175         \}
1176 
1177         std::map <uint16\_t, struct UeSchedInfo>::iterator itUeInfoStart;
1178         \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a447f8e61dd792d50e334f6406caf1530}{m\_nextRnti} != 0)  \textcolor{comment}{// start with RNTI at which the scheduler left off}
1179         \{
1180                 itUeInfoStart = ueInfo.find (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a447f8e61dd792d50e334f6406caf1530}{m\_nextRnti});
1181                 \textcolor{keywordflow}{if} (itUeInfoStart == ueInfo.end ())
1182                 \{
1183                         itUeInfoStart = ueInfo.begin ();
1184                 \}
1185         \}
1186         \textcolor{keywordflow}{else}    \textcolor{comment}{// start with first active RNTI}
1187         \{
1188                 itUeInfoStart = ueInfo.begin ();
1189         \}
1190         itUeInfo = itUeInfoStart;
1191 
1192         \textcolor{comment}{// divide OFDM symbols evenly between active UEs, which are then evenly divided between DL and UL
       flows}
1193         \textcolor{keywordflow}{if} (nFlowsTot > 0)
1194         \{
1195                 \textcolor{keywordtype}{int} remSym = totDlSymReq + totUlSymReq;
1196                 \textcolor{keywordflow}{if} (remSym > symAvail)
1197                 \{
1198                         remSym = symAvail;
1199                 \}
1200 
1201                 \textcolor{keywordtype}{int} nSymPerFlow0 = remSym / nFlowsTot;  \textcolor{comment}{// initial average symbols per non-retx flow}
1202                 \textcolor{keywordflow}{if} (nSymPerFlow0 == 0)  \textcolor{comment}{// minimum of 1}
1203                 \{
1204                         nSymPerFlow0 = 1;
1205                 \}
1206                 \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aac44befc273f7bdb0f0be0efc3d05f34}{m\_fixedTti})
1207                 \{
1208                         nSymPerFlow0 = ceil((\textcolor{keywordtype}{double})nSymPerFlow0/(\textcolor{keywordtype}{double})
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aa911d95e2956fcccca151a7353b8d42f}{m\_symPerSlot}) * \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aa911d95e2956fcccca151a7353b8d42f}{m\_symPerSlot}; \textcolor{comment}{// round up to nearest sym per TTI}
1209                 \}
1210                 \textcolor{keywordtype}{bool} allocated = \textcolor{keyword}{true}; \textcolor{comment}{// someone got allocated}
1211                 \textcolor{keywordflow}{while} (remSym > 0 && allocated)
1212                 \{
1213                         allocated = \textcolor{keyword}{false};  \textcolor{comment}{// additional symbols allocated to this RNTI in this iteration}
1214                         \textcolor{keywordtype}{int} nRemSymPerFlow = remSym / nFlowsTot;
1215                         \textcolor{keywordflow}{if} (nRemSymPerFlow == 0)
1216                         \{
1217                                 nRemSymPerFlow = 1;
1218                         \}
1219                         \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aac44befc273f7bdb0f0be0efc3d05f34}{m\_fixedTti})
1220                         \{
1221                                 nRemSymPerFlow = ceil((\textcolor{keywordtype}{double})nRemSymPerFlow/(\textcolor{keywordtype}{double})
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aa911d95e2956fcccca151a7353b8d42f}{m\_symPerSlot}) * \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aa911d95e2956fcccca151a7353b8d42f}{m\_symPerSlot}; \textcolor{comment}{// round up to nearest sym per TTI}
1222                         \}
1223                         \textcolor{keywordflow}{while} (remSym > 0)
1224                         \{
1225                                 \textcolor{keywordtype}{int} addSym = 0;
1226                                 \textcolor{comment}{// deficit = difference between requested and allocated symbols}
1227                                 \textcolor{keywordtype}{int} deficit = itUeInfo->second.m\_maxDlSymbols - itUeInfo->second.
      m\_dlSymbols;
1228                                 \hyperlink{assert_8h_a6dccdb0de9b252f60088ce281c49d052}{NS\_ASSERT} (deficit >= 0);
1229                                 \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aac44befc273f7bdb0f0be0efc3d05f34}{m\_fixedTti})
1230                                 \{
1231                                         deficit = ceil((\textcolor{keywordtype}{double})deficit/(\textcolor{keywordtype}{double})
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aa911d95e2956fcccca151a7353b8d42f}{m\_symPerSlot}) * \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aa911d95e2956fcccca151a7353b8d42f}{m\_symPerSlot}; \textcolor{comment}{// round up to nearest sym per TTI}
1232                                 \}
1233                                 \textcolor{keywordflow}{if} (deficit > 0 && ((itUeInfo->second.m\_dlSymbols+itUeInfo->second.
      m\_dlSymbolsRetx) <= nSymPerFlow0))
1234                                 \{
1235                                         \textcolor{keywordflow}{if} (deficit < nRemSymPerFlow)
1236                                         \{
1237                                                 \textcolor{keywordflow}{if} (deficit > remSym)
1238                                                 \{
1239                                                         addSym = remSym;
1240                                                 \}
1241                                                 \textcolor{keywordflow}{else}
1242                                                 \{
1243                                                         addSym = deficit;
1244                                                         \textcolor{comment}{// add remaining symbols to average}
1245                                                         nFlowsTot--;
1246                                                         \textcolor{keywordtype}{int} extra = (nRemSymPerFlow - addSym) / nFlowsTot;
1247                                                         nSymPerFlow0 += extra;  \textcolor{comment}{// add extra to average
       symbols}
1248                                                         nRemSymPerFlow += extra;  \textcolor{comment}{// add extra to average
       symbols}
1249                                                 \}
1250                                         \}
1251                                         \textcolor{keywordflow}{else}
1252                                         \{
1253                                                 \textcolor{keywordflow}{if} (nRemSymPerFlow > remSym)
1254                                                 \{
1255                                                         addSym = remSym;
1256                                                 \}
1257                                                 \textcolor{keywordflow}{else}
1258                                                 \{
1259                                                         addSym = nRemSymPerFlow;
1260                                                 \}
1261                                         \}
1262                                         allocated = \textcolor{keyword}{true};
1263                                 \}
1264                                 itUeInfo->second.m\_dlSymbols += addSym;
1265                                 remSym -= addSym;
1266                                 \hyperlink{assert_8h_a6dccdb0de9b252f60088ce281c49d052}{NS\_ASSERT} (remSym >= 0);
1267 
1268                                 addSym = 0;
1269                                 \textcolor{comment}{// deficit = difference between requested and allocated symbols}
1270                                 deficit = itUeInfo->second.m\_maxUlSymbols - itUeInfo->second.m\_ulSymbols;
1271                                 \hyperlink{assert_8h_a6dccdb0de9b252f60088ce281c49d052}{NS\_ASSERT} (deficit >= 0);
1272                                 \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aac44befc273f7bdb0f0be0efc3d05f34}{m\_fixedTti})
1273                                 \{
1274                                         deficit = ceil((\textcolor{keywordtype}{double})deficit/(\textcolor{keywordtype}{double})
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aa911d95e2956fcccca151a7353b8d42f}{m\_symPerSlot}) * \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aa911d95e2956fcccca151a7353b8d42f}{m\_symPerSlot}; \textcolor{comment}{// round up to nearest sym per TTI}
1275                                 \}
1276                                 \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aac44befc273f7bdb0f0be0efc3d05f34}{m\_fixedTti})
1277                                 \{
1278                                         nRemSymPerFlow = ceil((\textcolor{keywordtype}{double})nRemSymPerFlow/(\textcolor{keywordtype}{double})
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aa911d95e2956fcccca151a7353b8d42f}{m\_symPerSlot}) * \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aa911d95e2956fcccca151a7353b8d42f}{m\_symPerSlot}; \textcolor{comment}{// round up to nearest sym per TTI}
1279                                 \}
1280                                 \textcolor{keywordflow}{if} (remSym > 0 && deficit > 0 && ((itUeInfo->second.m\_ulSymbols+itUeInfo->
      second.m\_ulSymbolsRetx) <= nSymPerFlow0))
1281                                 \{
1282                                         \textcolor{keywordflow}{if} (deficit < nRemSymPerFlow)
1283                                         \{
1284                                                 \textcolor{comment}{// add remaining symbols to average}
1285                                                 \textcolor{keywordflow}{if} (deficit > remSym)
1286                                                 \{
1287                                                         addSym = remSym;
1288                                                 \}
1289                                                 \textcolor{keywordflow}{else}
1290                                                 \{
1291                                                         addSym = deficit;
1292                                                         \textcolor{comment}{// add remaining symbols to average}
1293                                                         nFlowsTot--;
1294                                                         \textcolor{keywordtype}{int} extra = (nRemSymPerFlow - addSym) / nFlowsTot;
1295                                                         nSymPerFlow0 += extra;  \textcolor{comment}{// add extra to average
       symbols}
1296                                                         nRemSymPerFlow += extra;  \textcolor{comment}{// add extra to average
       symbols}
1297                                                 \}
1298                                         \}
1299                                         \textcolor{keywordflow}{else}
1300                                         \{
1301                                                 \textcolor{keywordflow}{if} (nRemSymPerFlow > remSym)
1302                                                 \{
1303                                                         addSym = remSym;
1304                                                 \}
1305                                                 \textcolor{keywordflow}{else}
1306                                                 \{
1307                                                         addSym = nRemSymPerFlow;
1308                                                 \}
1309                                                 allocated = \textcolor{keyword}{true};
1310                                         \}
1311                                 \}
1312                                 itUeInfo->second.m\_ulSymbols += addSym;
1313                                 remSym -= addSym;
1314                                 \hyperlink{assert_8h_a6dccdb0de9b252f60088ce281c49d052}{NS\_ASSERT} (remSym >= 0);
1315 
1316                                 itUeInfo++;
1317                                 \textcolor{keywordflow}{if} (itUeInfo == ueInfo.end ())
1318                                 \{ \textcolor{comment}{// loop around to first RNTI in map}
1319                                         itUeInfo = ueInfo.begin ();
1320                                 \}
1321                                 \textcolor{keywordflow}{if} (itUeInfo == itUeInfoStart)
1322                                 \{ \textcolor{comment}{// break when looped back to initial RNTI or no symbols remain}
1323                                         \textcolor{keywordflow}{break};
1324                                 \}
1325                         \}
1326                 \}
1327         \}
1328 
1329         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a447f8e61dd792d50e334f6406caf1530}{m\_nextRnti} = itUeInfo->first;
1330 
1331         \textcolor{comment}{// create DCI elements and assign symbol indices}
1332         \textcolor{comment}{// such that all DL slots are contiguous (at beginning of subframe)}
1333         \textcolor{comment}{// and all UL slots are contiguous (at end of subframe)}
1334         itUeInfo = itUeInfoStart;
1335 
1336         \textcolor{comment}{//ulSymIdx -= totUlSymActual; // symbols reserved for control at end of subframe before UL ctrl}
1337         \hyperlink{assert_8h_a6dccdb0de9b252f60088ce281c49d052}{NS\_ASSERT} (symIdx > 0);
1338         \textcolor{keywordflow}{do}
1339         \{
1340                 UeSchedInfo &ueSchedInfo = itUeInfo->second;
1341                 \textcolor{keywordflow}{if} (ueSchedInfo.m\_dlSymbols > 0)
1342                 \{
1343                         DciInfoElementTdma dci;
1344                         dci.m\_rnti = itUeInfo->first;
1345                         dci.m\_format = 0;
1346                         dci.m\_symStart = symIdx;
1347                         dci.m\_numSym = ueSchedInfo.m\_dlSymbols;
1348                         symIdx += ueSchedInfo.m\_dlSymbols;
1349                         dci.m\_ndi = 1;
1350                         dci.m\_mcs = ueSchedInfo.m\_dlMcs;
1351                         dci.m\_tbSize = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a80d0b9fd279dd5c33c52cf0833d264da}{m\_amc}->GetTbSizeFromMcsSymbols (dci.m\_mcs, dci.m\_numSym) / 8;
1352                         \textcolor{comment}{/*while (dci.m\_tbSize > m\_phyMacConfig->GetMaxTbSize () && dci.m\_mcs > 0)}
1353 \textcolor{comment}{                        \{}
1354 \textcolor{comment}{                                dci.m\_mcs--;}
1355 \textcolor{comment}{                                dci.m\_tbSize = m\_amc->GetTbSizeFromMcsSymbols (dci.m\_mcs, dci.m\_numSym) /
       8;}
1356 \textcolor{comment}{                        \}*/}
1357                         \hyperlink{assert_8h_a6dccdb0de9b252f60088ce281c49d052}{NS\_ASSERT} (symIdx <= m\_phyMacConfig->GetSymbolsPerSubframe () - 
      \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_aa0bf8af14050bc5dc6513fbc86319a9b}{GetUlCtrlSymbols} ());
1358                         dci.m\_rv = 0;
1359                         dci.m\_harqProcess = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ae6166d2b40f1dc7c8407c7d620a8ea02}{UpdateDlHarqProcessId} (itUeInfo->first);
1360                         \hyperlink{assert_8h_a6dccdb0de9b252f60088ce281c49d052}{NS\_ASSERT} (dci.m\_harqProcess < \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->
      \hyperlink{classns3_1_1MmWavePhyMacCommon_a40773d84172ebeb5aff125f56ebcc5ac}{GetNumHarqProcess} ());
1361                         \hyperlink{group__logging_ga413f1886406d49f59a6a0a89b77b4d0a}{NS\_LOG\_DEBUG} (\textcolor{stringliteral}{"UE"} << itUeInfo->first << \textcolor{stringliteral}{" DL harqId "} << (\textcolor{keywordtype}{unsigned})dci
      .m\_harqProcess << \textcolor{stringliteral}{" HARQ process assigned"});
1362                         SlotAllocInfo slotInfo (slotIdx++, \hyperlink{structns3_1_1SlotAllocInfo_a6cad60db1d39034f1851e2cea625fe5da9a365c9c56b7c32dcae38ee1a468ce6d}{SlotAllocInfo::DL}, 
      \hyperlink{structns3_1_1SlotAllocInfo_a3ea7cb503bfd0c9a4df55a71b81b9331a1ea636c3f068558fabacbc39934309b8}{SlotAllocInfo::CTRL\_DATA}, \hyperlink{structns3_1_1SlotAllocInfo_adcbd067d82be6260b3399167d8f0b4eca47a67c342db658a08ded9ce4b49417ea}{SlotAllocInfo::DIGITAL}, itUeInfo->
      first);
1363                         slotInfo.m\_dci = dci;
1364                         \hyperlink{group__logging_ga413f1886406d49f59a6a0a89b77b4d0a}{NS\_LOG\_DEBUG} (\textcolor{stringliteral}{"UE"} << dci.m\_rnti << \textcolor{stringliteral}{" gets DL slots "} << (\textcolor{keywordtype}{unsigned})dci.
      m\_symStart << \textcolor{stringliteral}{"-"} << (\textcolor{keywordtype}{unsigned})(dci.m\_symStart+dci.m\_numSym-1) <<
1365                                      \textcolor{stringliteral}{" tbs "} << dci.m\_tbSize << \textcolor{stringliteral}{" mcs "} << (\textcolor{keywordtype}{unsigned})dci.m\_mcs << \textcolor{stringliteral}{" harqId 
      "} << (\textcolor{keywordtype}{unsigned})dci.m\_harqProcess << \textcolor{stringliteral}{" rv "} << (\textcolor{keywordtype}{unsigned})dci.m\_rv << \textcolor{stringliteral}{" in frame "} << ret.m\_sfnSf.m\_frameNum 
      << \textcolor{stringliteral}{" subframe "} << (\textcolor{keywordtype}{unsigned})ret.m\_sfnSf.m\_sfNum);
1366 
1367                         \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a832729b006315bb770e9f50c16305118}{m\_harqOn} == \textcolor{keyword}{true})
1368                         \{       \textcolor{comment}{// store DCI for HARQ buffer}
1369                                 std::map <uint16\_t, DlHarqProcessesDciInfoList\_t>::iterator itDciInfo = 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2820fea8cd85e2351bc0b046bdfb8414}{m\_dlHarqProcessesDciInfoMap}.find (dci.m\_rnti);
1370                                 \textcolor{keywordflow}{if} (itDciInfo == \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2820fea8cd85e2351bc0b046bdfb8414}{m\_dlHarqProcessesDciInfoMap}.end
       ())
1371                                 \{
1372                                         \hyperlink{group__fatal_ga5131d5e3f75d7d4cbfd706ac456fdc85}{NS\_FATAL\_ERROR} (\textcolor{stringliteral}{"Unable to find RNTI entry in DCI
       HARQ buffer for RNTI "} << dci.m\_rnti);
1373                                 \}
1374                                 (*itDciInfo).second.at (dci.m\_harqProcess) = dci;
1375                                 \textcolor{comment}{// refresh timer}
1376                                 std::map <uint16\_t, DlHarqProcessesTimer\_t>::iterator itHarqTimer =  
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a321e6f7863545e750acf6e94855514c5}{m\_dlHarqProcessesTimer}.find (dci.m\_rnti);
1377                                 \textcolor{keywordflow}{if} (itHarqTimer== \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a321e6f7863545e750acf6e94855514c5}{m\_dlHarqProcessesTimer}.end ())
1378                                 \{
1379                                         \hyperlink{group__fatal_ga5131d5e3f75d7d4cbfd706ac456fdc85}{NS\_FATAL\_ERROR} (\textcolor{stringliteral}{"Unable to find HARQ timer for RNTI "}
       << (uint16\_t)dci.m\_rnti);
1380                                 \}
1381                                 (*itHarqTimer).second.at (dci.m\_harqProcess) = 0;
1382                         \}
1383 
1384                         \textcolor{comment}{// distribute bytes between active RLC queues}
1385                         \textcolor{keywordtype}{unsigned} numLc = ueSchedInfo.m\_rlcPduInfo.size ();
1386                         \textcolor{keywordtype}{unsigned} bytesRem = dci.m\_tbSize;
1387                         \textcolor{keywordtype}{unsigned} numFulfilled = 0;
1388                         uint16\_t avgPduSize = bytesRem / numLc;
1389                         \textcolor{comment}{// first for loop computes extra to add to average if some flows are less than
       average}
1390                         \textcolor{keywordflow}{for} (\textcolor{keywordtype}{unsigned} \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} = 0; \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} < ueSchedInfo.m\_rlcPduInfo.size (); 
      \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}++)
1391                         \{
1392                                 \textcolor{keywordflow}{if} (ueSchedInfo.m\_rlcPduInfo[\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}].m\_size < avgPduSize)
1393                                 \{
1394                                         bytesRem -= ueSchedInfo.m\_rlcPduInfo[\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}].m\_size;
1395                                         numFulfilled++;
1396                                 \}
1397                         \}
1398 
1399                         \textcolor{keywordflow}{if} (numFulfilled < ueSchedInfo.m\_rlcPduInfo.size ())
1400                         \{
1401                                 avgPduSize = bytesRem / (ueSchedInfo.m\_rlcPduInfo.size () - numFulfilled);
1402                         \}
1403 
1404                         \textcolor{keywordflow}{for} (\textcolor{keywordtype}{unsigned} \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} = 0; \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} < ueSchedInfo.m\_rlcPduInfo.size (); 
      \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}++)
1405                         \{
1406                                 \textcolor{keywordflow}{if} (ueSchedInfo.m\_rlcPduInfo[\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}].m\_size > avgPduSize)
1407                                 \{
1408                                         ueSchedInfo.m\_rlcPduInfo[\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}].m\_size = avgPduSize;
1409                                 \}
1410                                 \textcolor{comment}{// else tbSize equals RLC queue size}
1411                                 \hyperlink{assert_8h_a6dccdb0de9b252f60088ce281c49d052}{NS\_ASSERT}(ueSchedInfo.m\_rlcPduInfo[\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}].m\_size > 0);
1412                                 \textcolor{comment}{/*for (itRlcBuf = m\_rlcBufferReq.begin (); itRlcBuf != m\_rlcBufferReq.end
       (); itRlcBuf++)}
1413 \textcolor{comment}{                                \{}
1414 \textcolor{comment}{                                        if(itRlcBuf->m\_rnti == itUeInfo->first)}
1415 \textcolor{comment}{                                        \{}
1416 \textcolor{comment}{                                                if(itRlcBuf->m\_rlcTransmissionQueueSize == 0)}
1417 \textcolor{comment}{                                                \{}
1418 \textcolor{comment}{                                                        NS\_FATAL\_ERROR ("LC is scheduled but RLC buffer ==
       0");}
1419 \textcolor{comment}{                                                \}}
1420 \textcolor{comment}{                                        \}}
1421 \textcolor{comment}{                                \}*/}
1422                                 \textcolor{comment}{// update RLC buffer info with expected queue size after scheduling}
1423                                 \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a596a7a467d1cc60189f6123833df8df8}{UpdateDlRlcBufferInfo} (itUeInfo->first, ueSchedInfo.
      m\_rlcPduInfo[\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}].m\_lcid, ueSchedInfo.m\_rlcPduInfo[\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}].m\_size-\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac2c5c229b7350214b5ff56c2a9167020}{m\_subHdrSize});
1424                                 \textcolor{comment}{//schedInfo.m\_rlcPduList[schedInfo.m\_rlcPduList.size ()-1].push\_back
       (itRlcInfo->second[i]);}
1425                                 slotInfo.m\_rlcPduInfo.push\_back (ueSchedInfo.m\_rlcPduInfo[
      \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}]);
1426                                 \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a832729b006315bb770e9f50c16305118}{m\_harqOn} == \textcolor{keyword}{true})
1427                                 \{
1428                                         \textcolor{comment}{// store RLC PDU list for HARQ}
1429                                         std::map <uint16\_t, DlHarqRlcPduList\_t>::iterator itRlcPdu =  
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7b37cf0428128dbfe578cd3c5d3ffbe9}{m\_dlHarqProcessesRlcPduMap}.find (dci.m\_rnti);
1430                                         \textcolor{keywordflow}{if} (itRlcPdu == 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7b37cf0428128dbfe578cd3c5d3ffbe9}{m\_dlHarqProcessesRlcPduMap}.end ())
1431                                         \{
1432                                                 \hyperlink{group__fatal_ga5131d5e3f75d7d4cbfd706ac456fdc85}{NS\_FATAL\_ERROR} (\textcolor{stringliteral}{"Unable to find RlcPdcList in
       HARQ buffer for RNTI "} << dci.m\_rnti);
1433                                         \}
1434                                         (*itRlcPdu).second.at (dci.m\_harqProcess).push\_back (ueSchedInfo.
      m\_rlcPduInfo[\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}]);
1435                                 \}
1436                         \}
1437                         \textcolor{comment}{// reorder/reindex slots to maintain DL before UL slot order}
1438                         \textcolor{keywordtype}{bool} reordered = \textcolor{keyword}{false};
1439                         std::deque <SlotAllocInfo>::iterator itSlot = ret.m\_sfAllocInfo.m\_slotAllocInfo.
      begin ();
1440                         \textcolor{keywordflow}{for} (\textcolor{keywordtype}{unsigned} islot = 0; islot < ret.m\_sfAllocInfo.m\_slotAllocInfo.size (); islot++
      )
1441                         \{
1442                                 \textcolor{keywordflow}{if} (ret.m\_sfAllocInfo.m\_slotAllocInfo [islot].m\_tddMode == 
      \hyperlink{structns3_1_1SlotAllocInfo_a6cad60db1d39034f1851e2cea625fe5da916b5be54594ead6ed677c570311cad2}{SlotAllocInfo::UL})
1443                                 \{
1444                                         slotInfo.m\_slotIdx = ret.m\_sfAllocInfo.m\_slotAllocInfo [islot].
      m\_slotIdx;
1445                                         slotInfo.m\_dci.m\_symStart = ret.m\_sfAllocInfo.m\_slotAllocInfo [
      islot].m\_dci.m\_symStart;
1446                                         ret.m\_sfAllocInfo.m\_slotAllocInfo.insert (itSlot, slotInfo);
1447                                         \textcolor{keywordflow}{for} (\textcolor{keywordtype}{unsigned} jslot = islot+1; jslot < ret.m\_sfAllocInfo.
      m\_slotAllocInfo.size (); jslot++)
1448                                         \{
1449                                                 ret.m\_sfAllocInfo.m\_slotAllocInfo[jslot].m\_slotIdx++;   \textcolor{comment}{//
       increase indices of UL slots}
1450                                                 ret.m\_sfAllocInfo.m\_slotAllocInfo[jslot].m\_dci.m\_symStart =
1451                                                                                                                                         
      ret.m\_sfAllocInfo.m\_slotAllocInfo[jslot-1].m\_dci.m\_symStart +
1452                                                                                                                                         
      ret.m\_sfAllocInfo.m\_slotAllocInfo[jslot-1].m\_dci.m\_numSym;
1453                                         \}
1454                                         reordered = \textcolor{keyword}{true};
1455                                         \textcolor{keywordflow}{break};
1456                                 \}
1457                                 itSlot++;
1458                         \}
1459                         \textcolor{keywordflow}{if} (!reordered)
1460                         \{
1461                                 ret.m\_sfAllocInfo.m\_slotAllocInfo.push\_back (slotInfo);
1462                         \}
1463                         ret.m\_sfAllocInfo.m\_numSymAlloc += dci.m\_numSym;
1464                 \}
1465 
1466                 \textcolor{comment}{// UL DCI applies to subframe i+Tsched}
1467                 \textcolor{keywordflow}{if} (ueSchedInfo.m\_ulSymbols > 0)
1468                 \{
1469                         DciInfoElementTdma dci;
1470                         dci.m\_rnti = itUeInfo->first;
1471                         dci.m\_format = 1;
1472                         \hyperlink{assert_8h_a6dccdb0de9b252f60088ce281c49d052}{NS\_ASSERT} (symIdx <= m\_phyMacConfig->GetSymbolsPerSubframe () - 
      \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_aa0bf8af14050bc5dc6513fbc86319a9b}{GetUlCtrlSymbols} ());
1473                         dci.m\_numSym = ueSchedInfo.m\_ulSymbols;
1474                         dci.m\_symStart = symIdx;
1475                         symIdx += ueSchedInfo.m\_ulSymbols;
1476                         dci.m\_mcs = ueSchedInfo.m\_ulMcs;
1477                         dci.m\_ndi = 1;
1478                         dci.m\_tbSize = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a80d0b9fd279dd5c33c52cf0833d264da}{m\_amc}->GetTbSizeFromMcsSymbols (dci.m\_mcs, dci.m\_numSym) / 8;
1479                 \textcolor{comment}{/*      while (dci.m\_tbSize > m\_phyMacConfig->GetMaxTbSize () && dci.m\_mcs > 0)}
1480 \textcolor{comment}{                        \{}
1481 \textcolor{comment}{                                dci.m\_mcs--;}
1482 \textcolor{comment}{                                dci.m\_tbSize = m\_amc->GetTbSizeFromMcsSymbols (dci.m\_mcs, dci.m\_numSym) /
       8;}
1483 \textcolor{comment}{                        \}*/}
1484                         dci.m\_harqProcess = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2e7e646b6f8b35625d1284d04c167881}{UpdateUlHarqProcessId} (itUeInfo->first);
1485                         \hyperlink{group__logging_ga413f1886406d49f59a6a0a89b77b4d0a}{NS\_LOG\_DEBUG} (\textcolor{stringliteral}{"UE"} << itUeInfo->first << \textcolor{stringliteral}{" UL harqId "} << (\textcolor{keywordtype}{unsigned})dci
      .m\_harqProcess << \textcolor{stringliteral}{" HARQ process assigned"});
1486                         \hyperlink{assert_8h_a6dccdb0de9b252f60088ce281c49d052}{NS\_ASSERT} (dci.m\_harqProcess < \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->
      \hyperlink{classns3_1_1MmWavePhyMacCommon_a40773d84172ebeb5aff125f56ebcc5ac}{GetNumHarqProcess} ());
1487                         SlotAllocInfo slotInfo (slotIdx++, \hyperlink{structns3_1_1SlotAllocInfo_a6cad60db1d39034f1851e2cea625fe5da916b5be54594ead6ed677c570311cad2}{SlotAllocInfo::UL}, 
      \hyperlink{structns3_1_1SlotAllocInfo_a3ea7cb503bfd0c9a4df55a71b81b9331a1ea636c3f068558fabacbc39934309b8}{SlotAllocInfo::CTRL\_DATA}, \hyperlink{structns3_1_1SlotAllocInfo_adcbd067d82be6260b3399167d8f0b4eca47a67c342db658a08ded9ce4b49417ea}{SlotAllocInfo::DIGITAL}, itUeInfo->
      first);
1488                         slotInfo.m\_dci = dci;
1489                         \hyperlink{group__logging_ga413f1886406d49f59a6a0a89b77b4d0a}{NS\_LOG\_DEBUG} (\textcolor{stringliteral}{"UE"} << dci.m\_rnti << \textcolor{stringliteral}{" gets UL slots "} << (\textcolor{keywordtype}{unsigned})dci.
      m\_symStart << \textcolor{stringliteral}{"-"} << (\textcolor{keywordtype}{unsigned})(dci.m\_symStart+dci.m\_numSym-1) <<
1490                                                              \textcolor{stringliteral}{" tbs "} << dci.m\_tbSize << \textcolor{stringliteral}{" mcs "} << (\textcolor{keywordtype}{
      unsigned})dci.m\_mcs << \textcolor{stringliteral}{" harqId "} << (\textcolor{keywordtype}{unsigned})dci.m\_harqProcess << \textcolor{stringliteral}{" rv "} << (\textcolor{keywordtype}{unsigned})dci.m\_rv << \textcolor{stringliteral}{" in frame "} << 
      ulSfn.m\_frameNum << \textcolor{stringliteral}{" subframe "} << (\textcolor{keywordtype}{unsigned})ulSfn.m\_sfNum);
1491                         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a3ee98517bf46d32cd07cd55bcc8c9f86}{UpdateUlRlcBufferInfo} (itUeInfo->first, dci.m\_tbSize - 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac2c5c229b7350214b5ff56c2a9167020}{m\_subHdrSize});
1492                         ret.m\_sfAllocInfo.m\_slotAllocInfo.push\_back (slotInfo);  \textcolor{comment}{// add to front}
1493                         ret.m\_sfAllocInfo.m\_numSymAlloc += dci.m\_numSym;
1494                         std::vector<uint16\_t> ueChunkMap;
1495                         \textcolor{keywordflow}{for} (\textcolor{keywordtype}{unsigned} \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} = 0; \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} < \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->
      \hyperlink{classns3_1_1MmWavePhyMacCommon_a97e82c809a351fea9d5058ac1bb4c3c6}{GetTotalNumChunk} (); \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}++)
1496                         \{
1497                                 ueChunkMap.push\_back (dci.m\_rnti);
1498                         \}
1499                         SfnSf slotSfn = ret.m\_sfAllocInfo.m\_sfnSf;
1500                         slotSfn.m\_slotNum = dci.m\_symStart;  \textcolor{comment}{// use the start symbol index of the slot
       because the absolute UL slot index depends on the future DL allocation}
1501                         \textcolor{comment}{// insert into allocation map to recall previous allocations upon receiving UL-CQI}
1502                         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ada4413d6867aaf28c116833458a62ea4}{m\_ulAllocationMap}.insert ( std::pair<uint32\_t, struct
       AllocMapElem> (slotSfn.Encode (), AllocMapElem(ueChunkMap, dci.m\_numSym, dci.m\_tbSize)) );
1503 
1504                         \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a832729b006315bb770e9f50c16305118}{m\_harqOn} == \textcolor{keyword}{true})
1505                         \{
1506                                 uint8\_t harqId = dci.m\_harqProcess;
1507                                 std::map <uint16\_t, UlHarqProcessesDciInfoList\_t>::iterator itHarqTbInfo = 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ad18cf8a17f05488fc679bd891175864f}{m\_ulHarqProcessesDciInfoMap}.find (dci.m\_rnti);
1508                                 \textcolor{keywordflow}{if} (itHarqTbInfo == \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ad18cf8a17f05488fc679bd891175864f}{m\_ulHarqProcessesDciInfoMap}.
      end ())
1509                                 \{
1510                                         \hyperlink{group__fatal_ga5131d5e3f75d7d4cbfd706ac456fdc85}{NS\_FATAL\_ERROR} (\textcolor{stringliteral}{"Unable to find RNTI entry in UL DCI
       HARQ buffer for RNTI "} << dci.m\_rnti);
1511                                 \}
1512                                 (*itHarqTbInfo).second.at (harqId) = dci;
1513                                 \textcolor{comment}{// Update HARQ process status (RV 0)}
1514                                 std::map <uint16\_t, UlHarqProcessesStatus\_t>::iterator itStat = 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af728e6ddeaaf55536ca842682904d64a}{m\_ulHarqProcessesStatus}.find (dci.m\_rnti);
1515                                 \hyperlink{assert_8h_a6dccdb0de9b252f60088ce281c49d052}{NS\_ASSERT} (itStat->second[dci.m\_harqProcess] > 0);
1516                                 \textcolor{comment}{// refresh timer}
1517                                 std::map <uint16\_t, UlHarqProcessesTimer\_t>::iterator itHarqTimer =  
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a27a2652523d0e61fa7da08a7d43b84a1}{m\_ulHarqProcessesTimer}.find (dci.m\_rnti);
1518                                 \textcolor{keywordflow}{if} (itHarqTimer== \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a27a2652523d0e61fa7da08a7d43b84a1}{m\_ulHarqProcessesTimer}.end ())
1519                                 \{
1520                                         \hyperlink{group__fatal_ga5131d5e3f75d7d4cbfd706ac456fdc85}{NS\_FATAL\_ERROR} (\textcolor{stringliteral}{"Unable to find HARQ timer for RNTI "}
       << (uint16\_t)dci.m\_rnti);
1521                                 \}
1522                                 (*itHarqTimer).second.at (dci.m\_harqProcess) = 0;
1523                         \}
1524                 \}
1525                 itUeInfo++;
1526                 \textcolor{keywordflow}{if} (itUeInfo == ueInfo.end ())
1527                 \{ \textcolor{comment}{// loop around to first RNTI in map}
1528                         itUeInfo = ueInfo.begin ();
1529                 \}
1530         \}
1531         \textcolor{keywordflow}{while} (itUeInfo != itUeInfoStart); \textcolor{comment}{// break when looped back to initial RNTI}
1532 
1533         \textcolor{comment}{// add slot for UL control}
1534         SlotAllocInfo ulCtrlSlot (0xFF, \hyperlink{structns3_1_1SlotAllocInfo_a6cad60db1d39034f1851e2cea625fe5da916b5be54594ead6ed677c570311cad2}{SlotAllocInfo::UL}, 
      \hyperlink{structns3_1_1SlotAllocInfo_a3ea7cb503bfd0c9a4df55a71b81b9331ad78b7d76ef82d56c33be1fa9c1867409}{SlotAllocInfo::CTRL}, \hyperlink{structns3_1_1SlotAllocInfo_adcbd067d82be6260b3399167d8f0b4eca47a67c342db658a08ded9ce4b49417ea}{SlotAllocInfo::DIGITAL}, 0);
1535         ulCtrlSlot.m\_dci.m\_numSym = 1;
1536         ulCtrlSlot.m\_dci.m\_symStart = \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->
      \hyperlink{classns3_1_1MmWavePhyMacCommon_a2fe835b76e3c689defa413e395cd10cb}{GetSymbolsPerSubframe}()-1;
1537         ret.m\_sfAllocInfo.m\_slotAllocInfo.push\_back (ulCtrlSlot);
1538 
1539         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aea2c0392508e0b7f0a582d20c7068e84}{m\_macSchedSapUser}->\hyperlink{classns3_1_1MmWaveMacSchedSapUser_ac164dd52215c3924cf421b56089eece4}{SchedConfigInd} (ret);
1540         \textcolor{keywordflow}{return};
1541 \}
\end{DoxyCode}


Here is the call graph for this function\+:
% FIG 18




Here is the caller graph for this function\+:
% FIG 19


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Do\+Sched\+Ul\+Cqi\+Info\+Req@{Do\+Sched\+Ul\+Cqi\+Info\+Req}}
\index{Do\+Sched\+Ul\+Cqi\+Info\+Req@{Do\+Sched\+Ul\+Cqi\+Info\+Req}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Do\+Sched\+Ul\+Cqi\+Info\+Req(const struct Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Ul\+Cqi\+Info\+Req\+Parameters \&params)}{DoSchedUlCqiInfoReq(const struct MmWaveMacSchedSapProvider::SchedUlCqiInfoReqParameters &params)}}]{\setlength{\rightskip}{0pt plus 5cm}void ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Do\+Sched\+Ul\+Cqi\+Info\+Req (
\begin{DoxyParamCaption}
\item[{const struct {\bf Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Ul\+Cqi\+Info\+Req\+Parameters} \&}]{params}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_abe9b853ebddee6a695a2e8260cb4e641}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_abe9b853ebddee6a695a2e8260cb4e641}

\begin{DoxyCode}
388 \{
389   \hyperlink{log-macros-disabled_8h_a90b90d5bad1f39cb1b64923ea94c0761}{NS\_LOG\_FUNCTION} (\textcolor{keyword}{this});
390 
391         \textcolor{keywordtype}{unsigned} frameNum = params.m\_sfnSf.m\_frameNum;
392         \textcolor{keywordtype}{unsigned} subframeNum =  params.m\_sfnSf.m\_sfNum;
393         \textcolor{keywordtype}{unsigned} startSymIdx =  params.m\_sfnSf.m\_slotNum;
394 
395         \textcolor{keywordflow}{switch} (params.m\_ulCqi.m\_type)
396         \{
397                 \textcolor{keywordflow}{case} \hyperlink{structns3_1_1UlCqiInfo_a8241de30e4fdc8640e892ddf1e2a6c00a6d4b515df7c45a6843584459fbde26a7}{UlCqiInfo::PUSCH}:
398                 \{
399                         std::map <uint32\_t, struct AllocMapElem>::iterator itMap;
400                         std::map <uint16\_t, struct UlCqiMapElem>::iterator itCqi;
401                         itMap = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ada4413d6867aaf28c116833458a62ea4}{m\_ulAllocationMap}.find (params.m\_sfnSf.Encode ());
402                         \textcolor{keywordflow}{if} (itMap == \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ada4413d6867aaf28c116833458a62ea4}{m\_ulAllocationMap}.end ())
403                         \{
404                                 \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{keyword}{this} << \textcolor{stringliteral}{" Does not find info on allocation, size : 
      "} << \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ada4413d6867aaf28c116833458a62ea4}{m\_ulAllocationMap}.size ());
405                                 \textcolor{keywordflow}{return};
406                         \}
407                         \hyperlink{assert_8h_aff5ece9066c74e681e74999856f08539}{NS\_ASSERT\_MSG} (itMap->second.m\_rntiPerChunk.size () == 
      \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_a97e82c809a351fea9d5058ac1bb4c3c6}{GetTotalNumChunk} (), \textcolor{stringliteral}{"SINR chunk map must cover full BW in
       TDMA mode"});
408                         \textcolor{keywordflow}{for} (\textcolor{keywordtype}{unsigned} \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} = 0; \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} < itMap->second.m\_rntiPerChunk.size (); 
      \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}++)
409                         \{
410                                 \textcolor{comment}{// convert from fixed point notation Sxxxxxxxxxxx.xxx to double}
411                                 \textcolor{comment}{//double sinr = LteFfConverter::fpS11dot3toDouble (params.m\_ulCqi.m\_sinr.at
       (i));}
412                                 itCqi = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a1b7ed5c8fa4442252efa7cc43318f463}{m\_ueUlCqi}.find (itMap->second.m\_rntiPerChunk.at (
      \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}));
413                                 \textcolor{keywordflow}{if} (itCqi == \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a1b7ed5c8fa4442252efa7cc43318f463}{m\_ueUlCqi}.end ())
414                                 \{
415                                         \textcolor{comment}{// create a new entry}
416                                         std::vector <double> newCqi;
417                                         \textcolor{keywordflow}{for} (\textcolor{keywordtype}{unsigned} j = 0; j < \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->
      \hyperlink{classns3_1_1MmWavePhyMacCommon_a97e82c809a351fea9d5058ac1bb4c3c6}{GetTotalNumChunk} (); j++)
418                                         \{
419                                                 \textcolor{keywordtype}{unsigned} chunkInd = \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i};
420                                                 \textcolor{keywordflow}{if} (chunkInd == j)
421                                                 \{
422                                                         newCqi.push\_back (params.m\_ulCqi.m\_sinr.at (
      \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}));
423                                                         \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{stringliteral}{"UL CQI report for RNTI "} 
      << itMap->second.m\_rntiPerChunk.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}) << \textcolor{stringliteral}{" chunk "} << \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} << \textcolor{stringliteral}{" SINR "} << params.m\_ulCqi.m\_sinr.at (
      \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}) << \(\backslash\)
424                                                                      \textcolor{stringliteral}{" frame "} << frameNum << \textcolor{stringliteral}{" subframe "} 
      << subframeNum << \textcolor{stringliteral}{" startSym "} << startSymIdx);
425                                                 \}
426                                                 \textcolor{keywordflow}{else}
427                                                 \{
428                                                         \textcolor{comment}{// initialize with NO\_SINR value.}
429                                                         newCqi.push\_back (30.0);
430                                                 \}
431                                         \}
432                                         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a1b7ed5c8fa4442252efa7cc43318f463}{m\_ueUlCqi}.insert (std::pair <uint16\_t, struct
       UlCqiMapElem> (itMap->second.m\_rntiPerChunk.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}),
433                                                                                                      
      UlCqiMapElem (newCqi, itMap->second.m\_numSym, itMap->second.m\_tbSize)) );
434                                         \textcolor{comment}{// generate correspondent timer}
435                                         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a21afc99c752ed7b331690dc9a479c3f0}{m\_ueCqiTimers}.insert (std::pair <uint16\_t, uint32\_t > 
      (itMap->second.m\_rntiPerChunk.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}), \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ab79b59a03053301ed05f22fdb701a7ef}{m\_cqiTimersThreshold}));
436                                 \}
437                                 \textcolor{keywordflow}{else}
438                                 \{
439                                         \textcolor{comment}{// update the value}
440                                         (*itCqi).second.m\_ueUlCqi.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}) = params.m\_ulCqi.m\_sinr.at (
      \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i});
441                                         (*itCqi).second.m\_numSym = itMap->second.m\_numSym;
442                                         (*itCqi).second.m\_tbSize = itMap->second.m\_tbSize;
443                                         \textcolor{comment}{// update correspondent timer}
444                                         std::map <uint16\_t, uint32\_t>::iterator itTimers;
445                                         itTimers = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a21afc99c752ed7b331690dc9a479c3f0}{m\_ueCqiTimers}.find (itMap->second.
      m\_rntiPerChunk.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}));
446                                         (*itTimers).second = 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ab79b59a03053301ed05f22fdb701a7ef}{m\_cqiTimersThreshold};
447 
448                                         \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{stringliteral}{"UL CQI report for RNTI "} << itMap->second.
      m\_rntiPerChunk.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}) << \textcolor{stringliteral}{" chunk "} << \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} << \textcolor{stringliteral}{" SINR "} << params.m\_ulCqi.m\_sinr.at (
      \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}) << \(\backslash\)
449                                                      \textcolor{stringliteral}{" frame "} << frameNum << \textcolor{stringliteral}{" subframe "} << subframeNum <
      < \textcolor{stringliteral}{" startSym "} << startSymIdx);
450 
451                                 \}
452 
453                         \}
454                         \textcolor{comment}{// remove obsolete info on allocation}
455                         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ada4413d6867aaf28c116833458a62ea4}{m\_ulAllocationMap}.erase (itMap);
456                 \}
457                 \textcolor{keywordflow}{break};
458                 \textcolor{keywordflow}{default}:
459                         \hyperlink{group__fatal_ga5131d5e3f75d7d4cbfd706ac456fdc85}{NS\_FATAL\_ERROR} (\textcolor{stringliteral}{"Unknown type of UL-CQI"});
460         \}
461         \textcolor{keywordflow}{return};
462 \}
\end{DoxyCode}


Here is the call graph for this function\+:
% FIG 20




Here is the caller graph for this function\+:
% FIG 21


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Do\+Sched\+Ul\+Mac\+Ctrl\+Info\+Req@{Do\+Sched\+Ul\+Mac\+Ctrl\+Info\+Req}}
\index{Do\+Sched\+Ul\+Mac\+Ctrl\+Info\+Req@{Do\+Sched\+Ul\+Mac\+Ctrl\+Info\+Req}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Do\+Sched\+Ul\+Mac\+Ctrl\+Info\+Req(const struct Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Ul\+Mac\+Ctrl\+Info\+Req\+Parameters \&params)}{DoSchedUlMacCtrlInfoReq(const struct MmWaveMacSchedSapProvider::SchedUlMacCtrlInfoReqParameters &params)}}]{\setlength{\rightskip}{0pt plus 5cm}void ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Do\+Sched\+Ul\+Mac\+Ctrl\+Info\+Req (
\begin{DoxyParamCaption}
\item[{const struct {\bf Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Ul\+Mac\+Ctrl\+Info\+Req\+Parameters} \&}]{params}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a16150448a696414e42093c28467c0a6d}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a16150448a696414e42093c28467c0a6d}

\begin{DoxyCode}
1545 \{
1546         \hyperlink{log-macros-disabled_8h_a90b90d5bad1f39cb1b64923ea94c0761}{NS\_LOG\_FUNCTION} (\textcolor{keyword}{this});
1547 
1548         std::map <uint16\_t,uint32\_t>::iterator it;
1549 
1550         \textcolor{keywordflow}{for} (\textcolor{keywordtype}{unsigned} \textcolor{keywordtype}{int} \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} = 0; \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} < params.m\_macCeList.size (); \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}++)
1551         \{
1552                 \textcolor{keywordflow}{if} ( params.m\_macCeList.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}).m\_macCeType == \hyperlink{structns3_1_1MacCeElement_a7b68183e7a7fd9b02783f92a2c645d7ba459101d6c51f15c22bfdf75d68f9c631}{MacCeElement::BSR} )
1553                 \{
1554                         \textcolor{comment}{// buffer status report}
1555                         \textcolor{comment}{// note that this scheduler does not differentiate the}
1556                         \textcolor{comment}{// allocation according to which LCGs have more/less bytes}
1557                         \textcolor{comment}{// to send.}
1558                         \textcolor{comment}{// Hence the BSR of different LCGs are just summed up to get}
1559                         \textcolor{comment}{// a total queue size that is used for allocation purposes.}
1560 
1561                         uint32\_t buffer = 0;
1562                         \textcolor{keywordflow}{for} (uint8\_t lcg = 0; lcg < 4; ++lcg)
1563                         \{
1564                                 uint8\_t bsrId = params.m\_macCeList.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}).m\_macCeValue.m\_bufferStatus.at (
      lcg);
1565                                 buffer += \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2de0d6da8a161c34721136d1dff22038}{BsrId2BufferSize} (bsrId);
1566                         \}
1567 
1568                         uint16\_t rnti = params.m\_macCeList.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}).m\_rnti;
1569                         it = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a3f24f21e6b97c5f90be970f6f8b3bffa}{m\_ceBsrRxed}.find (rnti);
1570                         \textcolor{keywordflow}{if} (it == \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a3f24f21e6b97c5f90be970f6f8b3bffa}{m\_ceBsrRxed}.end ())
1571                         \{
1572                                 \textcolor{comment}{// create the new entry}
1573                                 \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a3f24f21e6b97c5f90be970f6f8b3bffa}{m\_ceBsrRxed}.insert ( std::pair<uint16\_t, uint32\_t > (rnti, 
      buffer));
1574                                 \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{keyword}{this} << \textcolor{stringliteral}{" Insert RNTI "} << rnti << \textcolor{stringliteral}{" queue "} << 
      buffer);
1575                         \}
1576                         \textcolor{keywordflow}{else}
1577                         \{
1578                                 \textcolor{comment}{// update the buffer size value}
1579                                 (*it).second = buffer;
1580                                 \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{keyword}{this} << \textcolor{stringliteral}{" Update RNTI "} << rnti << \textcolor{stringliteral}{" queue "} << 
      buffer);
1581                         \}
1582                 \}
1583         \}
1584 
1585         \textcolor{keywordflow}{return};
1586 \}
\end{DoxyCode}


Here is the call graph for this function\+:
% FIG 22




Here is the caller graph for this function\+:
% FIG 23


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Do\+Sched\+Ul\+Trigger\+Req@{Do\+Sched\+Ul\+Trigger\+Req}}
\index{Do\+Sched\+Ul\+Trigger\+Req@{Do\+Sched\+Ul\+Trigger\+Req}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Do\+Sched\+Ul\+Trigger\+Req(const struct Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Trigger\+Req\+Parameters \&params, Mm\+Wave\+Mac\+Sched\+Sap\+User\+::\+Sched\+Config\+Ind\+Parameters \&ret, unsigned int frame\+Num, unsigned int sf\+Num, unsigned int islot)}{DoSchedUlTriggerReq(const struct MmWaveMacSchedSapProvider::SchedTriggerReqParameters &params, MmWaveMacSchedSapUser::SchedConfigIndParameters &ret, unsigned int frameNum, unsigned int sfNum, unsigned int islot)}}]{\setlength{\rightskip}{0pt plus 5cm}bool ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Do\+Sched\+Ul\+Trigger\+Req (
\begin{DoxyParamCaption}
\item[{const struct {\bf Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Trigger\+Req\+Parameters} \&}]{params, }
\item[{{\bf Mm\+Wave\+Mac\+Sched\+Sap\+User\+::\+Sched\+Config\+Ind\+Parameters} \&}]{ret, }
\item[{unsigned int}]{frame\+Num, }
\item[{unsigned int}]{sf\+Num, }
\item[{unsigned int}]{islot}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a6c4a0a7211bb9b02115beb205bd194ac}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a6c4a0a7211bb9b02115beb205bd194ac}


Here is the caller graph for this function\+:
% FIG 24


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Get\+Mac\+Csched\+Sap\+Provider@{Get\+Mac\+Csched\+Sap\+Provider}}
\index{Get\+Mac\+Csched\+Sap\+Provider@{Get\+Mac\+Csched\+Sap\+Provider}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Get\+Mac\+Csched\+Sap\+Provider()}{GetMacCschedSapProvider()}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Mm\+Wave\+Mac\+Csched\+Sap\+Provider} $\ast$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Get\+Mac\+Csched\+Sap\+Provider (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a7590936c156caa937319cc7e042e4d62}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a7590936c156caa937319cc7e042e4d62}


Implements \hyperlink{classns3_1_1MmWaveMacScheduler_a5e7075558c86815a9f7742c0fd6eb37b}{ns3\+::\+Mm\+Wave\+Mac\+Scheduler}.


\begin{DoxyCode}
287 \{
288         \textcolor{keywordflow}{return} \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a53e42b8008f2a568ae121ffd4a7f64fc}{m\_macCschedSapProvider};
289 \}
\end{DoxyCode}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Get\+Mac\+Sched\+Sap\+Provider@{Get\+Mac\+Sched\+Sap\+Provider}}
\index{Get\+Mac\+Sched\+Sap\+Provider@{Get\+Mac\+Sched\+Sap\+Provider}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Get\+Mac\+Sched\+Sap\+Provider()}{GetMacSchedSapProvider()}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Mm\+Wave\+Mac\+Sched\+Sap\+Provider} $\ast$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Get\+Mac\+Sched\+Sap\+Provider (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_af7c60c461f9b311432ec3842b92c2de8}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_af7c60c461f9b311432ec3842b92c2de8}


Implements \hyperlink{classns3_1_1MmWaveMacScheduler_ad6e09da1a42a74bdc5f4e812e04b9f5f}{ns3\+::\+Mm\+Wave\+Mac\+Scheduler}.


\begin{DoxyCode}
281 \{
282         \textcolor{keywordflow}{return} \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ab875c09c3c126085817a97f294fe5b97}{m\_macSchedSapProvider};
283 \}
\end{DoxyCode}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Get\+Type\+Id@{Get\+Type\+Id}}
\index{Get\+Type\+Id@{Get\+Type\+Id}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Get\+Type\+Id(void)}{GetTypeId(void)}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Type\+Id} ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Get\+Type\+Id (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [static]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a78bb7d672f4ebcf5809e9972ad8cac3a}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a78bb7d672f4ebcf5809e9972ad8cac3a}

\begin{DoxyCode}
207 \{
208         \textcolor{keyword}{static} TypeId tid = TypeId (\textcolor{stringliteral}{"ns3::MmWaveFlexTtiMacScheduler"})
209             .SetParent<\hyperlink{classns3_1_1MmWaveMacScheduler_aad32d6753e98fe1699402d1a722835c4}{MmWaveMacScheduler}> ()
210                 .AddConstructor<MmWaveFlexTtiMacScheduler> ()
211     .AddAttribute (\textcolor{stringliteral}{"CqiTimerThreshold"},
212                    \textcolor{stringliteral}{"The number of TTIs a CQI is valid (default 1000 - 1 sec.)"},
213                    UintegerValue (100),
214                    MakeUintegerAccessor (&
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ab79b59a03053301ed05f22fdb701a7ef}{MmWaveFlexTtiMacScheduler::m\_cqiTimersThreshold}),
215                    MakeUintegerChecker<uint32\_t> ())
216     .AddAttribute (\textcolor{stringliteral}{"HarqEnabled"},
217                    \textcolor{stringliteral}{"Activate/Deactivate the HARQ [by default is active]."},
218                    BooleanValue (\textcolor{keyword}{false}),
219                    MakeBooleanAccessor (&\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a832729b006315bb770e9f50c16305118}{MmWaveFlexTtiMacScheduler::m\_harqOn}
      ),
220                    MakeBooleanChecker ())
221          .AddAttribute (\textcolor{stringliteral}{"FixedMcsDl"},
222                                                                         \textcolor{stringliteral}{"Fix MCS to value set in
       McsDlDefault (for testing)"},
223                                                                         BooleanValue (\textcolor{keyword}{false}),
224                                                                         MakeBooleanAccessor (&
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a310495cea515a335d1dfcc4d623b9b0a}{MmWaveFlexTtiMacScheduler::m\_fixedMcsDl}),
225                                                                         MakeBooleanChecker ())
226         .AddAttribute (\textcolor{stringliteral}{"McsDefaultDl"},
227                                                                  \textcolor{stringliteral}{"Fixed DL MCS (for testing)"},
228                                                                  UintegerValue (1),
229                                                                  MakeUintegerAccessor (&
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ae439c9faae5c2544276b639aa2778521}{MmWaveFlexTtiMacScheduler::m\_mcsDefaultDl}),
230                                                                  MakeUintegerChecker<uint8\_t> ())
231          .AddAttribute (\textcolor{stringliteral}{"FixedMcsUl"},
232                                                                         \textcolor{stringliteral}{"Fix MCS to value set in
       McsUlDefault (for testing)"},
233                                                                         BooleanValue (\textcolor{keyword}{false}),
234                                                                         MakeBooleanAccessor (&
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_adcb65237e784d0154cc892e9eafdc883}{MmWaveFlexTtiMacScheduler::m\_fixedMcsUl}),
235                                                                         MakeBooleanChecker ())
236         .AddAttribute (\textcolor{stringliteral}{"McsDefaultUl"},
237                                                                  \textcolor{stringliteral}{"Fixed UL MCS (for testing)"},
238                                                                  UintegerValue (1),
239                                                                  MakeUintegerAccessor (&
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a9f55a65641298174b3674300bc45f5a0}{MmWaveFlexTtiMacScheduler::m\_mcsDefaultUl}),
240                                                                  MakeUintegerChecker<uint8\_t> ())
241          .AddAttribute (\textcolor{stringliteral}{"DlSchedOnly"},
242                                                                         \textcolor{stringliteral}{"Only schedule downlink traffic
       (for testing)"},
243                                                                         BooleanValue (\textcolor{keyword}{false}),
244                                                                         MakeBooleanAccessor (&
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a41cc41f208cd4be60b44da4668a75c7b}{MmWaveFlexTtiMacScheduler::m\_dlOnly}),
245                                                                         MakeBooleanChecker ())
246          .AddAttribute (\textcolor{stringliteral}{"UlSchedOnly"},
247                                                                         \textcolor{stringliteral}{"Only schedule uplink traffic (for
       testing)"},
248                                                                         BooleanValue (\textcolor{keyword}{false}),
249                                                                         MakeBooleanAccessor (&
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac9a7f43505a88bb77adc0e3845e42a83}{MmWaveFlexTtiMacScheduler::m\_ulOnly}),
250                                                                         MakeBooleanChecker ())
251          .AddAttribute (\textcolor{stringliteral}{"FixedTti"},
252                                                                         \textcolor{stringliteral}{"Fix slot size"},
253                                                                         BooleanValue (\textcolor{keyword}{false}),
254                                                                         MakeBooleanAccessor (&
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aac44befc273f7bdb0f0be0efc3d05f34}{MmWaveFlexTtiMacScheduler::m\_fixedTti}),
255                                                                         MakeBooleanChecker ())
256         .AddAttribute (\textcolor{stringliteral}{"SymPerSlot"},
257                                                                  \textcolor{stringliteral}{"Number of symbols per slot in Fixed TTI
       mode"},
258                                                                  UintegerValue (6),
259                                                                  MakeUintegerAccessor (&
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aa911d95e2956fcccca151a7353b8d42f}{MmWaveFlexTtiMacScheduler::m\_symPerSlot}),
260                                                                  MakeUintegerChecker<uint8\_t> ())
261                 ;
262 
263         \textcolor{keywordflow}{return} tid;
264 \}
\end{DoxyCode}


Here is the call graph for this function\+:
% FIG 25


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Refresh\+Dl\+Cqi\+Maps@{Refresh\+Dl\+Cqi\+Maps}}
\index{Refresh\+Dl\+Cqi\+Maps@{Refresh\+Dl\+Cqi\+Maps}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Refresh\+Dl\+Cqi\+Maps(void)}{RefreshDlCqiMaps(void)}}]{\setlength{\rightskip}{0pt plus 5cm}void ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Refresh\+Dl\+Cqi\+Maps (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a258b38ccd67574a92e83ee7797850a99}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a258b38ccd67574a92e83ee7797850a99}

\begin{DoxyCode}
1607 \{
1608   \hyperlink{log-macros-disabled_8h_a90b90d5bad1f39cb1b64923ea94c0761}{NS\_LOG\_FUNCTION} (\textcolor{keyword}{this} << \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac223fa16c9b7e57dd628b387833abeed}{m\_wbCqiTimers}.size ());
1609   \textcolor{comment}{// refresh DL CQI P01 Map}
1610   std::map <uint16\_t,uint32\_t>::iterator itP10 = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac223fa16c9b7e57dd628b387833abeed}{m\_wbCqiTimers}.begin ();
1611   \textcolor{keywordflow}{while} (itP10 != \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac223fa16c9b7e57dd628b387833abeed}{m\_wbCqiTimers}.end ())
1612     \{
1613       \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{keyword}{this} << \textcolor{stringliteral}{" P10-CQI for user "} << (*itP10).first << \textcolor{stringliteral}{" is "} << (uint32\_t)
      (*itP10).second << \textcolor{stringliteral}{" thr "} << (uint32\_t)\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ab79b59a03053301ed05f22fdb701a7ef}{m\_cqiTimersThreshold});
1614       \textcolor{keywordflow}{if} ((*itP10).second == 0)
1615         \{
1616           \textcolor{comment}{// delete correspondent entries}
1617           std::map <uint16\_t,uint8\_t>::iterator itMap = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac5f1e12f1e2a6d4e11dbc2baf7c1166a}{m\_wbCqiRxed}.find ((*itP10).first);
1618           \hyperlink{assert_8h_aff5ece9066c74e681e74999856f08539}{NS\_ASSERT\_MSG} (itMap != \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac5f1e12f1e2a6d4e11dbc2baf7c1166a}{m\_wbCqiRxed}.end (), \textcolor{stringliteral}{" Does not find CQI report
       for user "} << (*itP10).first);
1619           \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{keyword}{this} << \textcolor{stringliteral}{" P10-CQI exired for user "} << (*itP10).first);
1620           \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac5f1e12f1e2a6d4e11dbc2baf7c1166a}{m\_wbCqiRxed}.erase (itMap);
1621           std::map <uint16\_t,uint32\_t>::iterator temp = itP10;
1622           itP10++;
1623           \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ac223fa16c9b7e57dd628b387833abeed}{m\_wbCqiTimers}.erase (temp);
1624         \}
1625       \textcolor{keywordflow}{else}
1626         \{
1627           (*itP10).second--;
1628           itP10++;
1629         \}
1630     \}
1631 
1632   \textcolor{keywordflow}{return};
1633 \}
\end{DoxyCode}


Here is the caller graph for this function\+:
% FIG 26


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Refresh\+Harq\+Processes@{Refresh\+Harq\+Processes}}
\index{Refresh\+Harq\+Processes@{Refresh\+Harq\+Processes}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Refresh\+Harq\+Processes()}{RefreshHarqProcesses()}}]{\setlength{\rightskip}{0pt plus 5cm}void ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Refresh\+Harq\+Processes (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a281920e70bec00820617efef009a83fd}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a281920e70bec00820617efef009a83fd}


Refresh H\+A\+RQ processes according to the timers. 


\begin{DoxyCode}
467 \{
468         \hyperlink{log-macros-disabled_8h_a90b90d5bad1f39cb1b64923ea94c0761}{NS\_LOG\_FUNCTION} (\textcolor{keyword}{this});
469 
470         std::map <uint16\_t, DlHarqProcessesTimer\_t>::iterator itTimers;
471         \textcolor{keywordflow}{for} (itTimers = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a321e6f7863545e750acf6e94855514c5}{m\_dlHarqProcessesTimer}.begin (); itTimers != 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a321e6f7863545e750acf6e94855514c5}{m\_dlHarqProcessesTimer}.end (); itTimers++)
472         \{
473                 \textcolor{keywordflow}{for} (uint16\_t \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} = 0; \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} < \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->
      \hyperlink{classns3_1_1MmWavePhyMacCommon_a40773d84172ebeb5aff125f56ebcc5ac}{GetNumHarqProcess} (); \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}++)
474                 \{
475                         \textcolor{keywordflow}{if} ((*itTimers).second.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}) == \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->
      \hyperlink{classns3_1_1MmWavePhyMacCommon_a6a3b10cda74091e0579e24e3b4dbad80}{GetHarqTimeout} ())
476                         \{ \textcolor{comment}{// reset HARQ process}
477                                 \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{keyword}{this} << \textcolor{stringliteral}{" Reset HARQ proc "} << 
      \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} << \textcolor{stringliteral}{" for RNTI "} << (*itTimers).first);
478                                 std::map <uint16\_t, DlHarqProcessesStatus\_t>::iterator itStat = 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7ea48669590368853d16240acf7dbebe}{m\_dlHarqProcessesStatus}.find ((*itTimers).first);
479                                 \textcolor{keywordflow}{if} (itStat == \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7ea48669590368853d16240acf7dbebe}{m\_dlHarqProcessesStatus}.end ())
480                                 \{
481                                         \hyperlink{group__fatal_ga5131d5e3f75d7d4cbfd706ac456fdc85}{NS\_FATAL\_ERROR} (\textcolor{stringliteral}{"No Process Id Status found for this
       RNTI "} << (*itTimers).first);
482                                 \}
483                                 (*itStat).second.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}) = 0;
484                                 (*itTimers).second.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}) = 0;
485                         \}
486                         \textcolor{keywordflow}{else}
487                         \{
488                                 (*itTimers).second.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i})++;
489                         \}
490                 \}
491         \}
492 
493         std::map <uint16\_t, UlHarqProcessesTimer\_t>::iterator itTimers2;
494         \textcolor{keywordflow}{for} (itTimers2 = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a27a2652523d0e61fa7da08a7d43b84a1}{m\_ulHarqProcessesTimer}.begin (); itTimers2 != 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a27a2652523d0e61fa7da08a7d43b84a1}{m\_ulHarqProcessesTimer}.end (); itTimers2++)
495         \{
496                 \textcolor{keywordflow}{for} (uint16\_t \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} = 0; \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} < \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->
      \hyperlink{classns3_1_1MmWavePhyMacCommon_a40773d84172ebeb5aff125f56ebcc5ac}{GetNumHarqProcess} (); \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}++)
497                 \{
498                         \textcolor{keywordflow}{if} ((*itTimers2).second.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}) == \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->
      \hyperlink{classns3_1_1MmWavePhyMacCommon_a6a3b10cda74091e0579e24e3b4dbad80}{GetHarqTimeout} ())
499                         \{ \textcolor{comment}{// reset HARQ process}
500                                 \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{keyword}{this} << \textcolor{stringliteral}{" Reset HARQ proc "} << 
      \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} << \textcolor{stringliteral}{" for RNTI "} << (*itTimers2).first);
501                                 std::map <uint16\_t, UlHarqProcessesStatus\_t>::iterator itStat = 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af728e6ddeaaf55536ca842682904d64a}{m\_ulHarqProcessesStatus}.find ((*itTimers2).first);
502                                 \textcolor{keywordflow}{if} (itStat == \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af728e6ddeaaf55536ca842682904d64a}{m\_ulHarqProcessesStatus}.end ())
503                                 \{
504                                         \hyperlink{group__fatal_ga5131d5e3f75d7d4cbfd706ac456fdc85}{NS\_FATAL\_ERROR} (\textcolor{stringliteral}{"No Process Id Status found for this
       RNTI "} << (*itTimers2).first);
505                                 \}
506                                 (*itStat).second.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}) = 0;
507                                 (*itTimers2).second.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}) = 0;
508                         \}
509                         \textcolor{keywordflow}{else}
510                         \{
511                                 (*itTimers2).second.at (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i})++;
512                         \}
513                 \}
514         \}
515 
516 \}
\end{DoxyCode}


Here is the call graph for this function\+:
% FIG 27




Here is the caller graph for this function\+:
% FIG 28


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Refresh\+Ul\+Cqi\+Maps@{Refresh\+Ul\+Cqi\+Maps}}
\index{Refresh\+Ul\+Cqi\+Maps@{Refresh\+Ul\+Cqi\+Maps}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Refresh\+Ul\+Cqi\+Maps(void)}{RefreshUlCqiMaps(void)}}]{\setlength{\rightskip}{0pt plus 5cm}void ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Refresh\+Ul\+Cqi\+Maps (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a37e57c25e03ec4c1865025f8e5301d32}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a37e57c25e03ec4c1865025f8e5301d32}

\begin{DoxyCode}
1638 \{
1639   \textcolor{comment}{// refresh UL CQI  Map}
1640   std::map <uint16\_t,uint32\_t>::iterator itUl = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a21afc99c752ed7b331690dc9a479c3f0}{m\_ueCqiTimers}.begin ();
1641   \textcolor{keywordflow}{while} (itUl != \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a21afc99c752ed7b331690dc9a479c3f0}{m\_ueCqiTimers}.end ())
1642     \{
1643       \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{keyword}{this} << \textcolor{stringliteral}{" UL-CQI for user "} << (*itUl).first << \textcolor{stringliteral}{" is "} << (uint32\_t)(*itUl).
      second << \textcolor{stringliteral}{" thr "} << (uint32\_t)\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_ab79b59a03053301ed05f22fdb701a7ef}{m\_cqiTimersThreshold});
1644       \textcolor{keywordflow}{if} ((*itUl).second == 0)
1645         \{
1646           \textcolor{comment}{// delete correspondent entries}
1647           std::map <uint16\_t, struct UlCqiMapElem>::iterator itMap = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a1b7ed5c8fa4442252efa7cc43318f463}{m\_ueUlCqi}.find ((*itUl).first
      );
1648           \hyperlink{assert_8h_aff5ece9066c74e681e74999856f08539}{NS\_ASSERT\_MSG} (itMap != \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a1b7ed5c8fa4442252efa7cc43318f463}{m\_ueUlCqi}.end (), \textcolor{stringliteral}{" Does not find CQI report for
       user "} << (*itUl).first);
1649           \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{keyword}{this} << \textcolor{stringliteral}{" UL-CQI expired for user "} << (*itUl).first);
1650           itMap->second.m\_ueUlCqi.clear ();
1651           \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a1b7ed5c8fa4442252efa7cc43318f463}{m\_ueUlCqi}.erase (itMap);
1652           std::map <uint16\_t,uint32\_t>::iterator temp = itUl;
1653           itUl++;
1654           \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a21afc99c752ed7b331690dc9a479c3f0}{m\_ueCqiTimers}.erase (temp);
1655         \}
1656       \textcolor{keywordflow}{else}
1657         \{
1658           (*itUl).second--;
1659           itUl++;
1660         \}
1661     \}
1662 
1663   \textcolor{keywordflow}{return};
1664 \}
\end{DoxyCode}


Here is the caller graph for this function\+:
% FIG 29


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Set\+Mac\+Csched\+Sap\+User@{Set\+Mac\+Csched\+Sap\+User}}
\index{Set\+Mac\+Csched\+Sap\+User@{Set\+Mac\+Csched\+Sap\+User}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Set\+Mac\+Csched\+Sap\+User(\+Mm\+Wave\+Mac\+Csched\+Sap\+User $\ast$s)}{SetMacCschedSapUser(MmWaveMacCschedSapUser *s)}}]{\setlength{\rightskip}{0pt plus 5cm}void ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Set\+Mac\+Csched\+Sap\+User (
\begin{DoxyParamCaption}
\item[{{\bf Mm\+Wave\+Mac\+Csched\+Sap\+User} $\ast$}]{s}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a32d876a899fe0f59e90e402193fc6a25}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a32d876a899fe0f59e90e402193fc6a25}


Implements \hyperlink{classns3_1_1MmWaveMacScheduler_a01e8541f76617c432ad9c49de738853e}{ns3\+::\+Mm\+Wave\+Mac\+Scheduler}.


\begin{DoxyCode}
274 \{
275         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a84429fa6a8656738b680cd1459ff1090}{m\_macCschedSapUser} = sap;
276 \}
\end{DoxyCode}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Set\+Mac\+Sched\+Sap\+User@{Set\+Mac\+Sched\+Sap\+User}}
\index{Set\+Mac\+Sched\+Sap\+User@{Set\+Mac\+Sched\+Sap\+User}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Set\+Mac\+Sched\+Sap\+User(\+Mm\+Wave\+Mac\+Sched\+Sap\+User $\ast$sap)}{SetMacSchedSapUser(MmWaveMacSchedSapUser *sap)}}]{\setlength{\rightskip}{0pt plus 5cm}void ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Set\+Mac\+Sched\+Sap\+User (
\begin{DoxyParamCaption}
\item[{{\bf Mm\+Wave\+Mac\+Sched\+Sap\+User} $\ast$}]{sap}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [virtual]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a7860bceeb64bb84656496797e4726795}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a7860bceeb64bb84656496797e4726795}


Implements \hyperlink{classns3_1_1MmWaveMacScheduler_ad47bf0b6123724e70f1c2c889d50e5fb}{ns3\+::\+Mm\+Wave\+Mac\+Scheduler}.


\begin{DoxyCode}
268 \{
269         \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_aea2c0392508e0b7f0a582d20c7068e84}{m\_macSchedSapUser} = sap;
270 \}
\end{DoxyCode}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Sort\+Rlc\+Buffer\+Req@{Sort\+Rlc\+Buffer\+Req}}
\index{Sort\+Rlc\+Buffer\+Req@{Sort\+Rlc\+Buffer\+Req}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Sort\+Rlc\+Buffer\+Req(\+Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Dl\+Rlc\+Buffer\+Req\+Parameters i, Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Dl\+Rlc\+Buffer\+Req\+Parameters j)}{SortRlcBufferReq(MmWaveMacSchedSapProvider::SchedDlRlcBufferReqParameters i, MmWaveMacSchedSapProvider::SchedDlRlcBufferReqParameters j)}}]{\setlength{\rightskip}{0pt plus 5cm}bool ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Sort\+Rlc\+Buffer\+Req (
\begin{DoxyParamCaption}
\item[{{\bf Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Dl\+Rlc\+Buffer\+Req\+Parameters}}]{i, }
\item[{{\bf Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Dl\+Rlc\+Buffer\+Req\+Parameters}}]{j}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [static]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a16fbc61112ecb40ab2f6e0aa733589db}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a16fbc61112ecb40ab2f6e0aa733589db}

\begin{DoxyCode}
1600 \{
1601   \textcolor{keywordflow}{return} (\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}.m\_rnti < j.m\_rnti);
1602 \}
\end{DoxyCode}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Update\+Dl\+Harq\+Process\+Id@{Update\+Dl\+Harq\+Process\+Id}}
\index{Update\+Dl\+Harq\+Process\+Id@{Update\+Dl\+Harq\+Process\+Id}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Update\+Dl\+Harq\+Process\+Id(uint16\+\_\+t rnti)}{UpdateDlHarqProcessId(uint16_t rnti)}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Update\+Dl\+Harq\+Process\+Id (
\begin{DoxyParamCaption}
\item[{uint16\+\_\+t}]{rnti}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_ae6166d2b40f1dc7c8407c7d620a8ea02}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_ae6166d2b40f1dc7c8407c7d620a8ea02}

\begin{DoxyCode}
520 \{
521         \hyperlink{log-macros-disabled_8h_a90b90d5bad1f39cb1b64923ea94c0761}{NS\_LOG\_FUNCTION} (\textcolor{keyword}{this} << rnti);
522 
523 
524         \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a832729b006315bb770e9f50c16305118}{m\_harqOn} == \textcolor{keyword}{false})
525         \{
526                 uint8\_t tbUid = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a6164b3a4d99c83b291b54104a29ecaad}{m\_tbUid};
527                 \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a6164b3a4d99c83b291b54104a29ecaad}{m\_tbUid} = (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a6164b3a4d99c83b291b54104a29ecaad}{m\_tbUid}+1) % \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->
      \hyperlink{classns3_1_1MmWavePhyMacCommon_a40773d84172ebeb5aff125f56ebcc5ac}{GetNumHarqProcess} ();
528                 \textcolor{keywordflow}{return} tbUid;
529         \}
530 
531 \textcolor{comment}{//      std::map <uint16\_t, uint8\_t>::iterator it = m\_dlHarqCurrentProcessId.find (rnti);}
532 \textcolor{comment}{//      if (it == m\_dlHarqCurrentProcessId.end ())}
533 \textcolor{comment}{//      \{}
534 \textcolor{comment}{//              NS\_FATAL\_ERROR ("No Process Id found for this RNTI " << rnti);}
535 \textcolor{comment}{//      \}}
536         std::map <uint16\_t, DlHarqProcessesStatus\_t>::iterator itStat = 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7ea48669590368853d16240acf7dbebe}{m\_dlHarqProcessesStatus}.find (rnti);
537         \textcolor{keywordflow}{if} (itStat == \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a7ea48669590368853d16240acf7dbebe}{m\_dlHarqProcessesStatus}.end ())
538         \{
539                 \hyperlink{group__fatal_ga5131d5e3f75d7d4cbfd706ac456fdc85}{NS\_FATAL\_ERROR} (\textcolor{stringliteral}{"No Process Id Statusfound for this RNTI "} << rnti);
540         \}
541 
542         \textcolor{comment}{// search for available process ID, if none available return numHarqProcess}
543         uint8\_t harqId = \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_a40773d84172ebeb5aff125f56ebcc5ac}{GetNumHarqProcess} ();
544         \textcolor{keywordflow}{for} (\textcolor{keywordtype}{unsigned} \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} = 0; \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} < \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->
      \hyperlink{classns3_1_1MmWavePhyMacCommon_a40773d84172ebeb5aff125f56ebcc5ac}{GetNumHarqProcess} (); \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}++)
545         \{
546                 \textcolor{keywordflow}{if}(itStat->second[\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}] == 0)
547                 \{
548                         itStat->second[\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}] = 1;
549                         harqId = \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i};
550                         \textcolor{keywordflow}{break};
551                 \}
552         \}
553         \textcolor{keywordflow}{return} harqId;
554 
555 \textcolor{comment}{//      uint8\_t i = (*it).second;}
556 \textcolor{comment}{//      do}
557 \textcolor{comment}{//      \{}
558 \textcolor{comment}{//              i = (i + 1) % m\_phyMacConfig->GetNumHarqProcess ();}
559 \textcolor{comment}{//      \}}
560 \textcolor{comment}{//      while ( ((*itStat).second.at (i) != 0)&&(i != (*it).second));}
561 \textcolor{comment}{//      if ((*itStat).second.at (i) == 0)}
562 \textcolor{comment}{//      \{}
563 \textcolor{comment}{//              (*it).second = i;}
564 \textcolor{comment}{//              (*itStat).second.at (i) = 1;}
565 \textcolor{comment}{//      \}}
566 \textcolor{comment}{//      else}
567 \textcolor{comment}{//      \{}
568 \textcolor{comment}{//              return (m\_phyMacConfig->GetNumHarqProcess () + 1); // return a not valid harq proc id}
569 \textcolor{comment}{//      \}}
570 \textcolor{comment}{//}
571 \textcolor{comment}{//      return ((*it).second);}
572 \}
\end{DoxyCode}


Here is the call graph for this function\+:
% FIG 30




Here is the caller graph for this function\+:
% FIG 31


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Update\+Dl\+Rlc\+Buffer\+Info@{Update\+Dl\+Rlc\+Buffer\+Info}}
\index{Update\+Dl\+Rlc\+Buffer\+Info@{Update\+Dl\+Rlc\+Buffer\+Info}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Update\+Dl\+Rlc\+Buffer\+Info(uint16\+\_\+t rnti, uint8\+\_\+t lcid, uint16\+\_\+t size)}{UpdateDlRlcBufferInfo(uint16_t rnti, uint8_t lcid, uint16_t size)}}]{\setlength{\rightskip}{0pt plus 5cm}void ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Update\+Dl\+Rlc\+Buffer\+Info (
\begin{DoxyParamCaption}
\item[{uint16\+\_\+t}]{rnti, }
\item[{uint8\+\_\+t}]{lcid, }
\item[{uint16\+\_\+t}]{size}
\end{DoxyParamCaption}
)}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a596a7a467d1cc60189f6123833df8df8}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a596a7a467d1cc60189f6123833df8df8}

\begin{DoxyCode}
1668 \{
1669   \hyperlink{log-macros-disabled_8h_a90b90d5bad1f39cb1b64923ea94c0761}{NS\_LOG\_FUNCTION} (\textcolor{keyword}{this});
1670   std::list<MmWaveMacSchedSapProvider::SchedDlRlcBufferReqParameters>::iterator it;
1671   \textcolor{keywordflow}{for} (it = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2d166013dff600afe51e8c038c36db2b}{m\_rlcBufferReq}.begin (); it != \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a2d166013dff600afe51e8c038c36db2b}{m\_rlcBufferReq}.end (); it++)
1672   \{
1673         \textcolor{keywordflow}{if} (((*it).m\_rnti == rnti) && ((*it).m\_logicalChannelIdentity == lcid))
1674         \{
1675                 \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{keyword}{this} << \textcolor{stringliteral}{" UE "} << rnti << \textcolor{stringliteral}{" LC "} << (uint16\_t)lcid << \textcolor{stringliteral}{" txqueue "} 
      << (*it).m\_rlcTransmissionQueueSize << \textcolor{stringliteral}{" retxqueue "} << (*it).m\_rlcRetransmissionQueueSize << \textcolor{stringliteral}{" status "} << 
      (*it).m\_rlcStatusPduSize << \textcolor{stringliteral}{" decrease "} << size);
1676                 \textcolor{comment}{// Update queues: RLC tx order Status, ReTx, Tx}
1677                 \textcolor{comment}{// Update status queue}
1678                 \textcolor{keywordflow}{if} (((*it).m\_rlcStatusPduSize > 0) && (size >= (*it).m\_rlcStatusPduSize))
1679                 \{
1680                         (*it).m\_rlcStatusPduSize = 0;
1681                 \}
1682 
1683                 \textcolor{keywordflow}{if} ((*it).m\_rlcRetransmissionQueueSize > 0)
1684                 \{
1685                         \textcolor{keywordflow}{if} ((*it).m\_rlcRetransmissionQueueSize <= (\textcolor{keywordtype}{unsigned})(size - (*it).
      m\_rlcStatusPduSize))
1686                         \{
1687                                 (*it).m\_rlcRetransmissionQueueSize = 0;
1688                         \}
1689                         \textcolor{keywordflow}{else}
1690                         \{
1691                                 (*it).m\_rlcRetransmissionQueueSize -= (size - (*it).m\_rlcStatusPduSize);
1692                         \}
1693                 \}
1694                 \textcolor{keywordflow}{else} \textcolor{keywordflow}{if} ((*it).m\_rlcTransmissionQueueSize > 0)
1695                 \{
1696                         uint32\_t rlcOverhead;
1697                         \textcolor{keywordflow}{if} (lcid == 1)
1698                         \{
1699                                 \textcolor{comment}{// for SRB1 (using RLC AM) it's better to}
1700                                                 \textcolor{comment}{// overestimate RLC overhead rather than}
1701                                                 \textcolor{comment}{// underestimate it and risk unneeded}
1702                                 \textcolor{comment}{// segmentation which increases delay}
1703                                 rlcOverhead = 4;
1704                         \}
1705                         \textcolor{keywordflow}{else}
1706                         \{
1707                                 \textcolor{comment}{// minimum RLC overhead due to header}
1708                                 rlcOverhead = 2;
1709                         \}
1710                         \textcolor{comment}{// update transmission queue}
1711                         \textcolor{keywordflow}{if} ((*it).m\_rlcTransmissionQueueSize <= (size - rlcOverhead - (*it).
      m\_rlcStatusPduSize))
1712                         \{
1713                                 (*it).m\_rlcTransmissionQueueSize = 0;
1714                         \}
1715                         \textcolor{keywordflow}{else}
1716                         \{
1717                                 (*it).m\_rlcTransmissionQueueSize -= (size - rlcOverhead - (*it).
      m\_rlcStatusPduSize);
1718                         \}
1719                 \}
1720                 \textcolor{keywordflow}{return};
1721         \}
1722   \}
1723 \}
\end{DoxyCode}


Here is the caller graph for this function\+:
% FIG 32


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Update\+Ul\+Harq\+Process\+Id@{Update\+Ul\+Harq\+Process\+Id}}
\index{Update\+Ul\+Harq\+Process\+Id@{Update\+Ul\+Harq\+Process\+Id}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Update\+Ul\+Harq\+Process\+Id(uint16\+\_\+t rnti)}{UpdateUlHarqProcessId(uint16_t rnti)}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Update\+Ul\+Harq\+Process\+Id (
\begin{DoxyParamCaption}
\item[{uint16\+\_\+t}]{rnti}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a2e7e646b6f8b35625d1284d04c167881}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a2e7e646b6f8b35625d1284d04c167881}

\begin{DoxyCode}
576 \{
577         \hyperlink{log-macros-disabled_8h_a90b90d5bad1f39cb1b64923ea94c0761}{NS\_LOG\_FUNCTION} (\textcolor{keyword}{this} << rnti);
578 
579         \textcolor{keywordflow}{if} (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a832729b006315bb770e9f50c16305118}{m\_harqOn} == \textcolor{keyword}{false})
580         \{
581                 uint8\_t tbUid = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a6164b3a4d99c83b291b54104a29ecaad}{m\_tbUid};
582                 \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a6164b3a4d99c83b291b54104a29ecaad}{m\_tbUid} = (\hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a6164b3a4d99c83b291b54104a29ecaad}{m\_tbUid}+1) % \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->
      \hyperlink{classns3_1_1MmWavePhyMacCommon_a40773d84172ebeb5aff125f56ebcc5ac}{GetNumHarqProcess} ();
583                 \textcolor{keywordflow}{return} tbUid;
584         \}
585 
586 \textcolor{comment}{//      std::map <uint16\_t, uint8\_t>::iterator it = m\_ulHarqCurrentProcessId.find (rnti);}
587 \textcolor{comment}{//      if (it == m\_ulHarqCurrentProcessId.end ())}
588 \textcolor{comment}{//      \{}
589 \textcolor{comment}{//              NS\_FATAL\_ERROR ("No Process Id found for this RNTI " << rnti);}
590 \textcolor{comment}{//      \}}
591         std::map <uint16\_t, UlHarqProcessesStatus\_t>::iterator itStat = 
      \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af728e6ddeaaf55536ca842682904d64a}{m\_ulHarqProcessesStatus}.find (rnti);
592         \textcolor{keywordflow}{if} (itStat == \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_af728e6ddeaaf55536ca842682904d64a}{m\_ulHarqProcessesStatus}.end ())
593         \{
594                 \hyperlink{group__fatal_ga5131d5e3f75d7d4cbfd706ac456fdc85}{NS\_FATAL\_ERROR} (\textcolor{stringliteral}{"No Process Id Statusfound for this RNTI "} << rnti);
595         \}
596 
597         \textcolor{comment}{// search for available process ID, if none available return numHarqProcess+1}
598         uint8\_t harqId = \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->\hyperlink{classns3_1_1MmWavePhyMacCommon_a40773d84172ebeb5aff125f56ebcc5ac}{GetNumHarqProcess} ();
599         \textcolor{keywordflow}{for} (\textcolor{keywordtype}{unsigned} \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} = 0; \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i} < \hyperlink{classns3_1_1MmWaveMacScheduler_a24d7af4971d2e500fe543cefbafa2fd9}{m\_phyMacConfig}->
      \hyperlink{classns3_1_1MmWavePhyMacCommon_a40773d84172ebeb5aff125f56ebcc5ac}{GetNumHarqProcess} (); \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}++)
600         \{
601                 \textcolor{keywordflow}{if}(itStat->second[\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}] == 0)
602                 \{
603                         itStat->second[\hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i}] = 1;
604                         harqId = \hyperlink{bernuolliDistribution_8m_a6f6ccfcf58b31cb6412107d9d5281426}{i};
605                         \textcolor{keywordflow}{break};
606                 \}
607         \}
608         \textcolor{keywordflow}{return} harqId;
609 \}
\end{DoxyCode}


Here is the call graph for this function\+:
% FIG 33




Here is the caller graph for this function\+:
% FIG 34


\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Update\+Ul\+Rlc\+Buffer\+Info@{Update\+Ul\+Rlc\+Buffer\+Info}}
\index{Update\+Ul\+Rlc\+Buffer\+Info@{Update\+Ul\+Rlc\+Buffer\+Info}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Update\+Ul\+Rlc\+Buffer\+Info(uint16\+\_\+t rnti, uint16\+\_\+t size)}{UpdateUlRlcBufferInfo(uint16_t rnti, uint16_t size)}}]{\setlength{\rightskip}{0pt plus 5cm}void ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::\+Update\+Ul\+Rlc\+Buffer\+Info (
\begin{DoxyParamCaption}
\item[{uint16\+\_\+t}]{rnti, }
\item[{uint16\+\_\+t}]{size}
\end{DoxyParamCaption}
)}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a3ee98517bf46d32cd07cd55bcc8c9f86}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a3ee98517bf46d32cd07cd55bcc8c9f86}

\begin{DoxyCode}
1727 \{
1728 
1729   size = size - 2; \textcolor{comment}{// remove the minimum RLC overhead}
1730   std::map <uint16\_t,uint32\_t>::iterator it = \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a3f24f21e6b97c5f90be970f6f8b3bffa}{m\_ceBsrRxed}.find (rnti);
1731   \textcolor{keywordflow}{if} (it != \hyperlink{classns3_1_1MmWaveFlexTtiMacScheduler_a3f24f21e6b97c5f90be970f6f8b3bffa}{m\_ceBsrRxed}.end ())
1732     \{
1733       \hyperlink{group__logging_gafbd73ee2cf9f26b319f49086d8e860fb}{NS\_LOG\_INFO} (\textcolor{keyword}{this} << \textcolor{stringliteral}{" Update RLC BSR UE "} << rnti << \textcolor{stringliteral}{" size "} << size << \textcolor{stringliteral}{" BSR "} << (*it)
      .second);
1734       \textcolor{keywordflow}{if} ((*it).second >= size)
1735         \{
1736           (*it).second -= size;
1737         \}
1738       \textcolor{keywordflow}{else}
1739         \{
1740           (*it).second = 0;
1741         \}
1742     \}
1743   \textcolor{keywordflow}{else}
1744     \{
1745       \hyperlink{group__logging_ga0261a8db1d4ac5f79417d117634fd455}{NS\_LOG\_ERROR} (\textcolor{keyword}{this} << \textcolor{stringliteral}{" Does not find BSR report info of UE "} << rnti);
1746     \}
1747 
1748 \}
\end{DoxyCode}


Here is the caller graph for this function\+:
% FIG 35




\subsection{Friends And Related Function Documentation}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Mm\+Wave\+Flex\+Tti\+Mac\+Csched\+Sap\+Provider@{Mm\+Wave\+Flex\+Tti\+Mac\+Csched\+Sap\+Provider}}
\index{Mm\+Wave\+Flex\+Tti\+Mac\+Csched\+Sap\+Provider@{Mm\+Wave\+Flex\+Tti\+Mac\+Csched\+Sap\+Provider}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Mm\+Wave\+Flex\+Tti\+Mac\+Csched\+Sap\+Provider}{MmWaveFlexTtiMacCschedSapProvider}}]{\setlength{\rightskip}{0pt plus 5cm}friend class {\bf Mm\+Wave\+Flex\+Tti\+Mac\+Csched\+Sap\+Provider}\hspace{0.3cm}{\ttfamily [friend]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a96a50df5c19790a6de7fa5203974e459}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a96a50df5c19790a6de7fa5203974e459}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!Mm\+Wave\+Flex\+Tti\+Mac\+Sched\+Sap\+Provider@{Mm\+Wave\+Flex\+Tti\+Mac\+Sched\+Sap\+Provider}}
\index{Mm\+Wave\+Flex\+Tti\+Mac\+Sched\+Sap\+Provider@{Mm\+Wave\+Flex\+Tti\+Mac\+Sched\+Sap\+Provider}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{Mm\+Wave\+Flex\+Tti\+Mac\+Sched\+Sap\+Provider}{MmWaveFlexTtiMacSchedSapProvider}}]{\setlength{\rightskip}{0pt plus 5cm}friend class {\bf Mm\+Wave\+Flex\+Tti\+Mac\+Sched\+Sap\+Provider}\hspace{0.3cm}{\ttfamily [friend]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a659e913fedbe23f1d3bb4e642212ea32}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a659e913fedbe23f1d3bb4e642212ea32}


\subsection{Member Data Documentation}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+amc@{m\+\_\+amc}}
\index{m\+\_\+amc@{m\+\_\+amc}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+amc}{m_amc}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Ptr}$<${\bf Mm\+Wave\+Amc}$>$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+amc\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a80d0b9fd279dd5c33c52cf0833d264da}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a80d0b9fd279dd5c33c52cf0833d264da}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+ber\+Dl@{m\+\_\+ber\+Dl}}
\index{m\+\_\+ber\+Dl@{m\+\_\+ber\+Dl}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+ber\+Dl}{m_berDl}}]{\setlength{\rightskip}{0pt plus 5cm}const double ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+ber\+Dl = 0.\+001\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_ab18aea68e8746a7584be41c0cc66218c}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_ab18aea68e8746a7584be41c0cc66218c}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+ce\+Bsr\+Rxed@{m\+\_\+ce\+Bsr\+Rxed}}
\index{m\+\_\+ce\+Bsr\+Rxed@{m\+\_\+ce\+Bsr\+Rxed}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+ce\+Bsr\+Rxed}{m_ceBsrRxed}}]{\setlength{\rightskip}{0pt plus 5cm}std\+::map$<$uint16\+\_\+t,uint32\+\_\+t$>$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+ce\+Bsr\+Rxed\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a3f24f21e6b97c5f90be970f6f8b3bffa}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a3f24f21e6b97c5f90be970f6f8b3bffa}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+cqi\+Timers\+Threshold@{m\+\_\+cqi\+Timers\+Threshold}}
\index{m\+\_\+cqi\+Timers\+Threshold@{m\+\_\+cqi\+Timers\+Threshold}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+cqi\+Timers\+Threshold}{m_cqiTimersThreshold}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+cqi\+Timers\+Threshold\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_ab79b59a03053301ed05f22fdb701a7ef}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_ab79b59a03053301ed05f22fdb701a7ef}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+csched\+Cell\+Config@{m\+\_\+csched\+Cell\+Config}}
\index{m\+\_\+csched\+Cell\+Config@{m\+\_\+csched\+Cell\+Config}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+csched\+Cell\+Config}{m_cschedCellConfig}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Mm\+Wave\+Mac\+Csched\+Sap\+Provider\+::\+Csched\+Cell\+Config\+Req\+Parameters} ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+csched\+Cell\+Config\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_ac33eb963cd43d583dcbf8222d78fa2ed}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_ac33eb963cd43d583dcbf8222d78fa2ed}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+dl\+Harq\+Current\+Process\+Id@{m\+\_\+dl\+Harq\+Current\+Process\+Id}}
\index{m\+\_\+dl\+Harq\+Current\+Process\+Id@{m\+\_\+dl\+Harq\+Current\+Process\+Id}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+dl\+Harq\+Current\+Process\+Id}{m_dlHarqCurrentProcessId}}]{\setlength{\rightskip}{0pt plus 5cm}std\+::map$<$uint16\+\_\+t, uint8\+\_\+t$>$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+dl\+Harq\+Current\+Process\+Id\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_ad4e26631bc981c2a16a7e4cc40dc8d5a}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_ad4e26631bc981c2a16a7e4cc40dc8d5a}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+dl\+Harq\+Info\+List@{m\+\_\+dl\+Harq\+Info\+List}}
\index{m\+\_\+dl\+Harq\+Info\+List@{m\+\_\+dl\+Harq\+Info\+List}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+dl\+Harq\+Info\+List}{m_dlHarqInfoList}}]{\setlength{\rightskip}{0pt plus 5cm}std\+::vector$<${\bf Dl\+Harq\+Info}$>$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+dl\+Harq\+Info\+List\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_af30d399e8abceedfe762a84ea26336b6}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_af30d399e8abceedfe762a84ea26336b6}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+dl\+Harq\+Processes\+Dci\+Info\+Map@{m\+\_\+dl\+Harq\+Processes\+Dci\+Info\+Map}}
\index{m\+\_\+dl\+Harq\+Processes\+Dci\+Info\+Map@{m\+\_\+dl\+Harq\+Processes\+Dci\+Info\+Map}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+dl\+Harq\+Processes\+Dci\+Info\+Map}{m_dlHarqProcessesDciInfoMap}}]{\setlength{\rightskip}{0pt plus 5cm}std\+::map$<$uint16\+\_\+t, {\bf Dl\+Harq\+Processes\+Dci\+Info\+List\+\_\+t}$>$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+dl\+Harq\+Processes\+Dci\+Info\+Map\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a2820fea8cd85e2351bc0b046bdfb8414}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a2820fea8cd85e2351bc0b046bdfb8414}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+dl\+Harq\+Processes\+Rlc\+Pdu\+Map@{m\+\_\+dl\+Harq\+Processes\+Rlc\+Pdu\+Map}}
\index{m\+\_\+dl\+Harq\+Processes\+Rlc\+Pdu\+Map@{m\+\_\+dl\+Harq\+Processes\+Rlc\+Pdu\+Map}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+dl\+Harq\+Processes\+Rlc\+Pdu\+Map}{m_dlHarqProcessesRlcPduMap}}]{\setlength{\rightskip}{0pt plus 5cm}std\+::map$<$uint16\+\_\+t, {\bf Dl\+Harq\+Rlc\+Pdu\+List\+\_\+t}$>$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+dl\+Harq\+Processes\+Rlc\+Pdu\+Map\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a7b37cf0428128dbfe578cd3c5d3ffbe9}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a7b37cf0428128dbfe578cd3c5d3ffbe9}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+dl\+Harq\+Processes\+Status@{m\+\_\+dl\+Harq\+Processes\+Status}}
\index{m\+\_\+dl\+Harq\+Processes\+Status@{m\+\_\+dl\+Harq\+Processes\+Status}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+dl\+Harq\+Processes\+Status}{m_dlHarqProcessesStatus}}]{\setlength{\rightskip}{0pt plus 5cm}std\+::map$<$uint16\+\_\+t, {\bf Dl\+Harq\+Processes\+Status\+\_\+t}$>$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+dl\+Harq\+Processes\+Status\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a7ea48669590368853d16240acf7dbebe}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a7ea48669590368853d16240acf7dbebe}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+dl\+Harq\+Processes\+Timer@{m\+\_\+dl\+Harq\+Processes\+Timer}}
\index{m\+\_\+dl\+Harq\+Processes\+Timer@{m\+\_\+dl\+Harq\+Processes\+Timer}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+dl\+Harq\+Processes\+Timer}{m_dlHarqProcessesTimer}}]{\setlength{\rightskip}{0pt plus 5cm}std\+::map$<$uint16\+\_\+t, {\bf Dl\+Harq\+Processes\+Timer\+\_\+t}$>$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+dl\+Harq\+Processes\+Timer\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a321e6f7863545e750acf6e94855514c5}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a321e6f7863545e750acf6e94855514c5}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+dl\+Only@{m\+\_\+dl\+Only}}
\index{m\+\_\+dl\+Only@{m\+\_\+dl\+Only}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+dl\+Only}{m_dlOnly}}]{\setlength{\rightskip}{0pt plus 5cm}bool ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+dl\+Only\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a41cc41f208cd4be60b44da4668a75c7b}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a41cc41f208cd4be60b44da4668a75c7b}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+fixed\+Mcs\+Dl@{m\+\_\+fixed\+Mcs\+Dl}}
\index{m\+\_\+fixed\+Mcs\+Dl@{m\+\_\+fixed\+Mcs\+Dl}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+fixed\+Mcs\+Dl}{m_fixedMcsDl}}]{\setlength{\rightskip}{0pt plus 5cm}bool ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+fixed\+Mcs\+Dl\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a310495cea515a335d1dfcc4d623b9b0a}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a310495cea515a335d1dfcc4d623b9b0a}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+fixed\+Mcs\+Ul@{m\+\_\+fixed\+Mcs\+Ul}}
\index{m\+\_\+fixed\+Mcs\+Ul@{m\+\_\+fixed\+Mcs\+Ul}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+fixed\+Mcs\+Ul}{m_fixedMcsUl}}]{\setlength{\rightskip}{0pt plus 5cm}bool ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+fixed\+Mcs\+Ul\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_adcb65237e784d0154cc892e9eafdc883}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_adcb65237e784d0154cc892e9eafdc883}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+fixed\+Tti@{m\+\_\+fixed\+Tti}}
\index{m\+\_\+fixed\+Tti@{m\+\_\+fixed\+Tti}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+fixed\+Tti}{m_fixedTti}}]{\setlength{\rightskip}{0pt plus 5cm}bool ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+fixed\+Tti\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_aac44befc273f7bdb0f0be0efc3d05f34}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_aac44befc273f7bdb0f0be0efc3d05f34}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+frame\+No@{m\+\_\+frame\+No}}
\index{m\+\_\+frame\+No@{m\+\_\+frame\+No}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+frame\+No}{m_frameNo}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+frame\+No\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a2e6fbd15c0a59c6e457ffc98115240d0}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a2e6fbd15c0a59c6e457ffc98115240d0}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+harq\+On@{m\+\_\+harq\+On}}
\index{m\+\_\+harq\+On@{m\+\_\+harq\+On}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+harq\+On}{m_harqOn}}]{\setlength{\rightskip}{0pt plus 5cm}bool ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+harq\+On\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a832729b006315bb770e9f50c16305118}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a832729b006315bb770e9f50c16305118}
m\+\_\+harq\+On when false inhibit te H\+A\+RQ mechanisms (by default active) \index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+harq\+Timeout@{m\+\_\+harq\+Timeout}}
\index{m\+\_\+harq\+Timeout@{m\+\_\+harq\+Timeout}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+harq\+Timeout}{m_harqTimeout}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+harq\+Timeout\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a1730a31adaecea129d43e763fc194b53}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a1730a31adaecea129d43e763fc194b53}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+mac\+Csched\+Sap\+Provider@{m\+\_\+mac\+Csched\+Sap\+Provider}}
\index{m\+\_\+mac\+Csched\+Sap\+Provider@{m\+\_\+mac\+Csched\+Sap\+Provider}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+mac\+Csched\+Sap\+Provider}{m_macCschedSapProvider}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Mm\+Wave\+Mac\+Csched\+Sap\+Provider}$\ast$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+mac\+Csched\+Sap\+Provider\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a53e42b8008f2a568ae121ffd4a7f64fc}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a53e42b8008f2a568ae121ffd4a7f64fc}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+mac\+Csched\+Sap\+User@{m\+\_\+mac\+Csched\+Sap\+User}}
\index{m\+\_\+mac\+Csched\+Sap\+User@{m\+\_\+mac\+Csched\+Sap\+User}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+mac\+Csched\+Sap\+User}{m_macCschedSapUser}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Mm\+Wave\+Mac\+Csched\+Sap\+User}$\ast$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+mac\+Csched\+Sap\+User\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a84429fa6a8656738b680cd1459ff1090}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a84429fa6a8656738b680cd1459ff1090}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+mac\+Hdr\+Size@{m\+\_\+mac\+Hdr\+Size}}
\index{m\+\_\+mac\+Hdr\+Size@{m\+\_\+mac\+Hdr\+Size}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+mac\+Hdr\+Size}{m_macHdrSize}}]{\setlength{\rightskip}{0pt plus 5cm}const unsigned ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+mac\+Hdr\+Size = 0\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a4f51deebfee8f21e01647d3812c17929}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a4f51deebfee8f21e01647d3812c17929}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+mac\+Sched\+Sap\+Provider@{m\+\_\+mac\+Sched\+Sap\+Provider}}
\index{m\+\_\+mac\+Sched\+Sap\+Provider@{m\+\_\+mac\+Sched\+Sap\+Provider}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+mac\+Sched\+Sap\+Provider}{m_macSchedSapProvider}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Mm\+Wave\+Mac\+Sched\+Sap\+Provider}$\ast$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+mac\+Sched\+Sap\+Provider\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_ab875c09c3c126085817a97f294fe5b97}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_ab875c09c3c126085817a97f294fe5b97}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+mac\+Sched\+Sap\+User@{m\+\_\+mac\+Sched\+Sap\+User}}
\index{m\+\_\+mac\+Sched\+Sap\+User@{m\+\_\+mac\+Sched\+Sap\+User}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+mac\+Sched\+Sap\+User}{m_macSchedSapUser}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Mm\+Wave\+Mac\+Sched\+Sap\+User}$\ast$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+mac\+Sched\+Sap\+User\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_aea2c0392508e0b7f0a582d20c7068e84}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_aea2c0392508e0b7f0a582d20c7068e84}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+mcs\+Default\+Dl@{m\+\_\+mcs\+Default\+Dl}}
\index{m\+\_\+mcs\+Default\+Dl@{m\+\_\+mcs\+Default\+Dl}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+mcs\+Default\+Dl}{m_mcsDefaultDl}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+mcs\+Default\+Dl\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_ae439c9faae5c2544276b639aa2778521}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_ae439c9faae5c2544276b639aa2778521}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+mcs\+Default\+Ul@{m\+\_\+mcs\+Default\+Ul}}
\index{m\+\_\+mcs\+Default\+Ul@{m\+\_\+mcs\+Default\+Ul}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+mcs\+Default\+Ul}{m_mcsDefaultUl}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+mcs\+Default\+Ul\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a9f55a65641298174b3674300bc45f5a0}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a9f55a65641298174b3674300bc45f5a0}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+next\+Rnti@{m\+\_\+next\+Rnti}}
\index{m\+\_\+next\+Rnti@{m\+\_\+next\+Rnti}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+next\+Rnti}{m_nextRnti}}]{\setlength{\rightskip}{0pt plus 5cm}uint16\+\_\+t ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+next\+Rnti\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a447f8e61dd792d50e334f6406caf1530}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a447f8e61dd792d50e334f6406caf1530}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+next\+Rnti\+Dl@{m\+\_\+next\+Rnti\+Dl}}
\index{m\+\_\+next\+Rnti\+Dl@{m\+\_\+next\+Rnti\+Dl}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+next\+Rnti\+Dl}{m_nextRntiDl}}]{\setlength{\rightskip}{0pt plus 5cm}uint64\+\_\+t ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+next\+Rnti\+Dl\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a8ff812f1c85c8c9ec3d0eba88e7c090a}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a8ff812f1c85c8c9ec3d0eba88e7c090a}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+next\+Rnti\+Ul@{m\+\_\+next\+Rnti\+Ul}}
\index{m\+\_\+next\+Rnti\+Ul@{m\+\_\+next\+Rnti\+Ul}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+next\+Rnti\+Ul}{m_nextRntiUl}}]{\setlength{\rightskip}{0pt plus 5cm}uint64\+\_\+t ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+next\+Rnti\+Ul\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a1f7e10e2f29bb79dfda9b0a606cf2521}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a1f7e10e2f29bb79dfda9b0a606cf2521}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+num\+Chunks@{m\+\_\+num\+Chunks}}
\index{m\+\_\+num\+Chunks@{m\+\_\+num\+Chunks}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+num\+Chunks}{m_numChunks}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+num\+Chunks\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a001b046258e0f7c59a1a56ef3f17e4fd}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a001b046258e0f7c59a1a56ef3f17e4fd}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+num\+Data\+Symbols@{m\+\_\+num\+Data\+Symbols}}
\index{m\+\_\+num\+Data\+Symbols@{m\+\_\+num\+Data\+Symbols}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+num\+Data\+Symbols}{m_numDataSymbols}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+num\+Data\+Symbols\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a3839eaff4760d05fbf73a1ee7cce4a30}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a3839eaff4760d05fbf73a1ee7cce4a30}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+num\+Harq\+Process@{m\+\_\+num\+Harq\+Process}}
\index{m\+\_\+num\+Harq\+Process@{m\+\_\+num\+Harq\+Process}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+num\+Harq\+Process}{m_numHarqProcess}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+num\+Harq\+Process\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a03f7eeb64e0459c5e0e1e5320937fdb4}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a03f7eeb64e0459c5e0e1e5320937fdb4}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+rlc\+Buffer\+Req@{m\+\_\+rlc\+Buffer\+Req}}
\index{m\+\_\+rlc\+Buffer\+Req@{m\+\_\+rlc\+Buffer\+Req}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+rlc\+Buffer\+Req}{m_rlcBufferReq}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+::list}$<${\bf Mm\+Wave\+Mac\+Sched\+Sap\+Provider\+::\+Sched\+Dl\+Rlc\+Buffer\+Req\+Parameters}$>$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+rlc\+Buffer\+Req\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a2d166013dff600afe51e8c038c36db2b}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a2d166013dff600afe51e8c038c36db2b}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+rlc\+Hdr\+Size@{m\+\_\+rlc\+Hdr\+Size}}
\index{m\+\_\+rlc\+Hdr\+Size@{m\+\_\+rlc\+Hdr\+Size}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+rlc\+Hdr\+Size}{m_rlcHdrSize}}]{\setlength{\rightskip}{0pt plus 5cm}const unsigned ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+rlc\+Hdr\+Size = 3\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a2c5b4f384597954f87952522bd1fa94f}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a2c5b4f384597954f87952522bd1fa94f}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+subframe\+No@{m\+\_\+subframe\+No}}
\index{m\+\_\+subframe\+No@{m\+\_\+subframe\+No}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+subframe\+No}{m_subframeNo}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+subframe\+No\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a9f790561b67edeeded0a412a4a138d46}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a9f790561b67edeeded0a412a4a138d46}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+sub\+Hdr\+Size@{m\+\_\+sub\+Hdr\+Size}}
\index{m\+\_\+sub\+Hdr\+Size@{m\+\_\+sub\+Hdr\+Size}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+sub\+Hdr\+Size}{m_subHdrSize}}]{\setlength{\rightskip}{0pt plus 5cm}const unsigned ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+sub\+Hdr\+Size = 4\hspace{0.3cm}{\ttfamily [static]}, {\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_ac2c5c229b7350214b5ff56c2a9167020}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_ac2c5c229b7350214b5ff56c2a9167020}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+sym\+Per\+Slot@{m\+\_\+sym\+Per\+Slot}}
\index{m\+\_\+sym\+Per\+Slot@{m\+\_\+sym\+Per\+Slot}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+sym\+Per\+Slot}{m_symPerSlot}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+sym\+Per\+Slot\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_aa911d95e2956fcccca151a7353b8d42f}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_aa911d95e2956fcccca151a7353b8d42f}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+tb\+Uid@{m\+\_\+tb\+Uid}}
\index{m\+\_\+tb\+Uid@{m\+\_\+tb\+Uid}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+tb\+Uid}{m_tbUid}}]{\setlength{\rightskip}{0pt plus 5cm}uint8\+\_\+t ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+tb\+Uid\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a6164b3a4d99c83b291b54104a29ecaad}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a6164b3a4d99c83b291b54104a29ecaad}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+tdd\+Map@{m\+\_\+tdd\+Map}}
\index{m\+\_\+tdd\+Map@{m\+\_\+tdd\+Map}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+tdd\+Map}{m_tddMap}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf Tdd\+Slot\+Type\+List} ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+tdd\+Map\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_af8a14ff31f1f694884733952f104e9ed}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_af8a14ff31f1f694884733952f104e9ed}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+ue\+Cqi\+Timers@{m\+\_\+ue\+Cqi\+Timers}}
\index{m\+\_\+ue\+Cqi\+Timers@{m\+\_\+ue\+Cqi\+Timers}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+ue\+Cqi\+Timers}{m_ueCqiTimers}}]{\setlength{\rightskip}{0pt plus 5cm}std\+::map$<$uint16\+\_\+t, uint32\+\_\+t$>$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+ue\+Cqi\+Timers\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a21afc99c752ed7b331690dc9a479c3f0}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a21afc99c752ed7b331690dc9a479c3f0}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+ue\+Ul\+Cqi@{m\+\_\+ue\+Ul\+Cqi}}
\index{m\+\_\+ue\+Ul\+Cqi@{m\+\_\+ue\+Ul\+Cqi}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+ue\+Ul\+Cqi}{m_ueUlCqi}}]{\setlength{\rightskip}{0pt plus 5cm}std\+::map$<$uint16\+\_\+t, struct {\bf Ul\+Cqi\+Map\+Elem}$>$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+ue\+Ul\+Cqi\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a1b7ed5c8fa4442252efa7cc43318f463}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a1b7ed5c8fa4442252efa7cc43318f463}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+ul\+Allocation\+Map@{m\+\_\+ul\+Allocation\+Map}}
\index{m\+\_\+ul\+Allocation\+Map@{m\+\_\+ul\+Allocation\+Map}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+ul\+Allocation\+Map}{m_ulAllocationMap}}]{\setlength{\rightskip}{0pt plus 5cm}std\+::map$<$uint32\+\_\+t, struct {\bf Alloc\+Map\+Elem}$>$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+ul\+Allocation\+Map\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_ada4413d6867aaf28c116833458a62ea4}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_ada4413d6867aaf28c116833458a62ea4}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+ul\+Harq\+Current\+Process\+Id@{m\+\_\+ul\+Harq\+Current\+Process\+Id}}
\index{m\+\_\+ul\+Harq\+Current\+Process\+Id@{m\+\_\+ul\+Harq\+Current\+Process\+Id}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+ul\+Harq\+Current\+Process\+Id}{m_ulHarqCurrentProcessId}}]{\setlength{\rightskip}{0pt plus 5cm}std\+::map$<$uint16\+\_\+t, uint8\+\_\+t$>$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+ul\+Harq\+Current\+Process\+Id\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_af4568af6e89ccd5261aa385d4e3e339d}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_af4568af6e89ccd5261aa385d4e3e339d}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+ul\+Harq\+Info\+List@{m\+\_\+ul\+Harq\+Info\+List}}
\index{m\+\_\+ul\+Harq\+Info\+List@{m\+\_\+ul\+Harq\+Info\+List}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+ul\+Harq\+Info\+List}{m_ulHarqInfoList}}]{\setlength{\rightskip}{0pt plus 5cm}std\+::vector$<${\bf Ul\+Harq\+Info}$>$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+ul\+Harq\+Info\+List\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_ae98000612167824fd24cdca1f812bc60}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_ae98000612167824fd24cdca1f812bc60}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+ul\+Harq\+Processes\+Dci\+Info\+Map@{m\+\_\+ul\+Harq\+Processes\+Dci\+Info\+Map}}
\index{m\+\_\+ul\+Harq\+Processes\+Dci\+Info\+Map@{m\+\_\+ul\+Harq\+Processes\+Dci\+Info\+Map}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+ul\+Harq\+Processes\+Dci\+Info\+Map}{m_ulHarqProcessesDciInfoMap}}]{\setlength{\rightskip}{0pt plus 5cm}std\+::map$<$uint16\+\_\+t, {\bf Ul\+Harq\+Processes\+Dci\+Info\+List\+\_\+t}$>$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+ul\+Harq\+Processes\+Dci\+Info\+Map\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_ad18cf8a17f05488fc679bd891175864f}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_ad18cf8a17f05488fc679bd891175864f}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+ul\+Harq\+Processes\+Status@{m\+\_\+ul\+Harq\+Processes\+Status}}
\index{m\+\_\+ul\+Harq\+Processes\+Status@{m\+\_\+ul\+Harq\+Processes\+Status}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+ul\+Harq\+Processes\+Status}{m_ulHarqProcessesStatus}}]{\setlength{\rightskip}{0pt plus 5cm}std\+::map$<$uint16\+\_\+t, {\bf Ul\+Harq\+Processes\+Status\+\_\+t}$>$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+ul\+Harq\+Processes\+Status\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_af728e6ddeaaf55536ca842682904d64a}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_af728e6ddeaaf55536ca842682904d64a}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+ul\+Harq\+Processes\+Timer@{m\+\_\+ul\+Harq\+Processes\+Timer}}
\index{m\+\_\+ul\+Harq\+Processes\+Timer@{m\+\_\+ul\+Harq\+Processes\+Timer}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+ul\+Harq\+Processes\+Timer}{m_ulHarqProcessesTimer}}]{\setlength{\rightskip}{0pt plus 5cm}std\+::map$<$uint16\+\_\+t, {\bf Ul\+Harq\+Processes\+Timer\+\_\+t}$>$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+ul\+Harq\+Processes\+Timer\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a27a2652523d0e61fa7da08a7d43b84a1}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a27a2652523d0e61fa7da08a7d43b84a1}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+ul\+Only@{m\+\_\+ul\+Only}}
\index{m\+\_\+ul\+Only@{m\+\_\+ul\+Only}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+ul\+Only}{m_ulOnly}}]{\setlength{\rightskip}{0pt plus 5cm}bool ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+ul\+Only\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_ac9a7f43505a88bb77adc0e3845e42a83}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_ac9a7f43505a88bb77adc0e3845e42a83}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+ul\+Sf\+Alloc\+Info@{m\+\_\+ul\+Sf\+Alloc\+Info}}
\index{m\+\_\+ul\+Sf\+Alloc\+Info@{m\+\_\+ul\+Sf\+Alloc\+Info}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+ul\+Sf\+Alloc\+Info}{m_ulSfAllocInfo}}]{\setlength{\rightskip}{0pt plus 5cm}{\bf std\+::list}$<$struct {\bf Sf\+Alloc\+Info}$>$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+ul\+Sf\+Alloc\+Info\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_a79bb85066aa83355a90eeebb5881b542}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_a79bb85066aa83355a90eeebb5881b542}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+wb\+Cqi\+Rxed@{m\+\_\+wb\+Cqi\+Rxed}}
\index{m\+\_\+wb\+Cqi\+Rxed@{m\+\_\+wb\+Cqi\+Rxed}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+wb\+Cqi\+Rxed}{m_wbCqiRxed}}]{\setlength{\rightskip}{0pt plus 5cm}std\+::map$<$uint16\+\_\+t,uint8\+\_\+t$>$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+wb\+Cqi\+Rxed\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_ac5f1e12f1e2a6d4e11dbc2baf7c1166a}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_ac5f1e12f1e2a6d4e11dbc2baf7c1166a}
\index{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}!m\+\_\+wb\+Cqi\+Timers@{m\+\_\+wb\+Cqi\+Timers}}
\index{m\+\_\+wb\+Cqi\+Timers@{m\+\_\+wb\+Cqi\+Timers}!ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler@{ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler}}
\subsubsection[{\texorpdfstring{m\+\_\+wb\+Cqi\+Timers}{m_wbCqiTimers}}]{\setlength{\rightskip}{0pt plus 5cm}std\+::map$<$uint16\+\_\+t,uint32\+\_\+t$>$ ns3\+::\+Mm\+Wave\+Flex\+Tti\+Mac\+Scheduler\+::m\+\_\+wb\+Cqi\+Timers\hspace{0.3cm}{\ttfamily [private]}}\hypertarget{classns3_1_1MmWaveFlexTtiMacScheduler_ac223fa16c9b7e57dd628b387833abeed}{}\label{classns3_1_1MmWaveFlexTtiMacScheduler_ac223fa16c9b7e57dd628b387833abeed}


The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
mmwave/model/\hyperlink{mmwave-flex-tti-mac-scheduler_8h}{mmwave-\/flex-\/tti-\/mac-\/scheduler.\+h}\item 
mmwave/model/\hyperlink{mmwave-flex-tti-mac-scheduler_8cc}{mmwave-\/flex-\/tti-\/mac-\/scheduler.\+cc}\end{DoxyCompactItemize}
