=====
SETUP
2.061
11.236
13.297
master_clk_ibuf
0.000
2.088
CONTROL_SHIFTER/LOADER/count_1_s0
3.097
3.436
CONTROL_SHIFTER/LOADER/n96_s111
4.545
5.154
CONTROL_SHIFTER/LOADER/n96_s134
5.779
6.544
CONTROL_SHIFTER/LOADER/n96_s103
6.548
7.312
CONTROL_SHIFTER/LOADER/n96_s88
7.562
8.025
CONTROL_SHIFTER/LOADER/n96_s188
9.102
9.566
CONTROL_SHIFTER/LOADER/n96_s186
9.566
9.677
CONTROL_SHIFTER/LOADER/n96_s80
9.677
9.797
CONTROL_SHIFTER/LOADER/DS_s0
11.236
=====
SETUP
5.132
8.165
13.297
master_clk_ibuf
0.000
2.088
RED_SHIFTER/count_0_s0
3.097
3.436
BLUE_SHIFTER/n33_s26
4.298
5.112
BLUE_SHIFTER/n33_s20
5.112
5.223
BLUE_SHIFTER/n33_s25
6.311
7.076
BLUE_SHIFTER/DS_s1
8.165
=====
SETUP
5.602
7.695
13.297
master_clk_ibuf
0.000
2.088
RED_SHIFTER/count_0_s0
3.097
3.436
GREEN_SHIFTER/n33_s27
4.779
5.544
GREEN_SHIFTER/n33_s24
5.544
5.654
GREEN_SHIFTER/n33_s21
5.654
5.775
GREEN_SHIFTER/DS_s1
7.695
=====
SETUP
5.635
7.662
13.297
master_clk_ibuf
0.000
2.088
RED_SHIFTER/count_0_s0
3.097
3.436
RED_SHIFTER/n33_s26
4.902
5.511
RED_SHIFTER/n33_s24
5.511
5.621
RED_SHIFTER/n33_s21
5.621
5.742
RED_SHIFTER/DS_s1
7.662
=====
SETUP
12.755
10.046
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_11_s0
3.097
3.436
CLK_DIV/n100_s4
4.285
5.100
CLK_DIV/n97_s3
5.704
6.298
CLK_DIV/n93_s3
6.610
7.396
CLK_DIV/n92_s3
7.713
8.322
CLK_DIV/n91_s2
9.281
10.046
CLK_DIV/count_22_s0
10.046
=====
SETUP
12.910
9.890
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_11_s0
3.097
3.436
CLK_DIV/n100_s4
4.285
5.100
CLK_DIV/n97_s3
5.704
6.298
CLK_DIV/n93_s3
6.610
7.396
CLK_DIV/n92_s3
7.713
8.322
CLK_DIV/n90_s2
9.281
9.890
CLK_DIV/count_23_s0
9.890
=====
SETUP
6.648
16.416
23.065
master_clk_ibuf
10.000
12.314
CONTROL_SHIFTER/LOADER/finish_s0
13.594
13.933
CONTROL_SHIFTER/LOADER/n110_s1
14.248
15.034
CONTROL_SHIFTER/LOADER/count_1_s0
16.416
=====
SETUP
6.648
16.416
23.065
master_clk_ibuf
10.000
12.314
CONTROL_SHIFTER/LOADER/finish_s0
13.594
13.933
CONTROL_SHIFTER/LOADER/n110_s1
14.248
15.034
CONTROL_SHIFTER/LOADER/count_2_s0
16.416
=====
SETUP
6.648
16.416
23.065
master_clk_ibuf
10.000
12.314
CONTROL_SHIFTER/LOADER/finish_s0
13.594
13.933
CONTROL_SHIFTER/LOADER/n110_s1
14.248
15.034
CONTROL_SHIFTER/LOADER/count_3_s0
16.416
=====
SETUP
13.349
9.451
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_11_s0
3.097
3.436
CLK_DIV/n100_s4
4.285
5.100
CLK_DIV/n96_s4
5.474
5.938
CLK_DIV/out_clk_s4
5.955
6.549
CLK_DIV/out_clk_s3
6.859
7.624
CLK_DIV/n102_s2
8.637
9.451
CLK_DIV/count_11_s0
9.451
=====
SETUP
13.399
9.402
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_11_s0
3.097
3.436
CLK_DIV/n100_s4
4.285
5.100
CLK_DIV/n96_s4
5.474
5.938
CLK_DIV/out_clk_s4
5.955
6.549
CLK_DIV/out_clk_s3
6.859
7.624
CLK_DIV/n108_s4
8.637
9.402
CLK_DIV/count_5_s0
9.402
=====
SETUP
13.399
9.402
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_11_s0
3.097
3.436
CLK_DIV/n100_s4
4.285
5.100
CLK_DIV/n96_s4
5.474
5.938
CLK_DIV/out_clk_s4
5.955
6.549
CLK_DIV/out_clk_s3
6.859
7.624
CLK_DIV/n107_s2
8.637
9.402
CLK_DIV/count_6_s0
9.402
=====
SETUP
13.719
9.082
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_11_s0
3.097
3.436
CLK_DIV/n100_s4
4.285
5.100
CLK_DIV/n96_s4
5.474
5.938
CLK_DIV/out_clk_s4
5.955
6.549
CLK_DIV/out_clk_s3
6.859
7.624
CLK_DIV/n95_s2
8.267
9.082
CLK_DIV/count_18_s0
9.082
=====
SETUP
13.719
9.082
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_11_s0
3.097
3.436
CLK_DIV/n100_s4
4.285
5.100
CLK_DIV/n96_s4
5.474
5.938
CLK_DIV/out_clk_s4
5.955
6.549
CLK_DIV/out_clk_s3
6.859
7.624
CLK_DIV/n94_s2
8.267
9.082
CLK_DIV/count_19_s0
9.082
=====
SETUP
13.746
6.966
20.712
CONTROL_SHIFTER/r_addr_2_s0
1.008
1.348
CONTROL_SHIFTER/n216_s4
3.418
4.233
CONTROL_SHIFTER/n213_s5
4.600
5.064
CONTROL_SHIFTER/n210_s3
5.080
5.840
CONTROL_SHIFTER/n210_s2
6.152
6.966
CONTROL_SHIFTER/r_addr_9_s0
6.966
=====
SETUP
13.821
8.980
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_11_s0
3.097
3.436
CLK_DIV/n100_s4
4.285
5.100
CLK_DIV/n96_s4
5.474
5.938
CLK_DIV/out_clk_s4
5.955
6.549
CLK_DIV/out_clk_s3
6.859
7.624
CLK_DIV/n103_s2
8.371
8.980
CLK_DIV/count_10_s0
8.980
=====
SETUP
13.897
6.815
20.712
CONTROL_SHIFTER/r_addr_2_s0
1.008
1.348
CONTROL_SHIFTER/n219_s6
3.777
4.592
CONTROL_SHIFTER/n219_s3
4.596
5.205
CONTROL_SHIFTER/n214_s2
6.050
6.815
CONTROL_SHIFTER/r_addr_5_s0
6.815
=====
SETUP
13.959
8.841
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_11_s0
3.097
3.436
CLK_DIV/n100_s4
4.285
5.100
CLK_DIV/n96_s4
5.474
5.938
CLK_DIV/out_clk_s4
5.955
6.549
CLK_DIV/out_clk_s3
6.859
7.624
CLK_DIV/n101_s2
8.377
8.841
CLK_DIV/count_12_s0
8.841
=====
SETUP
13.959
8.841
22.800
master_clk_ibuf
0.000
2.088
CLK_DIV/count_11_s0
3.097
3.436
CLK_DIV/n100_s4
4.285
5.100
CLK_DIV/n96_s4
5.474
5.938
CLK_DIV/out_clk_s4
5.955
6.549
CLK_DIV/out_clk_s3
6.859
7.624
CLK_DIV/n98_s2
8.377
8.841
CLK_DIV/count_15_s0
8.841
=====
SETUP
7.507
15.557
23.065
master_clk_ibuf
10.000
12.314
CONTROL_SHIFTER/LOADER/finish_s0
13.594
13.933
CONTROL_SHIFTER/LOADER/n110_s1
14.248
15.034
CONTROL_SHIFTER/LOADER/count_5_s0
15.557
=====
SETUP
7.507
15.557
23.065
master_clk_ibuf
10.000
12.314
CONTROL_SHIFTER/LOADER/finish_s0
13.594
13.933
CONTROL_SHIFTER/LOADER/n110_s1
14.248
15.034
CONTROL_SHIFTER/LOADER/count_4_s0
15.557
=====
SETUP
7.886
5.676
13.562
master_clk_ibuf
0.000
2.088
CONTROL_SHIFTER/LOADER/count_1_s0
3.097
3.436
CONTROL_SHIFTER/LOADER/n55_s3
4.666
5.427
CONTROL_SHIFTER/LOADER/finish_s0
5.676
=====
SETUP
7.943
14.857
22.800
master_clk_ibuf
10.000
12.314
CONTROL_SHIFTER/LOADER/finish_s0
13.594
13.933
CONTROL_SHIFTER/LOADER/n17_s3
14.248
14.857
CONTROL_SHIFTER/LOADER/count_0_s1
14.857
=====
SETUP
8.273
14.792
23.065
master_clk_ibuf
10.000
12.314
CONTROL_SHIFTER/LOADER/finish_s0
13.594
13.933
CONTROL_SHIFTER/LOADER/STCP_s0
14.792
=====
SETUP
8.878
14.187
23.065
master_clk_ibuf
10.000
12.314
CONTROL_SHIFTER/LOADER/finish_s0
13.594
13.933
CONTROL_SHIFTER/LOADER/SHCP_s0
14.187
=====
HOLD
-0.721
1.417
2.138
r_addr_11_s0
0.716
0.963
pre_r_addr_11_s0
1.417
=====
HOLD
-0.691
1.447
2.138
r_addr_7_s0
0.716
0.963
pre_r_addr_7_s0
1.447
=====
HOLD
-0.518
1.620
2.138
r_addr_12_s0
0.716
0.963
pre_r_addr_12_s0
1.620
=====
HOLD
-0.518
1.620
2.138
r_addr_4_s0
0.716
0.963
pre_r_addr_4_s0
1.620
=====
HOLD
-0.518
1.620
2.138
r_addr_5_s0
0.716
0.963
pre_r_addr_5_s0
1.620
=====
HOLD
-0.518
1.620
2.138
r_addr_8_s0
0.716
0.963
pre_r_addr_8_s0
1.620
=====
HOLD
-0.518
1.620
2.138
r_addr_10_s0
0.716
0.963
pre_r_addr_10_s0
1.620
=====
HOLD
-0.511
1.627
2.138
r_addr_2_s0
0.716
0.963
pre_r_addr_2_s0
1.627
=====
HOLD
-0.490
1.648
2.138
CONTROL_SHIFTER/r_addr_1_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_1_s0
1.648
=====
HOLD
-0.490
1.649
2.138
CONTROL_SHIFTER/r_addr_4_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_4_s0
1.649
=====
HOLD
-0.466
1.672
2.138
r_addr_9_s0
0.716
0.963
pre_r_addr_9_s0
1.672
=====
HOLD
-0.463
1.675
2.138
r_addr_1_s0
0.716
0.963
pre_r_addr_1_s0
1.675
=====
HOLD
-0.301
1.837
2.138
r_addr_3_s0
0.716
0.963
pre_r_addr_3_s0
1.837
=====
HOLD
-0.297
1.841
2.138
CONTROL_SHIFTER/r_addr_9_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_9_s0
1.841
=====
HOLD
-0.296
1.842
2.138
CONTROL_SHIFTER/r_addr_11_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_11_s0
1.842
=====
HOLD
-0.291
1.847
2.138
r_addr_6_s0
0.716
0.963
pre_r_addr_6_s0
1.847
=====
HOLD
-0.268
1.870
2.138
CONTROL_SHIFTER/r_addr_8_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_8_s0
1.870
=====
HOLD
-0.268
1.870
2.138
CONTROL_SHIFTER/r_addr_6_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_6_s0
1.870
=====
HOLD
-0.267
1.871
2.138
CONTROL_SHIFTER/r_addr_10_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_10_s0
1.871
=====
HOLD
-0.266
1.872
2.138
CONTROL_SHIFTER/r_addr_7_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_7_s0
1.872
=====
HOLD
-0.264
1.874
2.138
r_addr_0_s0
0.716
0.963
pre_r_addr_0_s0
1.874
=====
HOLD
-0.074
2.064
2.138
CONTROL_SHIFTER/r_addr_0_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_0_s1
2.064
=====
HOLD
0.223
2.361
2.138
CONTROL_SHIFTER/r_addr_5_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_5_s0
2.361
=====
HOLD
0.381
2.519
2.138
CONTROL_SHIFTER/r_addr_3_s0
0.716
0.963
CONTROL_SHIFTER/previous_addr_3_s0
2.519
=====
HOLD
0.524
2.632
2.108
master_clk_ibuf
0.000
1.392
CLK_DIV/count_3_s0
2.108
2.355
CLK_DIV/n110_s2
2.357
2.632
CLK_DIV/count_3_s0
2.632
