#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x555d8acffbd0 .scope module, "double_top_tb" "double_top_tb" 2 3;
 .timescale -9 -9;
v0x555d8ad24d80_0 .net "data_out", 0 0, v0x555d8ad21e20_0;  1 drivers
v0x555d8ad24e40_0 .var "f_layer_0", 0 0;
v0x555d8ad24f00_0 .var "f_layer_1", 0 0;
v0x555d8ad24fa0_0 .var "rst_n", 0 0;
v0x555d8ad25040_0 .net "sort_finish_0", 0 0, L_0x555d8ad35800;  1 drivers
v0x555d8ad25130_0 .net "sort_finish_1", 0 0, L_0x555d8ad35f50;  1 drivers
v0x555d8ad251d0_0 .var "t_clk", 0 0;
S_0x555d8ac9d500 .scope module, "dut" "double_top" 2 12, 3 1 0, S_0x555d8acffbd0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer_0";
    .port_info 3 /INPUT 1 "f_layer_1";
    .port_info 4 /OUTPUT 1 "sort_finish_0";
    .port_info 5 /OUTPUT 1 "sort_finish_1";
    .port_info 6 /OUTPUT 1 "data_out";
v0x555d8ad24490_0 .net "data_out", 0 0, v0x555d8ad21e20_0;  alias, 1 drivers
v0x555d8ad245e0_0 .net "data_out_dut0", 0 0, v0x555d8ad1bde0_0;  1 drivers
v0x555d8ad24730_0 .net "f_layer_0", 0 0, v0x555d8ad24e40_0;  1 drivers
v0x555d8ad247d0_0 .net "f_layer_1", 0 0, v0x555d8ad24f00_0;  1 drivers
v0x555d8ad24870_0 .net "rst_n", 0 0, v0x555d8ad24fa0_0;  1 drivers
v0x555d8ad24910_0 .net "sort_finish_0", 0 0, L_0x555d8ad35800;  alias, 1 drivers
v0x555d8ad24a00_0 .net "sort_finish_1", 0 0, L_0x555d8ad35f50;  alias, 1 drivers
v0x555d8ad24af0_0 .net "t_clk", 0 0, v0x555d8ad251d0_0;  1 drivers
S_0x555d8ac9d740 .scope module, "dut0" "top" 3 13, 4 1 0, S_0x555d8ac9d500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "sort_finish";
    .port_info 5 /OUTPUT 4 "chip_id";
    .port_info 6 /OUTPUT 4 "power_value";
    .port_info 7 /OUTPUT 1 "data_out";
v0x555d8ad1d670_0 .net "chip_id", 3 0, v0x555d8ad1af00_0;  1 drivers
v0x555d8ad1d750_0 .net "data_in", 0 0, v0x555d8ad21e20_0;  alias, 1 drivers
v0x555d8ad1d820_0 .net "data_out", 0 0, v0x555d8ad1bde0_0;  alias, 1 drivers
v0x555d8ad1d920_0 .net "des_data_out", 7 0, v0x555d8acda2c0_0;  1 drivers
v0x555d8ad1da10_0 .net "div_8_clk", 0 0, L_0x555d8ad25270;  1 drivers
v0x555d8ad1db00_0 .net "ettt_data_out", 31 0, v0x555d8ad19b70_0;  1 drivers
v0x555d8ad1dbf0_0 .net "f_layer", 0 0, v0x555d8ad24e40_0;  alias, 1 drivers
v0x555d8ad1dc90_0 .net "power_value", 3 0, v0x555d8ad1b480_0;  1 drivers
v0x555d8ad1dd30_0 .net "rst_n", 0 0, v0x555d8ad24fa0_0;  alias, 1 drivers
v0x555d8ad1de60_0 .net "rst_sync_o", 0 0, L_0x555d8acda0c0;  1 drivers
v0x555d8ad1df00_0 .net "sort_finish", 0 0, L_0x555d8ad35800;  alias, 1 drivers
v0x555d8ad1dfa0_0 .net "st_data_out", 31 0, v0x555d8ad1b180_0;  1 drivers
v0x555d8ad1e090_0 .net "t_clk", 0 0, v0x555d8ad251d0_0;  alias, 1 drivers
v0x555d8ad1e130_0 .net "ttte_data_out", 7 0, v0x555d8ad1d160_0;  1 drivers
v0x555d8ad1e220_0 .net "tx_out", 0 0, L_0x555d8ad35410;  1 drivers
S_0x555d8ac61ef0 .scope module, "clk_eight_div" "clk_eight_div" 4 32, 5 1 0, S_0x555d8ac9d740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "div_8_clk";
v0x555d8acdda30_0 .var "cnt", 2 0;
v0x555d8acd9130_0 .net "div_8_clk", 0 0, L_0x555d8ad25270;  alias, 1 drivers
v0x555d8acd91d0_0 .net "rst_n", 0 0, v0x555d8ad24fa0_0;  alias, 1 drivers
v0x555d8acd9920_0 .net "t_clk", 0 0, v0x555d8ad251d0_0;  alias, 1 drivers
E_0x555d8ac8b3c0/0 .event negedge, v0x555d8acd91d0_0;
E_0x555d8ac8b3c0/1 .event posedge, v0x555d8acd9920_0;
E_0x555d8ac8b3c0 .event/or E_0x555d8ac8b3c0/0, E_0x555d8ac8b3c0/1;
L_0x555d8ad25270 .part v0x555d8acdda30_0, 2, 1;
S_0x555d8ad19030 .scope module, "deserializer" "deserializer" 4 46, 6 1 0, S_0x555d8ac9d740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0x555d8acd99c0_0 .var "cnt", 4 0;
v0x555d8acda220_0 .net "data_in", 0 0, v0x555d8ad21e20_0;  alias, 1 drivers
v0x555d8acda2c0_0 .var "data_out", 7 0;
v0x555d8ad192f0_0 .var "data_reg", 7 0;
v0x555d8ad193d0_0 .var "next_state", 0 0;
v0x555d8ad194e0_0 .net "rst_n", 0 0, L_0x555d8acda0c0;  alias, 1 drivers
v0x555d8ad195a0_0 .var "state", 0 0;
v0x555d8ad19660_0 .net "t_clk", 0 0, v0x555d8ad251d0_0;  alias, 1 drivers
E_0x555d8ac8b190/0 .event negedge, v0x555d8ad194e0_0;
E_0x555d8ac8b190/1 .event posedge, v0x555d8acd9920_0;
E_0x555d8ac8b190 .event/or E_0x555d8ac8b190/0, E_0x555d8ac8b190/1;
E_0x555d8ac85ad0 .event edge, v0x555d8ad195a0_0, v0x555d8ad192f0_0, v0x555d8acd99c0_0;
S_0x555d8ad19760 .scope module, "eight_to_thirty_two" "eight_to_thirty_two" 4 55, 7 1 0, S_0x555d8ac9d740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
v0x555d8ad19980_0 .var "cnt", 2 0;
v0x555d8ad19a80_0 .net "data_in", 7 0, v0x555d8acda2c0_0;  alias, 1 drivers
v0x555d8ad19b70_0 .var "data_out", 31 0;
v0x555d8ad19c40_0 .var "data_reg", 31 0;
v0x555d8ad19d20_0 .net "div_8_clk", 0 0, L_0x555d8ad25270;  alias, 1 drivers
v0x555d8ad19e10_0 .var "next_state", 0 0;
v0x555d8ad19eb0_0 .net "rst_n", 0 0, L_0x555d8acda0c0;  alias, 1 drivers
v0x555d8ad19f80_0 .var "state", 0 0;
E_0x555d8ad01510/0 .event negedge, v0x555d8ad194e0_0;
E_0x555d8ad01510/1 .event posedge, v0x555d8acd9130_0;
E_0x555d8ad01510 .event/or E_0x555d8ad01510/0, E_0x555d8ad01510/1;
E_0x555d8ad016e0 .event edge, v0x555d8ad19f80_0, v0x555d8acda2c0_0, v0x555d8ad19980_0;
S_0x555d8ad1a0d0 .scope module, "self_test" "self_test" 4 63, 8 1 0, S_0x555d8ac9d740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "sort_finish";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 4 "chip_id";
    .port_info 8 /OUTPUT 4 "power_value";
P_0x555d8ad1a2b0 .param/l "idle" 0 8 16, +C4<00000000000000000000000000000000>;
P_0x555d8ad1a2f0 .param/l "rx_0" 0 8 16, +C4<00000000000000000000000000000001>;
P_0x555d8ad1a330 .param/l "rx_1" 0 8 16, +C4<00000000000000000000000000000011>;
P_0x555d8ad1a370 .param/l "standby" 0 8 16, +C4<00000000000000000000000000000100>;
P_0x555d8ad1a3b0 .param/l "tx_0" 0 8 16, +C4<00000000000000000000000000000010>;
L_0x555d8ad35800 .functor OR 1, L_0x555d8ad35690, v0x555d8ad24e40_0, C4<0>, C4<0>;
v0x555d8ad1a880_0 .net *"_ivl_0", 31 0, L_0x555d8ad25310;  1 drivers
L_0x7f10d3e310a8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d8ad1a980_0 .net *"_ivl_11", 28 0, L_0x7f10d3e310a8;  1 drivers
L_0x7f10d3e310f0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555d8ad1aa60_0 .net/2u *"_ivl_12", 31 0, L_0x7f10d3e310f0;  1 drivers
v0x555d8ad1ab50_0 .net *"_ivl_14", 0 0, L_0x555d8ad35690;  1 drivers
L_0x7f10d3e31018 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d8ad1ac10_0 .net *"_ivl_3", 28 0, L_0x7f10d3e31018;  1 drivers
L_0x7f10d3e31060 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555d8ad1ad40_0 .net/2u *"_ivl_4", 31 0, L_0x7f10d3e31060;  1 drivers
v0x555d8ad1ae20_0 .net *"_ivl_8", 31 0, L_0x555d8ad35550;  1 drivers
v0x555d8ad1af00_0 .var "chip_id", 3 0;
v0x555d8ad1afe0_0 .var "cnt", 4 0;
v0x555d8ad1b0c0_0 .net "data_in", 31 0, v0x555d8ad19b70_0;  alias, 1 drivers
v0x555d8ad1b180_0 .var "data_out", 31 0;
v0x555d8ad1b240_0 .net "div_8_clk", 0 0, L_0x555d8ad25270;  alias, 1 drivers
v0x555d8ad1b2e0_0 .net "f_layer", 0 0, v0x555d8ad24e40_0;  alias, 1 drivers
v0x555d8ad1b3a0_0 .var "next_state", 2 0;
v0x555d8ad1b480_0 .var "power_value", 3 0;
v0x555d8ad1b560_0 .net "rst_n", 0 0, L_0x555d8acda0c0;  alias, 1 drivers
v0x555d8ad1b650_0 .net "sort_finish", 0 0, L_0x555d8ad35800;  alias, 1 drivers
v0x555d8ad1b710_0 .var "state", 2 0;
v0x555d8ad1b7f0_0 .net "tx_out", 0 0, L_0x555d8ad35410;  alias, 1 drivers
E_0x555d8ad1a780 .event edge, v0x555d8ad1b710_0, v0x555d8ad1b480_0, v0x555d8ad1af00_0;
E_0x555d8ad1a800/0 .event edge, v0x555d8ad1b710_0, v0x555d8ad1b2e0_0, v0x555d8ad19b70_0, v0x555d8ad1afe0_0;
E_0x555d8ad1a800/1 .event edge, v0x555d8ad1af00_0, v0x555d8ad1b480_0;
E_0x555d8ad1a800 .event/or E_0x555d8ad1a800/0, E_0x555d8ad1a800/1;
L_0x555d8ad25310 .concat [ 3 29 0 0], v0x555d8ad1b710_0, L_0x7f10d3e31018;
L_0x555d8ad35410 .cmp/eq 32, L_0x555d8ad25310, L_0x7f10d3e31060;
L_0x555d8ad35550 .concat [ 3 29 0 0], v0x555d8ad1b710_0, L_0x7f10d3e310a8;
L_0x555d8ad35690 .cmp/eq 32, L_0x555d8ad35550, L_0x7f10d3e310f0;
S_0x555d8ad1ba20 .scope module, "serializer" "serializer" 4 87, 9 1 0, S_0x555d8ac9d740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 1 "data_out";
v0x555d8ad1bc00_0 .var "counter", 2 0;
v0x555d8ad1bd00_0 .net "data_in", 7 0, v0x555d8ad1d160_0;  alias, 1 drivers
v0x555d8ad1bde0_0 .var "data_out", 0 0;
v0x555d8ad1be80_0 .net "rst_n", 0 0, L_0x555d8acda0c0;  alias, 1 drivers
v0x555d8ad1bf20_0 .var "shift_reg", 7 0;
v0x555d8ad1c050_0 .net "t_clk", 0 0, v0x555d8ad251d0_0;  alias, 1 drivers
S_0x555d8ad1c1c0 .scope module, "sync_async_reset" "sync_async_reset" 4 39, 10 1 0, S_0x555d8ac9d740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "rst_sync_o";
L_0x555d8acda0c0 .functor BUFZ 1, v0x555d8ad1c6b0_0, C4<0>, C4<0>, C4<0>;
v0x555d8ad1c490_0 .net "div_8_clk", 0 0, L_0x555d8ad25270;  alias, 1 drivers
v0x555d8ad1c550_0 .net "rst_n", 0 0, v0x555d8ad24fa0_0;  alias, 1 drivers
v0x555d8ad1c610_0 .var "rst_s1", 0 0;
v0x555d8ad1c6b0_0 .var "rst_s2", 0 0;
v0x555d8ad1c750_0 .net "rst_sync_o", 0 0, L_0x555d8acda0c0;  alias, 1 drivers
E_0x555d8ad1c410/0 .event negedge, v0x555d8acd91d0_0;
E_0x555d8ad1c410/1 .event posedge, v0x555d8acd9130_0;
E_0x555d8ad1c410 .event/or E_0x555d8ad1c410/0, E_0x555d8ad1c410/1;
S_0x555d8ad1c8a0 .scope module, "thirty_two_to_eight" "thirty_two_to_eight" 4 77, 11 1 0, S_0x555d8ac9d740;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_out";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x555d8ad1ca30 .param/l "S_0" 1 11 12, C4<001>;
P_0x555d8ad1ca70 .param/l "S_1" 1 11 13, C4<010>;
P_0x555d8ad1cab0 .param/l "S_2" 1 11 14, C4<011>;
P_0x555d8ad1caf0 .param/l "S_3" 1 11 15, C4<100>;
P_0x555d8ad1cb30 .param/l "idle" 1 11 11, C4<000>;
P_0x555d8ad1cb70 .param/l "wait_state" 1 11 16, C4<101>;
v0x555d8ad1cfa0_0 .var "data_buffer", 31 0;
v0x555d8ad1d0a0_0 .net "data_in", 31 0, v0x555d8ad1b180_0;  alias, 1 drivers
v0x555d8ad1d160_0 .var "data_out", 7 0;
v0x555d8ad1d260_0 .net "div_8_clk", 0 0, L_0x555d8ad25270;  alias, 1 drivers
v0x555d8ad1d300_0 .var "next_state", 2 0;
v0x555d8ad1d3a0_0 .net "rst_n", 0 0, L_0x555d8acda0c0;  alias, 1 drivers
v0x555d8ad1d440_0 .var "state", 2 0;
v0x555d8ad1d520_0 .net "tx_out", 0 0, L_0x555d8ad35410;  alias, 1 drivers
E_0x555d8ad1cee0 .event edge, v0x555d8ad1d440_0, v0x555d8ad1cfa0_0;
E_0x555d8ad1cf40 .event edge, v0x555d8ad1d440_0, v0x555d8ad1b7f0_0;
S_0x555d8ad1e420 .scope module, "dut1" "top" 3 23, 4 1 0, S_0x555d8ac9d500;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 1 "sort_finish";
    .port_info 5 /OUTPUT 4 "chip_id";
    .port_info 6 /OUTPUT 4 "power_value";
    .port_info 7 /OUTPUT 1 "data_out";
v0x555d8ad23750_0 .net "chip_id", 3 0, v0x555d8ad20f40_0;  1 drivers
v0x555d8ad23830_0 .net "data_in", 0 0, v0x555d8ad1bde0_0;  alias, 1 drivers
v0x555d8ad238d0_0 .net "data_out", 0 0, v0x555d8ad21e20_0;  alias, 1 drivers
v0x555d8ad239a0_0 .net "des_data_out", 7 0, v0x555d8ad1f190_0;  1 drivers
v0x555d8ad23a90_0 .net "div_8_clk", 0 0, L_0x555d8ad35900;  1 drivers
v0x555d8ad23b80_0 .net "ettt_data_out", 31 0, v0x555d8ad1fb20_0;  1 drivers
v0x555d8ad23c70_0 .net "f_layer", 0 0, v0x555d8ad24f00_0;  alias, 1 drivers
v0x555d8ad23d10_0 .net "power_value", 3 0, v0x555d8ad214c0_0;  1 drivers
v0x555d8ad23db0_0 .net "rst_n", 0 0, v0x555d8ad24fa0_0;  alias, 1 drivers
v0x555d8ad23ee0_0 .net "rst_sync_o", 0 0, L_0x555d8ad359a0;  1 drivers
v0x555d8ad23f80_0 .net "sort_finish", 0 0, L_0x555d8ad35f50;  alias, 1 drivers
v0x555d8ad24020_0 .net "st_data_out", 31 0, v0x555d8ad211c0_0;  1 drivers
v0x555d8ad240c0_0 .net "t_clk", 0 0, v0x555d8ad251d0_0;  alias, 1 drivers
v0x555d8ad24160_0 .net "ttte_data_out", 7 0, v0x555d8ad231e0_0;  1 drivers
v0x555d8ad24250_0 .net "tx_out", 0 0, L_0x555d8ad35b60;  1 drivers
S_0x555d8ad1e6f0 .scope module, "clk_eight_div" "clk_eight_div" 4 32, 5 1 0, S_0x555d8ad1e420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "div_8_clk";
v0x555d8ad1e940_0 .var "cnt", 2 0;
v0x555d8ad1ea40_0 .net "div_8_clk", 0 0, L_0x555d8ad35900;  alias, 1 drivers
v0x555d8ad1eb00_0 .net "rst_n", 0 0, v0x555d8ad24fa0_0;  alias, 1 drivers
v0x555d8ad1eba0_0 .net "t_clk", 0 0, v0x555d8ad251d0_0;  alias, 1 drivers
L_0x555d8ad35900 .part v0x555d8ad1e940_0, 2, 1;
S_0x555d8ad1ed30 .scope module, "deserializer" "deserializer" 4 46, 6 1 0, S_0x555d8ad1e420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "data_in";
    .port_info 3 /OUTPUT 8 "data_out";
v0x555d8ad1ef80_0 .var "cnt", 4 0;
v0x555d8ad1f080_0 .net "data_in", 0 0, v0x555d8ad1bde0_0;  alias, 1 drivers
v0x555d8ad1f190_0 .var "data_out", 7 0;
v0x555d8ad1f230_0 .var "data_reg", 7 0;
v0x555d8ad1f310_0 .var "next_state", 0 0;
v0x555d8ad1f420_0 .net "rst_n", 0 0, L_0x555d8ad359a0;  alias, 1 drivers
v0x555d8ad1f4e0_0 .var "state", 0 0;
v0x555d8ad1f5a0_0 .net "t_clk", 0 0, v0x555d8ad251d0_0;  alias, 1 drivers
E_0x555d8ad1eec0/0 .event negedge, v0x555d8ad1f420_0;
E_0x555d8ad1eec0/1 .event posedge, v0x555d8acd9920_0;
E_0x555d8ad1eec0 .event/or E_0x555d8ad1eec0/0, E_0x555d8ad1eec0/1;
E_0x555d8ad1ef20 .event edge, v0x555d8ad1f4e0_0, v0x555d8ad1f230_0, v0x555d8ad1ef80_0;
S_0x555d8ad1f6c0 .scope module, "eight_to_thirty_two" "eight_to_thirty_two" 4 55, 7 1 0, S_0x555d8ad1e420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 32 "data_out";
v0x555d8ad1f960_0 .var "cnt", 2 0;
v0x555d8ad1fa60_0 .net "data_in", 7 0, v0x555d8ad1f190_0;  alias, 1 drivers
v0x555d8ad1fb20_0 .var "data_out", 31 0;
v0x555d8ad1fbf0_0 .var "data_reg", 31 0;
v0x555d8ad1fcd0_0 .net "div_8_clk", 0 0, L_0x555d8ad35900;  alias, 1 drivers
v0x555d8ad1fdc0_0 .var "next_state", 0 0;
v0x555d8ad1fe60_0 .net "rst_n", 0 0, L_0x555d8ad359a0;  alias, 1 drivers
v0x555d8ad1ff30_0 .var "state", 0 0;
E_0x555d8ad1f8a0/0 .event negedge, v0x555d8ad1f420_0;
E_0x555d8ad1f8a0/1 .event posedge, v0x555d8ad1ea40_0;
E_0x555d8ad1f8a0 .event/or E_0x555d8ad1f8a0/0, E_0x555d8ad1f8a0/1;
E_0x555d8ad1f900 .event edge, v0x555d8ad1ff30_0, v0x555d8ad1f190_0, v0x555d8ad1f960_0;
S_0x555d8ad20080 .scope module, "self_test" "self_test" 4 63, 8 1 0, S_0x555d8ad1e420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "f_layer";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 1 "tx_out";
    .port_info 5 /OUTPUT 1 "sort_finish";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 4 "chip_id";
    .port_info 8 /OUTPUT 4 "power_value";
P_0x555d8ad20260 .param/l "idle" 0 8 16, +C4<00000000000000000000000000000000>;
P_0x555d8ad202a0 .param/l "rx_0" 0 8 16, +C4<00000000000000000000000000000001>;
P_0x555d8ad202e0 .param/l "rx_1" 0 8 16, +C4<00000000000000000000000000000011>;
P_0x555d8ad20320 .param/l "standby" 0 8 16, +C4<00000000000000000000000000000100>;
P_0x555d8ad20360 .param/l "tx_0" 0 8 16, +C4<00000000000000000000000000000010>;
L_0x555d8ad35f50 .functor OR 1, L_0x555d8ad35de0, v0x555d8ad24f00_0, C4<0>, C4<0>;
v0x555d8ad208c0_0 .net *"_ivl_0", 31 0, L_0x555d8ad35a10;  1 drivers
L_0x7f10d3e311c8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d8ad209c0_0 .net *"_ivl_11", 28 0, L_0x7f10d3e311c8;  1 drivers
L_0x7f10d3e31210 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x555d8ad20aa0_0 .net/2u *"_ivl_12", 31 0, L_0x7f10d3e31210;  1 drivers
v0x555d8ad20b90_0 .net *"_ivl_14", 0 0, L_0x555d8ad35de0;  1 drivers
L_0x7f10d3e31138 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x555d8ad20c50_0 .net *"_ivl_3", 28 0, L_0x7f10d3e31138;  1 drivers
L_0x7f10d3e31180 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x555d8ad20d80_0 .net/2u *"_ivl_4", 31 0, L_0x7f10d3e31180;  1 drivers
v0x555d8ad20e60_0 .net *"_ivl_8", 31 0, L_0x555d8ad35ca0;  1 drivers
v0x555d8ad20f40_0 .var "chip_id", 3 0;
v0x555d8ad21020_0 .var "cnt", 4 0;
v0x555d8ad21100_0 .net "data_in", 31 0, v0x555d8ad1fb20_0;  alias, 1 drivers
v0x555d8ad211c0_0 .var "data_out", 31 0;
v0x555d8ad21280_0 .net "div_8_clk", 0 0, L_0x555d8ad35900;  alias, 1 drivers
v0x555d8ad21320_0 .net "f_layer", 0 0, v0x555d8ad24f00_0;  alias, 1 drivers
v0x555d8ad213e0_0 .var "next_state", 2 0;
v0x555d8ad214c0_0 .var "power_value", 3 0;
v0x555d8ad215a0_0 .net "rst_n", 0 0, L_0x555d8ad359a0;  alias, 1 drivers
v0x555d8ad21690_0 .net "sort_finish", 0 0, L_0x555d8ad35f50;  alias, 1 drivers
v0x555d8ad21750_0 .var "state", 2 0;
v0x555d8ad21830_0 .net "tx_out", 0 0, L_0x555d8ad35b60;  alias, 1 drivers
E_0x555d8ad207c0 .event edge, v0x555d8ad21750_0, v0x555d8ad214c0_0, v0x555d8ad20f40_0;
E_0x555d8ad20840/0 .event edge, v0x555d8ad21750_0, v0x555d8ad21320_0, v0x555d8ad1fb20_0, v0x555d8ad21020_0;
E_0x555d8ad20840/1 .event edge, v0x555d8ad20f40_0, v0x555d8ad214c0_0;
E_0x555d8ad20840 .event/or E_0x555d8ad20840/0, E_0x555d8ad20840/1;
L_0x555d8ad35a10 .concat [ 3 29 0 0], v0x555d8ad21750_0, L_0x7f10d3e31138;
L_0x555d8ad35b60 .cmp/eq 32, L_0x555d8ad35a10, L_0x7f10d3e31180;
L_0x555d8ad35ca0 .concat [ 3 29 0 0], v0x555d8ad21750_0, L_0x7f10d3e311c8;
L_0x555d8ad35de0 .cmp/eq 32, L_0x555d8ad35ca0, L_0x7f10d3e31210;
S_0x555d8ad21a60 .scope module, "serializer" "serializer" 4 87, 9 1 0, S_0x555d8ad1e420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "t_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 8 "data_in";
    .port_info 3 /OUTPUT 1 "data_out";
v0x555d8ad21c40_0 .var "counter", 2 0;
v0x555d8ad21d40_0 .net "data_in", 7 0, v0x555d8ad231e0_0;  alias, 1 drivers
v0x555d8ad21e20_0 .var "data_out", 0 0;
v0x555d8ad21f10_0 .net "rst_n", 0 0, L_0x555d8ad359a0;  alias, 1 drivers
v0x555d8ad21fb0_0 .var "shift_reg", 7 0;
v0x555d8ad220c0_0 .net "t_clk", 0 0, v0x555d8ad251d0_0;  alias, 1 drivers
S_0x555d8ad221e0 .scope module, "sync_async_reset" "sync_async_reset" 4 39, 10 1 0, S_0x555d8ad1e420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 1 "rst_sync_o";
L_0x555d8ad359a0 .functor BUFZ 1, v0x555d8ad226d0_0, C4<0>, C4<0>, C4<0>;
v0x555d8ad224b0_0 .net "div_8_clk", 0 0, L_0x555d8ad35900;  alias, 1 drivers
v0x555d8ad22570_0 .net "rst_n", 0 0, v0x555d8ad24fa0_0;  alias, 1 drivers
v0x555d8ad22630_0 .var "rst_s1", 0 0;
v0x555d8ad226d0_0 .var "rst_s2", 0 0;
v0x555d8ad22770_0 .net "rst_sync_o", 0 0, L_0x555d8ad359a0;  alias, 1 drivers
E_0x555d8ad22430/0 .event negedge, v0x555d8acd91d0_0;
E_0x555d8ad22430/1 .event posedge, v0x555d8ad1ea40_0;
E_0x555d8ad22430 .event/or E_0x555d8ad22430/0, E_0x555d8ad22430/1;
S_0x555d8ad22920 .scope module, "thirty_two_to_eight" "thirty_two_to_eight" 4 77, 11 1 0, S_0x555d8ad1e420;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "div_8_clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "tx_out";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
P_0x555d8ad22ab0 .param/l "S_0" 1 11 12, C4<001>;
P_0x555d8ad22af0 .param/l "S_1" 1 11 13, C4<010>;
P_0x555d8ad22b30 .param/l "S_2" 1 11 14, C4<011>;
P_0x555d8ad22b70 .param/l "S_3" 1 11 15, C4<100>;
P_0x555d8ad22bb0 .param/l "idle" 1 11 11, C4<000>;
P_0x555d8ad22bf0 .param/l "wait_state" 1 11 16, C4<101>;
v0x555d8ad23020_0 .var "data_buffer", 31 0;
v0x555d8ad23120_0 .net "data_in", 31 0, v0x555d8ad211c0_0;  alias, 1 drivers
v0x555d8ad231e0_0 .var "data_out", 7 0;
v0x555d8ad232b0_0 .net "div_8_clk", 0 0, L_0x555d8ad35900;  alias, 1 drivers
v0x555d8ad233e0_0 .var "next_state", 2 0;
v0x555d8ad23480_0 .net "rst_n", 0 0, L_0x555d8ad359a0;  alias, 1 drivers
v0x555d8ad23520_0 .var "state", 2 0;
v0x555d8ad23600_0 .net "tx_out", 0 0, L_0x555d8ad35b60;  alias, 1 drivers
E_0x555d8ad22f60 .event edge, v0x555d8ad23520_0, v0x555d8ad23020_0;
E_0x555d8ad22fc0 .event edge, v0x555d8ad23520_0, v0x555d8ad21830_0;
    .scope S_0x555d8ac61ef0;
T_0 ;
    %wait E_0x555d8ac8b3c0;
    %load/vec4 v0x555d8acd91d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555d8acdda30_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x555d8acdda30_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555d8acdda30_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x555d8ad1c1c0;
T_1 ;
    %wait E_0x555d8ad1c410;
    %load/vec4 v0x555d8ad1c550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d8ad1c610_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d8ad1c6b0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555d8ad1c610_0, 0;
    %load/vec4 v0x555d8ad1c610_0;
    %assign/vec4 v0x555d8ad1c6b0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x555d8ad19030;
T_2 ;
    %wait E_0x555d8ac85ad0;
    %load/vec4 v0x555d8ad195a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d8ad193d0_0, 0, 1;
    %jmp T_2.3;
T_2.0 ;
    %load/vec4 v0x555d8ad192f0_0;
    %parti/s 4, 0, 2;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_2.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_2.5, 8;
T_2.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_2.5, 8;
 ; End of false expr.
    %blend;
T_2.5;
    %store/vec4 v0x555d8ad193d0_0, 0, 1;
    %jmp T_2.3;
T_2.1 ;
    %load/vec4 v0x555d8acd99c0_0;
    %cmpi/e 28, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_2.6, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %store/vec4 v0x555d8ad193d0_0, 0, 1;
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x555d8ad19030;
T_3 ;
    %wait E_0x555d8ac8b190;
    %load/vec4 v0x555d8ad194e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d8ad195a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x555d8ad193d0_0;
    %assign/vec4 v0x555d8ad195a0_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x555d8ad19030;
T_4 ;
    %wait E_0x555d8ac8b190;
    %load/vec4 v0x555d8ad194e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555d8ad192f0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x555d8ad192f0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x555d8acda220_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555d8ad192f0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x555d8ad19030;
T_5 ;
    %wait E_0x555d8ac8b190;
    %load/vec4 v0x555d8ad194e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555d8acd99c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x555d8ad193d0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x555d8acd99c0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555d8acd99c0_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555d8acd99c0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x555d8ad19030;
T_6 ;
    %wait E_0x555d8ac8b190;
    %load/vec4 v0x555d8ad194e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555d8acda2c0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x555d8acd99c0_0;
    %cmpi/e 4, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x555d8acd99c0_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555d8acd99c0_0;
    %cmpi/e 20, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555d8acd99c0_0;
    %cmpi/e 28, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x555d8ad192f0_0;
    %assign/vec4 v0x555d8acda2c0_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x555d8acda2c0_0;
    %assign/vec4 v0x555d8acda2c0_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x555d8ad19760;
T_7 ;
    %wait E_0x555d8ad016e0;
    %load/vec4 v0x555d8ad19f80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %jmp T_7.2;
T_7.0 ;
    %load/vec4 v0x555d8ad19a80_0;
    %parti/s 4, 4, 4;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d8ad19e10_0, 0, 1;
    %jmp T_7.4;
T_7.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d8ad19e10_0, 0, 1;
T_7.4 ;
    %jmp T_7.2;
T_7.1 ;
    %load/vec4 v0x555d8ad19980_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_7.5, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d8ad19e10_0, 0, 1;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d8ad19e10_0, 0, 1;
T_7.6 ;
    %jmp T_7.2;
T_7.2 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x555d8ad19760;
T_8 ;
    %wait E_0x555d8ad01510;
    %load/vec4 v0x555d8ad19eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d8ad19f80_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x555d8ad19e10_0;
    %assign/vec4 v0x555d8ad19f80_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x555d8ad19760;
T_9 ;
    %wait E_0x555d8ad01510;
    %load/vec4 v0x555d8ad19eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555d8ad19c40_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x555d8ad19e10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x555d8ad19c40_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x555d8ad19a80_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555d8ad19c40_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x555d8ad19c40_0;
    %assign/vec4 v0x555d8ad19c40_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x555d8ad19760;
T_10 ;
    %wait E_0x555d8ad01510;
    %load/vec4 v0x555d8ad19eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555d8ad19b70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x555d8ad19c40_0;
    %parti/s 4, 28, 6;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555d8ad19c40_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x555d8ad19c40_0;
    %assign/vec4 v0x555d8ad19b70_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x555d8ad19b70_0;
    %assign/vec4 v0x555d8ad19b70_0, 0;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555d8ad19760;
T_11 ;
    %wait E_0x555d8ad01510;
    %load/vec4 v0x555d8ad19eb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555d8ad19980_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x555d8ad19980_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_11.2, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555d8ad19980_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0x555d8ad19e10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x555d8ad19980_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555d8ad19980_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555d8ad19980_0, 0;
T_11.5 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x555d8ad1a0d0;
T_12 ;
    %wait E_0x555d8ad1a800;
    %load/vec4 v0x555d8ad1b710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555d8ad1b3a0_0, 0, 3;
    %jmp T_12.6;
T_12.0 ;
    %load/vec4 v0x555d8ad1b2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555d8ad1b3a0_0, 0, 3;
    %jmp T_12.8;
T_12.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555d8ad1b3a0_0, 0, 3;
T_12.8 ;
    %jmp T_12.6;
T_12.1 ;
    %load/vec4 v0x555d8ad1b0c0_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_12.9, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555d8ad1b3a0_0, 0, 3;
    %jmp T_12.10;
T_12.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555d8ad1b3a0_0, 0, 3;
T_12.10 ;
    %jmp T_12.6;
T_12.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555d8ad1b3a0_0, 0, 3;
    %jmp T_12.6;
T_12.3 ;
    %load/vec4 v0x555d8ad1afe0_0;
    %cmpi/u 20, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x555d8ad1b0c0_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x555d8ad1b0c0_0;
    %parti/s 4, 20, 6;
    %load/vec4 v0x555d8ad1af00_0;
    %addi 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 20, 0, 5;
    %load/vec4 v0x555d8ad1afe0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x555d8ad1b480_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_12.11, 9;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555d8ad1b3a0_0, 0, 3;
    %jmp T_12.12;
T_12.11 ;
    %load/vec4 v0x555d8ad1afe0_0;
    %cmpi/u 20, 0, 5;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_12.13, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555d8ad1b3a0_0, 0, 3;
    %jmp T_12.14;
T_12.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555d8ad1b3a0_0, 0, 3;
T_12.14 ;
T_12.12 ;
    %jmp T_12.6;
T_12.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555d8ad1b3a0_0, 0, 3;
    %jmp T_12.6;
T_12.6 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x555d8ad1a0d0;
T_13 ;
    %wait E_0x555d8ad01510;
    %load/vec4 v0x555d8ad1b560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555d8ad1b710_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555d8ad1afe0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x555d8ad1b710_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_13.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555d8ad1afe0_0, 0;
    %load/vec4 v0x555d8ad1b3a0_0;
    %assign/vec4 v0x555d8ad1b710_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %load/vec4 v0x555d8ad1b710_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_13.4, 4;
    %load/vec4 v0x555d8ad1afe0_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_13.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555d8ad1afe0_0, 0;
    %jmp T_13.7;
T_13.6 ;
    %load/vec4 v0x555d8ad1afe0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555d8ad1afe0_0, 0;
    %load/vec4 v0x555d8ad1b3a0_0;
    %assign/vec4 v0x555d8ad1b710_0, 0;
T_13.7 ;
    %jmp T_13.5;
T_13.4 ;
    %load/vec4 v0x555d8ad1b3a0_0;
    %assign/vec4 v0x555d8ad1b710_0, 0;
T_13.5 ;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x555d8ad1a0d0;
T_14 ;
    %wait E_0x555d8ad01510;
    %load/vec4 v0x555d8ad1b560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555d8ad1b480_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0x555d8ad1b710_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555d8ad1b3a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x555d8ad1b480_0, 0;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v0x555d8ad1b3a0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555d8ad1b480_0;
    %cmpi/u 15, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %load/vec4 v0x555d8ad1b480_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555d8ad1b480_0, 0;
    %jmp T_14.5;
T_14.4 ;
    %load/vec4 v0x555d8ad1b480_0;
    %assign/vec4 v0x555d8ad1b480_0, 0;
T_14.5 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x555d8ad1a0d0;
T_15 ;
    %wait E_0x555d8ad01510;
    %load/vec4 v0x555d8ad1b560_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555d8ad1af00_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x555d8ad1b710_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %load/vec4 v0x555d8ad1af00_0;
    %assign/vec4 v0x555d8ad1af00_0, 0;
    %jmp T_15.5;
T_15.2 ;
    %load/vec4 v0x555d8ad1b2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x555d8ad1af00_0, 0;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555d8ad1af00_0, 0;
T_15.7 ;
    %jmp T_15.5;
T_15.3 ;
    %load/vec4 v0x555d8ad1b0c0_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_15.8, 4;
    %load/vec4 v0x555d8ad1b0c0_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0x555d8ad1af00_0, 0;
    %jmp T_15.9;
T_15.8 ;
    %load/vec4 v0x555d8ad1af00_0;
    %assign/vec4 v0x555d8ad1af00_0, 0;
T_15.9 ;
    %jmp T_15.5;
T_15.5 ;
    %pop/vec4 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0x555d8ad1a0d0;
T_16 ;
    %wait E_0x555d8ad1a780;
    %load/vec4 v0x555d8ad1b710_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555d8ad1b180_0, 0, 32;
    %jmp T_16.2;
T_16.0 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x555d8ad1b480_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555d8ad1af00_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555d8ad1af00_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48879, 0, 16;
    %store/vec4 v0x555d8ad1b180_0, 0, 32;
    %jmp T_16.2;
T_16.2 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x555d8ad1c8a0;
T_17 ;
    %wait E_0x555d8ad01510;
    %load/vec4 v0x555d8ad1d3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555d8ad1cfa0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x555d8ad1d520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v0x555d8ad1d0a0_0;
    %assign/vec4 v0x555d8ad1cfa0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0x555d8ad1cfa0_0;
    %assign/vec4 v0x555d8ad1cfa0_0, 0;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x555d8ad1c8a0;
T_18 ;
    %wait E_0x555d8ad1cf40;
    %load/vec4 v0x555d8ad1d440_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555d8ad1d300_0, 0, 3;
    %jmp T_18.7;
T_18.0 ;
    %load/vec4 v0x555d8ad1d520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555d8ad1d300_0, 0, 3;
    %jmp T_18.9;
T_18.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555d8ad1d300_0, 0, 3;
T_18.9 ;
    %jmp T_18.7;
T_18.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555d8ad1d300_0, 0, 3;
    %jmp T_18.7;
T_18.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555d8ad1d300_0, 0, 3;
    %jmp T_18.7;
T_18.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555d8ad1d300_0, 0, 3;
    %jmp T_18.7;
T_18.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555d8ad1d300_0, 0, 3;
    %jmp T_18.7;
T_18.5 ;
    %load/vec4 v0x555d8ad1d520_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555d8ad1d300_0, 0, 3;
    %jmp T_18.11;
T_18.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555d8ad1d300_0, 0, 3;
T_18.11 ;
    %jmp T_18.7;
T_18.7 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x555d8ad1c8a0;
T_19 ;
    %wait E_0x555d8ad01510;
    %load/vec4 v0x555d8ad1d3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555d8ad1d440_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0x555d8ad1d300_0;
    %assign/vec4 v0x555d8ad1d440_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x555d8ad1c8a0;
T_20 ;
    %wait E_0x555d8ad1cee0;
    %load/vec4 v0x555d8ad1d440_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555d8ad1d160_0, 0;
    %jmp T_20.5;
T_20.0 ;
    %load/vec4 v0x555d8ad1cfa0_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x555d8ad1d160_0, 0;
    %jmp T_20.5;
T_20.1 ;
    %load/vec4 v0x555d8ad1cfa0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x555d8ad1d160_0, 0;
    %jmp T_20.5;
T_20.2 ;
    %load/vec4 v0x555d8ad1cfa0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x555d8ad1d160_0, 0;
    %jmp T_20.5;
T_20.3 ;
    %load/vec4 v0x555d8ad1cfa0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x555d8ad1d160_0, 0;
    %jmp T_20.5;
T_20.5 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x555d8ad1ba20;
T_21 ;
    %wait E_0x555d8ac8b190;
    %load/vec4 v0x555d8ad1be80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555d8ad1bf20_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0x555d8ad1bc00_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_21.2, 4;
    %load/vec4 v0x555d8ad1bd00_0;
    %assign/vec4 v0x555d8ad1bf20_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %load/vec4 v0x555d8ad1bf20_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555d8ad1bf20_0, 0;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0x555d8ad1ba20;
T_22 ;
    %wait E_0x555d8ac8b190;
    %load/vec4 v0x555d8ad1be80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555d8ad1bc00_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0x555d8ad1bc00_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555d8ad1bc00_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x555d8ad1ba20;
T_23 ;
    %wait E_0x555d8ac8b190;
    %load/vec4 v0x555d8ad1be80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d8ad1bde0_0, 0, 1;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0x555d8ad1bf20_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x555d8ad1bde0_0, 0, 1;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0x555d8ad1e6f0;
T_24 ;
    %wait E_0x555d8ac8b3c0;
    %load/vec4 v0x555d8ad1eb00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x555d8ad1e940_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0x555d8ad1e940_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555d8ad1e940_0, 0;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x555d8ad221e0;
T_25 ;
    %wait E_0x555d8ad22430;
    %load/vec4 v0x555d8ad22570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d8ad22630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d8ad226d0_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555d8ad22630_0, 0;
    %load/vec4 v0x555d8ad22630_0;
    %assign/vec4 v0x555d8ad226d0_0, 0;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0x555d8ad1ed30;
T_26 ;
    %wait E_0x555d8ad1ef20;
    %load/vec4 v0x555d8ad1f4e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_26.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_26.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d8ad1f310_0, 0, 1;
    %jmp T_26.3;
T_26.0 ;
    %load/vec4 v0x555d8ad1f230_0;
    %parti/s 4, 0, 2;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_26.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_26.5, 8;
T_26.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_26.5, 8;
 ; End of false expr.
    %blend;
T_26.5;
    %store/vec4 v0x555d8ad1f310_0, 0, 1;
    %jmp T_26.3;
T_26.1 ;
    %load/vec4 v0x555d8ad1ef80_0;
    %cmpi/e 28, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_26.6, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_26.7, 8;
T_26.6 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_26.7, 8;
 ; End of false expr.
    %blend;
T_26.7;
    %store/vec4 v0x555d8ad1f310_0, 0, 1;
    %jmp T_26.3;
T_26.3 ;
    %pop/vec4 1;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x555d8ad1ed30;
T_27 ;
    %wait E_0x555d8ad1eec0;
    %load/vec4 v0x555d8ad1f420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d8ad1f4e0_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x555d8ad1f310_0;
    %assign/vec4 v0x555d8ad1f4e0_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x555d8ad1ed30;
T_28 ;
    %wait E_0x555d8ad1eec0;
    %load/vec4 v0x555d8ad1f420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555d8ad1f230_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0x555d8ad1f230_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0x555d8ad1f080_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555d8ad1f230_0, 0;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0x555d8ad1ed30;
T_29 ;
    %wait E_0x555d8ad1eec0;
    %load/vec4 v0x555d8ad1f420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555d8ad1ef80_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x555d8ad1f310_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.2, 4;
    %load/vec4 v0x555d8ad1ef80_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555d8ad1ef80_0, 0;
    %jmp T_29.3;
T_29.2 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555d8ad1ef80_0, 0;
T_29.3 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0x555d8ad1ed30;
T_30 ;
    %wait E_0x555d8ad1eec0;
    %load/vec4 v0x555d8ad1f420_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555d8ad1f190_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0x555d8ad1ef80_0;
    %cmpi/e 4, 0, 5;
    %flag_mov 8, 4;
    %load/vec4 v0x555d8ad1ef80_0;
    %cmpi/e 12, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555d8ad1ef80_0;
    %cmpi/e 20, 0, 5;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0x555d8ad1ef80_0;
    %cmpi/e 28, 0, 5;
    %flag_or 4, 8;
    %jmp/0xz  T_30.2, 4;
    %load/vec4 v0x555d8ad1f230_0;
    %assign/vec4 v0x555d8ad1f190_0, 0;
    %jmp T_30.3;
T_30.2 ;
    %load/vec4 v0x555d8ad1f190_0;
    %assign/vec4 v0x555d8ad1f190_0, 0;
T_30.3 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0x555d8ad1f6c0;
T_31 ;
    %wait E_0x555d8ad1f900;
    %load/vec4 v0x555d8ad1ff30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_31.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_31.1, 6;
    %jmp T_31.2;
T_31.0 ;
    %load/vec4 v0x555d8ad1fa60_0;
    %parti/s 4, 4, 4;
    %cmpi/e 10, 0, 4;
    %jmp/0xz  T_31.3, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d8ad1fdc0_0, 0, 1;
    %jmp T_31.4;
T_31.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d8ad1fdc0_0, 0, 1;
T_31.4 ;
    %jmp T_31.2;
T_31.1 ;
    %load/vec4 v0x555d8ad1f960_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_31.5, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d8ad1fdc0_0, 0, 1;
    %jmp T_31.6;
T_31.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d8ad1fdc0_0, 0, 1;
T_31.6 ;
    %jmp T_31.2;
T_31.2 ;
    %pop/vec4 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x555d8ad1f6c0;
T_32 ;
    %wait E_0x555d8ad1f8a0;
    %load/vec4 v0x555d8ad1fe60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555d8ad1ff30_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0x555d8ad1fdc0_0;
    %assign/vec4 v0x555d8ad1ff30_0, 0;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0x555d8ad1f6c0;
T_33 ;
    %wait E_0x555d8ad1f8a0;
    %load/vec4 v0x555d8ad1fe60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555d8ad1fbf0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0x555d8ad1fdc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_33.2, 4;
    %load/vec4 v0x555d8ad1fbf0_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x555d8ad1fa60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x555d8ad1fbf0_0, 0;
    %jmp T_33.3;
T_33.2 ;
    %load/vec4 v0x555d8ad1fbf0_0;
    %assign/vec4 v0x555d8ad1fbf0_0, 0;
T_33.3 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0x555d8ad1f6c0;
T_34 ;
    %wait E_0x555d8ad1f8a0;
    %load/vec4 v0x555d8ad1fe60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555d8ad1fb20_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0x555d8ad1fbf0_0;
    %parti/s 4, 28, 6;
    %pushi/vec4 10, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555d8ad1fbf0_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0x555d8ad1fbf0_0;
    %assign/vec4 v0x555d8ad1fb20_0, 0;
    %jmp T_34.3;
T_34.2 ;
    %load/vec4 v0x555d8ad1fb20_0;
    %assign/vec4 v0x555d8ad1fb20_0, 0;
T_34.3 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0x555d8ad1f6c0;
T_35 ;
    %wait E_0x555d8ad1f8a0;
    %load/vec4 v0x555d8ad1fe60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555d8ad1f960_0, 0;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0x555d8ad1f960_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_35.2, 5;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555d8ad1f960_0, 0;
    %jmp T_35.3;
T_35.2 ;
    %load/vec4 v0x555d8ad1fdc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_35.4, 4;
    %load/vec4 v0x555d8ad1f960_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555d8ad1f960_0, 0;
    %jmp T_35.5;
T_35.4 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555d8ad1f960_0, 0;
T_35.5 ;
T_35.3 ;
T_35.1 ;
    %jmp T_35;
    .thread T_35;
    .scope S_0x555d8ad20080;
T_36 ;
    %wait E_0x555d8ad20840;
    %load/vec4 v0x555d8ad21750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_36.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_36.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_36.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_36.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_36.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555d8ad213e0_0, 0, 3;
    %jmp T_36.6;
T_36.0 ;
    %load/vec4 v0x555d8ad21320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555d8ad213e0_0, 0, 3;
    %jmp T_36.8;
T_36.7 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555d8ad213e0_0, 0, 3;
T_36.8 ;
    %jmp T_36.6;
T_36.1 ;
    %load/vec4 v0x555d8ad21100_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_36.9, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555d8ad213e0_0, 0, 3;
    %jmp T_36.10;
T_36.9 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555d8ad213e0_0, 0, 3;
T_36.10 ;
    %jmp T_36.6;
T_36.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555d8ad213e0_0, 0, 3;
    %jmp T_36.6;
T_36.3 ;
    %load/vec4 v0x555d8ad21020_0;
    %cmpi/u 20, 0, 5;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x555d8ad21100_0;
    %parti/s 16, 0, 2;
    %pushi/vec4 48879, 0, 16;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x555d8ad21100_0;
    %parti/s 4, 20, 6;
    %load/vec4 v0x555d8ad20f40_0;
    %addi 1, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %pushi/vec4 20, 0, 5;
    %load/vec4 v0x555d8ad21020_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0x555d8ad214c0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_36.11, 9;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555d8ad213e0_0, 0, 3;
    %jmp T_36.12;
T_36.11 ;
    %load/vec4 v0x555d8ad21020_0;
    %cmpi/u 20, 0, 5;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_36.13, 5;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555d8ad213e0_0, 0, 3;
    %jmp T_36.14;
T_36.13 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555d8ad213e0_0, 0, 3;
T_36.14 ;
T_36.12 ;
    %jmp T_36.6;
T_36.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555d8ad213e0_0, 0, 3;
    %jmp T_36.6;
T_36.6 ;
    %pop/vec4 1;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_0x555d8ad20080;
T_37 ;
    %wait E_0x555d8ad1f8a0;
    %load/vec4 v0x555d8ad215a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_37.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555d8ad21750_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555d8ad21020_0, 0;
    %jmp T_37.1;
T_37.0 ;
    %load/vec4 v0x555d8ad21750_0;
    %pad/u 32;
    %cmpi/ne 3, 0, 32;
    %jmp/0xz  T_37.2, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555d8ad21020_0, 0;
    %load/vec4 v0x555d8ad213e0_0;
    %assign/vec4 v0x555d8ad21750_0, 0;
    %jmp T_37.3;
T_37.2 ;
    %load/vec4 v0x555d8ad21750_0;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_37.4, 4;
    %load/vec4 v0x555d8ad21020_0;
    %cmpi/e 21, 0, 5;
    %jmp/0xz  T_37.6, 4;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x555d8ad21020_0, 0;
    %jmp T_37.7;
T_37.6 ;
    %load/vec4 v0x555d8ad21020_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x555d8ad21020_0, 0;
    %load/vec4 v0x555d8ad213e0_0;
    %assign/vec4 v0x555d8ad21750_0, 0;
T_37.7 ;
    %jmp T_37.5;
T_37.4 ;
    %load/vec4 v0x555d8ad213e0_0;
    %assign/vec4 v0x555d8ad21750_0, 0;
T_37.5 ;
T_37.3 ;
T_37.1 ;
    %jmp T_37;
    .thread T_37;
    .scope S_0x555d8ad20080;
T_38 ;
    %wait E_0x555d8ad1f8a0;
    %load/vec4 v0x555d8ad215a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555d8ad214c0_0, 0;
    %jmp T_38.1;
T_38.0 ;
    %load/vec4 v0x555d8ad21750_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555d8ad213e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.2, 8;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x555d8ad214c0_0, 0;
    %jmp T_38.3;
T_38.2 ;
    %load/vec4 v0x555d8ad213e0_0;
    %pad/u 32;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x555d8ad214c0_0;
    %cmpi/u 15, 0, 4;
    %flag_get/vec4 5;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_38.4, 8;
    %load/vec4 v0x555d8ad214c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x555d8ad214c0_0, 0;
    %jmp T_38.5;
T_38.4 ;
    %load/vec4 v0x555d8ad214c0_0;
    %assign/vec4 v0x555d8ad214c0_0, 0;
T_38.5 ;
T_38.3 ;
T_38.1 ;
    %jmp T_38;
    .thread T_38;
    .scope S_0x555d8ad20080;
T_39 ;
    %wait E_0x555d8ad1f8a0;
    %load/vec4 v0x555d8ad215a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555d8ad20f40_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v0x555d8ad21750_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_39.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_39.3, 6;
    %load/vec4 v0x555d8ad20f40_0;
    %assign/vec4 v0x555d8ad20f40_0, 0;
    %jmp T_39.5;
T_39.2 ;
    %load/vec4 v0x555d8ad21320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.6, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x555d8ad20f40_0, 0;
    %jmp T_39.7;
T_39.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x555d8ad20f40_0, 0;
T_39.7 ;
    %jmp T_39.5;
T_39.3 ;
    %load/vec4 v0x555d8ad21100_0;
    %parti/s 16, 0, 2;
    %cmpi/e 48879, 0, 16;
    %jmp/0xz  T_39.8, 4;
    %load/vec4 v0x555d8ad21100_0;
    %parti/s 4, 16, 6;
    %assign/vec4 v0x555d8ad20f40_0, 0;
    %jmp T_39.9;
T_39.8 ;
    %load/vec4 v0x555d8ad20f40_0;
    %assign/vec4 v0x555d8ad20f40_0, 0;
T_39.9 ;
    %jmp T_39.5;
T_39.5 ;
    %pop/vec4 1;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_0x555d8ad20080;
T_40 ;
    %wait E_0x555d8ad207c0;
    %load/vec4 v0x555d8ad21750_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_40.0, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555d8ad211c0_0, 0, 32;
    %jmp T_40.2;
T_40.0 ;
    %pushi/vec4 10, 0, 4;
    %load/vec4 v0x555d8ad214c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555d8ad20f40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x555d8ad20f40_0;
    %addi 1, 0, 4;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 48879, 0, 16;
    %store/vec4 v0x555d8ad211c0_0, 0, 32;
    %jmp T_40.2;
T_40.2 ;
    %pop/vec4 1;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_0x555d8ad22920;
T_41 ;
    %wait E_0x555d8ad1f8a0;
    %load/vec4 v0x555d8ad23480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x555d8ad23020_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v0x555d8ad23600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v0x555d8ad23120_0;
    %assign/vec4 v0x555d8ad23020_0, 0;
    %jmp T_41.3;
T_41.2 ;
    %load/vec4 v0x555d8ad23020_0;
    %assign/vec4 v0x555d8ad23020_0, 0;
T_41.3 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_0x555d8ad22920;
T_42 ;
    %wait E_0x555d8ad22fc0;
    %load/vec4 v0x555d8ad23520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_42.5, 6;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555d8ad233e0_0, 0, 3;
    %jmp T_42.7;
T_42.0 ;
    %load/vec4 v0x555d8ad23600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.8, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555d8ad233e0_0, 0, 3;
    %jmp T_42.9;
T_42.8 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x555d8ad233e0_0, 0, 3;
T_42.9 ;
    %jmp T_42.7;
T_42.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x555d8ad233e0_0, 0, 3;
    %jmp T_42.7;
T_42.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x555d8ad233e0_0, 0, 3;
    %jmp T_42.7;
T_42.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x555d8ad233e0_0, 0, 3;
    %jmp T_42.7;
T_42.4 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555d8ad233e0_0, 0, 3;
    %jmp T_42.7;
T_42.5 ;
    %load/vec4 v0x555d8ad23600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.10, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x555d8ad233e0_0, 0, 3;
    %jmp T_42.11;
T_42.10 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x555d8ad233e0_0, 0, 3;
T_42.11 ;
    %jmp T_42.7;
T_42.7 ;
    %pop/vec4 1;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_0x555d8ad22920;
T_43 ;
    %wait E_0x555d8ad1f8a0;
    %load/vec4 v0x555d8ad23480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555d8ad23520_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v0x555d8ad233e0_0;
    %assign/vec4 v0x555d8ad23520_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_0x555d8ad22920;
T_44 ;
    %wait E_0x555d8ad22f60;
    %load/vec4 v0x555d8ad23520_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_44.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_44.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_44.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_44.3, 6;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555d8ad231e0_0, 0;
    %jmp T_44.5;
T_44.0 ;
    %load/vec4 v0x555d8ad23020_0;
    %parti/s 8, 24, 6;
    %assign/vec4 v0x555d8ad231e0_0, 0;
    %jmp T_44.5;
T_44.1 ;
    %load/vec4 v0x555d8ad23020_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x555d8ad231e0_0, 0;
    %jmp T_44.5;
T_44.2 ;
    %load/vec4 v0x555d8ad23020_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x555d8ad231e0_0, 0;
    %jmp T_44.5;
T_44.3 ;
    %load/vec4 v0x555d8ad23020_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x555d8ad231e0_0, 0;
    %jmp T_44.5;
T_44.5 ;
    %pop/vec4 1;
    %jmp T_44;
    .thread T_44, $push;
    .scope S_0x555d8ad21a60;
T_45 ;
    %wait E_0x555d8ad1eec0;
    %load/vec4 v0x555d8ad21f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x555d8ad21fb0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0x555d8ad21c40_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_45.2, 4;
    %load/vec4 v0x555d8ad21d40_0;
    %assign/vec4 v0x555d8ad21fb0_0, 0;
    %jmp T_45.3;
T_45.2 ;
    %load/vec4 v0x555d8ad21fb0_0;
    %parti/s 7, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x555d8ad21fb0_0, 0;
T_45.3 ;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_0x555d8ad21a60;
T_46 ;
    %wait E_0x555d8ad1eec0;
    %load/vec4 v0x555d8ad21f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x555d8ad21c40_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v0x555d8ad21c40_0;
    %addi 1, 0, 3;
    %assign/vec4 v0x555d8ad21c40_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_0x555d8ad21a60;
T_47 ;
    %wait E_0x555d8ad1eec0;
    %load/vec4 v0x555d8ad21f10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d8ad21e20_0, 0, 1;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0x555d8ad21fb0_0;
    %parti/s 1, 7, 4;
    %store/vec4 v0x555d8ad21e20_0, 0, 1;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_0x555d8acffbd0;
T_48 ;
    %vpi_call 2 8 "$dumpfile", "wave_double_top.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x555d8acffbd0 {0 0 0};
    %end;
    .thread T_48;
    .scope S_0x555d8acffbd0;
T_49 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d8ad251d0_0, 0, 1;
T_49.0 ;
    %delay 5, 0;
    %load/vec4 v0x555d8ad251d0_0;
    %inv;
    %store/vec4 v0x555d8ad251d0_0, 0, 1;
    %jmp T_49.0;
    %end;
    .thread T_49;
    .scope S_0x555d8acffbd0;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d8ad24fa0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d8ad24fa0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555d8ad24e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555d8ad24f00_0, 0, 1;
    %delay 8000, 0;
    %vpi_call 2 35 "$finish" {0 0 0};
    %end;
    .thread T_50;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "double_top_tb.v";
    "double_top.v";
    "../..//top.v";
    "../../self_test/clk_eight_div.v";
    "../../self_test/deserializer.v";
    "../../self_test/eight_to_thirty_two.v";
    "../../self_test/self_test.v";
    "../../self_test/serializer.v";
    "../../self_test/sync_async_reset.v";
    "../../self_test/thirty_two_to_eight.v";
