$date
	Thu Nov  4 21:09:58 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module as1_test $end
$var wire 1 ! out $end
$var reg 4 " in [3:0] $end
$scope module circut $end
$var wire 1 ! F $end
$var wire 1 # nx1 $end
$var wire 1 $ nx3 $end
$var wire 1 % nx4 $end
$var wire 1 & w1 $end
$var wire 1 ' w2 $end
$var wire 4 ( x [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
1'
0&
1%
1$
1#
b0 "
1!
$end
#10
0!
0'
0#
b1 "
b1 (
#15
1!
1'
1#
b10 "
b10 (
#20
0'
1&
0#
b11 "
b11 (
#25
0!
0&
1#
0$
b100 "
b100 (
#30
0#
b101 "
b101 (
#35
1#
b110 "
b110 (
#40
1!
1&
0#
b111 "
b111 (
#45
1'
0&
1#
1$
0%
b1000 "
b1000 (
#50
0!
0'
0#
b1001 "
b1001 (
#55
1!
1'
1#
b1010 "
b1010 (
#60
0!
0'
0#
b1011 "
b1011 (
#65
1#
0$
b1100 "
b1100 (
#70
0#
b1101 "
b1101 (
#75
1#
b1110 "
b1110 (
#80
0#
b1111 "
b1111 (
#85
