

================================================================
== Vivado HLS Report for 'IFFT'
================================================================
* Date:           Wed Dec 10 22:44:34 2014

* Version:        2013.2 (build date: Thu Jun 13 16:07:59 PM 2013)
* Project:        hls.prj
* Solution:       solution2
* Product family: zynq zynq_fpv6 
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      8.75|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+------+-------------+-----------------+-----------+-----------+----------------+----------+
        |                 |       Latency      |    Iteration    |  Initiation Interval  |      Trip      |          |
        |    Loop Name    |  min |     max     |     Latency     |  achieved |   target  |      Count     | Pipelined|
        +-----------------+------+-------------+-----------------+-----------+-----------+----------------+----------+
        |- Loop 1         |  1022|         1022|                2|          -|          -|             511|    no    |
        |- Loop 2         |     ?|            ?|                ?|          -|          -|              10|    no    |
        | + Loop 2.1      |     ?|            ?| 8 ~ 46170898397 |          -|          -|               ?|    no    |
        |  ++ Loop 2.1.1  |     0|  46170898389|               43|          -|          -| 0 ~ 1073741823 |    no    |
        |- Loop 3         |  1024|         1024|                1|          -|          -|            1024|    no    |
        +-----------------+------+-------------+-----------------+-----------+-----------+----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       -|      -|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
|ShiftMemory      |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       0|      0|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Shift register: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 56
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / (!exitcond8)
	5  / (exitcond8)
4 --> 
	3  / true
5 --> 
	56  / (exitcond7)
	6  / (!exitcond7)
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / (icmp)
	5  / (!icmp)
12 --> 
	13  / true
13 --> 
	6  / (exitcond6)
	14  / (!exitcond6)
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	13  / true
56 --> 
	56  / (!exitcond)
* FSM state operations: 

 <State 1>: 0.00ns
ST_1: wreal_V [1/1] 0.00ns
entry:0  %wreal_V = alloca [512 x i32], align 4          ; <[512 x i32]*> [#uses=4]

ST_1: wimag_V [1/1] 0.00ns
entry:1  %wimag_V = alloca [512 x i32], align 4          ; <[512 x i32]*> [#uses=4]

ST_1: stg_59 [2/2] 0.00ns
entry:2  call fastcc void @bitrp([1024 x i32]* %xreal_V, [1024 x i32]* %ximag_V)


 <State 2>: 2.39ns
ST_2: stg_60 [1/2] 0.00ns
entry:2  call fastcc void @bitrp([1024 x i32]* %xreal_V, [1024 x i32]* %ximag_V)

ST_2: wreal_V_addr [1/1] 0.00ns
entry:3  %wreal_V_addr = getelementptr [512 x i32]* %wreal_V, i64 0, i64 0 ; <i32*> [#uses=1]

ST_2: stg_62 [1/1] 2.39ns
entry:4  store i32 64, i32* %wreal_V_addr, align 8

ST_2: wimag_V_addr [1/1] 0.00ns
entry:5  %wimag_V_addr = getelementptr [512 x i32]* %wimag_V, i64 0, i64 0 ; <i32*> [#uses=1]

ST_2: stg_64 [1/1] 2.39ns
entry:6  store i32 0, i32* %wimag_V_addr, align 8

ST_2: stg_65 [1/1] 1.39ns
entry:7  br label %bb12


 <State 3>: 3.61ns
ST_3: indvar1 [1/1] 0.00ns
bb12:0  %indvar1 = phi i9 [ %j, %bb6 ], [ 0, %entry ]   ; <i9> [#uses=3]

ST_3: j [1/1] 1.84ns
bb12:1  %j = add i9 %indvar1, 1                         ; <i9> [#uses=2]

ST_3: empty [1/1] 0.00ns
bb12:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 511, i64 511, i64 511) nounwind ; <i32> [#uses=0]

ST_3: exitcond8 [1/1] 2.03ns
bb12:3  %exitcond8 = icmp eq i9 %indvar1, -1            ; <i1> [#uses=1]

ST_3: stg_70 [1/1] 1.57ns
bb12:4  br i1 %exitcond8, label %bb34, label %bb6

ST_3: tmp [1/1] 0.00ns
bb6:0  %tmp = zext i9 %indvar1 to i64                  ; <i64> [#uses=2]

ST_3: wimag_V_addr_1 [1/1] 0.00ns
bb6:1  %wimag_V_addr_1 = getelementptr [512 x i32]* %wimag_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

ST_3: wimag_V_load [2/2] 2.39ns
bb6:2  %wimag_V_load = load i32* %wimag_V_addr_1, align 4 ; <i32> [#uses=2]

ST_3: wreal_V_addr_1 [1/1] 0.00ns
bb6:3  %wreal_V_addr_1 = getelementptr [512 x i32]* %wreal_V, i64 0, i64 %tmp ; <i32*> [#uses=1]

ST_3: wreal_V_load [2/2] 2.39ns
bb6:4  %wreal_V_load = load i32* %wreal_V_addr_1, align 4 ; <i32> [#uses=2]


 <State 4>: 7.46ns
ST_4: wimag_V_load [1/2] 2.39ns
bb6:2  %wimag_V_load = load i32* %wimag_V_addr_1, align 4 ; <i32> [#uses=2]

ST_4: wreal_V_load [1/2] 2.39ns
bb6:4  %wreal_V_load = load i32* %wreal_V_addr_1, align 4 ; <i32> [#uses=2]

ST_4: p_shl [1/1] 0.00ns
bb6:5  %p_shl = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %wreal_V_load, i6 0) ; <i38> [#uses=1]

ST_4: tmp_s [1/1] 0.00ns
bb6:6  %tmp_s = sext i32 %wreal_V_load to i38          ; <i38> [#uses=1]

ST_4: lhs_V13_cast [1/1] 2.68ns
bb6:7  %lhs_V13_cast = sub i38 %p_shl, %tmp_s          ; <i38> [#uses=1]

ST_4: tmp_22 [1/1] 0.00ns
bb6:8  %tmp_22 = call i32 @_ssdm_op_PartSelect.i32.i38.i32.i32(i38 %lhs_V13_cast, i32 6, i32 37) ; <i32> [#uses=1]

ST_4: tmp_23 [1/1] 0.00ns
bb6:9  %tmp_23 = zext i9 %j to i64                     ; <i64> [#uses=2]

ST_4: wreal_V_addr_2 [1/1] 0.00ns
bb6:10  %wreal_V_addr_2 = getelementptr [512 x i32]* %wreal_V, i64 0, i64 %tmp_23 ; <i32*> [#uses=1]

ST_4: stg_84 [1/1] 2.39ns
bb6:11  store i32 %tmp_22, i32* %wreal_V_addr_2, align 4

ST_4: p_shl1 [1/1] 0.00ns
bb6:12  %p_shl1 = call i38 @_ssdm_op_BitConcatenate.i38.i32.i6(i32 %wimag_V_load, i6 0) ; <i38> [#uses=1]

ST_4: tmp_51 [1/1] 0.00ns
bb6:13  %tmp_51 = sext i32 %wimag_V_load to i38         ; <i38> [#uses=1]

ST_4: rhs_V_cast [1/1] 2.68ns
bb6:14  %rhs_V_cast = sub i38 %p_shl1, %tmp_51          ; <i38> [#uses=1]

ST_4: tmp_25 [1/1] 0.00ns
bb6:15  %tmp_25 = call i32 @_ssdm_op_PartSelect.i32.i38.i32.i32(i38 %rhs_V_cast, i32 6, i32 37) ; <i32> [#uses=1]

ST_4: wimag_V_addr_2 [1/1] 0.00ns
bb6:16  %wimag_V_addr_2 = getelementptr [512 x i32]* %wimag_V, i64 0, i64 %tmp_23 ; <i32*> [#uses=1]

ST_4: stg_90 [1/1] 2.39ns
bb6:17  store i32 %tmp_25, i32* %wimag_V_addr_2, align 4

ST_4: stg_91 [1/1] 0.00ns
bb6:18  br label %bb12


 <State 5>: 3.87ns
ST_5: indvar2 [1/1] 0.00ns
bb34:0  %indvar2 = phi i4 [ %indvar_next1, %bb33 ], [ 0, %bb12 ] ; <i4> [#uses=2]

ST_5: m [1/1] 0.00ns
bb34:1  %m = phi i32 [ %m_1, %bb33 ], [ 2, %bb12 ]      ; <i32> [#uses=5]

ST_5: empty_97 [1/1] 0.00ns
bb34:2  %empty_97 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind ; <i32> [#uses=0]

ST_5: exitcond7 [1/1] 1.88ns
bb34:3  %exitcond7 = icmp eq i4 %indvar2, -6            ; <i1> [#uses=1]

ST_5: indvar_next1 [1/1] 0.80ns
bb34:4  %indvar_next1 = add i4 %indvar2, 1              ; <i4> [#uses=1]

ST_5: stg_97 [1/1] 1.39ns
bb34:5  br i1 %exitcond7, label %bb39, label %bb32.preheader

ST_5: tmp_52 [1/1] 0.00ns
bb32.preheader:0  %tmp_52 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m, i32 1, i32 31) ; <i31> [#uses=2]

ST_5: tmp_26 [1/1] 0.00ns
bb32.preheader:1  %tmp_26 = sext i31 %tmp_52 to i32               ; <i32> [#uses=1]

ST_5: tmp_26_cast [1/1] 0.00ns
bb32.preheader:2  %tmp_26_cast = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %m, i32 1, i32 30) ; <i30> [#uses=1]

ST_5: tmp6 [1/1] 2.50ns
bb32.preheader:3  %tmp6 = icmp sgt i31 %tmp_52, 0                 ; <i1> [#uses=1]

ST_5: smax7 [1/1] 1.37ns
bb32.preheader:4  %smax7 = select i1 %tmp6, i30 %tmp_26_cast, i30 0 ; <i30> [#uses=1]

ST_5: stg_103 [1/1] 1.57ns
bb32.preheader:5  br label %bb32


 <State 6>: 6.36ns
ST_6: indvar [1/1] 0.00ns
bb32:0  %indvar = phi i32 [ 0, %bb32.preheader ], [ %indvar_next, %bb30 ] ; <i32> [#uses=2]

ST_6: k [6/6] 6.36ns
bb32:1  %k = mul i32 %m, %indvar                        ; <i32> [#uses=3]

ST_6: indvar_next [1/1] 2.44ns
bb32:4  %indvar_next = add i32 %indvar, 1               ; <i32> [#uses=1]


 <State 7>: 6.36ns
ST_7: k [5/6] 6.36ns
bb32:1  %k = mul i32 %m, %indvar                        ; <i32> [#uses=3]


 <State 8>: 6.36ns
ST_8: k [4/6] 6.36ns
bb32:1  %k = mul i32 %m, %indvar                        ; <i32> [#uses=3]


 <State 9>: 6.36ns
ST_9: k [3/6] 6.36ns
bb32:1  %k = mul i32 %m, %indvar                        ; <i32> [#uses=3]


 <State 10>: 6.36ns
ST_10: k [2/6] 6.36ns
bb32:1  %k = mul i32 %m, %indvar                        ; <i32> [#uses=3]


 <State 11>: 8.73ns
ST_11: k [1/6] 6.36ns
bb32:1  %k = mul i32 %m, %indvar                        ; <i32> [#uses=3]

ST_11: tr [1/1] 0.00ns
bb32:2  %tr = call i22 @_ssdm_op_PartSelect.i22.i32.i32.i32(i32 %k, i32 10, i32 31) ; <i22> [#uses=1]

ST_11: icmp [1/1] 2.37ns
bb32:3  %icmp = icmp slt i22 %tr, 1                     ; <i1> [#uses=1]

ST_11: stg_114 [1/1] 0.00ns
bb32:5  br i1 %icmp, label %bb30.preheader, label %bb33

ST_11: m_1 [1/1] 0.00ns
bb33:0  %m_1 = shl i32 %m, 1                            ; <i32> [#uses=1]

ST_11: stg_116 [1/1] 0.00ns
bb33:1  br label %bb34


 <State 12>: 2.44ns
ST_12: tmp11 [1/1] 2.44ns
bb30.preheader:0  %tmp11 = add i32 %k, %tmp_26                    ; <i32> [#uses=1]

ST_12: stg_118 [1/1] 1.55ns
bb30.preheader:1  br label %bb30


 <State 13>: 4.62ns
ST_13: j_1 [1/1] 0.00ns
bb30:0  %j_1 = phi i30 [ %j_4, %bb16 ], [ 0, %bb30.preheader ] ; <i30> [#uses=4]

ST_13: j_1_cast [1/1] 0.00ns
bb30:1  %j_1_cast = zext i30 %j_1 to i32                ; <i32> [#uses=2]

ST_13: index2 [1/1] 2.44ns
bb30:2  %index2 = add i32 %tmp11, %j_1_cast             ; <i32> [#uses=1]

ST_13: index1 [1/1] 2.44ns
bb30:3  %index1 = add i32 %k, %j_1_cast                 ; <i32> [#uses=1]

ST_13: empty_96 [1/1] 0.00ns
bb30:4  %empty_96 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1073741823, i64 0) nounwind ; <i32> [#uses=0]

ST_13: exitcond6 [1/1] 2.49ns
bb30:5  %exitcond6 = icmp eq i30 %j_1, %smax7           ; <i1> [#uses=1]

ST_13: j_4 [1/1] 2.44ns
bb30:6  %j_4 = add i30 %j_1, 1                          ; <i30> [#uses=1]

ST_13: stg_126 [1/1] 0.00ns
bb30:7  br i1 %exitcond6, label %bb32, label %bb16

ST_13: tmp_112 [1/1] 0.00ns
bb16:0  %tmp_112 = trunc i30 %j_1 to i22                ; <i22> [#uses=1]

ST_13: tmp_29 [1/1] 0.00ns
bb16:1  %tmp_29 = call i32 @_ssdm_op_BitConcatenate.i32.i22.i10(i22 %tmp_112, i10 0) ; <i32> [#uses=1]

ST_13: t [35/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]

ST_13: tmp_30 [1/1] 0.00ns
bb16:3  %tmp_30 = sext i32 %index2 to i64               ; <i64> [#uses=2]

ST_13: ximag_V_addr_1 [1/1] 0.00ns
bb16:7  %ximag_V_addr_1 = getelementptr [1024 x i32]* %ximag_V, i64 0, i64 %tmp_30 ; <i32*> [#uses=2]

ST_13: xreal_V_addr_1 [1/1] 0.00ns
bb16:13  %xreal_V_addr_1 = getelementptr [1024 x i32]* %xreal_V, i64 0, i64 %tmp_30 ; <i32*> [#uses=2]

ST_13: tmp_34 [1/1] 0.00ns
bb16:25  %tmp_34 = sext i32 %index1 to i64               ; <i64> [#uses=2]

ST_13: xreal_V_addr_2 [1/1] 0.00ns
bb16:26  %xreal_V_addr_2 = getelementptr [1024 x i32]* %xreal_V, i64 0, i64 %tmp_34 ; <i32*> [#uses=2]

ST_13: ximag_V_addr_2 [1/1] 0.00ns
bb16:28  %ximag_V_addr_2 = getelementptr [1024 x i32]* %ximag_V, i64 0, i64 %tmp_34 ; <i32*> [#uses=2]


 <State 14>: 4.62ns
ST_14: t [34/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 15>: 4.62ns
ST_15: t [33/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 16>: 4.62ns
ST_16: t [32/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 17>: 4.62ns
ST_17: t [31/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 18>: 4.62ns
ST_18: t [30/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 19>: 4.62ns
ST_19: t [29/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 20>: 4.62ns
ST_20: t [28/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 21>: 4.62ns
ST_21: t [27/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 22>: 4.62ns
ST_22: t [26/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 23>: 4.62ns
ST_23: t [25/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 24>: 4.62ns
ST_24: t [24/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 25>: 4.62ns
ST_25: t [23/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 26>: 4.62ns
ST_26: t [22/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 27>: 4.62ns
ST_27: t [21/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 28>: 4.62ns
ST_28: t [20/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 29>: 4.62ns
ST_29: t [19/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 30>: 4.62ns
ST_30: t [18/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 31>: 4.62ns
ST_31: t [17/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 32>: 4.62ns
ST_32: t [16/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 33>: 4.62ns
ST_33: t [15/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 34>: 4.62ns
ST_34: t [14/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 35>: 4.62ns
ST_35: t [13/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 36>: 4.62ns
ST_36: t [12/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 37>: 4.62ns
ST_37: t [11/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 38>: 4.62ns
ST_38: t [10/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 39>: 4.62ns
ST_39: t [9/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 40>: 4.62ns
ST_40: t [8/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 41>: 4.62ns
ST_41: t [7/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 42>: 4.62ns
ST_42: t [6/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 43>: 4.62ns
ST_43: t [5/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 44>: 4.62ns
ST_44: t [4/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 45>: 4.62ns
ST_45: t [3/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 46>: 4.62ns
ST_46: t [2/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]


 <State 47>: 7.01ns
ST_47: t [1/35] 4.62ns
bb16:2  %t = sdiv i32 %tmp_29, %m                       ; <i32> [#uses=1]

ST_47: tmp_31 [1/1] 0.00ns
bb16:4  %tmp_31 = sext i32 %t to i64                    ; <i64> [#uses=2]

ST_47: wimag_V_addr_3 [1/1] 0.00ns
bb16:5  %wimag_V_addr_3 = getelementptr [512 x i32]* %wimag_V, i64 0, i64 %tmp_31 ; <i32*> [#uses=1]

ST_47: wimag_V_load_1 [2/2] 2.39ns
bb16:6  %wimag_V_load_1 = load i32* %wimag_V_addr_3, align 4 ; <i32> [#uses=1]

ST_47: ximag_V_load [2/2] 2.39ns
bb16:8  %ximag_V_load = load i32* %ximag_V_addr_1, align 4 ; <i32> [#uses=1]

ST_47: wreal_V_addr_3 [1/1] 0.00ns
bb16:11  %wreal_V_addr_3 = getelementptr [512 x i32]* %wreal_V, i64 0, i64 %tmp_31 ; <i32*> [#uses=1]

ST_47: wreal_V_load_1 [2/2] 2.39ns
bb16:12  %wreal_V_load_1 = load i32* %wreal_V_addr_3, align 4 ; <i32> [#uses=1]

ST_47: xreal_V_load [2/2] 2.39ns
bb16:14  %xreal_V_load = load i32* %xreal_V_addr_1, align 4 ; <i32> [#uses=1]


 <State 48>: 8.75ns
ST_48: wimag_V_load_1 [1/2] 2.39ns
bb16:6  %wimag_V_load_1 = load i32* %wimag_V_addr_3, align 4 ; <i32> [#uses=1]

ST_48: ximag_V_load [1/2] 2.39ns
bb16:8  %ximag_V_load = load i32* %ximag_V_addr_1, align 4 ; <i32> [#uses=1]

ST_48: tmp_53 [1/1] 0.00ns
bb16:9  %tmp_53 = sext i32 %ximag_V_load to i38         ; <i38> [#uses=2]

ST_48: tmp_54 [1/1] 0.00ns
bb16:10  %tmp_54 = sext i32 %wimag_V_load_1 to i38       ; <i38> [#uses=2]

ST_48: wreal_V_load_1 [1/2] 2.39ns
bb16:12  %wreal_V_load_1 = load i32* %wreal_V_addr_3, align 4 ; <i32> [#uses=1]

ST_48: xreal_V_load [1/2] 2.39ns
bb16:14  %xreal_V_load = load i32* %xreal_V_addr_1, align 4 ; <i32> [#uses=1]

ST_48: tmp_55 [1/1] 0.00ns
bb16:15  %tmp_55 = sext i32 %xreal_V_load to i38         ; <i38> [#uses=2]

ST_48: tmp_56 [1/1] 0.00ns
bb16:16  %tmp_56 = sext i32 %wreal_V_load_1 to i38       ; <i38> [#uses=2]

ST_48: lhs_V_cast [6/6] 6.36ns
bb16:17  %lhs_V_cast = mul i38 %tmp_55, %tmp_56          ; <i38> [#uses=1]

ST_48: rhs_V_2_cast [6/6] 6.36ns
bb16:18  %rhs_V_2_cast = mul i38 %tmp_53, %tmp_54        ; <i38> [#uses=1]

ST_48: lhs_V_1_cast [6/6] 6.36ns
bb16:21  %lhs_V_1_cast = mul i38 %tmp_53, %tmp_56        ; <i38> [#uses=1]

ST_48: rhs_V_3_cast [6/6] 6.36ns
bb16:22  %rhs_V_3_cast = mul i38 %tmp_55, %tmp_54        ; <i38> [#uses=1]


 <State 49>: 6.36ns
ST_49: lhs_V_cast [5/6] 6.36ns
bb16:17  %lhs_V_cast = mul i38 %tmp_55, %tmp_56          ; <i38> [#uses=1]

ST_49: rhs_V_2_cast [5/6] 6.36ns
bb16:18  %rhs_V_2_cast = mul i38 %tmp_53, %tmp_54        ; <i38> [#uses=1]

ST_49: lhs_V_1_cast [5/6] 6.36ns
bb16:21  %lhs_V_1_cast = mul i38 %tmp_53, %tmp_56        ; <i38> [#uses=1]

ST_49: rhs_V_3_cast [5/6] 6.36ns
bb16:22  %rhs_V_3_cast = mul i38 %tmp_55, %tmp_54        ; <i38> [#uses=1]


 <State 50>: 6.36ns
ST_50: lhs_V_cast [4/6] 6.36ns
bb16:17  %lhs_V_cast = mul i38 %tmp_55, %tmp_56          ; <i38> [#uses=1]

ST_50: rhs_V_2_cast [4/6] 6.36ns
bb16:18  %rhs_V_2_cast = mul i38 %tmp_53, %tmp_54        ; <i38> [#uses=1]

ST_50: lhs_V_1_cast [4/6] 6.36ns
bb16:21  %lhs_V_1_cast = mul i38 %tmp_53, %tmp_56        ; <i38> [#uses=1]

ST_50: rhs_V_3_cast [4/6] 6.36ns
bb16:22  %rhs_V_3_cast = mul i38 %tmp_55, %tmp_54        ; <i38> [#uses=1]


 <State 51>: 6.36ns
ST_51: lhs_V_cast [3/6] 6.36ns
bb16:17  %lhs_V_cast = mul i38 %tmp_55, %tmp_56          ; <i38> [#uses=1]

ST_51: rhs_V_2_cast [3/6] 6.36ns
bb16:18  %rhs_V_2_cast = mul i38 %tmp_53, %tmp_54        ; <i38> [#uses=1]

ST_51: lhs_V_1_cast [3/6] 6.36ns
bb16:21  %lhs_V_1_cast = mul i38 %tmp_53, %tmp_56        ; <i38> [#uses=1]

ST_51: rhs_V_3_cast [3/6] 6.36ns
bb16:22  %rhs_V_3_cast = mul i38 %tmp_55, %tmp_54        ; <i38> [#uses=1]


 <State 52>: 6.36ns
ST_52: lhs_V_cast [2/6] 6.36ns
bb16:17  %lhs_V_cast = mul i38 %tmp_55, %tmp_56          ; <i38> [#uses=1]

ST_52: rhs_V_2_cast [2/6] 6.36ns
bb16:18  %rhs_V_2_cast = mul i38 %tmp_53, %tmp_54        ; <i38> [#uses=1]

ST_52: lhs_V_1_cast [2/6] 6.36ns
bb16:21  %lhs_V_1_cast = mul i38 %tmp_53, %tmp_56        ; <i38> [#uses=1]

ST_52: rhs_V_3_cast [2/6] 6.36ns
bb16:22  %rhs_V_3_cast = mul i38 %tmp_55, %tmp_54        ; <i38> [#uses=1]


 <State 53>: 6.36ns
ST_53: lhs_V_cast [1/6] 6.36ns
bb16:17  %lhs_V_cast = mul i38 %tmp_55, %tmp_56          ; <i38> [#uses=1]

ST_53: rhs_V_2_cast [1/6] 6.36ns
bb16:18  %rhs_V_2_cast = mul i38 %tmp_53, %tmp_54        ; <i38> [#uses=1]

ST_53: lhs_V_1_cast [1/6] 6.36ns
bb16:21  %lhs_V_1_cast = mul i38 %tmp_53, %tmp_56        ; <i38> [#uses=1]

ST_53: rhs_V_3_cast [1/6] 6.36ns
bb16:22  %rhs_V_3_cast = mul i38 %tmp_55, %tmp_54        ; <i38> [#uses=1]

ST_53: ureal_V [2/2] 2.39ns
bb16:27  %ureal_V = load i32* %xreal_V_addr_2, align 4   ; <i32> [#uses=2]

ST_53: uimag_V [2/2] 2.39ns
bb16:29  %uimag_V = load i32* %ximag_V_addr_2, align 4   ; <i32> [#uses=2]


 <State 54>: 7.51ns
ST_54: r_V [1/1] 2.68ns
bb16:19  %r_V = sub i38 %lhs_V_cast, %rhs_V_2_cast       ; <i38> [#uses=1]

ST_54: treal_V [1/1] 0.00ns
bb16:20  %treal_V = call i32 @_ssdm_op_PartSelect.i32.i38.i32.i32(i38 %r_V, i32 6, i32 37) ; <i32> [#uses=2]

ST_54: r_V_134 [1/1] 2.68ns
bb16:23  %r_V_134 = add i38 %rhs_V_3_cast, %lhs_V_1_cast ; <i38> [#uses=1]

ST_54: timag_V [1/1] 0.00ns
bb16:24  %timag_V = call i32 @_ssdm_op_PartSelect.i32.i38.i32.i32(i38 %r_V_134, i32 6, i32 37) ; <i32> [#uses=2]

ST_54: ureal_V [1/2] 2.39ns
bb16:27  %ureal_V = load i32* %xreal_V_addr_2, align 4   ; <i32> [#uses=2]

ST_54: uimag_V [1/2] 2.39ns
bb16:29  %uimag_V = load i32* %ximag_V_addr_2, align 4   ; <i32> [#uses=2]

ST_54: r_V_s [1/1] 2.44ns
bb16:30  %r_V_s = add i32 %treal_V, %ureal_V             ; <i32> [#uses=1]

ST_54: stg_218 [1/1] 2.39ns
bb16:31  store i32 %r_V_s, i32* %xreal_V_addr_2, align 4

ST_54: r_V_5 [1/1] 2.44ns
bb16:32  %r_V_5 = add i32 %timag_V, %uimag_V             ; <i32> [#uses=1]

ST_54: stg_220 [1/1] 2.39ns
bb16:33  store i32 %r_V_5, i32* %ximag_V_addr_2, align 4

ST_54: r_V_6 [1/1] 2.44ns
bb16:34  %r_V_6 = sub i32 %ureal_V, %treal_V             ; <i32> [#uses=1]

ST_54: r_V_7 [1/1] 2.44ns
bb16:36  %r_V_7 = sub i32 %uimag_V, %timag_V             ; <i32> [#uses=1]


 <State 55>: 2.39ns
ST_55: stg_223 [1/1] 2.39ns
bb16:35  store i32 %r_V_6, i32* %xreal_V_addr_1, align 4

ST_55: stg_224 [1/1] 2.39ns
bb16:37  store i32 %r_V_7, i32* %ximag_V_addr_1, align 4

ST_55: stg_225 [1/1] 0.00ns
bb16:38  br label %bb30


 <State 56>: 2.39ns
ST_56: j_2 [1/1] 0.00ns
bb39:0  %j_2 = phi i11 [ %j_3, %bb36 ], [ 0, %bb34 ]    ; <i11> [#uses=3]

ST_56: empty_98 [1/1] 0.00ns
bb39:1  %empty_98 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024) nounwind ; <i32> [#uses=0]

ST_56: exitcond [1/1] 2.11ns
bb39:2  %exitcond = icmp eq i11 %j_2, -1024             ; <i1> [#uses=1]

ST_56: j_3 [1/1] 1.84ns
bb39:3  %j_3 = add i11 %j_2, 1                          ; <i11> [#uses=1]

ST_56: stg_230 [1/1] 0.00ns
bb39:4  br i1 %exitcond, label %return, label %bb36

ST_56: tmp_28 [1/1] 0.00ns
bb36:0  %tmp_28 = zext i11 %j_2 to i64                  ; <i64> [#uses=2]

ST_56: xreal_V_addr [1/1] 0.00ns
bb36:1  %xreal_V_addr = getelementptr [1024 x i32]* %xreal_V, i64 0, i64 %tmp_28 ; <i32*> [#uses=1]

ST_56: stg_233 [1/1] 2.39ns
bb36:2  store i32 0, i32* %xreal_V_addr, align 4

ST_56: ximag_V_addr [1/1] 0.00ns
bb36:3  %ximag_V_addr = getelementptr [1024 x i32]* %ximag_V, i64 0, i64 %tmp_28 ; <i32*> [#uses=1]

ST_56: stg_235 [1/1] 2.39ns
bb36:4  store i32 0, i32* %ximag_V_addr, align 4

ST_56: stg_236 [1/1] 0.00ns
bb36:5  br label %bb39

ST_56: stg_237 [1/1] 0.00ns
return:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
