Info: Generated by version: 23.4 build 79
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /mnt/vault0/sfberrio/quartus_projects/int_sop_2.ip --block-symbol-file --output-directory=/mnt/vault0/sfberrio/quartus_projects/int_sop_2 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: int_sop_2.c10gx_native_fixed_point_dsp_0: Info: The 'chainin' input port must be sourced from the 'chainout' output port from preceding DSP block.
Info: int_sop_2.c10gx_native_fixed_point_dsp_0: Info: When output cascade is enabled, the full 64-bit chain wire must be fully connected.
Info: int_sop_2.c10gx_native_fixed_point_dsp_0: Info: The 'chainout' output port must be connected to the 'chainin' input port of the next DSP block.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /mnt/vault0/sfberrio/quartus_projects/int_sop_2.ip --synthesis=VERILOG --output-directory=/mnt/vault0/sfberrio/quartus_projects/int_sop_2 --family="Cyclone 10 GX" --part=10CX220YF780I5G
Info: int_sop_2.c10gx_native_fixed_point_dsp_0: Info: The 'chainin' input port must be sourced from the 'chainout' output port from preceding DSP block.
Info: int_sop_2.c10gx_native_fixed_point_dsp_0: Info: When output cascade is enabled, the full 64-bit chain wire must be fully connected.
Info: int_sop_2.c10gx_native_fixed_point_dsp_0: Info: The 'chainout' output port must be connected to the 'chainin' input port of the next DSP block.
Info: int_sop_2: "Transforming system: int_sop_2"
Info: int_sop_2: "Naming system components in system: int_sop_2"
Info: int_sop_2: "Processing generation queue"
Info: int_sop_2: "Generating: int_sop_2"
Info: int_sop_2: "Generating: int_sop_2_altera_c10gx_native_fixed_point_dsp_1910_a67kikq"
Info: c10gx_native_fixed_point_dsp_0: generating top-level entity int_sop_2_altera_c10gx_native_fixed_point_dsp_1910_a67kikq
Info: int_sop_2: Done "int_sop_2" with 2 modules, 2 files
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in int_sop_2. No files generated.
Info: Finished: Generate IP Core Documentation
