static inline void F_1 ( unsigned long V_1 , int V_2 , int V_3 , int V_4 )\r\n{\r\nunsigned long V_5 ;\r\nunsigned int V_6 ;\r\nunsigned long V_7 ;\r\nV_5 = V_1 << V_8 ;\r\nV_5 &= ~ ( 0xffffULL << 48 ) ;\r\nswitch ( V_2 ) {\r\ncase V_9 :\r\nV_5 &= ~ ( ( 1ul << ( 64 - 52 ) ) - 1 ) ;\r\nV_5 |= V_4 << 8 ;\r\nV_7 = ( ( V_10 [ V_3 ] . V_7 & V_11 ) >> 6 ) |\r\n( ( V_10 [ V_3 ] . V_7 & V_12 ) >> 4 ) ;\r\nV_5 |= V_7 << 5 ;\r\nasm volatile(ASM_FTR_IFCLR("tlbie %0,0", PPC_TLBIE(%1,%0), %2)\r\n: : "r" (va), "r"(0), "i" (CPU_FTR_ARCH_206)\r\n: "memory");\r\nbreak;\r\ndefault:\r\nV_6 = V_10 [ V_2 ] . V_6 [ V_3 ] ;\r\nV_5 &= ~ ( ( 1ul << V_10 [ V_3 ] . V_13 ) - 1 ) ;\r\nV_5 |= V_6 << 12 ;\r\nV_5 |= V_4 << 8 ;\r\nV_5 |= ( V_1 & 0xfe ) ;\r\nV_5 |= 1 ;\r\nasm volatile(ASM_FTR_IFCLR("tlbie %0,1", PPC_TLBIE(%1,%0), %2)\r\n: : "r" (va), "r"(0), "i" (CPU_FTR_ARCH_206)\r\n: "memory");\r\nbreak;\r\n}\r\n}\r\nstatic inline void F_2 ( unsigned long V_1 , int V_2 , int V_3 , int V_4 )\r\n{\r\nunsigned long V_5 ;\r\nunsigned int V_6 ;\r\nunsigned long V_7 ;\r\nV_5 = V_1 << V_8 ;\r\nV_5 &= ~ ( 0xffffULL << 48 ) ;\r\nswitch ( V_2 ) {\r\ncase V_9 :\r\nV_5 &= ~ ( ( 1ul << ( 64 - 52 ) ) - 1 ) ;\r\nV_5 |= V_4 << 8 ;\r\nV_7 = ( ( V_10 [ V_3 ] . V_7 & V_11 ) >> 6 ) |\r\n( ( V_10 [ V_3 ] . V_7 & V_12 ) >> 4 ) ;\r\nV_5 |= V_7 << 5 ;\r\nasm volatile(".long 0x7c000224 | (%0 << 11) | (0 << 21)"\r\n: : "r"(va) : "memory");\r\nbreak;\r\ndefault:\r\nV_6 = V_10 [ V_2 ] . V_6 [ V_3 ] ;\r\nV_5 &= ~ ( ( 1ul << V_10 [ V_3 ] . V_13 ) - 1 ) ;\r\nV_5 |= V_6 << 12 ;\r\nV_5 |= V_4 << 8 ;\r\nV_5 |= ( V_1 & 0xfe ) ;\r\nV_5 |= 1 ;\r\nasm volatile(".long 0x7c000224 | (%0 << 11) | (1 << 21)"\r\n: : "r"(va) : "memory");\r\nbreak;\r\n}\r\n}\r\nstatic inline void F_3 ( unsigned long V_1 , int V_2 , int V_3 ,\r\nint V_4 , int V_14 )\r\n{\r\nunsigned int V_15 = V_14 && F_4 ( V_16 ) ;\r\nint V_17 = ! F_4 ( V_18 ) ;\r\nif ( V_15 )\r\nV_15 = V_10 [ V_2 ] . V_19 ;\r\nif ( V_17 && ! V_15 )\r\nF_5 ( & V_20 ) ;\r\nasm volatile("ptesync": : :"memory");\r\nif ( V_15 ) {\r\nF_2 ( V_1 , V_2 , V_3 , V_4 ) ;\r\nasm volatile("ptesync": : :"memory");\r\n} else {\r\nF_1 ( V_1 , V_2 , V_3 , V_4 ) ;\r\nasm volatile("eieio; tlbsync; ptesync": : :"memory");\r\n}\r\nif ( V_17 && ! V_15 )\r\nF_6 ( & V_20 ) ;\r\n}\r\nstatic inline void F_7 ( struct V_21 * V_22 )\r\n{\r\nunsigned long * V_23 = ( unsigned long * ) & V_22 -> V_24 ;\r\nwhile ( 1 ) {\r\nif ( ! F_8 ( V_25 , V_23 ) )\r\nbreak;\r\nwhile( F_9 ( V_25 , V_23 ) )\r\nF_10 () ;\r\n}\r\n}\r\nstatic inline void F_11 ( struct V_21 * V_22 )\r\n{\r\nunsigned long * V_23 = ( unsigned long * ) & V_22 -> V_24 ;\r\nF_12 ( V_25 , V_23 ) ;\r\n}\r\nstatic long F_13 ( unsigned long V_26 , unsigned long V_1 ,\r\nunsigned long V_27 , unsigned long V_28 ,\r\nunsigned long V_29 , int V_2 , int V_3 , int V_4 )\r\n{\r\nstruct V_21 * V_22 = V_30 + V_26 ;\r\nunsigned long V_31 , V_32 ;\r\nint V_33 ;\r\nif ( ! ( V_29 & V_34 ) ) {\r\nF_14 ( L_1\r\nL_2 ,\r\nV_26 , V_1 , V_27 , V_28 , V_29 , V_2 ) ;\r\n}\r\nfor ( V_33 = 0 ; V_33 < V_35 ; V_33 ++ ) {\r\nif ( ! ( F_15 ( V_22 -> V_24 ) & V_36 ) ) {\r\nF_7 ( V_22 ) ;\r\nif ( ! ( F_15 ( V_22 -> V_24 ) & V_36 ) )\r\nbreak;\r\nF_11 ( V_22 ) ;\r\n}\r\nV_22 ++ ;\r\n}\r\nif ( V_33 == V_35 )\r\nreturn - 1 ;\r\nV_31 = F_16 ( V_1 , V_2 , V_3 , V_4 ) | V_29 | V_36 ;\r\nV_32 = F_17 ( V_27 , V_2 , V_3 ) | V_28 ;\r\nif ( ! ( V_29 & V_34 ) ) {\r\nF_14 ( L_3 ,\r\nV_33 , V_31 , V_32 ) ;\r\n}\r\nV_22 -> V_37 = F_18 ( V_32 ) ;\r\nF_19 () ;\r\nV_22 -> V_24 = F_18 ( V_31 ) ;\r\n__asm__ __volatile__ ("ptesync" : : : "memory");\r\nreturn V_33 | ( ! ! ( V_29 & V_38 ) << 3 ) ;\r\n}\r\nstatic long F_20 ( unsigned long V_26 )\r\n{\r\nstruct V_21 * V_22 ;\r\nint V_33 ;\r\nint V_39 ;\r\nunsigned long V_31 ;\r\nF_14 ( L_4 , V_26 ) ;\r\nV_39 = F_21 () & 0x7 ;\r\nfor ( V_33 = 0 ; V_33 < V_35 ; V_33 ++ ) {\r\nV_22 = V_30 + V_26 + V_39 ;\r\nV_31 = F_15 ( V_22 -> V_24 ) ;\r\nif ( ( V_31 & V_36 ) && ! ( V_31 & V_34 ) ) {\r\nF_7 ( V_22 ) ;\r\nV_31 = F_15 ( V_22 -> V_24 ) ;\r\nif ( ( V_31 & V_36 )\r\n&& ! ( V_31 & V_34 ) )\r\nbreak;\r\nF_11 ( V_22 ) ;\r\n}\r\nV_39 ++ ;\r\nV_39 &= 0x7 ;\r\n}\r\nif ( V_33 == V_35 )\r\nreturn - 1 ;\r\nV_22 -> V_24 = 0 ;\r\nreturn V_33 ;\r\n}\r\nstatic long F_22 ( unsigned long V_40 , unsigned long V_41 ,\r\nunsigned long V_1 , int V_42 ,\r\nint V_3 , int V_4 , int V_14 )\r\n{\r\nstruct V_21 * V_22 = V_30 + V_40 ;\r\nunsigned long V_31 , V_43 ;\r\nint V_44 = 0 ;\r\nV_43 = F_23 ( V_1 , V_42 , V_4 ) ;\r\nF_14 ( L_5 ,\r\nV_1 , V_43 & V_45 , V_40 , V_41 ) ;\r\nF_7 ( V_22 ) ;\r\nV_31 = F_15 ( V_22 -> V_24 ) ;\r\nif ( ! F_24 ( V_31 , V_43 ) || ! ( V_31 & V_36 ) ) {\r\nF_14 ( L_6 ) ;\r\nV_44 = - 1 ;\r\n} else {\r\nF_14 ( L_7 ) ;\r\nV_22 -> V_37 = F_18 ( ( F_15 ( V_22 -> V_37 ) & ~ ( V_46 | V_47 ) ) |\r\n( V_41 & ( V_46 | V_47 | V_48 ) ) ) ;\r\n}\r\nF_11 ( V_22 ) ;\r\nF_3 ( V_1 , V_42 , V_3 , V_4 , V_14 ) ;\r\nreturn V_44 ;\r\n}\r\nstatic long F_25 ( unsigned long V_1 , int V_2 , int V_4 )\r\n{\r\nstruct V_21 * V_22 ;\r\nunsigned long V_49 ;\r\nunsigned long V_33 ;\r\nlong V_40 ;\r\nunsigned long V_43 , V_31 ;\r\nV_49 = F_26 ( V_1 , V_10 [ V_2 ] . V_13 , V_4 ) ;\r\nV_43 = F_23 ( V_1 , V_2 , V_4 ) ;\r\nV_40 = ( V_49 & V_50 ) * V_35 ;\r\nfor ( V_33 = 0 ; V_33 < V_35 ; V_33 ++ ) {\r\nV_22 = V_30 + V_40 ;\r\nV_31 = F_15 ( V_22 -> V_24 ) ;\r\nif ( F_24 ( V_31 , V_43 ) && ( V_31 & V_36 ) )\r\nreturn V_40 ;\r\n++ V_40 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic void F_27 ( unsigned long V_41 , unsigned long V_51 ,\r\nint V_2 , int V_4 )\r\n{\r\nunsigned long V_1 ;\r\nunsigned long V_52 ;\r\nlong V_40 ;\r\nstruct V_21 * V_22 ;\r\nV_52 = F_28 ( V_51 , V_4 ) ;\r\nV_1 = F_29 ( V_51 , V_52 , V_4 ) ;\r\nV_40 = F_25 ( V_1 , V_2 , V_4 ) ;\r\nif ( V_40 == - 1 )\r\nF_30 ( L_8 ) ;\r\nV_22 = V_30 + V_40 ;\r\nV_22 -> V_37 = F_18 ( ( F_15 ( V_22 -> V_37 ) &\r\n~ ( V_46 | V_47 ) ) |\r\n( V_41 & ( V_46 | V_47 ) ) ) ;\r\nF_3 ( V_1 , V_2 , V_2 , V_4 , 0 ) ;\r\n}\r\nstatic void F_31 ( unsigned long V_40 , unsigned long V_1 ,\r\nint V_42 , int V_3 , int V_4 , int V_14 )\r\n{\r\nstruct V_21 * V_22 = V_30 + V_40 ;\r\nunsigned long V_31 ;\r\nunsigned long V_43 ;\r\nunsigned long V_53 ;\r\nF_32 ( V_53 ) ;\r\nF_14 ( L_9 , V_1 , V_40 ) ;\r\nV_43 = F_23 ( V_1 , V_42 , V_4 ) ;\r\nF_7 ( V_22 ) ;\r\nV_31 = F_15 ( V_22 -> V_24 ) ;\r\nif ( ! F_24 ( V_31 , V_43 ) || ! ( V_31 & V_36 ) )\r\nF_11 ( V_22 ) ;\r\nelse\r\nV_22 -> V_24 = 0 ;\r\nF_3 ( V_1 , V_42 , V_3 , V_4 , V_14 ) ;\r\nF_33 ( V_53 ) ;\r\n}\r\nstatic void F_34 ( struct V_54 * V_55 ,\r\nunsigned char * V_56 ,\r\nunsigned long V_57 , int V_2 )\r\n{\r\nint V_4 = 0 , V_33 ;\r\nint V_17 ;\r\nstruct V_21 * V_22 ;\r\nint V_58 = V_59 ;\r\nunsigned int V_60 , V_61 ;\r\nunsigned long V_53 , V_62 = V_57 ;\r\nunsigned long V_31 , V_43 , V_13 ;\r\nunsigned long V_63 , V_1 = 0 , V_52 , V_49 , V_40 ;\r\nV_13 = V_10 [ V_2 ] . V_13 ;\r\nV_60 = 1U << ( V_64 - V_13 ) ;\r\nF_32 ( V_53 ) ;\r\nfor ( V_33 = 0 ; V_33 < V_60 ; V_33 ++ ) {\r\nV_61 = F_35 ( V_56 , V_33 ) ;\r\nif ( ! V_61 )\r\ncontinue;\r\nV_63 = F_36 ( V_56 , V_33 ) ;\r\nV_57 = V_62 + ( V_33 * ( 1ul << V_13 ) ) ;\r\nif ( ! F_37 ( V_57 ) ) {\r\nV_4 = F_38 ( V_57 ) ;\r\nV_52 = F_39 ( V_55 -> V_65 . V_66 , V_57 , V_4 ) ;\r\nF_40 ( V_52 == 0 ) ;\r\n} else {\r\nV_52 = F_28 ( V_57 , V_67 ) ;\r\nV_4 = V_67 ;\r\n}\r\nV_1 = F_29 ( V_57 , V_52 , V_4 ) ;\r\nV_49 = F_26 ( V_1 , V_13 , V_4 ) ;\r\nif ( V_63 & V_68 )\r\nV_49 = ~ V_49 ;\r\nV_40 = ( V_49 & V_50 ) * V_35 ;\r\nV_40 += V_63 & V_69 ;\r\nV_22 = V_30 + V_40 ;\r\nV_43 = F_23 ( V_1 , V_2 , V_4 ) ;\r\nF_7 ( V_22 ) ;\r\nV_31 = F_15 ( V_22 -> V_24 ) ;\r\nif ( ! F_24 ( V_31 , V_43 ) || ! ( V_31 & V_36 ) )\r\nF_11 ( V_22 ) ;\r\nelse\r\nV_22 -> V_24 = 0 ;\r\n}\r\nV_17 = ! F_4 ( V_18 ) ;\r\nif ( V_17 )\r\nF_5 ( & V_20 ) ;\r\nasm volatile("ptesync":::"memory");\r\nF_1 ( V_1 , V_2 , V_58 , V_4 ) ;\r\nasm volatile("eieio; tlbsync; ptesync":::"memory");\r\nif ( V_17 )\r\nF_6 ( & V_20 ) ;\r\nF_33 ( V_53 ) ;\r\n}\r\nstatic inline int F_41 ( unsigned int V_70 , int V_2 )\r\n{\r\nint V_33 , V_13 ;\r\nunsigned int V_71 ;\r\nfor ( V_33 = 1 ; V_33 < V_72 ; V_33 ++ ) {\r\nif ( V_10 [ V_2 ] . V_6 [ V_33 ] == - 1 )\r\ncontinue;\r\nV_13 = V_10 [ V_33 ] . V_13 - V_73 ;\r\nif ( V_13 > V_74 )\r\nV_13 = V_74 ;\r\nV_71 = ( 1 << V_13 ) - 1 ;\r\nif ( ( V_70 & V_71 ) == V_10 [ V_2 ] . V_6 [ V_33 ] )\r\nreturn V_33 ;\r\n}\r\nreturn - 1 ;\r\n}\r\nstatic void F_42 ( struct V_21 * V_75 , unsigned long V_40 ,\r\nint * V_2 , int * V_3 , int * V_4 , unsigned long * V_1 )\r\n{\r\nunsigned long V_76 , V_77 , V_78 ;\r\nunsigned long V_31 = F_15 ( V_75 -> V_24 ) ;\r\nunsigned long V_32 = F_15 ( V_75 -> V_37 ) ;\r\nunsigned long V_52 , V_79 ;\r\nint V_80 , V_81 , V_13 ;\r\nunsigned int V_70 = ( V_32 >> V_73 ) & ( ( 1 << V_74 ) - 1 ) ;\r\nif ( ! ( V_31 & V_82 ) ) {\r\nV_80 = V_9 ;\r\nV_81 = V_9 ;\r\n} else {\r\nfor ( V_80 = 0 ; V_80 < V_72 ; V_80 ++ ) {\r\nif ( ! V_10 [ V_80 ] . V_13 )\r\ncontinue;\r\nV_81 = F_41 ( V_70 , V_80 ) ;\r\nif ( V_81 != - 1 )\r\nbreak;\r\n}\r\n}\r\n* V_4 = V_31 >> V_83 ;\r\nV_13 = V_10 [ V_80 ] . V_13 ;\r\nV_76 = ( F_43 ( V_31 ) & ~ V_10 [ V_80 ] . V_84 ) ;\r\nV_77 = V_40 / V_35 ;\r\nif ( V_31 & V_38 )\r\nV_77 = ~ V_77 ;\r\nswitch ( * V_4 ) {\r\ncase V_85 :\r\nV_79 = ( V_76 & 0x1f ) << 23 ;\r\nV_52 = V_76 >> 5 ;\r\nif ( V_13 < 23 ) {\r\nV_78 = ( V_52 ^ V_77 ) & V_50 ;\r\nV_79 |= V_78 << V_13 ;\r\n}\r\n* V_1 = V_52 << ( V_86 - V_8 ) | V_79 >> V_8 ;\r\nbreak;\r\ncase V_87 :\r\nV_79 = ( V_76 & 0x1ffff ) << 23 ;\r\nV_52 = V_76 >> 17 ;\r\nif ( V_13 < 23 ) {\r\nV_78 = ( V_52 ^ ( V_52 << 25 ) ^ V_77 ) & V_50 ;\r\nV_79 |= V_78 << V_13 ;\r\n}\r\n* V_1 = V_52 << ( V_88 - V_8 ) | V_79 >> V_8 ;\r\nbreak;\r\ndefault:\r\n* V_1 = V_80 = 0 ;\r\n}\r\n* V_2 = V_80 ;\r\n* V_3 = V_81 ;\r\n}\r\nstatic void F_44 ( void )\r\n{\r\nunsigned long V_1 = 0 ;\r\nunsigned long V_40 , V_89 , V_53 ;\r\nstruct V_21 * V_22 = V_30 ;\r\nunsigned long V_31 ;\r\nunsigned long V_90 ;\r\nint V_2 , V_3 , V_4 ;\r\nV_90 = V_50 + 1 ;\r\nF_32 ( V_53 ) ;\r\nF_5 ( & V_20 ) ;\r\nV_89 = V_90 * V_35 ;\r\nfor ( V_40 = 0 ; V_40 < V_89 ; V_40 ++ , V_22 ++ ) {\r\nV_31 = F_15 ( V_22 -> V_24 ) ;\r\nif ( V_31 & V_36 ) {\r\nF_42 ( V_22 , V_40 , & V_2 , & V_3 , & V_4 , & V_1 ) ;\r\nV_22 -> V_24 = 0 ;\r\nF_1 ( V_1 , V_2 , V_3 , V_4 ) ;\r\n}\r\n}\r\nasm volatile("eieio; tlbsync; ptesync":::"memory");\r\nF_6 ( & V_20 ) ;\r\nF_33 ( V_53 ) ;\r\n}\r\nstatic void F_45 ( unsigned long V_91 , int V_14 )\r\n{\r\nunsigned long V_1 ;\r\nunsigned long V_49 , V_92 , V_63 , V_13 , V_40 ;\r\nstruct V_21 * V_22 ;\r\nunsigned long V_31 ;\r\nunsigned long V_43 ;\r\nunsigned long V_53 ;\r\nT_1 V_93 ;\r\nstruct V_94 * V_95 = & F_46 ( V_94 ) ;\r\nunsigned long V_2 = V_95 -> V_2 ;\r\nint V_4 = V_95 -> V_4 ;\r\nint V_33 ;\r\nF_32 ( V_53 ) ;\r\nfor ( V_33 = 0 ; V_33 < V_91 ; V_33 ++ ) {\r\nV_1 = V_95 -> V_1 [ V_33 ] ;\r\nV_93 = V_95 -> V_93 [ V_33 ] ;\r\nF_47 (pte, psize, vpn, index, shift) {\r\nV_49 = F_26 ( V_1 , V_13 , V_4 ) ;\r\nV_63 = F_48 ( V_93 , V_92 ) ;\r\nif ( V_63 & V_68 )\r\nV_49 = ~ V_49 ;\r\nV_40 = ( V_49 & V_50 ) * V_35 ;\r\nV_40 += V_63 & V_69 ;\r\nV_22 = V_30 + V_40 ;\r\nV_43 = F_23 ( V_1 , V_2 , V_4 ) ;\r\nF_7 ( V_22 ) ;\r\nV_31 = F_15 ( V_22 -> V_24 ) ;\r\nif ( ! F_24 ( V_31 , V_43 ) ||\r\n! ( V_31 & V_36 ) )\r\nF_11 ( V_22 ) ;\r\nelse\r\nV_22 -> V_24 = 0 ;\r\n} F_49 () ;\r\n}\r\nif ( F_4 ( V_16 ) &&\r\nV_10 [ V_2 ] . V_19 && V_14 ) {\r\nasm volatile("ptesync":::"memory");\r\nfor ( V_33 = 0 ; V_33 < V_91 ; V_33 ++ ) {\r\nV_1 = V_95 -> V_1 [ V_33 ] ;\r\nV_93 = V_95 -> V_93 [ V_33 ] ;\r\nF_47 (pte, psize,\r\nvpn, index, shift) {\r\nF_2 ( V_1 , V_2 , V_2 , V_4 ) ;\r\n} F_49 () ;\r\n}\r\nasm volatile("ptesync":::"memory");\r\n} else {\r\nint V_17 = ! F_4 ( V_18 ) ;\r\nif ( V_17 )\r\nF_5 ( & V_20 ) ;\r\nasm volatile("ptesync":::"memory");\r\nfor ( V_33 = 0 ; V_33 < V_91 ; V_33 ++ ) {\r\nV_1 = V_95 -> V_1 [ V_33 ] ;\r\nV_93 = V_95 -> V_93 [ V_33 ] ;\r\nF_47 (pte, psize,\r\nvpn, index, shift) {\r\nF_1 ( V_1 , V_2 , V_2 , V_4 ) ;\r\n} F_49 () ;\r\n}\r\nasm volatile("eieio; tlbsync; ptesync":::"memory");\r\nif ( V_17 )\r\nF_6 ( & V_20 ) ;\r\n}\r\nF_33 ( V_53 ) ;\r\n}\r\nvoid T_2 F_50 ( void )\r\n{\r\nV_96 . V_97 = F_31 ;\r\nV_96 . V_98 = F_22 ;\r\nV_96 . V_99 = F_27 ;\r\nV_96 . V_100 = F_13 ;\r\nV_96 . V_101 = F_20 ;\r\nV_96 . V_102 = F_44 ;\r\nV_96 . V_103 = F_45 ;\r\nV_96 . V_104 = F_34 ;\r\n}
