

================================================================
== Vitis HLS Report for 'C_drain_IO_L1_out_23_x1'
================================================================
* Date:           Sun Sep 18 12:12:12 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.317 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16901|    16901|  56.331 us|  56.331 us|  16901|  16901|     none|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                                                                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                                            Loop Name                                           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- C_drain_IO_L1_out_23_x1_loop_1_C_drain_IO_L1_out_23_x1_loop_2                                 |    10240|    10240|        10|          -|          -|  1024|        no|
        | + C_drain_IO_L1_out_23_x1_loop_3                                                               |        6|        6|         5|          2|          1|     2|       yes|
        |- C_drain_IO_L1_out_23_x1_loop_4_C_drain_IO_L1_out_23_x1_loop_5_C_drain_IO_L1_out_23_x1_loop_6  |     6658|     6658|         4|          1|          1|  6656|       yes|
        +------------------------------------------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5
  * Pipeline-1: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 2
  Pipeline-0 : II = 2, D = 5, States = { 4 5 6 7 8 }
  Pipeline-1 : II = 1, D = 4, States = { 10 12 11 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 10 
3 --> 4 
4 --> 9 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 4 
9 --> 2 
10 --> 14 12 
11 --> 13 
12 --> 11 
13 --> 10 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.20>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_1_x1123, void @empty_104, i32 0, i32 0, void @empty_448, i32 0, i32 0, void @empty_448, void @empty_448, void @empty_448, i32 0, i32 0, i32 0, i32 0, void @empty_448, void @empty_448"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %fifo_C_drain_C_drain_IO_L1_out_1_0_x1122, void @empty_104, i32 0, i32 0, void @empty_448, i32 0, i32 0, void @empty_448, void @empty_448, void @empty_448, i32 0, i32 0, i32 0, i32 0, void @empty_448, void @empty_448"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %fifo_C_drain_PE_0_1_x196, void @empty_104, i32 0, i32 0, void @empty_448, i32 0, i32 0, void @empty_448, void @empty_448, void @empty_448, i32 0, i32 0, i32 0, i32 0, void @empty_448, void @empty_448"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.20ns)   --->   "%local_C_V = alloca i64 1" [./dut.cpp:11504]   --->   Operation 18 'alloca' 'local_C_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_1 : Operation 19 [1/1] (0.69ns)   --->   "%buf_data_split_V = alloca i64 1" [./dut.cpp:11506]   --->   Operation 19 'alloca' 'buf_data_split_V' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln11504 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:11504]   --->   Operation 20 'specmemcore' 'specmemcore_ln11504' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln11505 = specmemcore void @_ssdm_op_SpecMemCore, i64 %local_C_V, i64 666, i64 22, i64 18446744073709551615" [./dut.cpp:11505]   --->   Operation 21 'specmemcore' 'specmemcore_ln11505' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr = getelementptr i32 %buf_data_split_V, i64 0, i64 1"   --->   Operation 22 'getelementptr' 'buf_data_split_V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_56 = getelementptr i32 %buf_data_split_V, i64 0, i64 0"   --->   Operation 23 'getelementptr' 'buf_data_split_V_addr_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.38ns)   --->   "%br_ln11512 = br void" [./dut.cpp:11512]   --->   Operation 24 'br' 'br_ln11512' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.21>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i11 0, void, i11 %add_ln890, void"   --->   Operation 25 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%c6_V = phi i7 0, void, i7 %select_ln890_353, void"   --->   Operation 26 'phi' 'c6_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%c7_V = phi i5 0, void, i5 %add_ln691_302, void"   --->   Operation 27 'phi' 'c7_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.73ns)   --->   "%add_ln890 = add i11 %indvar_flatten, i11 1"   --->   Operation 28 'add' 'add_ln890' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.61ns)   --->   "%icmp_ln890 = icmp_eq  i11 %indvar_flatten, i11 1024"   --->   Operation 29 'icmp' 'icmp_ln890' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890, void %.split11, void %.preheader.preheader.preheader"   --->   Operation 30 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln691 = add i7 %c6_V, i7 1"   --->   Operation 31 'add' 'add_ln691' <Predicate = (!icmp_ln890)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.63ns)   --->   "%icmp_ln89058 = icmp_eq  i5 %c7_V, i5 16"   --->   Operation 32 'icmp' 'icmp_ln89058' <Predicate = (!icmp_ln890)> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.27ns)   --->   "%select_ln890 = select i1 %icmp_ln89058, i5 0, i5 %c7_V"   --->   Operation 33 'select' 'select_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.30ns)   --->   "%select_ln890_353 = select i1 %icmp_ln89058, i7 %add_ln691, i7 %c6_V"   --->   Operation 34 'select' 'select_ln890_353' <Predicate = (!icmp_ln890)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%conv_i113_mid2_v = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln890_353, i32 1, i32 5"   --->   Operation 35 'partselect' 'conv_i113_mid2_v' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln890 = trunc i7 %select_ln890_353"   --->   Operation 36 'trunc' 'trunc_ln890' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %select_ln890, i5 %conv_i113_mid2_v" [./dut.cpp:11518]   --->   Operation 37 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln11518 = zext i10 %tmp_s" [./dut.cpp:11518]   --->   Operation 38 'zext' 'zext_ln11518' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%local_C_V_addr = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln11518" [./dut.cpp:11518]   --->   Operation 39 'getelementptr' 'local_C_V_addr' <Predicate = (!icmp_ln890)> <Delay = 0.00>
ST_2 : Operation 40 [2/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:11518]   --->   Operation 40 'load' 'buf_data_V' <Predicate = (!icmp_ln890)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_2 : Operation 41 [1/1] (0.38ns)   --->   "%br_ln11535 = br void %.preheader.preheader" [./dut.cpp:11535]   --->   Operation 41 'br' 'br_ln11535' <Predicate = (icmp_ln890)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 1.20>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_23_x1_loop_1_C_drain_IO_L1_out_23_x1_loop_2_str"   --->   Operation 42 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln890 = zext i1 %trunc_ln890"   --->   Operation 44 'zext' 'zext_ln890' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specloopname_ln11514 = specloopname void @_ssdm_op_SpecLoopName, void @empty_401" [./dut.cpp:11514]   --->   Operation 45 'specloopname' 'specloopname_ln11514' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/2] (1.20ns)   --->   "%buf_data_V = load i9 %local_C_V_addr" [./dut.cpp:11518]   --->   Operation 46 'load' 'buf_data_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_57 = getelementptr i32 %buf_data_split_V, i64 0, i64 %zext_ln890"   --->   Operation 47 'getelementptr' 'buf_data_split_V_addr_57' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln11519 = br void" [./dut.cpp:11519]   --->   Operation 48 'br' 'br_ln11519' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 1.04>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%n_V = phi i2 %add_ln691_303, void %ifFalse, i2 0, void %.split11"   --->   Operation 49 'phi' 'n_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i64 %zext_ln1497, void %ifFalse, i64 %buf_data_V, void %.split11"   --->   Operation 50 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.43ns)   --->   "%add_ln691_303 = add i2 %n_V, i2 1"   --->   Operation 51 'add' 'add_ln691_303' <Predicate = true> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 52 [1/1] (0.34ns)   --->   "%icmp_ln878 = icmp_eq  i2 %n_V, i2 2"   --->   Operation 52 'icmp' 'icmp_ln878' <Predicate = true> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2"   --->   Operation 53 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln11519 = br i1 %icmp_ln878, void %.split7, void" [./dut.cpp:11519]   --->   Operation 54 'br' 'br_ln11519' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln878 = zext i2 %n_V"   --->   Operation 55 'zext' 'zext_ln878' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i64 %p_Val2_s"   --->   Operation 56 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%buf_data_split_V_addr_58 = getelementptr i32 %buf_data_split_V, i64 0, i64 %zext_ln878" [./dut.cpp:11520]   --->   Operation 57 'getelementptr' 'buf_data_split_V_addr_58' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.69ns)   --->   "%store_ln11520 = store i32 %trunc_ln674, i1 %buf_data_split_V_addr_58" [./dut.cpp:11520]   --->   Operation 58 'store' 'store_ln11520' <Predicate = (!icmp_ln878)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%r = partselect i32 @_ssdm_op_PartSelect.i32.i64.i32.i32, i64 %p_Val2_s, i32 32, i32 63"   --->   Operation 59 'partselect' 'r' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.34ns)   --->   "%icmp_ln878_13 = icmp_eq  i2 %add_ln691_303, i2 2"   --->   Operation 60 'icmp' 'icmp_ln878_13' <Predicate = (!icmp_ln878)> <Delay = 0.34> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln878 = br i1 %icmp_ln878_13, void %ifFalse, void %ifTrue"   --->   Operation 61 'br' 'br_ln878' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 62 'br' 'br_ln0' <Predicate = (!icmp_ln878)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.91>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_448"   --->   Operation 63 'specpipeline' 'specpipeline_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_212"   --->   Operation 64 'specloopname' 'specloopname_ln674' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln1497 = zext i32 %r"   --->   Operation 65 'zext' 'zext_ln1497' <Predicate = (!icmp_ln878)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.21ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %fifo_C_drain_PE_0_1_x196" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'read' 'tmp' <Predicate = (!icmp_ln878 & icmp_ln878_13)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_5 : Operation 67 [1/1] (0.69ns)   --->   "%store_ln11530 = store i32 %tmp, i1 %buf_data_split_V_addr_57" [./dut.cpp:11530]   --->   Operation 67 'store' 'store_ln11530' <Predicate = (!icmp_ln878 & icmp_ln878_13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 6 <SV = 5> <Delay = 0.69>
ST_6 : Operation 68 [2/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_56"   --->   Operation 68 'load' 'v2_V' <Predicate = (icmp_ln878_13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 7 <SV = 6> <Delay = 0.69>
ST_7 : Operation 69 [1/2] (0.69ns)   --->   "%v2_V = load i1 %buf_data_split_V_addr_56"   --->   Operation 69 'load' 'v2_V' <Predicate = (icmp_ln878_13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_7 : Operation 70 [2/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 70 'load' 'v1_V' <Predicate = (icmp_ln878_13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>

State 8 <SV = 7> <Delay = 1.89>
ST_8 : Operation 71 [1/2] (0.69ns)   --->   "%v1_V = load i1 %buf_data_split_V_addr"   --->   Operation 71 'load' 'v1_V' <Predicate = (icmp_ln878_13)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2> <RAM>
ST_8 : Operation 72 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i32.i32, i32 %v1_V, i32 %v2_V"   --->   Operation 72 'bitconcatenate' 'p_Result_s' <Predicate = (icmp_ln878_13)> <Delay = 0.00>
ST_8 : Operation 73 [1/1] (1.20ns)   --->   "%store_ln11532 = store i64 %p_Result_s, i9 %local_C_V_addr" [./dut.cpp:11532]   --->   Operation 73 'store' 'store_ln11532' <Predicate = (icmp_ln878_13)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_8 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %ifFalse"   --->   Operation 74 'br' 'br_ln0' <Predicate = (icmp_ln878_13)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.70>
ST_9 : Operation 75 [1/1] (0.70ns)   --->   "%add_ln691_302 = add i5 %select_ln890, i5 1"   --->   Operation 75 'add' 'add_ln691_302' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 76 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 2> <Delay = 2.31>
ST_10 : Operation 77 [1/1] (0.00ns)   --->   "%indvar_flatten22 = phi i13 %add_ln890_136, void, i13 0, void %.preheader.preheader.preheader"   --->   Operation 77 'phi' 'indvar_flatten22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 78 [1/1] (0.00ns)   --->   "%c4_V = phi i4 %select_ln890_354, void, i4 0, void %.preheader.preheader.preheader"   --->   Operation 78 'phi' 'c4_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 79 [1/1] (0.00ns)   --->   "%indvar_flatten8 = phi i11 %select_ln890_358, void, i11 0, void %.preheader.preheader.preheader"   --->   Operation 79 'phi' 'indvar_flatten8' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 80 [1/1] (0.00ns)   --->   "%c5_V = phi i5 %select_ln890_357, void, i5 0, void %.preheader.preheader.preheader"   --->   Operation 80 'phi' 'c5_V' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 81 [1/1] (0.00ns)   --->   "%c6_V_73 = phi i6 %add_ln691_304, void, i6 0, void %.preheader.preheader.preheader"   --->   Operation 81 'phi' 'c6_V_73' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 82 [1/1] (0.75ns)   --->   "%add_ln890_136 = add i13 %indvar_flatten22, i13 1"   --->   Operation 82 'add' 'add_ln890_136' <Predicate = true> <Delay = 0.75> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.64ns)   --->   "%icmp_ln890_221 = icmp_eq  i13 %indvar_flatten22, i13 6656"   --->   Operation 83 'icmp' 'icmp_ln890_221' <Predicate = true> <Delay = 0.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln890 = br i1 %icmp_ln890_221, void %.preheader, void"   --->   Operation 84 'br' 'br_ln890' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 85 [1/1] (0.70ns)   --->   "%add_ln691_300 = add i4 %c4_V, i4 1"   --->   Operation 85 'add' 'add_ln691_300' <Predicate = (!icmp_ln890_221)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_23_x1_loop_4_C_drain_IO_L1_out_23_x1_loop_5_C_drain_IO_L1_out_23_x1_loop_6_str"   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_221)> <Delay = 0.00>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 6656, i64 6656, i64 6656"   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln890_221)> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.61ns)   --->   "%icmp_ln890_222 = icmp_eq  i11 %indvar_flatten8, i11 512"   --->   Operation 88 'icmp' 'icmp_ln890_222' <Predicate = (!icmp_ln890_221)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/1] (0.27ns)   --->   "%select_ln11535 = select i1 %icmp_ln890_222, i5 0, i5 %c5_V" [./dut.cpp:11535]   --->   Operation 89 'select' 'select_ln11535' <Predicate = (!icmp_ln890_221)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (0.65ns)   --->   "%cmp_i_i_mid1 = icmp_eq  i4 %add_ln691_300, i4 0"   --->   Operation 90 'icmp' 'cmp_i_i_mid1' <Predicate = (!icmp_ln890_221)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.65ns)   --->   "%cmp_i_i59 = icmp_eq  i4 %c4_V, i4 0"   --->   Operation 91 'icmp' 'cmp_i_i59' <Predicate = (!icmp_ln890_221)> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 92 [1/1] (0.27ns)   --->   "%select_ln11535_1 = select i1 %icmp_ln890_222, i1 %cmp_i_i_mid1, i1 %cmp_i_i59" [./dut.cpp:11535]   --->   Operation 92 'select' 'select_ln11535_1' <Predicate = (!icmp_ln890_221)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node and_ln11535)   --->   "%xor_ln11535 = xor i1 %icmp_ln890_222, i1 1" [./dut.cpp:11535]   --->   Operation 93 'xor' 'xor_ln11535' <Predicate = (!icmp_ln890_221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 94 [1/1] (0.61ns)   --->   "%icmp_ln890_223 = icmp_eq  i6 %c6_V_73, i6 32"   --->   Operation 94 'icmp' 'icmp_ln890_223' <Predicate = (!icmp_ln890_221)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln11535 = and i1 %icmp_ln890_223, i1 %xor_ln11535" [./dut.cpp:11535]   --->   Operation 95 'and' 'and_ln11535' <Predicate = (!icmp_ln890_221)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 96 [1/1] (0.35ns)   --->   "%select_ln890_354 = select i1 %icmp_ln890_222, i4 %add_ln691_300, i4 %c4_V"   --->   Operation 96 'select' 'select_ln890_354' <Predicate = (!icmp_ln890_221)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.70ns)   --->   "%add_ln691_301 = add i5 %select_ln11535, i5 1"   --->   Operation 97 'add' 'add_ln691_301' <Predicate = (!icmp_ln890_221)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @C_drain_IO_L1_out_23_x1_loop_5_C_drain_IO_L1_out_23_x1_loop_6_str"   --->   Operation 98 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln890_221)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node select_ln890_355)   --->   "%or_ln890 = or i1 %and_ln11535, i1 %icmp_ln890_222"   --->   Operation 99 'or' 'or_ln890' <Predicate = (!icmp_ln890_221)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln890_355 = select i1 %or_ln890, i6 0, i6 %c6_V_73"   --->   Operation 100 'select' 'select_ln890_355' <Predicate = (!icmp_ln890_221)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln11543)   --->   "%trunc_ln11543 = trunc i5 %add_ln691_301" [./dut.cpp:11543]   --->   Operation 101 'trunc' 'trunc_ln11543' <Predicate = (!icmp_ln890_221)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node add_ln11543)   --->   "%trunc_ln11543_1 = trunc i5 %c5_V" [./dut.cpp:11543]   --->   Operation 102 'trunc' 'trunc_ln11543_1' <Predicate = (!icmp_ln890_221)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node add_ln11543)   --->   "%select_ln11535_2 = select i1 %icmp_ln890_222, i4 0, i4 %trunc_ln11543_1" [./dut.cpp:11535]   --->   Operation 103 'select' 'select_ln11535_2' <Predicate = (!icmp_ln890_221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln11543)   --->   "%select_ln890_356 = select i1 %and_ln11535, i4 %trunc_ln11543, i4 %select_ln11535_2"   --->   Operation 104 'select' 'select_ln890_356' <Predicate = (!icmp_ln890_221)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln11543)   --->   "%tmp_173_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i4.i5, i4 %select_ln890_356, i5 0"   --->   Operation 105 'bitconcatenate' 'tmp_173_cast' <Predicate = (!icmp_ln890_221)> <Delay = 0.00>
ST_10 : Operation 106 [1/1] (0.27ns)   --->   "%select_ln890_357 = select i1 %and_ln11535, i5 %add_ln691_301, i5 %select_ln11535"   --->   Operation 106 'select' 'select_ln890_357' <Predicate = (!icmp_ln890_221)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln11543)   --->   "%zext_ln11543 = zext i6 %select_ln890_355" [./dut.cpp:11543]   --->   Operation 107 'zext' 'zext_ln11543' <Predicate = (!icmp_ln890_221)> <Delay = 0.00>
ST_10 : Operation 108 [1/1] (0.71ns) (out node of the LUT)   --->   "%add_ln11543 = add i9 %tmp_173_cast, i9 %zext_ln11543" [./dut.cpp:11543]   --->   Operation 108 'add' 'add_ln11543' <Predicate = (!icmp_ln890_221)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln11543_1 = zext i9 %add_ln11543" [./dut.cpp:11543]   --->   Operation 109 'zext' 'zext_ln11543_1' <Predicate = (!icmp_ln890_221)> <Delay = 0.00>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "%local_C_V_addr_21 = getelementptr i64 %local_C_V, i64 0, i64 %zext_ln11543_1" [./dut.cpp:11543]   --->   Operation 110 'getelementptr' 'local_C_V_addr_21' <Predicate = (!icmp_ln890_221)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "%specpipeline_ln11540 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_448" [./dut.cpp:11540]   --->   Operation 111 'specpipeline' 'specpipeline_ln11540' <Predicate = (!icmp_ln890_221)> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "%specloopname_ln11540 = specloopname void @_ssdm_op_SpecLoopName, void @empty_395" [./dut.cpp:11540]   --->   Operation 112 'specloopname' 'specloopname_ln11540' <Predicate = (!icmp_ln890_221)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln11542 = br i1 %select_ln11535_1, void, void" [./dut.cpp:11542]   --->   Operation 113 'br' 'br_ln11542' <Predicate = (!icmp_ln890_221)> <Delay = 0.00>
ST_10 : Operation 114 [1/1] (0.70ns)   --->   "%add_ln691_304 = add i6 %select_ln890_355, i6 1"   --->   Operation 114 'add' 'add_ln691_304' <Predicate = (!icmp_ln890_221)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 115 [1/1] (0.73ns)   --->   "%add_ln890_135 = add i11 %indvar_flatten8, i11 1"   --->   Operation 115 'add' 'add_ln890_135' <Predicate = (!icmp_ln890_221)> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 116 [1/1] (0.30ns)   --->   "%select_ln890_358 = select i1 %icmp_ln890_222, i11 1, i11 %add_ln890_135"   --->   Operation 116 'select' 'select_ln890_358' <Predicate = (!icmp_ln890_221)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 4> <Delay = 1.21>
ST_11 : Operation 117 [1/1] (1.21ns)   --->   "%tmp_19 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_1_x1123" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 117 'read' 'tmp_19' <Predicate = (!icmp_ln890_221 & !select_ln11535_1)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_11 : Operation 118 [1/1] (0.38ns)   --->   "%br_ln0 = br void"   --->   Operation 118 'br' 'br_ln0' <Predicate = (!icmp_ln890_221 & !select_ln11535_1)> <Delay = 0.38>
ST_11 : Operation 119 [1/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_21" [./dut.cpp:11543]   --->   Operation 119 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_221 & select_ln11535_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>
ST_11 : Operation 120 [1/1] (0.38ns)   --->   "%br_ln11544 = br void" [./dut.cpp:11544]   --->   Operation 120 'br' 'br_ln11544' <Predicate = (!icmp_ln890_221 & select_ln11535_1)> <Delay = 0.38>

State 12 <SV = 3> <Delay = 1.20>
ST_12 : Operation 121 [2/2] (1.20ns)   --->   "%local_C_V_load = load i9 %local_C_V_addr_21" [./dut.cpp:11543]   --->   Operation 121 'load' 'local_C_V_load' <Predicate = (!icmp_ln890_221 & select_ln11535_1)> <Delay = 1.20> <CoreInst = "RAM_2P_BRAM">   --->   Core 94 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 512> <RAM>

State 13 <SV = 5> <Delay = 1.21>
ST_13 : Operation 122 [1/1] (0.00ns)   --->   "%fifo_data_21 = phi i64 %local_C_V_load, void, i64 %tmp_19, void"   --->   Operation 122 'phi' 'fifo_data_21' <Predicate = (!icmp_ln890_221)> <Delay = 0.00>
ST_13 : Operation 123 [1/1] (1.21ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P0A, i64 %fifo_C_drain_C_drain_IO_L1_out_1_0_x1122, i64 %fifo_data_21" [/home/rcslfpgaserver/Softwares/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 123 'write' 'write_ln174' <Predicate = (!icmp_ln890_221)> <Delay = 1.21> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_13 : Operation 124 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader.preheader"   --->   Operation 124 'br' 'br_ln0' <Predicate = (!icmp_ln890_221)> <Delay = 0.00>

State 14 <SV = 3> <Delay = 0.00>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%ret_ln11551 = ret" [./dut.cpp:11551]   --->   Operation 125 'ret' 'ret_ln11551' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_1_1_x1123]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_C_drain_IO_L1_out_1_0_x1122]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fifo_C_drain_PE_0_1_x196]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0        (specinterface    ) [ 000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000]
specinterface_ln0        (specinterface    ) [ 000000000000000]
local_C_V                (alloca           ) [ 001111111111110]
buf_data_split_V         (alloca           ) [ 001111111100000]
specmemcore_ln11504      (specmemcore      ) [ 000000000000000]
specmemcore_ln11505      (specmemcore      ) [ 000000000000000]
buf_data_split_V_addr    (getelementptr    ) [ 001111111100000]
buf_data_split_V_addr_56 (getelementptr    ) [ 001111111100000]
br_ln11512               (br               ) [ 011111111100000]
indvar_flatten           (phi              ) [ 001000000000000]
c6_V                     (phi              ) [ 001000000000000]
c7_V                     (phi              ) [ 001000000000000]
add_ln890                (add              ) [ 011111111100000]
icmp_ln890               (icmp             ) [ 001111111111110]
br_ln890                 (br               ) [ 000000000000000]
add_ln691                (add              ) [ 000000000000000]
icmp_ln89058             (icmp             ) [ 000000000000000]
select_ln890             (select           ) [ 000111111100000]
select_ln890_353         (select           ) [ 011111111100000]
conv_i113_mid2_v         (partselect       ) [ 000000000000000]
trunc_ln890              (trunc            ) [ 000100000000000]
tmp_s                    (bitconcatenate   ) [ 000000000000000]
zext_ln11518             (zext             ) [ 000000000000000]
local_C_V_addr           (getelementptr    ) [ 000111111000000]
br_ln11535               (br               ) [ 001111111111110]
specloopname_ln0         (specloopname     ) [ 000000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000000]
zext_ln890               (zext             ) [ 000000000000000]
specloopname_ln11514     (specloopname     ) [ 000000000000000]
buf_data_V               (load             ) [ 001111111100000]
buf_data_split_V_addr_57 (getelementptr    ) [ 000011111000000]
br_ln11519               (br               ) [ 001111111100000]
n_V                      (phi              ) [ 000011111000000]
p_Val2_s                 (phi              ) [ 000011111000000]
add_ln691_303            (add              ) [ 001111111100000]
icmp_ln878               (icmp             ) [ 001111111100000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000000]
br_ln11519               (br               ) [ 000000000000000]
zext_ln878               (zext             ) [ 000000000000000]
trunc_ln674              (trunc            ) [ 000000000000000]
buf_data_split_V_addr_58 (getelementptr    ) [ 000000000000000]
store_ln11520            (store            ) [ 000000000000000]
r                        (partselect       ) [ 000001000000000]
icmp_ln878_13            (icmp             ) [ 000011111000000]
br_ln878                 (br               ) [ 000000000000000]
br_ln0                   (br               ) [ 001111111100000]
specpipeline_ln674       (specpipeline     ) [ 000000000000000]
specloopname_ln674       (specloopname     ) [ 000000000000000]
zext_ln1497              (zext             ) [ 001111111100000]
tmp                      (read             ) [ 000000000000000]
store_ln11530            (store            ) [ 000000000000000]
v2_V                     (load             ) [ 000010001000000]
v1_V                     (load             ) [ 000000000000000]
p_Result_s               (bitconcatenate   ) [ 000000000000000]
store_ln11532            (store            ) [ 000000000000000]
br_ln0                   (br               ) [ 000000000000000]
add_ln691_302            (add              ) [ 011111111100000]
br_ln0                   (br               ) [ 011111111100000]
indvar_flatten22         (phi              ) [ 000000000010000]
c4_V                     (phi              ) [ 000000000010000]
indvar_flatten8          (phi              ) [ 000000000010000]
c5_V                     (phi              ) [ 000000000010000]
c6_V_73                  (phi              ) [ 000000000010000]
add_ln890_136            (add              ) [ 001000000011110]
icmp_ln890_221           (icmp             ) [ 000000000011110]
br_ln890                 (br               ) [ 000000000000000]
add_ln691_300            (add              ) [ 000000000000000]
specloopname_ln0         (specloopname     ) [ 000000000000000]
speclooptripcount_ln0    (speclooptripcount) [ 000000000000000]
icmp_ln890_222           (icmp             ) [ 000000000000000]
select_ln11535           (select           ) [ 000000000000000]
cmp_i_i_mid1             (icmp             ) [ 000000000000000]
cmp_i_i59                (icmp             ) [ 000000000000000]
select_ln11535_1         (select           ) [ 000000000011110]
xor_ln11535              (xor              ) [ 000000000000000]
icmp_ln890_223           (icmp             ) [ 000000000000000]
and_ln11535              (and              ) [ 000000000000000]
select_ln890_354         (select           ) [ 001000000011110]
add_ln691_301            (add              ) [ 000000000000000]
specloopname_ln0         (specloopname     ) [ 000000000000000]
or_ln890                 (or               ) [ 000000000000000]
select_ln890_355         (select           ) [ 000000000000000]
trunc_ln11543            (trunc            ) [ 000000000000000]
trunc_ln11543_1          (trunc            ) [ 000000000000000]
select_ln11535_2         (select           ) [ 000000000000000]
select_ln890_356         (select           ) [ 000000000000000]
tmp_173_cast             (bitconcatenate   ) [ 000000000000000]
select_ln890_357         (select           ) [ 001000000011110]
zext_ln11543             (zext             ) [ 000000000000000]
add_ln11543              (add              ) [ 000000000000000]
zext_ln11543_1           (zext             ) [ 000000000000000]
local_C_V_addr_21        (getelementptr    ) [ 000000000011100]
specpipeline_ln11540     (specpipeline     ) [ 000000000000000]
specloopname_ln11540     (specloopname     ) [ 000000000000000]
br_ln11542               (br               ) [ 000000000000000]
add_ln691_304            (add              ) [ 001000000011110]
add_ln890_135            (add              ) [ 000000000000000]
select_ln890_358         (select           ) [ 001000000011110]
tmp_19                   (read             ) [ 000000000011110]
br_ln0                   (br               ) [ 000000000011110]
local_C_V_load           (load             ) [ 000000000011110]
br_ln11544               (br               ) [ 000000000011110]
fifo_data_21             (phi              ) [ 000000000010010]
write_ln174              (write            ) [ 000000000000000]
br_ln0                   (br               ) [ 001000000011110]
ret_ln11551              (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_1_1_x1123">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_1_x1123"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="fifo_C_drain_C_drain_IO_L1_out_1_0_x1122">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L1_out_1_0_x1122"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_PE_0_1_x196">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_PE_0_1_x196"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_104"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_448"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_23_x1_loop_1_C_drain_IO_L1_out_23_x1_loop_2_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_401"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_212"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_23_x1_loop_4_C_drain_IO_L1_out_23_x1_loop_5_C_drain_IO_L1_out_23_x1_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="C_drain_IO_L1_out_23_x1_loop_5_C_drain_IO_L1_out_23_x1_loop_6_str"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i4.i5"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_395"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="local_C_V_alloca_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="local_C_V/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buf_data_split_V_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf_data_split_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="130" class="1004" name="tmp_19_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="0"/>
<pin id="133" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_19/11 "/>
</bind>
</comp>

<comp id="136" class="1004" name="write_ln174_write_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="0" slack="0"/>
<pin id="138" dir="0" index="1" bw="64" slack="0"/>
<pin id="139" dir="0" index="2" bw="64" slack="0"/>
<pin id="140" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln174/13 "/>
</bind>
</comp>

<comp id="143" class="1004" name="buf_data_split_V_addr_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="1" slack="0"/>
<pin id="147" dir="1" index="3" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="buf_data_split_V_addr_56_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="1" slack="0"/>
<pin id="155" dir="1" index="3" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_56/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="local_C_V_addr_gep_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="0" index="2" bw="10" slack="0"/>
<pin id="163" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_access_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="9" slack="0"/>
<pin id="167" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="0" slack="6"/>
<pin id="194" dir="0" index="4" bw="9" slack="0"/>
<pin id="195" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="196" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="3" bw="64" slack="1"/>
<pin id="197" dir="1" index="7" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="buf_data_V/2 store_ln11532/8 local_C_V_load/12 "/>
</bind>
</comp>

<comp id="171" class="1004" name="buf_data_split_V_addr_57_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="1" slack="0"/>
<pin id="175" dir="1" index="3" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_57/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="buf_data_split_V_addr_58_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="2" slack="0"/>
<pin id="181" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buf_data_split_V_addr_58/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_access_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="32" slack="0"/>
<pin id="186" dir="0" index="2" bw="0" slack="5"/>
<pin id="190" dir="0" index="4" bw="1" slack="2147483647"/>
<pin id="191" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="192" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="187" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="193" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln11520/4 store_ln11530/5 v2_V/6 v1_V/7 "/>
</bind>
</comp>

<comp id="198" class="1004" name="local_C_V_addr_21_gep_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="0" index="2" bw="9" slack="0"/>
<pin id="202" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="local_C_V_addr_21/10 "/>
</bind>
</comp>

<comp id="204" class="1005" name="indvar_flatten_reg_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="11" slack="1"/>
<pin id="206" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="indvar_flatten_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="1" slack="1"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="11" slack="0"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="215" class="1005" name="c6_V_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="7" slack="1"/>
<pin id="217" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="c6_V (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="c6_V_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="7" slack="0"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V/2 "/>
</bind>
</comp>

<comp id="226" class="1005" name="c7_V_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="5" slack="1"/>
<pin id="228" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c7_V (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="c7_V_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="5" slack="1"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c7_V/2 "/>
</bind>
</comp>

<comp id="237" class="1005" name="n_V_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="1"/>
<pin id="239" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n_V (phireg) "/>
</bind>
</comp>

<comp id="241" class="1004" name="n_V_phi_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="2" slack="0"/>
<pin id="243" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="1" slack="1"/>
<pin id="245" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="246" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_V/4 "/>
</bind>
</comp>

<comp id="248" class="1005" name="p_Val2_s_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="250" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="251" class="1004" name="p_Val2_s_phi_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="254" dir="0" index="2" bw="64" slack="1"/>
<pin id="255" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/4 "/>
</bind>
</comp>

<comp id="257" class="1005" name="indvar_flatten22_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="13" slack="1"/>
<pin id="259" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten22 (phireg) "/>
</bind>
</comp>

<comp id="261" class="1004" name="indvar_flatten22_phi_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="13" slack="0"/>
<pin id="263" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="264" dir="0" index="2" bw="1" slack="1"/>
<pin id="265" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="266" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten22/10 "/>
</bind>
</comp>

<comp id="268" class="1005" name="c4_V_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="1"/>
<pin id="270" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c4_V (phireg) "/>
</bind>
</comp>

<comp id="272" class="1004" name="c4_V_phi_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="0"/>
<pin id="274" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="275" dir="0" index="2" bw="1" slack="1"/>
<pin id="276" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c4_V/10 "/>
</bind>
</comp>

<comp id="279" class="1005" name="indvar_flatten8_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="11" slack="1"/>
<pin id="281" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten8 (phireg) "/>
</bind>
</comp>

<comp id="283" class="1004" name="indvar_flatten8_phi_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="11" slack="0"/>
<pin id="285" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="1" slack="1"/>
<pin id="287" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="288" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten8/10 "/>
</bind>
</comp>

<comp id="290" class="1005" name="c5_V_reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="5" slack="1"/>
<pin id="292" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="c5_V (phireg) "/>
</bind>
</comp>

<comp id="294" class="1004" name="c5_V_phi_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="5" slack="0"/>
<pin id="296" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="1" slack="1"/>
<pin id="298" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c5_V/10 "/>
</bind>
</comp>

<comp id="301" class="1005" name="c6_V_73_reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="1"/>
<pin id="303" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="c6_V_73 (phireg) "/>
</bind>
</comp>

<comp id="305" class="1004" name="c6_V_73_phi_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="6" slack="0"/>
<pin id="307" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="308" dir="0" index="2" bw="1" slack="1"/>
<pin id="309" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c6_V_73/10 "/>
</bind>
</comp>

<comp id="312" class="1005" name="fifo_data_21_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="314" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="fifo_data_21 (phireg) "/>
</bind>
</comp>

<comp id="315" class="1004" name="fifo_data_21_phi_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="64" slack="1"/>
<pin id="317" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="318" dir="0" index="2" bw="64" slack="1"/>
<pin id="319" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="320" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="fifo_data_21/13 "/>
</bind>
</comp>

<comp id="322" class="1005" name="reg_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="64" slack="1"/>
<pin id="324" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="buf_data_V local_C_V_load "/>
</bind>
</comp>

<comp id="328" class="1004" name="add_ln890_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="11" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln890_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="11" slack="0"/>
<pin id="336" dir="0" index="1" bw="11" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="add_ln691_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="7" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln89058_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="0" index="1" bw="5" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln89058/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="select_ln890_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="0" index="2" bw="5" slack="0"/>
<pin id="356" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln890_353_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="7" slack="0"/>
<pin id="363" dir="0" index="2" bw="7" slack="0"/>
<pin id="364" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_353/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="conv_i113_mid2_v_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="5" slack="0"/>
<pin id="370" dir="0" index="1" bw="7" slack="0"/>
<pin id="371" dir="0" index="2" bw="1" slack="0"/>
<pin id="372" dir="0" index="3" bw="4" slack="0"/>
<pin id="373" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="conv_i113_mid2_v/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="trunc_ln890_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="7" slack="0"/>
<pin id="380" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln890/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="tmp_s_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="10" slack="0"/>
<pin id="384" dir="0" index="1" bw="5" slack="0"/>
<pin id="385" dir="0" index="2" bw="5" slack="0"/>
<pin id="386" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="390" class="1004" name="zext_ln11518_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="10" slack="0"/>
<pin id="392" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11518/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="zext_ln890_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="1" slack="1"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln890/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln691_303_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_303/4 "/>
</bind>
</comp>

<comp id="405" class="1004" name="icmp_ln878_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="2" slack="0"/>
<pin id="407" dir="0" index="1" bw="2" slack="0"/>
<pin id="408" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878/4 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln878_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="2" slack="0"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln878/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="trunc_ln674_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="64" slack="0"/>
<pin id="418" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/4 "/>
</bind>
</comp>

<comp id="421" class="1004" name="r_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="32" slack="0"/>
<pin id="423" dir="0" index="1" bw="64" slack="0"/>
<pin id="424" dir="0" index="2" bw="7" slack="0"/>
<pin id="425" dir="0" index="3" bw="7" slack="0"/>
<pin id="426" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="r/4 "/>
</bind>
</comp>

<comp id="431" class="1004" name="icmp_ln878_13_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="2" slack="0"/>
<pin id="433" dir="0" index="1" bw="2" slack="0"/>
<pin id="434" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln878_13/4 "/>
</bind>
</comp>

<comp id="437" class="1004" name="zext_ln1497_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1497/5 "/>
</bind>
</comp>

<comp id="440" class="1004" name="p_Result_s_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="64" slack="0"/>
<pin id="442" dir="0" index="1" bw="32" slack="0"/>
<pin id="443" dir="0" index="2" bw="32" slack="1"/>
<pin id="444" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/8 "/>
</bind>
</comp>

<comp id="448" class="1004" name="add_ln691_302_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="3"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_302/9 "/>
</bind>
</comp>

<comp id="453" class="1004" name="add_ln890_136_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="13" slack="0"/>
<pin id="455" dir="0" index="1" bw="1" slack="0"/>
<pin id="456" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_136/10 "/>
</bind>
</comp>

<comp id="459" class="1004" name="icmp_ln890_221_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="13" slack="0"/>
<pin id="461" dir="0" index="1" bw="12" slack="0"/>
<pin id="462" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_221/10 "/>
</bind>
</comp>

<comp id="465" class="1004" name="add_ln691_300_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="4" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_300/10 "/>
</bind>
</comp>

<comp id="471" class="1004" name="icmp_ln890_222_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="0"/>
<pin id="473" dir="0" index="1" bw="11" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_222/10 "/>
</bind>
</comp>

<comp id="477" class="1004" name="select_ln11535_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="1" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="0" index="2" bw="5" slack="0"/>
<pin id="481" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11535/10 "/>
</bind>
</comp>

<comp id="485" class="1004" name="cmp_i_i_mid1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="0"/>
<pin id="487" dir="0" index="1" bw="1" slack="0"/>
<pin id="488" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i_mid1/10 "/>
</bind>
</comp>

<comp id="491" class="1004" name="cmp_i_i59_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp_i_i59/10 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln11535_1_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11535_1/10 "/>
</bind>
</comp>

<comp id="505" class="1004" name="xor_ln11535_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln11535/10 "/>
</bind>
</comp>

<comp id="511" class="1004" name="icmp_ln890_223_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="6" slack="0"/>
<pin id="513" dir="0" index="1" bw="6" slack="0"/>
<pin id="514" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln890_223/10 "/>
</bind>
</comp>

<comp id="517" class="1004" name="and_ln11535_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="1" slack="0"/>
<pin id="519" dir="0" index="1" bw="1" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln11535/10 "/>
</bind>
</comp>

<comp id="523" class="1004" name="select_ln890_354_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="4" slack="0"/>
<pin id="526" dir="0" index="2" bw="4" slack="0"/>
<pin id="527" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_354/10 "/>
</bind>
</comp>

<comp id="531" class="1004" name="add_ln691_301_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="5" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_301/10 "/>
</bind>
</comp>

<comp id="537" class="1004" name="or_ln890_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="1" slack="0"/>
<pin id="540" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln890/10 "/>
</bind>
</comp>

<comp id="543" class="1004" name="select_ln890_355_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="1" slack="0"/>
<pin id="546" dir="0" index="2" bw="6" slack="0"/>
<pin id="547" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_355/10 "/>
</bind>
</comp>

<comp id="551" class="1004" name="trunc_ln11543_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="5" slack="0"/>
<pin id="553" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11543/10 "/>
</bind>
</comp>

<comp id="555" class="1004" name="trunc_ln11543_1_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="5" slack="0"/>
<pin id="557" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln11543_1/10 "/>
</bind>
</comp>

<comp id="559" class="1004" name="select_ln11535_2_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="1" slack="0"/>
<pin id="561" dir="0" index="1" bw="1" slack="0"/>
<pin id="562" dir="0" index="2" bw="4" slack="0"/>
<pin id="563" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11535_2/10 "/>
</bind>
</comp>

<comp id="567" class="1004" name="select_ln890_356_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="4" slack="0"/>
<pin id="570" dir="0" index="2" bw="4" slack="0"/>
<pin id="571" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_356/10 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_173_cast_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="9" slack="0"/>
<pin id="577" dir="0" index="1" bw="4" slack="0"/>
<pin id="578" dir="0" index="2" bw="1" slack="0"/>
<pin id="579" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_173_cast/10 "/>
</bind>
</comp>

<comp id="583" class="1004" name="select_ln890_357_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="0" index="1" bw="5" slack="0"/>
<pin id="586" dir="0" index="2" bw="5" slack="0"/>
<pin id="587" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_357/10 "/>
</bind>
</comp>

<comp id="591" class="1004" name="zext_ln11543_fu_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="6" slack="0"/>
<pin id="593" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11543/10 "/>
</bind>
</comp>

<comp id="595" class="1004" name="add_ln11543_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="9" slack="0"/>
<pin id="597" dir="0" index="1" bw="6" slack="0"/>
<pin id="598" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11543/10 "/>
</bind>
</comp>

<comp id="601" class="1004" name="zext_ln11543_1_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="9" slack="0"/>
<pin id="603" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln11543_1/10 "/>
</bind>
</comp>

<comp id="606" class="1004" name="add_ln691_304_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="6" slack="0"/>
<pin id="608" dir="0" index="1" bw="1" slack="0"/>
<pin id="609" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_304/10 "/>
</bind>
</comp>

<comp id="612" class="1004" name="add_ln890_135_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="11" slack="0"/>
<pin id="614" dir="0" index="1" bw="1" slack="0"/>
<pin id="615" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln890_135/10 "/>
</bind>
</comp>

<comp id="618" class="1004" name="select_ln890_358_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="1" slack="0"/>
<pin id="620" dir="0" index="1" bw="1" slack="0"/>
<pin id="621" dir="0" index="2" bw="11" slack="0"/>
<pin id="622" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln890_358/10 "/>
</bind>
</comp>

<comp id="626" class="1005" name="buf_data_split_V_addr_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="6"/>
<pin id="628" dir="1" index="1" bw="1" slack="6"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr "/>
</bind>
</comp>

<comp id="631" class="1005" name="buf_data_split_V_addr_56_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="1" slack="5"/>
<pin id="633" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr_56 "/>
</bind>
</comp>

<comp id="636" class="1005" name="add_ln890_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="11" slack="0"/>
<pin id="638" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890 "/>
</bind>
</comp>

<comp id="641" class="1005" name="icmp_ln890_reg_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="1" slack="1"/>
<pin id="643" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890 "/>
</bind>
</comp>

<comp id="645" class="1005" name="select_ln890_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="5" slack="3"/>
<pin id="647" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="select_ln890 "/>
</bind>
</comp>

<comp id="650" class="1005" name="select_ln890_353_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="7" slack="0"/>
<pin id="652" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_353 "/>
</bind>
</comp>

<comp id="655" class="1005" name="trunc_ln890_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="1" slack="1"/>
<pin id="657" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln890 "/>
</bind>
</comp>

<comp id="660" class="1005" name="local_C_V_addr_reg_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="9" slack="1"/>
<pin id="662" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr "/>
</bind>
</comp>

<comp id="666" class="1005" name="buf_data_split_V_addr_57_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="1" slack="2"/>
<pin id="668" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="buf_data_split_V_addr_57 "/>
</bind>
</comp>

<comp id="671" class="1005" name="add_ln691_303_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="2" slack="0"/>
<pin id="673" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_303 "/>
</bind>
</comp>

<comp id="676" class="1005" name="icmp_ln878_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="1" slack="1"/>
<pin id="678" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878 "/>
</bind>
</comp>

<comp id="680" class="1005" name="r_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="32" slack="1"/>
<pin id="682" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="r "/>
</bind>
</comp>

<comp id="685" class="1005" name="icmp_ln878_13_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="1" slack="1"/>
<pin id="687" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln878_13 "/>
</bind>
</comp>

<comp id="689" class="1005" name="zext_ln1497_reg_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="64" slack="1"/>
<pin id="691" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1497 "/>
</bind>
</comp>

<comp id="694" class="1005" name="v2_V_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="32" slack="1"/>
<pin id="696" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v2_V "/>
</bind>
</comp>

<comp id="699" class="1005" name="add_ln691_302_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="5" slack="1"/>
<pin id="701" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_302 "/>
</bind>
</comp>

<comp id="704" class="1005" name="add_ln890_136_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="13" slack="0"/>
<pin id="706" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln890_136 "/>
</bind>
</comp>

<comp id="709" class="1005" name="icmp_ln890_221_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="1"/>
<pin id="711" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln890_221 "/>
</bind>
</comp>

<comp id="713" class="1005" name="select_ln11535_1_reg_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="1" slack="1"/>
<pin id="715" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln11535_1 "/>
</bind>
</comp>

<comp id="717" class="1005" name="select_ln890_354_reg_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="4" slack="0"/>
<pin id="719" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_354 "/>
</bind>
</comp>

<comp id="722" class="1005" name="select_ln890_357_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="5" slack="0"/>
<pin id="724" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_357 "/>
</bind>
</comp>

<comp id="727" class="1005" name="local_C_V_addr_21_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="9" slack="1"/>
<pin id="729" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="local_C_V_addr_21 "/>
</bind>
</comp>

<comp id="732" class="1005" name="add_ln691_304_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="6" slack="0"/>
<pin id="734" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln691_304 "/>
</bind>
</comp>

<comp id="737" class="1005" name="select_ln890_358_reg_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="11" slack="0"/>
<pin id="739" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="select_ln890_358 "/>
</bind>
</comp>

<comp id="742" class="1005" name="tmp_19_reg_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="64" slack="1"/>
<pin id="744" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_19 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="76" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="4" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="112" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="0" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="114" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="2" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="120" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="143" pin=2"/></net>

<net id="156"><net_src comp="120" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="24" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="158"><net_src comp="24" pin="0"/><net_sink comp="151" pin=2"/></net>

<net id="164"><net_src comp="24" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="170"><net_src comp="159" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="176"><net_src comp="24" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="182"><net_src comp="24" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="188"><net_src comp="177" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="124" pin="2"/><net_sink comp="183" pin=1"/></net>

<net id="203"><net_src comp="24" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="207"><net_src comp="26" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="204" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="28" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="229"><net_src comp="30" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="240"><net_src comp="58" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="260"><net_src comp="82" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="267"><net_src comp="257" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="271"><net_src comp="84" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="278"><net_src comp="268" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="282"><net_src comp="26" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="289"><net_src comp="279" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="293"><net_src comp="30" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="300"><net_src comp="290" pin="1"/><net_sink comp="294" pin=2"/></net>

<net id="304"><net_src comp="86" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="311"><net_src comp="301" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="321"><net_src comp="315" pin="4"/><net_sink comp="136" pin=2"/></net>

<net id="325"><net_src comp="165" pin="3"/><net_sink comp="322" pin=0"/></net>

<net id="326"><net_src comp="322" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="327"><net_src comp="322" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="332"><net_src comp="208" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="333"><net_src comp="32" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="338"><net_src comp="208" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="34" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="219" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="36" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="230" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="38" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="357"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="358"><net_src comp="30" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="359"><net_src comp="230" pin="4"/><net_sink comp="352" pin=2"/></net>

<net id="365"><net_src comp="346" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="340" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="219" pin="4"/><net_sink comp="360" pin=2"/></net>

<net id="374"><net_src comp="40" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="375"><net_src comp="360" pin="3"/><net_sink comp="368" pin=1"/></net>

<net id="376"><net_src comp="42" pin="0"/><net_sink comp="368" pin=2"/></net>

<net id="377"><net_src comp="44" pin="0"/><net_sink comp="368" pin=3"/></net>

<net id="381"><net_src comp="360" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="46" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="352" pin="3"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="368" pin="4"/><net_sink comp="382" pin=2"/></net>

<net id="393"><net_src comp="382" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="159" pin=2"/></net>

<net id="398"><net_src comp="395" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="403"><net_src comp="241" pin="4"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="60" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="241" pin="4"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="62" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="414"><net_src comp="241" pin="4"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="419"><net_src comp="251" pin="4"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="427"><net_src comp="66" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="251" pin="4"/><net_sink comp="421" pin=1"/></net>

<net id="429"><net_src comp="68" pin="0"/><net_sink comp="421" pin=2"/></net>

<net id="430"><net_src comp="70" pin="0"/><net_sink comp="421" pin=3"/></net>

<net id="435"><net_src comp="399" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="436"><net_src comp="62" pin="0"/><net_sink comp="431" pin=1"/></net>

<net id="445"><net_src comp="78" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="183" pin="7"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="440" pin="3"/><net_sink comp="165" pin=4"/></net>

<net id="452"><net_src comp="80" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="457"><net_src comp="261" pin="4"/><net_sink comp="453" pin=0"/></net>

<net id="458"><net_src comp="88" pin="0"/><net_sink comp="453" pin=1"/></net>

<net id="463"><net_src comp="261" pin="4"/><net_sink comp="459" pin=0"/></net>

<net id="464"><net_src comp="90" pin="0"/><net_sink comp="459" pin=1"/></net>

<net id="469"><net_src comp="272" pin="4"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="92" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="475"><net_src comp="283" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="98" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="482"><net_src comp="471" pin="2"/><net_sink comp="477" pin=0"/></net>

<net id="483"><net_src comp="30" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="484"><net_src comp="294" pin="4"/><net_sink comp="477" pin=2"/></net>

<net id="489"><net_src comp="465" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="84" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="272" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="84" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="471" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="485" pin="2"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="491" pin="2"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="471" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="100" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="515"><net_src comp="305" pin="4"/><net_sink comp="511" pin=0"/></net>

<net id="516"><net_src comp="102" pin="0"/><net_sink comp="511" pin=1"/></net>

<net id="521"><net_src comp="511" pin="2"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="505" pin="2"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="471" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="465" pin="2"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="272" pin="4"/><net_sink comp="523" pin=2"/></net>

<net id="535"><net_src comp="477" pin="3"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="80" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="541"><net_src comp="517" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="471" pin="2"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="537" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="86" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="305" pin="4"/><net_sink comp="543" pin=2"/></net>

<net id="554"><net_src comp="531" pin="2"/><net_sink comp="551" pin=0"/></net>

<net id="558"><net_src comp="294" pin="4"/><net_sink comp="555" pin=0"/></net>

<net id="564"><net_src comp="471" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="565"><net_src comp="84" pin="0"/><net_sink comp="559" pin=1"/></net>

<net id="566"><net_src comp="555" pin="1"/><net_sink comp="559" pin=2"/></net>

<net id="572"><net_src comp="517" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="551" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="559" pin="3"/><net_sink comp="567" pin=2"/></net>

<net id="580"><net_src comp="106" pin="0"/><net_sink comp="575" pin=0"/></net>

<net id="581"><net_src comp="567" pin="3"/><net_sink comp="575" pin=1"/></net>

<net id="582"><net_src comp="30" pin="0"/><net_sink comp="575" pin=2"/></net>

<net id="588"><net_src comp="517" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="589"><net_src comp="531" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="590"><net_src comp="477" pin="3"/><net_sink comp="583" pin=2"/></net>

<net id="594"><net_src comp="543" pin="3"/><net_sink comp="591" pin=0"/></net>

<net id="599"><net_src comp="575" pin="3"/><net_sink comp="595" pin=0"/></net>

<net id="600"><net_src comp="591" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="604"><net_src comp="595" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="610"><net_src comp="543" pin="3"/><net_sink comp="606" pin=0"/></net>

<net id="611"><net_src comp="110" pin="0"/><net_sink comp="606" pin=1"/></net>

<net id="616"><net_src comp="283" pin="4"/><net_sink comp="612" pin=0"/></net>

<net id="617"><net_src comp="32" pin="0"/><net_sink comp="612" pin=1"/></net>

<net id="623"><net_src comp="471" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="624"><net_src comp="32" pin="0"/><net_sink comp="618" pin=1"/></net>

<net id="625"><net_src comp="612" pin="2"/><net_sink comp="618" pin=2"/></net>

<net id="629"><net_src comp="143" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="634"><net_src comp="151" pin="3"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="639"><net_src comp="328" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="644"><net_src comp="334" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="648"><net_src comp="352" pin="3"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="448" pin=0"/></net>

<net id="653"><net_src comp="360" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="658"><net_src comp="378" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="663"><net_src comp="159" pin="3"/><net_sink comp="660" pin=0"/></net>

<net id="664"><net_src comp="660" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="665"><net_src comp="660" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="669"><net_src comp="171" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="674"><net_src comp="399" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="679"><net_src comp="405" pin="2"/><net_sink comp="676" pin=0"/></net>

<net id="683"><net_src comp="421" pin="4"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="688"><net_src comp="431" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="692"><net_src comp="437" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="693"><net_src comp="689" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="697"><net_src comp="183" pin="7"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="702"><net_src comp="448" pin="2"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="707"><net_src comp="453" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="712"><net_src comp="459" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="716"><net_src comp="497" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="720"><net_src comp="523" pin="3"/><net_sink comp="717" pin=0"/></net>

<net id="721"><net_src comp="717" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="725"><net_src comp="583" pin="3"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="730"><net_src comp="198" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="735"><net_src comp="606" pin="2"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="740"><net_src comp="618" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="741"><net_src comp="737" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="745"><net_src comp="130" pin="2"/><net_sink comp="742" pin=0"/></net>

<net id="746"><net_src comp="742" pin="1"/><net_sink comp="315" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: fifo_C_drain_C_drain_IO_L1_out_1_0_x1122 | {13 }
 - Input state : 
	Port: C_drain_IO_L1_out_23_x1 : fifo_C_drain_C_drain_IO_L1_out_1_1_x1123 | {11 }
	Port: C_drain_IO_L1_out_23_x1 : fifo_C_drain_PE_0_1_x196 | {5 }
  - Chain level:
	State 1
		specmemcore_ln11504 : 1
		specmemcore_ln11505 : 1
		buf_data_split_V_addr : 1
		buf_data_split_V_addr_56 : 1
	State 2
		add_ln890 : 1
		icmp_ln890 : 1
		br_ln890 : 2
		add_ln691 : 1
		icmp_ln89058 : 1
		select_ln890 : 2
		select_ln890_353 : 2
		conv_i113_mid2_v : 3
		trunc_ln890 : 3
		tmp_s : 4
		zext_ln11518 : 5
		local_C_V_addr : 6
		buf_data_V : 7
	State 3
		buf_data_split_V_addr_57 : 1
	State 4
		add_ln691_303 : 1
		icmp_ln878 : 1
		br_ln11519 : 2
		zext_ln878 : 1
		trunc_ln674 : 1
		buf_data_split_V_addr_58 : 2
		store_ln11520 : 3
		r : 1
		icmp_ln878_13 : 2
		br_ln878 : 3
	State 5
	State 6
	State 7
	State 8
		p_Result_s : 1
		store_ln11532 : 2
	State 9
	State 10
		add_ln890_136 : 1
		icmp_ln890_221 : 1
		br_ln890 : 2
		add_ln691_300 : 1
		icmp_ln890_222 : 1
		select_ln11535 : 2
		cmp_i_i_mid1 : 2
		cmp_i_i59 : 1
		select_ln11535_1 : 3
		xor_ln11535 : 2
		icmp_ln890_223 : 1
		and_ln11535 : 2
		select_ln890_354 : 2
		add_ln691_301 : 3
		or_ln890 : 2
		select_ln890_355 : 2
		trunc_ln11543 : 4
		trunc_ln11543_1 : 1
		select_ln11535_2 : 2
		select_ln890_356 : 5
		tmp_173_cast : 6
		select_ln890_357 : 2
		zext_ln11543 : 3
		add_ln11543 : 4
		zext_ln11543_1 : 5
		local_C_V_addr_21 : 6
		br_ln11542 : 4
		add_ln691_304 : 3
		add_ln890_135 : 1
		select_ln890_358 : 2
	State 11
	State 12
	State 13
		write_ln174 : 1
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |     add_ln890_fu_328     |    0    |    18   |
|          |     add_ln691_fu_340     |    0    |    14   |
|          |   add_ln691_303_fu_399   |    0    |    9    |
|          |   add_ln691_302_fu_448   |    0    |    12   |
|    add   |   add_ln890_136_fu_453   |    0    |    20   |
|          |   add_ln691_300_fu_465   |    0    |    12   |
|          |   add_ln691_301_fu_531   |    0    |    12   |
|          |    add_ln11543_fu_595    |    0    |    16   |
|          |   add_ln691_304_fu_606   |    0    |    13   |
|          |   add_ln890_135_fu_612   |    0    |    18   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln890_fu_334    |    0    |    11   |
|          |    icmp_ln89058_fu_346   |    0    |    9    |
|          |     icmp_ln878_fu_405    |    0    |    8    |
|          |   icmp_ln878_13_fu_431   |    0    |    8    |
|   icmp   |   icmp_ln890_221_fu_459  |    0    |    12   |
|          |   icmp_ln890_222_fu_471  |    0    |    11   |
|          |    cmp_i_i_mid1_fu_485   |    0    |    9    |
|          |     cmp_i_i59_fu_491     |    0    |    9    |
|          |   icmp_ln890_223_fu_511  |    0    |    10   |
|----------|--------------------------|---------|---------|
|          |    select_ln890_fu_352   |    0    |    5    |
|          |  select_ln890_353_fu_360 |    0    |    7    |
|          |   select_ln11535_fu_477  |    0    |    5    |
|          |  select_ln11535_1_fu_497 |    0    |    2    |
|  select  |  select_ln890_354_fu_523 |    0    |    4    |
|          |  select_ln890_355_fu_543 |    0    |    6    |
|          |  select_ln11535_2_fu_559 |    0    |    4    |
|          |  select_ln890_356_fu_567 |    0    |    4    |
|          |  select_ln890_357_fu_583 |    0    |    5    |
|          |  select_ln890_358_fu_618 |    0    |    11   |
|----------|--------------------------|---------|---------|
|    xor   |    xor_ln11535_fu_505    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   |    and_ln11535_fu_517    |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln890_fu_537     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   read   |      tmp_read_fu_124     |    0    |    0    |
|          |    tmp_19_read_fu_130    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln174_write_fu_136 |    0    |    0    |
|----------|--------------------------|---------|---------|
|partselect|  conv_i113_mid2_v_fu_368 |    0    |    0    |
|          |         r_fu_421         |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    trunc_ln890_fu_378    |    0    |    0    |
|   trunc  |    trunc_ln674_fu_416    |    0    |    0    |
|          |   trunc_ln11543_fu_551   |    0    |    0    |
|          |  trunc_ln11543_1_fu_555  |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |       tmp_s_fu_382       |    0    |    0    |
|bitconcatenate|     p_Result_s_fu_440    |    0    |    0    |
|          |    tmp_173_cast_fu_575   |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |    zext_ln11518_fu_390   |    0    |    0    |
|          |     zext_ln890_fu_395    |    0    |    0    |
|   zext   |     zext_ln878_fu_411    |    0    |    0    |
|          |    zext_ln1497_fu_437    |    0    |    0    |
|          |    zext_ln11543_fu_591   |    0    |    0    |
|          |   zext_ln11543_1_fu_601  |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   290   |
|----------|--------------------------|---------|---------|

Memories:
+----------------+--------+--------+--------+
|                |  BRAM  |   FF   |   LUT  |
+----------------+--------+--------+--------+
|buf_data_split_V|    0   |   32   |   33   |
|    local_C_V   |    2   |    0   |    0   |
+----------------+--------+--------+--------+
|      Total     |    2   |   32   |   33   |
+----------------+--------+--------+--------+

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|      add_ln691_302_reg_699     |    5   |
|      add_ln691_303_reg_671     |    2   |
|      add_ln691_304_reg_732     |    6   |
|      add_ln890_136_reg_704     |   13   |
|        add_ln890_reg_636       |   11   |
|buf_data_split_V_addr_56_reg_631|    1   |
|buf_data_split_V_addr_57_reg_666|    1   |
|  buf_data_split_V_addr_reg_626 |    1   |
|          c4_V_reg_268          |    4   |
|          c5_V_reg_290          |    5   |
|         c6_V_73_reg_301        |    6   |
|          c6_V_reg_215          |    7   |
|          c7_V_reg_226          |    5   |
|      fifo_data_21_reg_312      |   64   |
|      icmp_ln878_13_reg_685     |    1   |
|       icmp_ln878_reg_676       |    1   |
|     icmp_ln890_221_reg_709     |    1   |
|       icmp_ln890_reg_641       |    1   |
|    indvar_flatten22_reg_257    |   13   |
|     indvar_flatten8_reg_279    |   11   |
|     indvar_flatten_reg_204     |   11   |
|    local_C_V_addr_21_reg_727   |    9   |
|     local_C_V_addr_reg_660     |    9   |
|           n_V_reg_237          |    2   |
|        p_Val2_s_reg_248        |   64   |
|            r_reg_680           |   32   |
|             reg_322            |   64   |
|    select_ln11535_1_reg_713    |    1   |
|    select_ln890_353_reg_650    |    7   |
|    select_ln890_354_reg_717    |    4   |
|    select_ln890_357_reg_722    |    5   |
|    select_ln890_358_reg_737    |   11   |
|      select_ln890_reg_645      |    5   |
|         tmp_19_reg_742         |   64   |
|       trunc_ln890_reg_655      |    1   |
|          v2_V_reg_694          |   32   |
|       zext_ln1497_reg_689      |   64   |
+--------------------------------+--------+
|              Total             |   544  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_165 |  p0  |   3  |   9  |   27   ||    14   |
| grp_access_fu_183 |  p0  |   2  |   1  |    2   ||    9    |
| grp_access_fu_183 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_183 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   93   || 1.58086 ||    41   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   290  |
|   Memory  |    2   |    -   |   32   |   33   |
|Multiplexer|    -   |    1   |    -   |   41   |
|  Register |    -   |    -   |   544  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   576  |   364  |
+-----------+--------+--------+--------+--------+
