
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46+124 (git sha1 d1695ad99, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)

-- Running command `read_verilog -sv ascon.sv ascon_top.sv permutation_module.sv ascon_state_machine.sv uart.sv; synth_ecp5 -abc9 -top ascon; write_json ascon.json' --

1. Executing Verilog-2005 frontend: ascon.sv
Parsing SystemVerilog input from `ascon.sv' to AST representation.
Generating RTLIL representation for module `\ascon'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ascon_top.sv
Parsing SystemVerilog input from `ascon_top.sv' to AST representation.
Generating RTLIL representation for module `\ascon_statmachine_top'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: permutation_module.sv
Parsing SystemVerilog input from `permutation_module.sv' to AST representation.
Generating RTLIL representation for module `\ascon_permutation'.
Warning: Replacing memory \T with list of registers. See permutation_module.sv:59, permutation_module.sv:54
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ascon_state_machine.sv
Parsing SystemVerilog input from `ascon_state_machine.sv' to AST representation.
Generating RTLIL representation for module `\ascon_state_machine'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: uart.sv
Parsing SystemVerilog input from `uart.sv' to AST representation.
Generating RTLIL representation for module `\uart_tx'.
Generating RTLIL representation for module `\uart_rx'.
Successfully finished Verilog frontend.

6. Executing SYNTH_ECP5 pass.

6.1. Executing Verilog-2005 frontend: /home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

6.2. Executing Verilog-2005 frontend: /home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

6.3. Executing HIERARCHY pass (managing design hierarchy).

6.3.1. Analyzing design hierarchy..
Top module:  \ascon
Used module:     \ascon_statmachine_top
Used module:         \ascon_permutation
Used module:         \ascon_state_machine
Used module:     \uart_rx
Used module:     \uart_tx

6.3.2. Analyzing design hierarchy..
Top module:  \ascon
Used module:     \ascon_statmachine_top
Used module:         \ascon_permutation
Used module:         \ascon_state_machine
Used module:     \uart_rx
Used module:     \uart_tx
Removed 0 unused modules.

6.4. Executing PROC pass (convert processes to netlists).

6.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$356'.
Cleaned up 1 empty switch.

6.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$463 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$415 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$357 in module TRELLIS_DPR16X4.
Marked 7 switch rules as full_case in process $proc$uart.sv:277$209 in module uart_rx.
Marked 6 switch rules as full_case in process $proc$uart.sv:170$189 in module uart_tx.
Marked 7 switch rules as full_case in process $proc$ascon_state_machine.sv:22$175 in module ascon_state_machine.
Marked 3 switch rules as full_case in process $proc$permutation_module.sv:45$61 in module ascon_permutation.
Marked 3 switch rules as full_case in process $proc$ascon_top.sv:99$44 in module ascon_statmachine_top.
Marked 3 switch rules as full_case in process $proc$ascon_top.sv:58$39 in module ascon_statmachine_top.
Marked 3 switch rules as full_case in process $proc$ascon.sv:117$7 in module ascon.
Marked 3 switch rules as full_case in process $proc$ascon.sv:68$1 in module ascon.
Removed a total of 0 dead cases.

6.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 111 assignments to connections.

6.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$464'.
  Set init value: \Q = 1'0
Found init rule in `\uart_rx.$proc$uart.sv:266$239'.
  Set init value: \r_SM_Main = 3'000
Found init rule in `\uart_rx.$proc$uart.sv:265$238'.
  Set init value: \r_Rx_DV = 1'0
Found init rule in `\uart_rx.$proc$uart.sv:264$237'.
  Set init value: \r_Rx_Byte = 8'00000000
Found init rule in `\uart_rx.$proc$uart.sv:263$236'.
  Set init value: \r_Bit_Index = 3'000
Found init rule in `\uart_rx.$proc$uart.sv:262$235'.
  Set init value: \r_Clock_Count = 8'00000000
Found init rule in `\uart_rx.$proc$uart.sv:260$234'.
  Set init value: \r_Rx_Data = 1'1
Found init rule in `\uart_rx.$proc$uart.sv:259$233'.
  Set init value: \r_Rx_Data_R = 1'1
Found init rule in `\uart_tx.$proc$uart.sv:168$205'.
  Set init value: \r_Tx_Active = 1'0
Found init rule in `\uart_tx.$proc$uart.sv:167$204'.
  Set init value: \r_Tx_Done = 1'0
Found init rule in `\uart_tx.$proc$uart.sv:166$203'.
  Set init value: \r_Tx_Data = 8'00000000
Found init rule in `\uart_tx.$proc$uart.sv:165$202'.
  Set init value: \r_Bit_Index = 3'000
Found init rule in `\uart_tx.$proc$uart.sv:164$201'.
  Set init value: \r_Clock_Count = 8'00000000
Found init rule in `\uart_tx.$proc$uart.sv:163$200'.
  Set init value: \r_SM_Main = 3'000
Found init rule in `\ascon.$proc$ascon.sv:115$37'.
  Set init value: \was_send = 1'0
Found init rule in `\ascon.$proc$ascon.sv:114$36'.
  Set init value: \send_in_progress = 1'0
Found init rule in `\ascon.$proc$ascon.sv:113$35'.
  Set init value: \byte_counter = 7'0000000
Found init rule in `\ascon.$proc$ascon.sv:66$34'.
  Set init value: \msg_processed = 1'0
Found init rule in `\ascon.$proc$ascon.sv:65$33'.
  Set init value: \msg_complete = 1'0
Found init rule in `\ascon.$proc$ascon.sv:64$32'.
  Set init value: \rx_byte_counter = 3'000
Found init rule in `\ascon.$proc$ascon.sv:50$30'.
  Set init value: \msg_last = 1'0
Found init rule in `\ascon.$proc$ascon.sv:49$29'.
  Set init value: \msg_start = 1'0
Found init rule in `\ascon.$proc$ascon.sv:24$28'.
  Set init value: \tx_dv = 1'0

6.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \rst_n in `\ascon_state_machine.$proc$ascon_state_machine.sv:22$175'.
Found async reset \rst_n in `\ascon_statmachine_top.$proc$ascon_top.sv:99$44'.

6.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 1 switch.
<suppressed ~47 debug messages>

6.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$464'.
Creating decoders for process `\TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$463'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$438'.
Creating decoders for process `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$415'.
     1/3: $1$memwr$\ram$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$414_EN[3:0]$421
     2/3: $1$memwr$\ram$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$414_DATA[3:0]$420
     3/3: $1$memwr$\ram$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$414_ADDR[3:0]$419
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$381'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$357'.
     1/3: $1$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$355_EN[3:0]$363
     2/3: $1$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$355_DATA[3:0]$362
     3/3: $1$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$355_ADDR[3:0]$361
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$356'.
Creating decoders for process `\uart_rx.$proc$uart.sv:266$239'.
Creating decoders for process `\uart_rx.$proc$uart.sv:265$238'.
Creating decoders for process `\uart_rx.$proc$uart.sv:264$237'.
Creating decoders for process `\uart_rx.$proc$uart.sv:263$236'.
Creating decoders for process `\uart_rx.$proc$uart.sv:262$235'.
Creating decoders for process `\uart_rx.$proc$uart.sv:260$234'.
Creating decoders for process `\uart_rx.$proc$uart.sv:259$233'.
Creating decoders for process `\uart_rx.$proc$uart.sv:277$209'.
     1/8: $2$lookahead\r_Rx_Byte$208[7:0]$220
     2/8: $2$bitselwrite$pos$uart.sv:310$206[2:0]$219
     3/8: $0\r_SM_Main[2:0]
     4/8: $1$lookahead\r_Rx_Byte$208[7:0]$213
     5/8: $1$bitselwrite$pos$uart.sv:310$206[2:0]$212
     6/8: $0\r_Rx_DV[0:0]
     7/8: $0\r_Bit_Index[2:0]
     8/8: $0\r_Clock_Count[7:0]
Creating decoders for process `\uart_rx.$proc$uart.sv:271$207'.
Creating decoders for process `\uart_tx.$proc$uart.sv:168$205'.
Creating decoders for process `\uart_tx.$proc$uart.sv:167$204'.
Creating decoders for process `\uart_tx.$proc$uart.sv:166$203'.
Creating decoders for process `\uart_tx.$proc$uart.sv:165$202'.
Creating decoders for process `\uart_tx.$proc$uart.sv:164$201'.
Creating decoders for process `\uart_tx.$proc$uart.sv:163$200'.
Creating decoders for process `\uart_tx.$proc$uart.sv:170$189'.
     1/7: $0\r_SM_Main[2:0]
     2/7: $0\r_Tx_Active[0:0]
     3/7: $0\r_Tx_Done[0:0]
     4/7: $0\r_Tx_Data[7:0]
     5/7: $0\r_Bit_Index[2:0]
     6/7: $0\r_Clock_Count[7:0]
     7/7: $0\o_Tx_Serial[0:0]
Creating decoders for process `\ascon_state_machine.$proc$ascon_state_machine.sv:22$175'.
     1/5: $3\hash_ready[0:0]
     2/5: $2\hash_ready[0:0]
     3/5: $1\hash_ready[0:0]
     4/5: $0\squeeze_counter[2:0]
     5/5: $0\current_state[2:0]
Creating decoders for process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
     1/42: $2\state_out[319:0]
     2/42: $2\round_constant$func$permutation_module.sv:48$50.$result[63:0]$108
     3/42: $1\state_out[319:0]
     4/42: $1\s4[63:0]
     5/42: $1\s3[63:0]
     6/42: $1\s2[63:0]
     7/42: $1\s1[63:0]
     8/42: $1\s0[63:0]
     9/42: $1\s4_next[63:0]
    10/42: $1\rot$func$permutation_module.sv:73$60.$result[63:0]$106
    11/42: $1\rot$func$permutation_module.sv:73$60.x[63:0]$107
    12/42: $1\rot$func$permutation_module.sv:73$59.$result[63:0]$104
    13/42: $1\rot$func$permutation_module.sv:73$59.x[63:0]$105
    14/42: $1\s3_next[63:0]
    15/42: $1\rot$func$permutation_module.sv:72$58.$result[63:0]$102
    16/42: $1\rot$func$permutation_module.sv:72$58.x[63:0]$103
    17/42: $1\rot$func$permutation_module.sv:72$57.$result[63:0]$100
    18/42: $1\rot$func$permutation_module.sv:72$57.x[63:0]$101
    19/42: $1\s2_next[63:0]
    20/42: $1\rot$func$permutation_module.sv:71$56.$result[63:0]$98
    21/42: $1\rot$func$permutation_module.sv:71$56.x[63:0]$99
    22/42: $1\rot$func$permutation_module.sv:71$55.$result[63:0]$96
    23/42: $1\rot$func$permutation_module.sv:71$55.x[63:0]$97
    24/42: $1\s1_next[63:0]
    25/42: $1\rot$func$permutation_module.sv:70$54.$result[63:0]$94
    26/42: $1\rot$func$permutation_module.sv:70$54.x[63:0]$95
    27/42: $1\rot$func$permutation_module.sv:70$53.$result[63:0]$92
    28/42: $1\rot$func$permutation_module.sv:70$53.x[63:0]$93
    29/42: $1\s0_next[63:0]
    30/42: $1\rot$func$permutation_module.sv:69$52.$result[63:0]$90
    31/42: $1\rot$func$permutation_module.sv:69$52.x[63:0]$91
    32/42: $1\rot$func$permutation_module.sv:69$51.$result[63:0]$88
    33/42: $1\rot$func$permutation_module.sv:69$51.x[63:0]$89
    34/42: $1\T[4][63:0]
    35/42: $1\T[3][63:0]
    36/42: $1\T[2][63:0]
    37/42: $1\T[1][63:0]
    38/42: $1\T[0][63:0]
    39/42: $1\round_constant$func$permutation_module.sv:48$50.$result[63:0]$86
    40/42: $1\round_constant$func$permutation_module.sv:48$50.index[31:0]$87
    41/42: $0\round[3:0]
    42/42: $0\permutation_done[0:0]
Creating decoders for process `\ascon_statmachine_top.$proc$ascon_top.sv:99$44'.
     1/3: $0\msg_start_prev[0:0]
     2/3: $0\pulse_counter[1:0]
     3/3: $0\msg_start_short[0:0]
Creating decoders for process `\ascon_statmachine_top.$proc$ascon_top.sv:58$39'.
     1/10: $3\hash_out[255:0] [255:192]
     2/10: $3\hash_out[255:0] [63:0]
     3/10: $3\hash_out[255:0] [191:128]
     4/10: $3\hash_out[255:0] [127:64]
     5/10: $2\state_in[319:0]
     6/10: $2\hash_out[255:0]
     7/10: $1\state_in[319:0]
     8/10: $1\hash_out[255:0]
     9/10: $0\state_reg[319:0]
    10/10: $0\absorb_done[0:0]
Creating decoders for process `\ascon.$proc$ascon.sv:115$37'.
Creating decoders for process `\ascon.$proc$ascon.sv:114$36'.
Creating decoders for process `\ascon.$proc$ascon.sv:113$35'.
Creating decoders for process `\ascon.$proc$ascon.sv:66$34'.
Creating decoders for process `\ascon.$proc$ascon.sv:65$33'.
Creating decoders for process `\ascon.$proc$ascon.sv:64$32'.
Creating decoders for process `\ascon.$proc$ascon.sv:52$31'.
Creating decoders for process `\ascon.$proc$ascon.sv:50$30'.
Creating decoders for process `\ascon.$proc$ascon.sv:49$29'.
Creating decoders for process `\ascon.$proc$ascon.sv:24$28'.
Creating decoders for process `\ascon.$proc$ascon.sv:117$7'.
     1/5: $0\was_send[0:0]
     2/5: $0\send_in_progress[0:0]
     3/5: $0\byte_counter[6:0]
     4/5: $0\tx_dv[0:0]
     5/5: $0\tx_byte[7:0]
Creating decoders for process `\ascon.$proc$ascon.sv:68$1'.
     1/13: $0\msg_in[63:0] [63:56]
     2/13: $0\msg_in[63:0] [55:48]
     3/13: $0\msg_in[63:0] [47:40]
     4/13: $0\msg_in[63:0] [39:32]
     5/13: $0\msg_in[63:0] [31:24]
     6/13: $0\msg_in[63:0] [23:16]
     7/13: $0\msg_in[63:0] [15:8]
     8/13: $0\msg_in[63:0] [7:0]
     9/13: $0\msg_complete[0:0]
    10/13: $0\rx_byte_counter[2:0]
    11/13: $0\msg_last[0:0]
    12/13: $0\msg_start[0:0]
    13/13: $0\msg_processed[0:0]

6.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\ascon.\rst_n' from process `\ascon.$proc$ascon.sv:52$31'.

6.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$463'.
  created $dff cell `$procdff$1147' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$438'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$399_EN' using process `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$438'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$400_EN' using process `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$438'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$401_EN' using process `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$438'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$402_EN' using process `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$438'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$403_EN' using process `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$438'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$404_EN' using process `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$438'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$405_EN' using process `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$438'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$406_EN' using process `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$438'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$407_EN' using process `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$438'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$408_EN' using process `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$438'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$409_EN' using process `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$438'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$410_EN' using process `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$438'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$411_EN' using process `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$438'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$412_EN' using process `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$438'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:281$413_EN' using process `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$438'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$414_ADDR' using process `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$415'.
  created $dff cell `$procdff$1148' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$414_DATA' using process `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$415'.
  created $dff cell `$procdff$1149' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:287$414_EN' using process `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$415'.
  created $dff cell `$procdff$1150' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$381'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$339_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$381'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$340_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$381'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$341_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$381'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$342_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$381'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$343_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$381'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$344_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$381'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$345_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$381'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$346_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$381'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$347_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$381'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$348_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$381'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$349_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$381'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$350_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$381'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$351_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$381'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$352_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$381'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$353_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$381'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:207$354_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$381'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$355_ADDR' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$357'.
  created $dff cell `$procdff$1151' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$355_DATA' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$357'.
  created $dff cell `$procdff$1152' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:223$355_EN' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$357'.
  created $dff cell `$procdff$1153' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$356'.
  created direct connection (no actual register cell created).
Creating register for signal `\uart_rx.\r_SM_Main' using process `\uart_rx.$proc$uart.sv:277$209'.
  created $dff cell `$procdff$1154' with positive edge clock.
Creating register for signal `\uart_rx.\r_Clock_Count' using process `\uart_rx.$proc$uart.sv:277$209'.
  created $dff cell `$procdff$1155' with positive edge clock.
Creating register for signal `\uart_rx.\r_Bit_Index' using process `\uart_rx.$proc$uart.sv:277$209'.
  created $dff cell `$procdff$1156' with positive edge clock.
Creating register for signal `\uart_rx.\r_Rx_Byte' using process `\uart_rx.$proc$uart.sv:277$209'.
  created $dff cell `$procdff$1157' with positive edge clock.
Creating register for signal `\uart_rx.\r_Rx_DV' using process `\uart_rx.$proc$uart.sv:277$209'.
  created $dff cell `$procdff$1158' with positive edge clock.
Creating register for signal `\uart_rx.$bitselwrite$pos$uart.sv:310$206' using process `\uart_rx.$proc$uart.sv:277$209'.
  created $dff cell `$procdff$1159' with positive edge clock.
Creating register for signal `\uart_rx.$lookahead\r_Rx_Byte$208' using process `\uart_rx.$proc$uart.sv:277$209'.
  created $dff cell `$procdff$1160' with positive edge clock.
Creating register for signal `\uart_rx.\r_Rx_Data_R' using process `\uart_rx.$proc$uart.sv:271$207'.
  created $dff cell `$procdff$1161' with positive edge clock.
Creating register for signal `\uart_rx.\r_Rx_Data' using process `\uart_rx.$proc$uart.sv:271$207'.
  created $dff cell `$procdff$1162' with positive edge clock.
Creating register for signal `\uart_tx.\o_Tx_Serial' using process `\uart_tx.$proc$uart.sv:170$189'.
  created $dff cell `$procdff$1163' with positive edge clock.
Creating register for signal `\uart_tx.\r_SM_Main' using process `\uart_tx.$proc$uart.sv:170$189'.
  created $dff cell `$procdff$1164' with positive edge clock.
Creating register for signal `\uart_tx.\r_Clock_Count' using process `\uart_tx.$proc$uart.sv:170$189'.
  created $dff cell `$procdff$1165' with positive edge clock.
Creating register for signal `\uart_tx.\r_Bit_Index' using process `\uart_tx.$proc$uart.sv:170$189'.
  created $dff cell `$procdff$1166' with positive edge clock.
Creating register for signal `\uart_tx.\r_Tx_Data' using process `\uart_tx.$proc$uart.sv:170$189'.
  created $dff cell `$procdff$1167' with positive edge clock.
Creating register for signal `\uart_tx.\r_Tx_Done' using process `\uart_tx.$proc$uart.sv:170$189'.
  created $dff cell `$procdff$1168' with positive edge clock.
Creating register for signal `\uart_tx.\r_Tx_Active' using process `\uart_tx.$proc$uart.sv:170$189'.
  created $dff cell `$procdff$1169' with positive edge clock.
Creating register for signal `\ascon_state_machine.\hash_ready' using process `\ascon_state_machine.$proc$ascon_state_machine.sv:22$175'.
  created $adff cell `$procdff$1174' with positive edge clock and positive level reset.
Creating register for signal `\ascon_state_machine.\current_state' using process `\ascon_state_machine.$proc$ascon_state_machine.sv:22$175'.
  created $adff cell `$procdff$1179' with positive edge clock and positive level reset.
Creating register for signal `\ascon_state_machine.\squeeze_counter' using process `\ascon_state_machine.$proc$ascon_state_machine.sv:22$175'.
  created $adff cell `$procdff$1184' with positive edge clock and positive level reset.
Creating register for signal `\ascon_permutation.\state_out' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1185' with positive edge clock.
Creating register for signal `\ascon_permutation.\permutation_done' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1186' with positive edge clock.
Creating register for signal `\ascon_permutation.\round' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1187' with positive edge clock.
Creating register for signal `\ascon_permutation.\s0' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1188' with positive edge clock.
Creating register for signal `\ascon_permutation.\s1' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1189' with positive edge clock.
Creating register for signal `\ascon_permutation.\s2' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1190' with positive edge clock.
Creating register for signal `\ascon_permutation.\s3' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1191' with positive edge clock.
Creating register for signal `\ascon_permutation.\s4' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1192' with positive edge clock.
Creating register for signal `\ascon_permutation.\s0_next' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1193' with positive edge clock.
Creating register for signal `\ascon_permutation.\s1_next' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1194' with positive edge clock.
Creating register for signal `\ascon_permutation.\s2_next' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1195' with positive edge clock.
Creating register for signal `\ascon_permutation.\s3_next' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1196' with positive edge clock.
Creating register for signal `\ascon_permutation.\s4_next' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1197' with positive edge clock.
Creating register for signal `\ascon_permutation.\round_constant$func$permutation_module.sv:48$50.$result' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1198' with positive edge clock.
Creating register for signal `\ascon_permutation.\round_constant$func$permutation_module.sv:48$50.index' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1199' with positive edge clock.
Creating register for signal `\ascon_permutation.\rot$func$permutation_module.sv:69$51.$result' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1200' with positive edge clock.
Creating register for signal `\ascon_permutation.\rot$func$permutation_module.sv:69$51.x' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1201' with positive edge clock.
Creating register for signal `\ascon_permutation.\rot$func$permutation_module.sv:69$52.$result' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1202' with positive edge clock.
Creating register for signal `\ascon_permutation.\rot$func$permutation_module.sv:69$52.x' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1203' with positive edge clock.
Creating register for signal `\ascon_permutation.\rot$func$permutation_module.sv:70$53.$result' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1204' with positive edge clock.
Creating register for signal `\ascon_permutation.\rot$func$permutation_module.sv:70$53.x' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1205' with positive edge clock.
Creating register for signal `\ascon_permutation.\rot$func$permutation_module.sv:70$54.$result' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1206' with positive edge clock.
Creating register for signal `\ascon_permutation.\rot$func$permutation_module.sv:70$54.x' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1207' with positive edge clock.
Creating register for signal `\ascon_permutation.\rot$func$permutation_module.sv:71$55.$result' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1208' with positive edge clock.
Creating register for signal `\ascon_permutation.\rot$func$permutation_module.sv:71$55.x' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1209' with positive edge clock.
Creating register for signal `\ascon_permutation.\rot$func$permutation_module.sv:71$56.$result' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1210' with positive edge clock.
Creating register for signal `\ascon_permutation.\rot$func$permutation_module.sv:71$56.x' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1211' with positive edge clock.
Creating register for signal `\ascon_permutation.\rot$func$permutation_module.sv:72$57.$result' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1212' with positive edge clock.
Creating register for signal `\ascon_permutation.\rot$func$permutation_module.sv:72$57.x' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1213' with positive edge clock.
Creating register for signal `\ascon_permutation.\rot$func$permutation_module.sv:72$58.$result' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1214' with positive edge clock.
Creating register for signal `\ascon_permutation.\rot$func$permutation_module.sv:72$58.x' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1215' with positive edge clock.
Creating register for signal `\ascon_permutation.\rot$func$permutation_module.sv:73$59.$result' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1216' with positive edge clock.
Creating register for signal `\ascon_permutation.\rot$func$permutation_module.sv:73$59.x' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1217' with positive edge clock.
Creating register for signal `\ascon_permutation.\rot$func$permutation_module.sv:73$60.$result' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1218' with positive edge clock.
Creating register for signal `\ascon_permutation.\rot$func$permutation_module.sv:73$60.x' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1219' with positive edge clock.
Creating register for signal `\ascon_permutation.\T[0]' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1220' with positive edge clock.
Creating register for signal `\ascon_permutation.\T[1]' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1221' with positive edge clock.
Creating register for signal `\ascon_permutation.\T[2]' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1222' with positive edge clock.
Creating register for signal `\ascon_permutation.\T[3]' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1223' with positive edge clock.
Creating register for signal `\ascon_permutation.\T[4]' using process `\ascon_permutation.$proc$permutation_module.sv:45$61'.
  created $dff cell `$procdff$1224' with positive edge clock.
Creating register for signal `\ascon_statmachine_top.\msg_start_prev' using process `\ascon_statmachine_top.$proc$ascon_top.sv:99$44'.
  created $adff cell `$procdff$1229' with positive edge clock and positive level reset.
Creating register for signal `\ascon_statmachine_top.\msg_start_short' using process `\ascon_statmachine_top.$proc$ascon_top.sv:99$44'.
  created $adff cell `$procdff$1234' with positive edge clock and positive level reset.
Creating register for signal `\ascon_statmachine_top.\pulse_counter' using process `\ascon_statmachine_top.$proc$ascon_top.sv:99$44'.
  created $adff cell `$procdff$1239' with positive edge clock and positive level reset.
Creating register for signal `\ascon_statmachine_top.\hash_out' using process `\ascon_statmachine_top.$proc$ascon_top.sv:58$39'.
  created $dff cell `$procdff$1240' with positive edge clock.
Creating register for signal `\ascon_statmachine_top.\state_in' using process `\ascon_statmachine_top.$proc$ascon_top.sv:58$39'.
  created $dff cell `$procdff$1241' with positive edge clock.
Creating register for signal `\ascon_statmachine_top.\absorb_done' using process `\ascon_statmachine_top.$proc$ascon_top.sv:58$39'.
  created $dff cell `$procdff$1242' with positive edge clock.
Creating register for signal `\ascon_statmachine_top.\state_reg' using process `\ascon_statmachine_top.$proc$ascon_top.sv:58$39'.
  created $dff cell `$procdff$1243' with positive edge clock.
Creating register for signal `\ascon.\tx_byte' using process `\ascon.$proc$ascon.sv:117$7'.
  created $dff cell `$procdff$1244' with positive edge clock.
Creating register for signal `\ascon.\tx_dv' using process `\ascon.$proc$ascon.sv:117$7'.
  created $dff cell `$procdff$1245' with positive edge clock.
Creating register for signal `\ascon.\byte_counter' using process `\ascon.$proc$ascon.sv:117$7'.
  created $dff cell `$procdff$1246' with positive edge clock.
Creating register for signal `\ascon.\send_in_progress' using process `\ascon.$proc$ascon.sv:117$7'.
  created $dff cell `$procdff$1247' with positive edge clock.
Creating register for signal `\ascon.\was_send' using process `\ascon.$proc$ascon.sv:117$7'.
  created $dff cell `$procdff$1248' with positive edge clock.
Creating register for signal `\ascon.\msg_in' using process `\ascon.$proc$ascon.sv:68$1'.
  created $dff cell `$procdff$1249' with positive edge clock.
Creating register for signal `\ascon.\msg_start' using process `\ascon.$proc$ascon.sv:68$1'.
  created $dff cell `$procdff$1250' with positive edge clock.
Creating register for signal `\ascon.\msg_last' using process `\ascon.$proc$ascon.sv:68$1'.
  created $dff cell `$procdff$1251' with positive edge clock.
Creating register for signal `\ascon.\rx_byte_counter' using process `\ascon.$proc$ascon.sv:68$1'.
  created $dff cell `$procdff$1252' with positive edge clock.
Creating register for signal `\ascon.\msg_complete' using process `\ascon.$proc$ascon.sv:68$1'.
  created $dff cell `$procdff$1253' with positive edge clock.
Creating register for signal `\ascon.\msg_processed' using process `\ascon.$proc$ascon.sv:68$1'.
  created $dff cell `$procdff$1254' with positive edge clock.

6.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$464'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$463'.
Removing empty process `TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:350$463'.
Removing empty process `DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$438'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:285$415'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$381'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:221$357'.
Removing empty process `TRELLIS_DPR16X4.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:213$356'.
Removing empty process `uart_rx.$proc$uart.sv:266$239'.
Removing empty process `uart_rx.$proc$uart.sv:265$238'.
Removing empty process `uart_rx.$proc$uart.sv:264$237'.
Removing empty process `uart_rx.$proc$uart.sv:263$236'.
Removing empty process `uart_rx.$proc$uart.sv:262$235'.
Removing empty process `uart_rx.$proc$uart.sv:260$234'.
Removing empty process `uart_rx.$proc$uart.sv:259$233'.
Found and cleaned up 7 empty switches in `\uart_rx.$proc$uart.sv:277$209'.
Removing empty process `uart_rx.$proc$uart.sv:277$209'.
Removing empty process `uart_rx.$proc$uart.sv:271$207'.
Removing empty process `uart_tx.$proc$uart.sv:168$205'.
Removing empty process `uart_tx.$proc$uart.sv:167$204'.
Removing empty process `uart_tx.$proc$uart.sv:166$203'.
Removing empty process `uart_tx.$proc$uart.sv:165$202'.
Removing empty process `uart_tx.$proc$uart.sv:164$201'.
Removing empty process `uart_tx.$proc$uart.sv:163$200'.
Found and cleaned up 6 empty switches in `\uart_tx.$proc$uart.sv:170$189'.
Removing empty process `uart_tx.$proc$uart.sv:170$189'.
Found and cleaned up 8 empty switches in `\ascon_state_machine.$proc$ascon_state_machine.sv:22$175'.
Removing empty process `ascon_state_machine.$proc$ascon_state_machine.sv:22$175'.
Found and cleaned up 4 empty switches in `\ascon_permutation.$proc$permutation_module.sv:45$61'.
Removing empty process `ascon_permutation.$proc$permutation_module.sv:45$61'.
Found and cleaned up 2 empty switches in `\ascon_statmachine_top.$proc$ascon_top.sv:99$44'.
Removing empty process `ascon_statmachine_top.$proc$ascon_top.sv:99$44'.
Found and cleaned up 6 empty switches in `\ascon_statmachine_top.$proc$ascon_top.sv:58$39'.
Removing empty process `ascon_statmachine_top.$proc$ascon_top.sv:58$39'.
Removing empty process `ascon.$proc$ascon.sv:115$37'.
Removing empty process `ascon.$proc$ascon.sv:114$36'.
Removing empty process `ascon.$proc$ascon.sv:113$35'.
Removing empty process `ascon.$proc$ascon.sv:66$34'.
Removing empty process `ascon.$proc$ascon.sv:65$33'.
Removing empty process `ascon.$proc$ascon.sv:64$32'.
Removing empty process `ascon.$proc$ascon.sv:52$31'.
Removing empty process `ascon.$proc$ascon.sv:50$30'.
Removing empty process `ascon.$proc$ascon.sv:49$29'.
Removing empty process `ascon.$proc$ascon.sv:24$28'.
Found and cleaned up 5 empty switches in `\ascon.$proc$ascon.sv:117$7'.
Removing empty process `ascon.$proc$ascon.sv:117$7'.
Found and cleaned up 6 empty switches in `\ascon.$proc$ascon.sv:68$1'.
Removing empty process `ascon.$proc$ascon.sv:68$1'.
Cleaned up 48 empty switches.

6.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_rx.
<suppressed ~9 debug messages>
Optimizing module uart_tx.
<suppressed ~8 debug messages>
Optimizing module ascon_state_machine.
<suppressed ~16 debug messages>
Optimizing module ascon_permutation.
<suppressed ~34 debug messages>
Optimizing module ascon_statmachine_top.
<suppressed ~22 debug messages>
Optimizing module ascon.
<suppressed ~18 debug messages>

6.5. Executing FLATTEN pass (flatten design).
Deleting now unused module uart_rx.
Deleting now unused module uart_tx.
Deleting now unused module ascon_state_machine.
Deleting now unused module ascon_permutation.
Deleting now unused module ascon_statmachine_top.
<suppressed ~5 debug messages>

6.6. Executing TRIBUF pass.

6.7. Executing DEMINOUT pass (demote inout ports to input or output).

6.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.
<suppressed ~2 debug messages>

6.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..
Removed 100 unused cells and 460 unused wires.
<suppressed ~124 debug messages>

6.10. Executing CHECK pass (checking for obvious problems).
Checking module ascon...
Found and reported 0 problems.

6.11. Executing OPT pass (performing simple optimizations).

6.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.

6.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
<suppressed ~147 debug messages>
Removed a total of 49 cells.

6.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ascon..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\ascon_top_inst.\ascon_permutation.$procmux$715.
    dead port 2/2 on $mux $flatten\uart_rx_inst.$procmux$498.
    dead port 2/2 on $mux $flatten\ascon_top_inst.$procmux$879.
    dead port 2/2 on $mux $flatten\ascon_top_inst.$procmux$882.
    dead port 2/2 on $mux $flatten\ascon_top_inst.$procmux$891.
    dead port 2/2 on $mux $flatten\ascon_top_inst.$procmux$894.
    dead port 2/2 on $mux $flatten\ascon_top_inst.$procmux$901.
    dead port 2/2 on $mux $flatten\ascon_top_inst.$procmux$904.
    dead port 2/2 on $mux $flatten\ascon_top_inst.$procmux$912.
    dead port 2/2 on $mux $flatten\ascon_top_inst.$procmux$915.
    dead port 2/2 on $mux $flatten\ascon_top_inst.$procmux$930.
Removed 11 multiplexer ports.
<suppressed ~50 debug messages>

6.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ascon.
    New ctrl vector for $pmux cell $flatten\uart_rx_inst.$procmux$544: { $flatten\uart_rx_inst.$procmux$514_CMP $auto$opt_reduce.cc:134:opt_pmux$1273 }
    New ctrl vector for $pmux cell $flatten\uart_tx_inst.$procmux$663: { $flatten\uart_tx_inst.$procmux$599_CMP $flatten\uart_tx_inst.$procmux$595_CMP $auto$opt_reduce.cc:134:opt_pmux$1275 }
  Optimizing cells in module \ascon.
Performed a total of 2 changes.

6.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

6.11.6. Executing OPT_DFF pass (perform DFF optimizations).

6.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..
Removed 0 unused cells and 67 unused wires.
<suppressed ~4 debug messages>

6.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.

6.11.9. Rerunning OPT passes. (Maybe there is more to do..)

6.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ascon..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

6.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ascon.
    New ctrl vector for $pmux cell $flatten\uart_rx_inst.$procmux$568: { $flatten\uart_rx_inst.$procmux$532_CMP $flatten\uart_rx_inst.$procmux$528_CMP $auto$opt_reduce.cc:134:opt_pmux$1277 }
    New ctrl vector for $pmux cell $flatten\uart_tx_inst.$procmux$650: { $flatten\uart_tx_inst.$procmux$603_CMP $auto$opt_reduce.cc:134:opt_pmux$1279 }
  Optimizing cells in module \ascon.
Performed a total of 2 changes.

6.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
Removed a total of 0 cells.

6.11.13. Executing OPT_DFF pass (perform DFF optimizations).

6.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..

6.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.

6.11.16. Rerunning OPT passes. (Maybe there is more to do..)

6.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ascon..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

6.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ascon.
Performed a total of 0 changes.

6.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
Removed a total of 0 cells.

6.11.20. Executing OPT_DFF pass (perform DFF optimizations).

6.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..

6.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.

6.11.23. Finished OPT passes. (There is nothing left to do.)

6.12. Executing FSM pass (extract and optimize FSM).

6.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking ascon.ascon_top_inst.state_machine.current_state as FSM state register:
    Circuit seems to be self-resetting.
Not marking ascon.uart_rx_inst.r_SM_Main as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.
Not marking ascon.uart_tx_inst.r_SM_Main as FSM state register:
    Register has an initialization value.
    Circuit seems to be self-resetting.

6.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

6.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

6.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..

6.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

6.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

6.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

6.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

6.13. Executing OPT pass (performing simple optimizations).

6.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.

6.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
Removed a total of 0 cells.

6.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ascon..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~51 debug messages>

6.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ascon.
Performed a total of 0 changes.

6.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
Removed a total of 0 cells.

6.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1254 ($dff) from module ascon (D = $procmux$1142_Y, Q = \msg_processed, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1280 ($sdff) from module ascon (D = $procmux$1142_Y, Q = \msg_processed).
Adding SRST signal on $procdff$1253 ($dff) from module ascon (D = $procmux$1107_Y, Q = \msg_complete, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1284 ($sdff) from module ascon (D = 1'1, Q = \msg_complete).
Adding SRST signal on $procdff$1252 ($dff) from module ascon (D = $procmux$1116_Y, Q = \rx_byte_counter, rval = 3'000).
Adding EN signal on $auto$ff.cc:266:slice$1292 ($sdff) from module ascon (D = $procmux$1114_Y, Q = \rx_byte_counter).
Adding SRST signal on $procdff$1251 ($dff) from module ascon (D = $procmux$1126_Y, Q = \msg_last, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1294 ($sdff) from module ascon (D = $procmux$1126_Y, Q = \msg_last).
Adding SRST signal on $procdff$1250 ($dff) from module ascon (D = $procmux$1135_Y, Q = \msg_start, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1298 ($sdff) from module ascon (D = $procmux$1135_Y, Q = \msg_start).
Adding SRST signal on $procdff$1249 ($dff) from module ascon (D = { $procmux$1023_Y $procmux$1031_Y $procmux$1040_Y $procmux$1050_Y $procmux$1061_Y $procmux$1073_Y $procmux$1086_Y $procmux$1100_Y }, Q = \msg_in, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$1302 ($sdff) from module ascon (D = \uart_rx_inst.r_Rx_Byte, Q = \msg_in [63:56]).
Adding EN signal on $auto$ff.cc:266:slice$1302 ($sdff) from module ascon (D = \uart_rx_inst.r_Rx_Byte, Q = \msg_in [55:48]).
Adding EN signal on $auto$ff.cc:266:slice$1302 ($sdff) from module ascon (D = \uart_rx_inst.r_Rx_Byte, Q = \msg_in [47:40]).
Adding EN signal on $auto$ff.cc:266:slice$1302 ($sdff) from module ascon (D = \uart_rx_inst.r_Rx_Byte, Q = \msg_in [39:32]).
Adding EN signal on $auto$ff.cc:266:slice$1302 ($sdff) from module ascon (D = \uart_rx_inst.r_Rx_Byte, Q = \msg_in [31:24]).
Adding EN signal on $auto$ff.cc:266:slice$1302 ($sdff) from module ascon (D = \uart_rx_inst.r_Rx_Byte, Q = \msg_in [23:16]).
Adding EN signal on $auto$ff.cc:266:slice$1302 ($sdff) from module ascon (D = \uart_rx_inst.r_Rx_Byte, Q = \msg_in [15:8]).
Adding EN signal on $auto$ff.cc:266:slice$1302 ($sdff) from module ascon (D = \uart_rx_inst.r_Rx_Byte, Q = \msg_in [7:0]).
Adding EN signal on $procdff$1245 ($dff) from module ascon (D = $0\tx_dv[0:0], Q = \tx_dv).
Adding EN signal on $procdff$1244 ($dff) from module ascon (D = $shiftx$ascon.sv:0$25_Y, Q = \tx_byte).
Adding EN signal on $flatten\uart_tx_inst.$procdff$1169 ($dff) from module ascon (D = $flatten\uart_tx_inst.$0\r_Tx_Active[0:0], Q = \uart_tx_inst.r_Tx_Active).
Adding EN signal on $flatten\uart_tx_inst.$procdff$1167 ($dff) from module ascon (D = \tx_byte, Q = \uart_tx_inst.r_Tx_Data).
Adding EN signal on $flatten\uart_tx_inst.$procdff$1166 ($dff) from module ascon (D = $flatten\uart_tx_inst.$0\r_Bit_Index[2:0], Q = \uart_tx_inst.r_Bit_Index).
Adding EN signal on $flatten\uart_tx_inst.$procdff$1165 ($dff) from module ascon (D = $flatten\uart_tx_inst.$0\r_Clock_Count[7:0], Q = \uart_tx_inst.r_Clock_Count).
Adding EN signal on $flatten\uart_tx_inst.$procdff$1163 ($dff) from module ascon (D = $flatten\uart_tx_inst.$0\o_Tx_Serial[0:0], Q = \gp [4]).
Adding EN signal on $flatten\uart_rx_inst.$procdff$1158 ($dff) from module ascon (D = $flatten\uart_rx_inst.$0\r_Rx_DV[0:0], Q = \uart_rx_inst.r_Rx_DV).
Adding EN signal on $flatten\uart_rx_inst.$procdff$1157 ($dff) from module ascon (D = $flatten\uart_rx_inst.$or$uart.sv:0$228_Y, Q = \uart_rx_inst.r_Rx_Byte).
Adding EN signal on $flatten\uart_rx_inst.$procdff$1156 ($dff) from module ascon (D = $flatten\uart_rx_inst.$0\r_Bit_Index[2:0], Q = \uart_rx_inst.r_Bit_Index).
Adding EN signal on $flatten\uart_rx_inst.$procdff$1155 ($dff) from module ascon (D = $flatten\uart_rx_inst.$0\r_Clock_Count[7:0], Q = \uart_rx_inst.r_Clock_Count).
Adding EN signal on $flatten\ascon_top_inst.\state_machine.$procdff$1184 ($adff) from module ascon (D = $flatten\ascon_top_inst.\state_machine.$0\squeeze_counter[2:0], Q = \ascon_top_inst.state_machine.squeeze_counter).
Adding EN signal on $flatten\ascon_top_inst.\state_machine.$procdff$1179 ($adff) from module ascon (D = $flatten\ascon_top_inst.\state_machine.$0\current_state[2:0], Q = \ascon_top_inst.state_machine.current_state).
Adding EN signal on $flatten\ascon_top_inst.\state_machine.$procdff$1174 ($adff) from module ascon (D = $flatten\ascon_top_inst.\state_machine.$0\hash_ready[0:0], Q = \ascon_top_inst.state_machine.hash_ready).
Adding EN signal on $flatten\ascon_top_inst.\ascon_permutation.$procdff$1192 ($dff) from module ascon (D = $flatten\ascon_top_inst.\ascon_permutation.$0\s4[63:0], Q = \ascon_top_inst.ascon_permutation.s4).
Adding EN signal on $flatten\ascon_top_inst.\ascon_permutation.$procdff$1191 ($dff) from module ascon (D = $flatten\ascon_top_inst.\ascon_permutation.$0\s3[63:0], Q = \ascon_top_inst.ascon_permutation.s3).
Adding EN signal on $flatten\ascon_top_inst.\ascon_permutation.$procdff$1190 ($dff) from module ascon (D = $flatten\ascon_top_inst.\ascon_permutation.$0\s2[63:0], Q = \ascon_top_inst.ascon_permutation.s2).
Adding EN signal on $flatten\ascon_top_inst.\ascon_permutation.$procdff$1189 ($dff) from module ascon (D = $flatten\ascon_top_inst.\ascon_permutation.$0\s1[63:0], Q = \ascon_top_inst.ascon_permutation.s1).
Adding EN signal on $flatten\ascon_top_inst.\ascon_permutation.$procdff$1188 ($dff) from module ascon (D = $flatten\ascon_top_inst.\ascon_permutation.$0\s0[63:0], Q = \ascon_top_inst.ascon_permutation.s0).
Adding EN signal on $flatten\ascon_top_inst.\ascon_permutation.$procdff$1187 ($dff) from module ascon (D = $flatten\ascon_top_inst.\ascon_permutation.$0\round[3:0], Q = \ascon_top_inst.ascon_permutation.round).
Adding EN signal on $flatten\ascon_top_inst.\ascon_permutation.$procdff$1186 ($dff) from module ascon (D = $flatten\ascon_top_inst.\ascon_permutation.$0\permutation_done[0:0], Q = \ascon_top_inst.ascon_permutation.permutation_done).
Adding EN signal on $flatten\ascon_top_inst.\ascon_permutation.$procdff$1185 ($dff) from module ascon (D = $flatten\ascon_top_inst.\ascon_permutation.$0\state_out[319:0], Q = \ascon_top_inst.ascon_permutation.state_out).
Adding SRST signal on $flatten\ascon_top_inst.$procdff$1243 ($dff) from module ascon (D = $flatten\ascon_top_inst.$procmux$942_Y, Q = \ascon_top_inst.state_reg, rval = 320'00000000000000000000100000000001000000001100110000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:266:slice$1437 ($sdff) from module ascon (D = $flatten\ascon_top_inst.$procmux$942_Y [255:0], Q = \ascon_top_inst.state_reg [255:0]).
Adding EN signal on $auto$ff.cc:266:slice$1437 ($sdff) from module ascon (D = $flatten\ascon_top_inst.$procmux$942_Y [319:256], Q = \ascon_top_inst.state_reg [319:256]).
Adding EN signal on $flatten\ascon_top_inst.$procdff$1242 ($dff) from module ascon (D = $flatten\ascon_top_inst.$procmux$956_Y, Q = \ascon_top_inst.absorb_done).
Adding EN signal on $flatten\ascon_top_inst.$procdff$1240 ($dff) from module ascon (D = \ascon_top_inst.state_reg [319:256], Q = \ascon_top_inst.hash_out [127:64]).
Adding EN signal on $flatten\ascon_top_inst.$procdff$1240 ($dff) from module ascon (D = \ascon_top_inst.state_reg [319:256], Q = \ascon_top_inst.hash_out [191:128]).
Adding EN signal on $flatten\ascon_top_inst.$procdff$1240 ($dff) from module ascon (D = \ascon_top_inst.state_reg [319:256], Q = \ascon_top_inst.hash_out [63:0]).
Adding EN signal on $flatten\ascon_top_inst.$procdff$1240 ($dff) from module ascon (D = \ascon_top_inst.state_reg [319:256], Q = \ascon_top_inst.hash_out [255:192]).
Adding EN signal on $flatten\ascon_top_inst.$procdff$1239 ($adff) from module ascon (D = $flatten\ascon_top_inst.$0\pulse_counter[1:0], Q = \ascon_top_inst.pulse_counter).
Adding EN signal on $flatten\ascon_top_inst.$procdff$1234 ($adff) from module ascon (D = $flatten\ascon_top_inst.$0\msg_start_short[0:0], Q = \ascon_top_inst.msg_start_short).

6.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..
Removed 48 unused cells and 38 unused wires.
<suppressed ~49 debug messages>

6.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.
<suppressed ~16 debug messages>

6.13.9. Rerunning OPT passes. (Maybe there is more to do..)

6.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ascon..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

6.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ascon.
Performed a total of 0 changes.

6.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
<suppressed ~60 debug messages>
Removed a total of 20 cells.

6.13.13. Executing OPT_DFF pass (perform DFF optimizations).

6.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

6.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.

6.13.16. Rerunning OPT passes. (Maybe there is more to do..)

6.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ascon..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

6.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ascon.
Performed a total of 0 changes.

6.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
Removed a total of 0 cells.

6.13.20. Executing OPT_DFF pass (perform DFF optimizations).

6.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..

6.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.

6.13.23. Finished OPT passes. (There is nothing left to do.)

6.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 28 address bits (of 32) from memory init port ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$mem.cc:328:emit$468 ($flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466).
Removed top 31 bits (of 32) from port B of cell ascon.$add$ascon.sv:88$3 ($add).
Removed top 29 bits (of 32) from port Y of cell ascon.$add$ascon.sv:88$3 ($add).
Removed top 26 bits (of 32) from port B of cell ascon.$lt$ascon.sv:126$18 ($lt).
Removed top 24 bits (of 32) from port A of cell ascon.$sub$ascon.sv:127$20 ($sub).
Removed top 22 bits (of 32) from port B of cell ascon.$sub$ascon.sv:127$20 ($sub).
Removed top 21 bits (of 32) from port Y of cell ascon.$sub$ascon.sv:127$20 ($sub).
Removed top 31 bits (of 32) from port B of cell ascon.$add$ascon.sv:0$21 ($add).
Removed top 28 bits (of 32) from port B of cell ascon.$sub$ascon.sv:0$22 ($sub).
Removed top 24 bits (of 32) from port A of cell ascon.$auto$genrtlil.cc:1633:genRTLIL$23 ($sub).
Removed top 31 bits (of 32) from port B of cell ascon.$add$ascon.sv:129$26 ($add).
Removed top 25 bits (of 32) from port Y of cell ascon.$add$ascon.sv:129$26 ($add).
Removed top 1 bits (of 3) from port B of cell ascon.$procmux$1060_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ascon.$procmux$1072_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ascon.$procmux$1085_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell ascon.$flatten\uart_tx_inst.$procmux$601 ($mux).
Removed top 2 bits (of 3) from port B of cell ascon.$flatten\uart_tx_inst.$procmux$599_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell ascon.$flatten\uart_tx_inst.$procmux$597 ($mux).
Removed top 1 bits (of 3) from port B of cell ascon.$flatten\uart_tx_inst.$procmux$595_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell ascon.$flatten\uart_tx_inst.$procmux$590 ($mux).
Removed top 1 bits (of 3) from port B of cell ascon.$flatten\uart_tx_inst.$procmux$588_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell ascon.$flatten\uart_tx_inst.$add$uart.sv:209$197 ($add).
Removed top 29 bits (of 32) from port Y of cell ascon.$flatten\uart_tx_inst.$add$uart.sv:209$197 ($add).
Removed top 29 bits (of 32) from port B of cell ascon.$flatten\uart_tx_inst.$lt$uart.sv:208$196 ($lt).
Removed top 31 bits (of 32) from port B of cell ascon.$flatten\uart_tx_inst.$add$uart.sv:191$192 ($add).
Removed top 24 bits (of 32) from port Y of cell ascon.$flatten\uart_tx_inst.$add$uart.sv:191$192 ($add).
Removed top 24 bits (of 32) from port B of cell ascon.$flatten\uart_tx_inst.$lt$uart.sv:190$191 ($lt).
Removed top 1 bits (of 3) from port B of cell ascon.$auto$opt_dff.cc:195:make_patterns_logic$1331 ($ne).
Removed top 2 bits (of 3) from port B of cell ascon.$auto$opt_dff.cc:195:make_patterns_logic$1397 ($ne).
Removed top 1 bits (of 2) from port B of cell ascon.$auto$opt_dff.cc:195:make_patterns_logic$1403 ($ne).
Removed top 2 bits (of 3) from mux cell ascon.$flatten\uart_rx_inst.$procmux$530 ($mux).
Removed top 2 bits (of 3) from port B of cell ascon.$flatten\uart_rx_inst.$procmux$528_CMP0 ($eq).
Removed top 1 bits (of 3) from mux cell ascon.$flatten\uart_rx_inst.$procmux$524 ($mux).
Removed top 2 bits (of 3) from mux cell ascon.$flatten\uart_rx_inst.$procmux$516 ($mux).
Removed top 1 bits (of 3) from port B of cell ascon.$flatten\uart_rx_inst.$procmux$514_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ascon.$flatten\uart_rx_inst.$procmux$499_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell ascon.$flatten\uart_rx_inst.$add$uart.sv:313$230 ($add).
Removed top 29 bits (of 32) from port Y of cell ascon.$flatten\uart_rx_inst.$add$uart.sv:313$230 ($add).
Removed top 29 bits (of 32) from port B of cell ascon.$flatten\uart_rx_inst.$lt$uart.sv:312$229 ($lt).
Converting cell ascon.$flatten\uart_rx_inst.$neg$uart.sv:0$222 ($neg) from signed to unsigned.
Removed top 1 bits (of 4) from port A of cell ascon.$flatten\uart_rx_inst.$neg$uart.sv:0$222 ($neg).
Removed top 24 bits (of 32) from port B of cell ascon.$flatten\uart_rx_inst.$lt$uart.sv:305$218 ($lt).
Removed top 31 bits (of 32) from port B of cell ascon.$flatten\uart_rx_inst.$add$uart.sv:299$217 ($add).
Removed top 24 bits (of 32) from port Y of cell ascon.$flatten\uart_rx_inst.$add$uart.sv:299$217 ($add).
Removed top 1 bits (of 8) from port B of cell ascon.$flatten\uart_rx_inst.$eq$uart.sv:291$215 ($eq).
Removed top 1 bits (of 2) from port B of cell ascon.$auto$opt_dff.cc:195:make_patterns_logic$1480 ($ne).
Removed top 1 bits (of 2) from port B of cell ascon.$auto$opt_dff.cc:195:make_patterns_logic$1444 ($ne).
Removed top 1 bits (of 2) from port B of cell ascon.$auto$opt_dff.cc:195:make_patterns_logic$1442 ($ne).
Removed top 19 bits (of 64) from port A of cell ascon.$flatten\ascon_top_inst.\ascon_permutation.$or$permutation_module.sv:34$134 ($or).
Removed top 28 bits (of 64) from port A of cell ascon.$flatten\ascon_top_inst.\ascon_permutation.$or$permutation_module.sv:34$137 ($or).
Removed top 61 bits (of 64) from port A of cell ascon.$flatten\ascon_top_inst.\ascon_permutation.$or$permutation_module.sv:34$142 ($or).
Removed top 39 bits (of 64) from port A of cell ascon.$flatten\ascon_top_inst.\ascon_permutation.$or$permutation_module.sv:34$145 ($or).
Removed top 1 bits (of 64) from port A of cell ascon.$flatten\ascon_top_inst.\ascon_permutation.$or$permutation_module.sv:34$150 ($or).
Removed top 6 bits (of 64) from port A of cell ascon.$flatten\ascon_top_inst.\ascon_permutation.$or$permutation_module.sv:34$153 ($or).
Removed top 10 bits (of 64) from port A of cell ascon.$flatten\ascon_top_inst.\ascon_permutation.$or$permutation_module.sv:34$158 ($or).
Removed top 17 bits (of 64) from port A of cell ascon.$flatten\ascon_top_inst.\ascon_permutation.$or$permutation_module.sv:34$161 ($or).
Removed top 7 bits (of 64) from port A of cell ascon.$flatten\ascon_top_inst.\ascon_permutation.$or$permutation_module.sv:34$166 ($or).
Removed top 41 bits (of 64) from port A of cell ascon.$flatten\ascon_top_inst.\ascon_permutation.$or$permutation_module.sv:34$169 ($or).
Removed top 31 bits (of 32) from port B of cell ascon.$flatten\ascon_top_inst.\ascon_permutation.$add$permutation_module.sv:85$173 ($add).
Removed top 28 bits (of 32) from port Y of cell ascon.$flatten\ascon_top_inst.\ascon_permutation.$add$permutation_module.sv:85$173 ($add).
Removed top 31 bits (of 32) from port B of cell ascon.$flatten\ascon_top_inst.\state_machine.$add$ascon_state_machine.sv:64$187 ($add).
Removed top 29 bits (of 32) from port Y of cell ascon.$flatten\ascon_top_inst.\state_machine.$add$ascon_state_machine.sv:64$187 ($add).
Removed top 1 bits (of 2) from port B of cell ascon.$auto$opt_dff.cc:195:make_patterns_logic$1427 ($ne).
Removed top 1 bits (of 3) from mux cell ascon.$flatten\ascon_top_inst.\state_machine.$procmux$689 ($mux).
Removed top 1 bits (of 3) from mux cell ascon.$flatten\ascon_top_inst.\state_machine.$procmux$700 ($mux).
Removed top 1 bits (of 3) from mux cell ascon.$flatten\ascon_top_inst.\state_machine.$procmux$703 ($mux).
Removed top 2 bits (of 3) from port B of cell ascon.$flatten\ascon_top_inst.$procmux$958_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ascon.$flatten\ascon_top_inst.$procmux$946_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell ascon.$flatten\ascon_top_inst.$procmux$911_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ascon.$flatten\ascon_top_inst.$procmux$900_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell ascon.$flatten\ascon_top_inst.$procmux$878_CMP0 ($eq).
Removed top 31 bits (of 32) from port B of cell ascon.$flatten\ascon_top_inst.$sub$ascon_top.sv:113$49 ($sub).
Removed top 30 bits (of 32) from port Y of cell ascon.$flatten\ascon_top_inst.$sub$ascon_top.sv:113$49 ($sub).
Removed top 31 bits (of 32) from port B of cell ascon.$flatten\ascon_top_inst.$gt$ascon_top.sv:111$48 ($gt).
Removed top 1 bits (of 3) from port B of cell ascon.$flatten\ascon_top_inst.$eq$ascon_top.sv:52$38 ($eq).
Removed top 25 bits (of 32) from wire ascon.$add$ascon.sv:129$26_Y.
Removed top 29 bits (of 32) from wire ascon.$add$ascon.sv:88$3_Y.
Removed top 30 bits (of 32) from wire ascon.$flatten\ascon_top_inst.$sub$ascon_top.sv:113$49_Y.
Removed top 28 bits (of 32) from wire ascon.$flatten\ascon_top_inst.\ascon_permutation.$add$permutation_module.sv:85$173_Y.
Removed top 29 bits (of 32) from wire ascon.$flatten\ascon_top_inst.\state_machine.$add$ascon_state_machine.sv:64$187_Y.
Removed top 1 bits (of 3) from wire ascon.$flatten\ascon_top_inst.\state_machine.$procmux$689_Y.
Removed top 1 bits (of 3) from wire ascon.$flatten\ascon_top_inst.\state_machine.$procmux$700_Y.
Removed top 1 bits (of 3) from wire ascon.$flatten\ascon_top_inst.\state_machine.$procmux$703_Y.

6.15. Executing PEEPOPT pass (run peephole optimizers).

6.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..
Removed 0 unused cells and 8 unused wires.
<suppressed ~1 debug messages>

6.17. Executing SHARE pass (SAT-based resource sharing).

6.18. Executing TECHMAP pass (map to technology primitives).

6.18.1. Executing Verilog-2005 frontend: /home/daniel/yosis/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

6.18.2. Continuing TECHMAP pass.
Using template $paramod$254ef1516958dd5ebf9155b08a85a11a24f732fb\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$f1f291c0f5677c92e44b45479f4634f84921299f\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~123 debug messages>

6.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.

6.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

6.21. Executing TECHMAP pass (map to technology primitives).

6.21.1. Executing Verilog-2005 frontend: /home/daniel/yosis/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

6.21.2. Executing Verilog-2005 frontend: /home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

6.21.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

6.22. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module ascon:
  creating $macc model for $add$ascon.sv:0$21 ($add).
  creating $macc model for $add$ascon.sv:129$26 ($add).
  creating $macc model for $add$ascon.sv:88$3 ($add).
  creating $macc model for $auto$genrtlil.cc:1633:genRTLIL$23 ($sub).
  creating $macc model for $flatten\ascon_top_inst.$sub$ascon_top.sv:113$49 ($sub).
  creating $macc model for $flatten\ascon_top_inst.\ascon_permutation.$add$permutation_module.sv:85$173 ($add).
  creating $macc model for $flatten\ascon_top_inst.\state_machine.$add$ascon_state_machine.sv:64$187 ($add).
  creating $macc model for $flatten\uart_rx_inst.$add$uart.sv:299$217 ($add).
  creating $macc model for $flatten\uart_rx_inst.$add$uart.sv:313$230 ($add).
  creating $macc model for $flatten\uart_rx_inst.$neg$uart.sv:0$222 ($neg).
  creating $macc model for $flatten\uart_tx_inst.$add$uart.sv:191$192 ($add).
  creating $macc model for $flatten\uart_tx_inst.$add$uart.sv:209$197 ($add).
  creating $macc model for $sub$ascon.sv:0$22 ($sub).
  creating $macc model for $sub$ascon.sv:127$20 ($sub).
  merging $macc model for $add$ascon.sv:0$21 into $sub$ascon.sv:0$22.
  merging $macc model for $sub$ascon.sv:0$22 into $auto$genrtlil.cc:1633:genRTLIL$23.
  creating $alu model for $macc $flatten\uart_tx_inst.$add$uart.sv:209$197.
  creating $alu model for $macc $flatten\uart_tx_inst.$add$uart.sv:191$192.
  creating $alu model for $macc $flatten\uart_rx_inst.$neg$uart.sv:0$222.
  creating $alu model for $macc $flatten\uart_rx_inst.$add$uart.sv:313$230.
  creating $alu model for $macc $flatten\uart_rx_inst.$add$uart.sv:299$217.
  creating $alu model for $macc $flatten\ascon_top_inst.\state_machine.$add$ascon_state_machine.sv:64$187.
  creating $alu model for $macc $flatten\ascon_top_inst.\ascon_permutation.$add$permutation_module.sv:85$173.
  creating $alu model for $macc $flatten\ascon_top_inst.$sub$ascon_top.sv:113$49.
  creating $alu model for $macc $add$ascon.sv:88$3.
  creating $alu model for $macc $add$ascon.sv:129$26.
  creating $alu model for $macc $sub$ascon.sv:127$20.
  creating $macc cell for $auto$genrtlil.cc:1633:genRTLIL$23: $auto$alumacc.cc:365:replace_macc$1495
  creating $alu model for $flatten\uart_rx_inst.$lt$uart.sv:305$218 ($lt): new $alu
  creating $alu model for $flatten\uart_tx_inst.$lt$uart.sv:190$191 ($lt): new $alu
  creating $alu model for $lt$ascon.sv:126$18 ($lt): new $alu
  creating $alu cell for $lt$ascon.sv:126$18: $auto$alumacc.cc:485:replace_alu$1499
  creating $alu cell for $flatten\uart_tx_inst.$lt$uart.sv:190$191: $auto$alumacc.cc:485:replace_alu$1510
  creating $alu cell for $flatten\uart_rx_inst.$lt$uart.sv:305$218: $auto$alumacc.cc:485:replace_alu$1515
  creating $alu cell for $sub$ascon.sv:127$20: $auto$alumacc.cc:485:replace_alu$1520
  creating $alu cell for $add$ascon.sv:129$26: $auto$alumacc.cc:485:replace_alu$1523
  creating $alu cell for $add$ascon.sv:88$3: $auto$alumacc.cc:485:replace_alu$1526
  creating $alu cell for $flatten\ascon_top_inst.$sub$ascon_top.sv:113$49: $auto$alumacc.cc:485:replace_alu$1529
  creating $alu cell for $flatten\ascon_top_inst.\ascon_permutation.$add$permutation_module.sv:85$173: $auto$alumacc.cc:485:replace_alu$1532
  creating $alu cell for $flatten\ascon_top_inst.\state_machine.$add$ascon_state_machine.sv:64$187: $auto$alumacc.cc:485:replace_alu$1535
  creating $alu cell for $flatten\uart_rx_inst.$add$uart.sv:299$217: $auto$alumacc.cc:485:replace_alu$1538
  creating $alu cell for $flatten\uart_rx_inst.$add$uart.sv:313$230: $auto$alumacc.cc:485:replace_alu$1541
  creating $alu cell for $flatten\uart_rx_inst.$neg$uart.sv:0$222: $auto$alumacc.cc:485:replace_alu$1544
  creating $alu cell for $flatten\uart_tx_inst.$add$uart.sv:191$192: $auto$alumacc.cc:485:replace_alu$1547
  creating $alu cell for $flatten\uart_tx_inst.$add$uart.sv:209$197: $auto$alumacc.cc:485:replace_alu$1550
  created 14 $alu and 1 $macc cells.

6.23. Executing OPT pass (performing simple optimizations).

6.23.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.
<suppressed ~16 debug messages>

6.23.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
Removed a total of 0 cells.

6.23.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ascon..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

6.23.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ascon.
Performed a total of 0 changes.

6.23.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
Removed a total of 0 cells.

6.23.6. Executing OPT_DFF pass (perform DFF optimizations).

6.23.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..
Removed 2 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

6.23.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.

6.23.9. Rerunning OPT passes. (Maybe there is more to do..)

6.23.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ascon..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

6.23.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ascon.
Performed a total of 0 changes.

6.23.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
Removed a total of 0 cells.

6.23.13. Executing OPT_DFF pass (perform DFF optimizations).

6.23.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..

6.23.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.

6.23.16. Finished OPT passes. (There is nothing left to do.)

6.24. Executing MEMORY pass.

6.24.1. Executing OPT_MEM pass (optimize memories).
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 8
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 9
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 10
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 11
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 12
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 13
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 14
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 15
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 16
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 17
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 18
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 19
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 20
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 21
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 22
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 23
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 24
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 25
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 26
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 27
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 28
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 29
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 30
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 31
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 32
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 33
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 34
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 35
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 36
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 37
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 38
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 39
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 40
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 41
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 42
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 43
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 44
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 45
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 46
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 47
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 48
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 49
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 50
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 51
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 52
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 53
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 54
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 55
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 56
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 57
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 58
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 59
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 60
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 61
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 62
ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: removing const-0 lane 63
Performed a total of 1 transformations.

6.24.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

6.24.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

6.24.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

6.24.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466'[0] in module `\ascon': no output FF found.
Checking read port address `$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466'[0] in module `\ascon': merged address FF to cell.

6.24.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..

6.24.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

6.24.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

6.24.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..

6.24.10. Executing MEMORY_COLLECT pass (generating $mem cells).

6.25. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..

6.26. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466
<suppressed ~145 debug messages>

6.27. Executing TECHMAP pass (map to technology primitives).

6.27.1. Executing Verilog-2005 frontend: /home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

6.27.2. Executing Verilog-2005 frontend: /home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD_'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD_'.
Successfully finished Verilog frontend.

6.27.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

6.28. Executing OPT pass (performing simple optimizations).

6.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.
<suppressed ~52 debug messages>

6.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
Removed a total of 0 cells.

6.28.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1458 ($dffe) from module ascon (D = $flatten\ascon_top_inst.$procmux$954_Y, Q = \ascon_top_inst.absorb_done, rval = 1'0).
Adding SRST signal on $auto$ff.cc:266:slice$1430 ($dffe) from module ascon (D = $flatten\ascon_top_inst.\ascon_permutation.$2\state_out[319:0], Q = \ascon_top_inst.ascon_permutation.state_out, rval = 320'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $auto$ff.cc:266:slice$1374 ($dffe) from module ascon (D = $flatten\uart_rx_inst.$procmux$558_Y, Q = \uart_rx_inst.r_Bit_Index, rval = 3'000).
Adding SRST signal on $auto$ff.cc:266:slice$1356 ($dffe) from module ascon (D = $flatten\uart_tx_inst.$add$uart.sv:191$192_Y [7:0], Q = \uart_tx_inst.r_Clock_Count, rval = 8'00000000).
Adding SRST signal on $auto$ff.cc:266:slice$1349 ($dffe) from module ascon (D = $flatten\uart_tx_inst.$procmux$640_Y, Q = \uart_tx_inst.r_Bit_Index, rval = 3'000).
Adding SRST signal on $auto$ff.cc:266:slice$1327 ($dffe) from module ascon (D = $procmux$1008_Y, Q = \tx_dv, rval = 1'0).

6.28.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..
Removed 13 unused cells and 52 unused wires.
<suppressed ~14 debug messages>

6.28.5. Rerunning OPT passes. (Removed registers in this run.)

6.28.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.
<suppressed ~4 debug messages>

6.28.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
Removed a total of 0 cells.

6.28.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1726 ($sdffce) from module ascon (D = $flatten\uart_tx_inst.$add$uart.sv:209$197_Y [2:0], Q = \uart_tx_inst.r_Bit_Index, rval = 3'000).
Adding SRST signal on $auto$ff.cc:266:slice$1720 ($sdffce) from module ascon (D = $flatten\uart_rx_inst.$add$uart.sv:313$230_Y [2:0], Q = \uart_rx_inst.r_Bit_Index, rval = 3'000).

6.28.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..
Removed 2 unused cells and 6 unused wires.
<suppressed ~3 debug messages>

6.28.10. Rerunning OPT passes. (Removed registers in this run.)

6.28.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.

6.28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
Removed a total of 0 cells.

6.28.13. Executing OPT_DFF pass (perform DFF optimizations).

6.28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..

6.28.15. Finished fast OPT passes.

6.29. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory $flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466 in module \ascon:
  created 16 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of ascon.$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466: $$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdreg[0]
  read interface: 1 $dff and 15 $mux cells.
  write interface: 0 write mux blocks.

6.30. Executing OPT pass (performing simple optimizations).

6.30.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.
<suppressed ~3 debug messages>

6.30.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
Removed a total of 0 cells.

6.30.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ascon..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~30 debug messages>

6.30.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ascon.
    Consolidated identical input bits for $mux cell $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][3][3]$1764:
      Old ports: A=8'11010010, B=8'11000011, Y=$memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][1]$b$1748
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][1]$b$1748 [4] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][1]$b$1748 [0] }
      New connections: { $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][1]$b$1748 [7:5] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][1]$b$1748 [3:1] } = 6'110001
    Consolidated identical input bits for $mux cell $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][3][2]$1761:
      Old ports: A=8'11110000, B=8'11100001, Y=$memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][1]$a$1747
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][1]$a$1747 [4] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][1]$a$1747 [0] }
      New connections: { $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][1]$a$1747 [7:5] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][1]$a$1747 [3:1] } = 6'111000
    Consolidated identical input bits for $mux cell $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][3][1]$1758:
      Old ports: A=8'00011110, B=8'00001111, Y=$memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$b$1745
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$b$1745 [4] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$b$1745 [0] }
      New connections: { $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$b$1745 [7:5] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$b$1745 [3:1] } = 6'000111
    Consolidated identical input bits for $mux cell $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][3][0]$1755:
      Old ports: A=8'00111100, B=8'00101101, Y=$memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$a$1744
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$a$1744 [4] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$a$1744 [0] }
      New connections: { $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$a$1744 [7:5] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$a$1744 [3:1] } = 6'001110
    Consolidated identical input bits for $mux cell $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][3][4]$1767:
      Old ports: A=8'10110100, B=8'10100101, Y=$memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][2]$a$1750
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][2]$a$1750 [4] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][2]$a$1750 [0] }
      New connections: { $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][2]$a$1750 [7:5] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][2]$a$1750 [3:1] } = 6'101010
    Consolidated identical input bits for $mux cell $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][3][5]$1770:
      Old ports: A=8'10010110, B=8'10000111, Y=$memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][2]$b$1751
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][2]$b$1751 [4] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][2]$b$1751 [0] }
      New connections: { $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][2]$b$1751 [7:5] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][2]$b$1751 [3:1] } = 6'100011
    Consolidated identical input bits for $mux cell $flatten\ascon_top_inst.\state_machine.$procmux$689:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:461:run$1486 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:461:run$1486 [1]
      New connections: $auto$wreduce.cc:461:run$1486 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\ascon_top_inst.\state_machine.$procmux$696:
      Old ports: A=3'100, B=3'001, Y=$flatten\ascon_top_inst.\state_machine.$procmux$696_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\ascon_top_inst.\state_machine.$procmux$696_Y [2] $flatten\ascon_top_inst.\state_machine.$procmux$696_Y [0] }
      New connections: $flatten\ascon_top_inst.\state_machine.$procmux$696_Y [1] = 1'0
    Consolidated identical input bits for $mux cell $flatten\uart_rx_inst.$procmux$511:
      Old ports: A=3'011, B=3'100, Y=$flatten\uart_rx_inst.$procmux$511_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\uart_rx_inst.$procmux$511_Y [2] $flatten\uart_rx_inst.$procmux$511_Y [0] }
      New connections: $flatten\uart_rx_inst.$procmux$511_Y [1] = $flatten\uart_rx_inst.$procmux$511_Y [0]
    Consolidated identical input bits for $mux cell $flatten\uart_rx_inst.$procmux$519:
      Old ports: A=3'010, B={ 2'01 $flatten\uart_rx_inst.$procmux$516_Y [0] }, Y=$flatten\uart_rx_inst.$procmux$519_Y
      New ports: A=1'0, B=$flatten\uart_rx_inst.$procmux$516_Y [0], Y=$flatten\uart_rx_inst.$procmux$519_Y [0]
      New connections: $flatten\uart_rx_inst.$procmux$519_Y [2:1] = 2'01
    Consolidated identical input bits for $mux cell $flatten\uart_rx_inst.$procmux$524:
      Old ports: A=2'10, B=2'00, Y=$flatten\uart_rx_inst.$procmux$524_Y [1:0]
      New ports: A=1'1, B=1'0, Y=$flatten\uart_rx_inst.$procmux$524_Y [1]
      New connections: $flatten\uart_rx_inst.$procmux$524_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\uart_rx_inst.$procmux$526:
      Old ports: A=3'001, B={ 1'0 $flatten\uart_rx_inst.$procmux$524_Y [1:0] }, Y=$flatten\uart_rx_inst.$procmux$526_Y
      New ports: A=2'01, B=$flatten\uart_rx_inst.$procmux$524_Y [1:0], Y=$flatten\uart_rx_inst.$procmux$526_Y [1:0]
      New connections: $flatten\uart_rx_inst.$procmux$526_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\uart_tx_inst.$procmux$585:
      Old ports: A=3'011, B=3'100, Y=$flatten\uart_tx_inst.$procmux$585_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\uart_tx_inst.$procmux$585_Y [2] $flatten\uart_tx_inst.$procmux$585_Y [0] }
      New connections: $flatten\uart_tx_inst.$procmux$585_Y [1] = $flatten\uart_tx_inst.$procmux$585_Y [0]
    Consolidated identical input bits for $mux cell $flatten\uart_tx_inst.$procmux$593:
      Old ports: A=3'010, B={ 2'01 $flatten\uart_tx_inst.$procmux$590_Y [0] }, Y=$flatten\uart_tx_inst.$procmux$593_Y
      New ports: A=1'0, B=$flatten\uart_tx_inst.$procmux$590_Y [0], Y=$flatten\uart_tx_inst.$procmux$593_Y [0]
      New connections: $flatten\uart_tx_inst.$procmux$593_Y [2:1] = 2'01
  Optimizing cells in module \ascon.
    Consolidated identical input bits for $mux cell $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][2]$1749:
      Old ports: A=$memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][2]$a$1750, B=$memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][2]$b$1751, Y=$memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][1]$a$1741
      New ports: A={ 1'1 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][2]$a$1750 [4] 1'0 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][2]$a$1750 [0] }, B={ 1'0 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][2]$b$1751 [4] 1'1 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][2]$b$1751 [0] }, Y={ $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][1]$a$1741 [5:4] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][1]$a$1741 [1:0] }
      New connections: { $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][1]$a$1741 [7:6] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][1]$a$1741 [3:2] } = 4'1001
    Consolidated identical input bits for $mux cell $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][1]$1746:
      Old ports: A=$memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][1]$a$1747, B=$memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][1]$b$1748, Y=$memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$b$1739
      New ports: A={ 1'1 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][1]$a$1747 [4] 1'0 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][1]$a$1747 [0] }, B={ 1'0 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][1]$b$1748 [4] 1'1 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][1]$b$1748 [0] }, Y={ $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$b$1739 [5:4] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$b$1739 [1:0] }
      New connections: { $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$b$1739 [7:6] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$b$1739 [3:2] } = 4'1100
    Consolidated identical input bits for $mux cell $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$1743:
      Old ports: A=$memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$a$1744, B=$memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$b$1745, Y=$memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$a$1738
      New ports: A={ 1'1 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$a$1744 [4] 1'0 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$a$1744 [0] }, B={ 1'0 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$b$1745 [4] 1'1 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$b$1745 [0] }, Y={ $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$a$1738 [5:4] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$a$1738 [1:0] }
      New connections: { $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$a$1738 [7:6] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$a$1738 [3:2] } = 4'0011
  Optimizing cells in module \ascon.
    Consolidated identical input bits for $mux cell $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][1]$1740:
      Old ports: A=$memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][1]$a$1741, B=8'00000000, Y=$memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$b$1736
      New ports: A={ $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][1]$a$1741 [5:4] 1'1 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][1]$a$1741 [1:0] }, B=5'00000, Y={ $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$b$1736 [5:4] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$b$1736 [2:0] }
      New connections: { $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$b$1736 [7:6] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$b$1736 [3] } = { $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$b$1736 [2] 2'00 }
    Consolidated identical input bits for $mux cell $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$1737:
      Old ports: A=$memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$a$1738, B=$memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$b$1739, Y=$memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$a$1735
      New ports: A={ 1'0 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$a$1738 [5:4] 1'1 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$a$1738 [1:0] }, B={ 1'1 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$b$1739 [5:4] 1'0 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$b$1739 [1:0] }, Y={ $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$a$1735 [6:4] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$a$1735 [2:0] }
      New connections: { $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$a$1735 [7] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$a$1735 [3] } = { $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$a$1735 [6] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$a$1735 [2] }
  Optimizing cells in module \ascon.
Performed a total of 19 changes.

6.30.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
<suppressed ~27 debug messages>
Removed a total of 9 cells.

6.30.6. Executing OPT_DFF pass (perform DFF optimizations).

6.30.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..
Removed 0 unused cells and 28 unused wires.
<suppressed ~1 debug messages>

6.30.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.

6.30.9. Rerunning OPT passes. (Maybe there is more to do..)

6.30.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ascon..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~32 debug messages>

6.30.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ascon.
    Consolidated identical input bits for $mux cell $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$1737:
      Old ports: A={ 1'0 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$a$1738 [5:4] 1'1 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$a$1738 [1:0] }, B={ 1'1 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$a$1738 [5:4] 1'0 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$a$1738 [1:0] }, Y={ $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$a$1735 [7] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$a$1735 [5:3] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$a$1735 [1:0] }
      New ports: A=2'01, B=2'10, Y={ $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$a$1735 [7] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$a$1735 [3] }
      New connections: { $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$a$1735 [5:4] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$a$1735 [1:0] } = { $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$a$1738 [5:4] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$a$1738 [1:0] }
    Consolidated identical input bits for $mux cell $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][2]$1749:
      Old ports: A={ 1'1 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$a$1744 [4] 1'0 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$a$1744 [0] }, B={ 1'0 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$a$1744 [4] 1'1 $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$a$1744 [0] }, Y={ $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$a$1738 [5:4] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$a$1738 [1:0] }
      New ports: A=2'10, B=2'01, Y={ $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$a$1738 [5] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$a$1738 [1] }
      New connections: { $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$a$1738 [4] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][1][0]$a$1738 [0] } = { $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$a$1744 [4] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][2][0]$a$1744 [0] }
  Optimizing cells in module \ascon.
Performed a total of 2 changes.

6.30.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
Removed a total of 0 cells.

6.30.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdreg[0] ($dff) from module ascon (D = { $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$a$1735 [7] $memory$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdmux[0][0][0]$a$1735 [3] }, Q = { $flatten\ascon_top_inst.\ascon_permutation.$2\round_constant$func$permutation_module.sv:48$50.$result[63:0]$108 [6] $flatten\ascon_top_inst.\ascon_permutation.$2\round_constant$func$permutation_module.sv:48$50.$result[63:0]$108 [3] }, rval = 2'00).

6.30.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

6.30.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.

6.30.16. Rerunning OPT passes. (Maybe there is more to do..)

6.30.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ascon..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~34 debug messages>

6.30.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ascon.
Performed a total of 0 changes.

6.30.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
Removed a total of 0 cells.

6.30.20. Executing OPT_DFF pass (perform DFF optimizations).

6.30.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..

6.30.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.

6.30.23. Finished OPT passes. (There is nothing left to do.)

6.31. Executing TECHMAP pass (map to technology primitives).

6.31.1. Executing Verilog-2005 frontend: /home/daniel/yosis/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.31.2. Executing Verilog-2005 frontend: /home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

6.31.3. Continuing TECHMAP pass.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $logic_and.
Using extmapper simplemap for cells of type $not.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$constmap:2f41b21facadedf7939b85efe5db337b18ec397a$paramod$341e229848f9239f8cef6cb01a10a3ca04449255\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper maccmap for cells of type $macc.
  sub { $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [31] $sub$ascon.sv:127$20_Y [9:8] $auto$rtlil.cc:2724:Not$1708 $auto$rtlil.cc:2724:Not$1706 $auto$rtlil.cc:2724:Not$1704 $auto$rtlil.cc:2724:Not$1702 $auto$rtlil.cc:2724:Not$1700 3'111 } (32 bits, unsigned)
  add 255 (32 bits, unsigned)
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdffce.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $sdff.
Using template $paramod$c4905825bb8ecc38b98eb4167e8b007447af7884\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adffe.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod$025d767fc934a3e7d59a671de523743ebaa07759\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$constmap:9d7c541a436e2c9bb59914d3a53cc61c099f37b0$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx for cells of type $shift.
Using extmapper simplemap for cells of type $and.
Analyzing pattern of constant bits for this cell:
  Constant input on bit 0 of port A: 1'1
Creating constmapped module `$paramod$constmap:82d13b1faa4b21cb1487e5b4ddefba1164cb15a1$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx'.

6.31.40. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:82d13b1faa4b21cb1487e5b4ddefba1164cb15a1$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $procmux$2793.
    dead port 2/2 on $mux $procmux$2787.
    dead port 2/2 on $mux $procmux$2781.
Removed 3 multiplexer ports.
<suppressed ~931 debug messages>

6.31.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:82d13b1faa4b21cb1487e5b4ddefba1164cb15a1$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx.
<suppressed ~2 debug messages>
Removed 0 unused cells and 9 unused wires.
Using template $paramod$constmap:82d13b1faa4b21cb1487e5b4ddefba1164cb15a1$paramod$40ccfd5a7f1418017a9af25543d0c43a198b5946\_90_shift_shiftx for cells of type $shift.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ef8fb1849064cca7dc908988762d3374786d9fdb\_90_alu for cells of type $alu.
Using template $paramod$56f7ce6d87f8add68ca646dc02d7695a3189f8e5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$5b8e5a9b5a426b0c90b7af4b553cf2b3270c3209\_90_pmux for cells of type $pmux.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
No more expansions possible.
<suppressed ~1319 debug messages>

6.32. Executing OPT pass (performing simple optimizations).

6.32.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.
<suppressed ~3742 debug messages>

6.32.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
<suppressed ~237 debug messages>
Removed a total of 79 cells.

6.32.3. Executing OPT_DFF pass (perform DFF optimizations).

6.32.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..
Removed 4624 unused cells and 1877 unused wires.
<suppressed ~4625 debug messages>

6.32.5. Finished fast OPT passes.

6.33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..

6.34. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

6.35. Executing TECHMAP pass (map to technology primitives).

6.35.1. Executing Verilog-2005 frontend: /home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

6.35.2. Continuing TECHMAP pass.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFF_P_.
Using template \$_DFF_PP0_ for cells of type $_DFF_PP0_.
No more expansions possible.
<suppressed ~1504 debug messages>

6.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.
<suppressed ~314 debug messages>

6.37. Executing SIMPLEMAP pass (map simple cells to gate primitives).

6.38. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in ascon.

6.39. Executing ATTRMVCP pass (move or copy attributes).

6.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..
Removed 0 unused cells and 7604 unused wires.
<suppressed ~1 debug messages>

6.41. Executing TECHMAP pass (map to technology primitives).

6.41.1. Executing Verilog-2005 frontend: /home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

6.41.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

6.42. Executing ABC9 pass.

6.42.1. Executing ABC9_OPS pass (helper functions for ABC9).

6.42.2. Executing ABC9_OPS pass (helper functions for ABC9).

6.42.3. Executing PROC pass (convert processes to netlists).

6.42.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.42.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$21894 in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Removed a total of 0 dead cases.

6.42.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

6.42.3.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$21895'.
  Set init value: \Q = 1'0

6.42.3.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$21894'.

6.42.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

6.42.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$21895'.
Creating decoders for process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$21894'.
     1/1: $0\Q[0:0]

6.42.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).

6.42.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.\Q' using process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$21894'.
  created $adff cell `$procdff$21900' with positive edge clock and positive level reset.

6.42.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.42.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$21895'.
Found and cleaned up 1 empty switch in `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$21894'.
Removing empty process `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$21894'.
Cleaned up 1 empty switch.

6.42.3.12. Executing OPT_EXPR pass (perform const folding).

6.42.4. Executing PROC pass (convert processes to netlists).

6.42.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.42.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$21917 in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Removed a total of 0 dead cases.

6.42.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

6.42.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$21918'.
  Set init value: \Q = 1'0

6.42.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \muxlsr in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$21917'.

6.42.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~1 debug messages>

6.42.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$21918'.
Creating decoders for process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$21917'.
     1/1: $0\Q[0:0]

6.42.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).

6.42.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.\Q' using process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$21917'.
  created $adff cell `$procdff$21923' with positive edge clock and positive level reset.

6.42.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.42.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:0$21918'.
Found and cleaned up 1 empty switch in `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$21917'.
Removing empty process `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.$proc$/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v:344$21917'.
Cleaned up 1 empty switch.

6.42.4.12. Executing OPT_EXPR pass (perform const folding).

6.42.5. Executing SCC pass (detecting logic loops).
Found an SCC: $auto$simplemap.cc:126:simplemap_reduce$2519 $auto$opt_expr.cc:617:replace_const_cells$18199 $auto$simplemap.cc:225:simplemap_logbin$1905 $auto$simplemap.cc:196:simplemap_lognot$1904 $auto$ff.cc:266:slice$2362 $auto$dfflegalize.cc:941:flip_pol$18353 $auto$ff.cc:485:convert_ce_over_srst$18351 $auto$simplemap.cc:126:simplemap_reduce$2361 $auto$simplemap.cc:126:simplemap_reduce$2521
Found an SCC: $auto$simplemap.cc:38:simplemap_not$8260 $auto$ff.cc:266:slice$7503 $auto$dfflegalize.cc:941:flip_pol$19929 $auto$ff.cc:485:convert_ce_over_srst$19927 $auto$simplemap.cc:341:simplemap_lut$2266 $auto$ff.cc:266:slice$7504 $auto$dfflegalize.cc:941:flip_pol$19933 $auto$ff.cc:485:convert_ce_over_srst$19931 $auto$simplemap.cc:126:simplemap_reduce$2272 $auto$simplemap.cc:341:simplemap_lut$2268 $auto$ff.cc:266:slice$7505 $auto$dfflegalize.cc:941:flip_pol$19937 $auto$ff.cc:485:convert_ce_over_srst$19935
Found an SCC: $auto$ff.cc:266:slice$2616 $auto$ff.cc:479:convert_ce_over_srst$18429 $auto$ff.cc:266:slice$2615 $auto$ff.cc:479:convert_ce_over_srst$18427 $auto$ff.cc:266:slice$2614 $auto$ff.cc:479:convert_ce_over_srst$18425 $auto$ff.cc:266:slice$2613 $auto$ff.cc:479:convert_ce_over_srst$18423 $auto$simplemap.cc:225:simplemap_logbin$14665 $auto$alumacc.cc:485:replace_alu$1510.slice[2].ccu2c_i $auto$alumacc.cc:485:replace_alu$1510.slice[0].ccu2c_i $auto$ff.cc:266:slice$2612 $auto$ff.cc:479:convert_ce_over_srst$18421 $auto$simplemap.cc:126:simplemap_reduce$7507
Found an SCC: $auto$simplemap.cc:225:simplemap_logbin$1895 $auto$ff.cc:266:slice$2313 $auto$simplemap.cc:126:simplemap_reduce$3151
Found an SCC: $auto$simplemap.cc:38:simplemap_not$8121 $auto$ff.cc:266:slice$2363 $auto$dfflegalize.cc:941:flip_pol$18357 $auto$ff.cc:485:convert_ce_over_srst$18355 $auto$ff.cc:266:slice$2365 $auto$dfflegalize.cc:941:flip_pol$18365 $auto$ff.cc:485:convert_ce_over_srst$18363 $auto$simplemap.cc:126:simplemap_reduce$2679 $auto$simplemap.cc:341:simplemap_lut$2282 $auto$simplemap.cc:341:simplemap_lut$2280 $auto$ff.cc:266:slice$2364 $auto$dfflegalize.cc:941:flip_pol$18361 $auto$ff.cc:485:convert_ce_over_srst$18359
Found 5 SCCs in module ascon.
Found 5 SCCs.

6.42.6. Executing ABC9_OPS pass (helper functions for ABC9).

6.42.7. Executing PROC pass (convert processes to netlists).

6.42.7.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.42.7.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

6.42.7.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

6.42.7.4. Executing PROC_INIT pass (extract init attributes).

6.42.7.5. Executing PROC_ARST pass (detect async resets in processes).

6.42.7.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

6.42.7.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

6.42.7.8. Executing PROC_DLATCH pass (convert process syncs to latches).

6.42.7.9. Executing PROC_DFF pass (convert process syncs to FFs).

6.42.7.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

6.42.7.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

6.42.7.12. Executing OPT_EXPR pass (perform const folding).

6.42.8. Executing TECHMAP pass (map to technology primitives).

6.42.8.1. Executing Verilog-2005 frontend: /home/daniel/yosis/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.42.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~164 debug messages>

6.42.9. Executing OPT pass (performing simple optimizations).

6.42.9.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.

6.42.9.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF'.
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Removed a total of 0 cells.

6.42.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.42.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
  Optimizing cells in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Performed a total of 0 changes.

6.42.9.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `$paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF'.
Finding identical cells in module `$paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF'.
Removed a total of 0 cells.

6.42.9.6. Executing OPT_DFF pass (perform DFF optimizations).

6.42.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF..
Finding unused cells or wires in module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF..

6.42.9.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Optimizing module $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.

6.42.9.9. Finished OPT passes. (There is nothing left to do.)

6.42.10. Executing TECHMAP pass (map to technology primitives).

6.42.10.1. Executing Verilog-2005 frontend: /home/daniel/yosis/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

6.42.10.2. Continuing TECHMAP pass.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
No more expansions possible.
<suppressed ~15 debug messages>

6.42.11. Executing Verilog-2005 frontend: /home/daniel/yosis/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

6.42.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

6.42.13. Executing ABC9_OPS pass (helper functions for ABC9).

6.42.14. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

6.42.15. Executing TECHMAP pass (map to technology primitives).

6.42.15.1. Executing Verilog-2005 frontend: /home/daniel/yosis/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

6.42.15.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~203 debug messages>

6.42.16. Executing OPT pass (performing simple optimizations).

6.42.16.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.
<suppressed ~18 debug messages>

6.42.16.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

6.42.16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ascon..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.42.16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ascon.
Performed a total of 0 changes.

6.42.16.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
Removed a total of 0 cells.

6.42.16.6. Executing OPT_DFF pass (perform DFF optimizations).

6.42.16.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

6.42.16.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.

6.42.16.9. Rerunning OPT passes. (Maybe there is more to do..)

6.42.16.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \ascon..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

6.42.16.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \ascon.
Performed a total of 0 changes.

6.42.16.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\ascon'.
Removed a total of 0 cells.

6.42.16.13. Executing OPT_DFF pass (perform DFF optimizations).

6.42.16.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \ascon..

6.42.16.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module ascon.

6.42.16.16. Finished OPT passes. (There is nothing left to do.)

6.42.17. Executing AIGMAP pass (map logic to AIG).
Module ascon: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
       2 $_OR_
       2 $_XOR_
      14 $_MUX_
  not replaced 3 cell types:
      31 $specify2
       4 $_NOT_
       4 $_AND_

6.42.18. Executing AIGMAP pass (map logic to AIG).
Module ascon: replaced 3796 cells with 24643 new cells, skipped 3452 cells.
  replaced 4 cell types:
     207 $_OR_
    1431 $_XOR_
     327 $_ORNOT_
    1831 $_MUX_
  not replaced 10 cell types:
       5 $scopeinfo
    1211 $_NOT_
     822 $_AND_
    1367 TRELLIS_FF
       1 $__ABC9_SCC_BREAKER
       1 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp
      24 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C
      10 $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF
      10 $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp
       1 $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF

6.42.18.1. Executing ABC9_OPS pass (helper functions for ABC9).

6.42.18.2. Executing ABC9_OPS pass (helper functions for ABC9).

6.42.18.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 11142 AND gates and 29206 wires from module `ascon' to a netlist network with 1395 inputs and 1912 outputs.

6.42.18.4. Executing ABC9_EXE pass (technology mapping using ABC9).

6.42.18.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1395/   1912  and =    9902  lev =   18 (5.30)  mem = 0.17 MB  box = 35  bb = 11
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =   1395/   1912  and =   12435  lev =   13 (4.27)  mem = 0.20 MB  ch = 1730  box = 29  bb = 11
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =   12435.  Ch =  1607.  Total mem =    2.50 MB. Peak cut mem =    0.24 MB.
ABC: P:  Del = 2725.00.  Ar =    5794.0.  Edge =     8572.  Cut =   267635.  T =     0.03 sec
ABC: P:  Del = 2725.00.  Ar =    5991.0.  Edge =     8749.  Cut =   266553.  T =     0.03 sec
ABC: P:  Del = 2725.00.  Ar =    2311.0.  Edge =     6548.  Cut =   442609.  T =     0.05 sec
ABC: F:  Del = 2721.00.  Ar =    1950.0.  Edge =     5653.  Cut =   406618.  T =     0.05 sec
ABC: A:  Del = 2721.00.  Ar =    1945.0.  Edge =     5582.  Cut =   413398.  T =     0.07 sec
ABC: A:  Del = 2718.00.  Ar =    1942.0.  Edge =     5571.  Cut =   411951.  T =     0.07 sec
ABC: Total time =     0.31 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =   1395/   1912  and =   10346  lev =   15 (4.30)  mem = 0.17 MB  box = 26  bb = 11
ABC: Mapping (K=7)  :  lut =   1655  edge =    5547  lev =    5 (1.51)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   15  mem = 0.09 MB
ABC: LUT = 1655 : 2=317 19.2 %  3=713 43.1 %  4=357 21.6 %  5=264 16.0 %  6=2 0.1 %  7=2 0.1 %  Ave = 3.35
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.69 seconds, total: 0.69 seconds

6.42.18.6. Executing AIGER frontend.
<suppressed ~6635 debug messages>
Removed 18408 unused cells and 22233 unused wires.

6.42.18.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:     1663
ABC RESULTS:   $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp cells:        1
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:       15
ABC RESULTS:   $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp cells:       10
ABC RESULTS:           input signals:       44
ABC RESULTS:          output signals:      822
Removing temp directory.

6.42.19. Executing TECHMAP pass (map to technology primitives).

6.42.19.1. Executing Verilog-2005 frontend: /home/daniel/yosis/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

6.42.19.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF.
Using template $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp for cells of type $paramod$37e41664cab9052a9b41c89036e0524f666a0fee\TRELLIS_FF_$abc9_byp.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF.
Using template $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp for cells of type $paramod$68581f66a8fa831820fa7633bd24ba569ae9d7e3\TRELLIS_FF_$abc9_byp.
Using template $paramod\$__ABC9_SCC_BREAKER\WIDTH=32'00000000000000000000000000000101 for cells of type $__ABC9_SCC_BREAKER.
No more expansions possible.
<suppressed ~59 debug messages>
Removed 289 unused cells and 28935 unused wires.

6.43. Executing TECHMAP pass (map to technology primitives).

6.43.1. Executing Verilog-2005 frontend: /home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/home/daniel/yosis/oss-cad-suite/lib/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

6.43.2. Continuing TECHMAP pass.
Using template $paramod$f8e3895b4eed95934e223da739cc89e290da544d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010010 for cells of type $lut.
Using template $paramod$2c6265a50deabe69f51fd8f2d094fd032c60f42d\$lut for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$922a3e7896d8abc7f4cf22e1b60ac57cf4b8e074\$lut for cells of type $lut.
Using template $paramod$4e440fc010774e35d0494b8e2066fe0bfeb1548b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$81a1c70a44627b4583ef634127f9138f86659a4c\$lut for cells of type $lut.
Using template $paramod$be5308abcd11e5d87888ef8da44ef0b0d06a59e3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$6fa2aedbad47a187c3b5e26b4fefea7dc82f8b5a\$lut for cells of type $lut.
Using template $paramod$b007bbf8f4fc4817d1004cc7113d41f428924747\$lut for cells of type $lut.
Using template $paramod$9f11fd9ffd65e2117063ef80949d63debed4c358\$lut for cells of type $lut.
Using template $paramod$a0df0dc5f1ef530b2aa68f7edcde3f6400cd8b5c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$9ce3cb48532e1935dedb6055756fefa71d90eef1\$lut for cells of type $lut.
Using template $paramod$c534cf5f52425a1f5f6bdc8dbe8e53329de3be22\$lut for cells of type $lut.
Using template $paramod$c6068b63e217e3be41e2d54f6594892e8fcb0f42\$lut for cells of type $lut.
Using template $paramod$6a3ac15e9f3724b2912863ab63b0feade283c2b5\$lut for cells of type $lut.
Using template $paramod$ce91a3acc390883d7de70079ce4bc7ea6a257dad\$lut for cells of type $lut.
Using template $paramod$3e08e2111c6a7bf4e27575a326dd090ca54cd9b2\$lut for cells of type $lut.
Using template $paramod$2991a9166162362f9843a52417028067813fc539\$lut for cells of type $lut.
Using template $paramod$269fa94a87363bc7cb912dab3d3b32c50692db48\$lut for cells of type $lut.
Using template $paramod$a547ebbcb936a0942e18c1762283837f76f0003a\$lut for cells of type $lut.
Using template $paramod$91ba5abae249793456ff251722e01825e63473b3\$lut for cells of type $lut.
Using template $paramod$8f615ec518388614af15dfbd67e763e0569645e6\$lut for cells of type $lut.
Using template $paramod$51c6e715c0ada68a2d8ea36d73aaed917bab4833\$lut for cells of type $lut.
Using template $paramod$5cb086872f5ae75e4f9f88a973c8a754f9230c0f\$lut for cells of type $lut.
Using template $paramod$4f12c68fe152bf82a50c813cc37cc632b89530ed\$lut for cells of type $lut.
Using template $paramod$c9baf19a346f9036c5c5e1d377838949e9012aa7\$lut for cells of type $lut.
Using template $paramod$e159beed7162787485c5ca290371e46519848c6b\$lut for cells of type $lut.
Using template $paramod$f3cfe1433e921e592551820bcca5e66b7c49c465\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$479a177c9be44fa5698b701d8ed5f8cbafc765fe\$lut for cells of type $lut.
Using template $paramod$34381cfcbc83cddaa163bf4909fba3e7f04244d9\$lut for cells of type $lut.
Using template $paramod$bd3bf709159bdc54ad609699f0a1d973b3608b4c\$lut for cells of type $lut.
Using template $paramod$ee861a6fc356b4d0bffbbe0637b04e9a8265ad95\$lut for cells of type $lut.
Using template $paramod$df9855fa7e798ac48f8ba40c6b704dfcd2d4bfb3\$lut for cells of type $lut.
Using template $paramod$7bc5023c37502d176b58a858394ec9cb7212230c\$lut for cells of type $lut.
Using template $paramod$90826084efd9df0a12066654189bd21aaf420fbe\$lut for cells of type $lut.
Using template $paramod$8a94e7524777a0b4753b783db2e99d719294f40f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111000 for cells of type $lut.
Using template $paramod$fd24ba8adbaf0b75005db1aa455afcfc2d436527\$lut for cells of type $lut.
Using template $paramod$36df705ffbb1df78e583617b6e5be3a9e35cfea7\$lut for cells of type $lut.
Using template $paramod$9c1876e1bdeec16aa7f8314210d2179184415c44\$lut for cells of type $lut.
Using template $paramod$a84b23cd3c302ef57ad2bd6431448b3dd295a37e\$lut for cells of type $lut.
Using template $paramod$58d6acc3409906824172379aa98343f8a60e4aeb\$lut for cells of type $lut.
Using template $paramod$be7809dcf5becaceca8bd4cf2dfe545e2fa9c477\$lut for cells of type $lut.
Using template $paramod$260a134746bf0ee4966f6ca269da962bb1888866\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$184159ca101d92a6d42adc9a08d9f9bd1960e86a\$lut for cells of type $lut.
Using template $paramod$8421b40ab824fd6e6978d3d4d961b6769e94376c\$lut for cells of type $lut.
Using template $paramod$1d4a327b02ed7b028f4cbbe9bcac5deafa28f891\$lut for cells of type $lut.
Using template $paramod$58858c8c52193bc0c461fa814695ffeef1293a1d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$c6705c2d9a5ca1e5236b47844e83005fc173deff\$lut for cells of type $lut.
Using template $paramod$24b1274535ccb814306984e0904ac6a4db9010d5\$lut for cells of type $lut.
Using template $paramod$25d49f53882fd3905da6d7c36bc7c06cf71c3428\$lut for cells of type $lut.
Using template $paramod$7303c8724c0d10a784c82507b570f15eaacab31e\$lut for cells of type $lut.
Using template $paramod$202ba349c050345add7bb08b2bc8a893a2afa11d\$lut for cells of type $lut.
Using template $paramod$12b80be241adab3e07621f13f17db2cec866812f\$lut for cells of type $lut.
Using template $paramod$7e7575b0852c6ad89db3729b43cdb0aed14de2a9\$lut for cells of type $lut.
Using template $paramod$74896d5916b54059928d3e3a06a0d62a2b582a8d\$lut for cells of type $lut.
Using template $paramod$12434f4a8e55e534078df6b9696209b9a296bae3\$lut for cells of type $lut.
Using template $paramod$62a54bc2b7ebf1029055bd92c5861513f0301b35\$lut for cells of type $lut.
Using template $paramod$a268b0f63addd6e02506997c66b5cb321449530f\$lut for cells of type $lut.
Using template $paramod$fc1a9deb8821385518616758700455a1dbde6a64\$lut for cells of type $lut.
Using template $paramod$b8251bd6a6009b7f8717eeee6d4ce1ee764681fb\$lut for cells of type $lut.
Using template $paramod$aba4e937af0bd68a1542ae0590343c4c37ced490\$lut for cells of type $lut.
Using template $paramod$1f3b67373a23476b64a6ed61bde9dbe9df1086de\$lut for cells of type $lut.
Using template $paramod$87f13fda82563fb3961c440ab5da23f1d7805dac\$lut for cells of type $lut.
Using template $paramod$2f9c8858e893852d8229d2305d19618ba731c7bf\$lut for cells of type $lut.
Using template $paramod$9267eaeb7fe735d110f134a2b523726f40b869f5\$lut for cells of type $lut.
Using template $paramod$e91ca85e8337ae93d16e166034a4391a26f11311\$lut for cells of type $lut.
Using template $paramod$d4ecc38a020d8cff0f782e2873965b147610260f\$lut for cells of type $lut.
Using template $paramod$5b70de4dbb323ec22c925aa2fcc3326145cab098\$lut for cells of type $lut.
Using template $paramod$b1984cf647f9422ac25259feb9b54b007f8a4cf4\$lut for cells of type $lut.
Using template $paramod$b61e0fdba4a735ed16d21e65fc617fc083973f6d\$lut for cells of type $lut.
Using template $paramod$4f4b8fc203f5e5f28456abb41eaf0848d148a9cd\$lut for cells of type $lut.
Using template $paramod$31e73ff71012a25be5aa686794650739beda55eb\$lut for cells of type $lut.
Using template $paramod$b8a04cadbe27b165e2b6fc293bf839889cae2197\$lut for cells of type $lut.
Using template $paramod$dc49096963428cfbc07739b6a212e07ad5030b62\$lut for cells of type $lut.
Using template $paramod$f41db710bb783caaafd384073534ccb73911b199\$lut for cells of type $lut.
Using template $paramod$bfe22c8b84d59da01a0d5f64a43ce85bbe441179\$lut for cells of type $lut.
Using template $paramod$871a7d88943f86acfdd051e6e5cb47affa64cba7\$lut for cells of type $lut.
Using template $paramod$b5a0a329b4e9f10824f5348db96a1c558238f7c4\$lut for cells of type $lut.
Using template $paramod$d5f0075fe3ffb64f1344cc300293b109b14ba4f5\$lut for cells of type $lut.
Using template $paramod$a6c209282893d4cea0912289d739b2e2225e1234\$lut for cells of type $lut.
Using template $paramod$af15795a06c603a08d9895ab4b39ec00e070ccf8\$lut for cells of type $lut.
Using template $paramod$6a59421e41e9b78a0a99a095f3cb70f4b99a82e3\$lut for cells of type $lut.
Using template $paramod$45f8ab3fdec56a4530c8062c8608eab42c647da3\$lut for cells of type $lut.
Using template $paramod$5ef1a80e654286272b575e836ae46f5f043546da\$lut for cells of type $lut.
Using template $paramod$bc5002b06bc5e9685eaf499a4d99f86a033aa894\$lut for cells of type $lut.
Using template $paramod$8e3b76b3db33f1df0131b7e4196cc6a2452424b4\$lut for cells of type $lut.
Using template $paramod$86c56930ccb1f42b61718700de8a20b0d8209846\$lut for cells of type $lut.
Using template $paramod$bf108a7faa17342e12396d5230ffc096715ab8e8\$lut for cells of type $lut.
Using template $paramod$0687971a41ddcd2924d66674a0c3e30abf09ad1e\$lut for cells of type $lut.
Using template $paramod$efccd4e63b00905068d51e4d2455fb0e30fcb18d\$lut for cells of type $lut.
Using template $paramod$add6169b960f30415ed857766a61f98b6dc38fdb\$lut for cells of type $lut.
Using template $paramod$056ee914d6dfe3c2f4858bb887bc6e1f690b83ab\$lut for cells of type $lut.
Using template $paramod$bdb1f50579d4b3fb02f844eae2913ef9fe06ee6b\$lut for cells of type $lut.
Using template $paramod$37c45b6468bdb43b6889b842e7e5eab747633bef\$lut for cells of type $lut.
Using template $paramod$2ac45ce3d025b48fb6563e90349303a0d4c13137\$lut for cells of type $lut.
Using template $paramod$b375e25aff84a75f9ced14a650e44ea5949cf066\$lut for cells of type $lut.
Using template $paramod$b2b3ae9a3e524b6e5c8f5c6c44f0962c03f27776\$lut for cells of type $lut.
Using template $paramod$3855bcae7c4bac14d354623de1e6135d0ae8967e\$lut for cells of type $lut.
Using template $paramod$383ad243cf2d13095aca15ed8cd46d10ebf6daf3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010010 for cells of type $lut.
Using template $paramod$74f3c752a04873b10175c1be7993769877a95181\$lut for cells of type $lut.
Using template $paramod$fde3825e63bd7b2c465a3bc8f273bda0f0da65d6\$lut for cells of type $lut.
Using template $paramod$a56d33f7885125ea9ed4cc8cb68624df542baa0b\$lut for cells of type $lut.
Using template $paramod$f964ddeaeed591b41693f33ca8cb01dea117bc6f\$lut for cells of type $lut.
Using template $paramod$ab7da260de1456bff741edec0e168ab07d34631b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101101 for cells of type $lut.
Using template $paramod$0738b87c4b91fcf3bc981fd986b928d508565be6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110100 for cells of type $lut.
Using template $paramod$03cd8a1cb08006fcb2fb7f0395afa219798fa4b6\$lut for cells of type $lut.
Using template $paramod$0ef4095d0438e34fffd0327c4bfcce4409ce929b\$lut for cells of type $lut.
Using template $paramod$3f563e3a8b4e5be97f2a0c11b383a15ff8c60af3\$lut for cells of type $lut.
Using template $paramod$102143ad05ada6e61c6e339daa71110e52120f60\$lut for cells of type $lut.
Using template $paramod$2f2b9b736b3ea0a0b958cef6434418c8f6a25d02\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$83ba8cfff76fb8e45562d71d578237a5e2c75163\$lut for cells of type $lut.
Using template $paramod$8bdec28a10a32b8d0398f94c5a2dd86d8f4c93fe\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod$71813c805af52eb4d85c58b596983f2a680bfecb\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$d715d2e1f6a9d477d103079941e34b8ab3168104\$lut for cells of type $lut.
Using template $paramod$0652496ee309ae4adf0c4495abb995274c5855b1\$lut for cells of type $lut.
Using template $paramod$72b40041e606c1646cfe5dd4ff1f73e7a740b03c\$lut for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$b2192df6f90569fea4015d0a6658bdc192199f95\$lut for cells of type $lut.
Using template $paramod$f6205ea4d16154fcc0de4d21dff0bd55a57f1ba0\$lut for cells of type $lut.
Using template $paramod$cdc5bba2585477f1744fd1f869bebc8beb23d707\$lut for cells of type $lut.
Using template $paramod$46d981b5eabc08c1691f743d7a017e4435316de4\$lut for cells of type $lut.
Using template $paramod$7e474ff0b6af87fb69cd19c3d2353152d26514f3\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$ba7f31f246a278c41fa0648a6e0512f63185dec0\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$fa9eb26fcf7e57b4dc534d2b1f531381b1fc4e16\$lut for cells of type $lut.
Using template $paramod$9891217114ca63a6e9d48073351d843bb1d46faf\$lut for cells of type $lut.
Using template $paramod$329ac2687bdf869083ee2f6f8f2162d32458676f\$lut for cells of type $lut.
Using template $paramod$7d35f3eb4056e6484203c99fe42cfcf1dfaba704\$lut for cells of type $lut.
Using template $paramod$4b815e6c998e04ad0d0242e44b0c58a7a9d0b3b6\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100000 for cells of type $lut.
Using template $paramod$6d566678eae4c8a9a7c2e347f3d6d65eae07f03e\$lut for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$211984b6a379dcd5539a44691df4cb719d9259d4\$lut for cells of type $lut.
Using template $paramod$eab8c2e20ad6848564bec45c7148558972138f5b\$lut for cells of type $lut.
Using template $paramod$fdcae86fcfd036c1880a04306ae771a9d7579c31\$lut for cells of type $lut.
Using template $paramod$239497b96db7e17720ca6afe567a5c67294f57b4\$lut for cells of type $lut.
Using template $paramod$e547164f2b670ebbbef423f7415b624d98b81641\$lut for cells of type $lut.
Using template $paramod$f9813472aa48e533b3838c6f2316dc2e78c66111\$lut for cells of type $lut.
Using template $paramod$4bb876346cbc5d13aef9f873277f12d388c5d51a\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$71d09d8354f5555fb54ab0bd4f3934a22c793990\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$b7685cb0c8a6753256bc84bc31d36a443c15fab7\$lut for cells of type $lut.
Using template $paramod$b270b0e4c8d636a63cea1c0db4f0b8ce787ddac7\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$43920eead97cfe6c48d10f084962e7b11714ac27\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$b9d8b7e91a2c68da033af948ea0bd8bdebbaf6b2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00111101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000010 for cells of type $lut.
Using template $paramod$822607b6a48083f34d137c9711db76fdaaeebc75\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$a8b2b0f3a3fd7b01c99e8d61bb72f602bd41af54\$lut for cells of type $lut.
Using template $paramod$a1ee2bb6f748395a206731401b2d8eb9c9e8c959\$lut for cells of type $lut.
Using template $paramod$338ce46cf7ff44b9974887dd2adee6c4e0530bed\$lut for cells of type $lut.
Using template $paramod$4888f2121a1fba4d507203534ae54782bc81e02e\$lut for cells of type $lut.
Using template $paramod$19f568890ed784cb1efc3ce1b67eed20a6c54d9a\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$4853050665c020c8d21fb1a749196950a09d9df8\$lut for cells of type $lut.
Using template $paramod$8f7210088a40da1859d27e900c288fd298d68bed\$lut for cells of type $lut.
Using template $paramod$a26ed3bb454c483c3872eb8404a69eaf786c5982\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000010 for cells of type $lut.
Using template $paramod$e019cb14313283ce60b57907d30cf3eefa00a93d\$lut for cells of type $lut.
Using template $paramod$d72079a865622a4b25b84adb9858aafa0bbf2d34\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod$7a0b348a7069d0c8f44afe945e212fcf3f3fd64c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000110 for cells of type $lut.
Using template $paramod$f674bdf4b8e5d2ea3418c0cb7700c4dd75ea9370\$lut for cells of type $lut.
Using template $paramod$e341ce0c1c1f6bfb9b936c514071063f6d3b091a\$lut for cells of type $lut.
Using template $paramod$f405ee362848dd1a47c58160f854302f6ecf95ff\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000100 for cells of type $lut.
Using template $paramod$7d8f777c8d2c798f3ee11292b27ab17e9f75ffe4\$lut for cells of type $lut.
Using template $paramod$b1680225cc6a5792caa95f54b8b3218fae21705d\$lut for cells of type $lut.
Using template $paramod$153c6cdaaddbc43e6ef3facd06aa851de33910ae\$lut for cells of type $lut.
Using template $paramod$d153d8cbe87873f624fe96ef3c1125fc1681e993\$lut for cells of type $lut.
Using template $paramod$3fad85fdb6a08fb42cfca60fefbe8b4b9331e469\$lut for cells of type $lut.
Using template $paramod$2558c329bb5b4a00f8ccab4e2e8b51b456f1d8b1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101000 for cells of type $lut.
Using template $paramod$2955ab75367a3dc9d6f50d3655eebcd4f615031f\$lut for cells of type $lut.
Using template $paramod$629e516b94e0a0974ae9cbdf787cc1ef4d36489b\$lut for cells of type $lut.
Using template $paramod$449d02d5b7b3745f7d49b45f23eba3c9f4eb52ba\$lut for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$a36df8cc99428717d44c2342ab2159150ec5d5d5\$lut for cells of type $lut.
Using template $paramod$cd8975dc11fa0a0f43767c66f462c08cafafa82c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod$1961dd7d96994fd5c9b68bbea79858ef686523ca\$lut for cells of type $lut.
Using template $paramod$48ccd01538754f822c4e0d1b7072b646dfab838e\$lut for cells of type $lut.
Using template $paramod$18368a3da11a7221c7fb674ec80ee0d0bd64b883\$lut for cells of type $lut.
Using template $paramod$e5687d9cc558cf817440488fc74dc272c811b152\$lut for cells of type $lut.
Using template $paramod$2bdfdda73873e8931790d872b72220895e67fee5\$lut for cells of type $lut.
Using template $paramod$6410b45ea4d1e53d7fd209ee0400ef5c9579c44a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$80e337a17e5cd89cf0ba3b0eef657e371dc7eafa\$lut for cells of type $lut.
Using template $paramod$b7f29472c0c118af185fc16d7114be8039bed187\$lut for cells of type $lut.
Using template $paramod$4385b611926e5c0509dba4de58311d325da0ff0d\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$8384e66d408d22ab39dfb451efb7879731befeb8\$lut for cells of type $lut.
Using template $paramod$5d9bdb7f5954011ff004758709112a4f3d3263f1\$lut for cells of type $lut.
Using template $paramod$c7eaad6a588218ef0ba5a17502d003bdff2bbd3e\$lut for cells of type $lut.
Using template $paramod$cabc98ec467251ad9ca1a2db2c8e2ca793d88f8b\$lut for cells of type $lut.
Using template $paramod$7c03b26c73478ecb1b7fb0017db3d8ee4c9a9376\$lut for cells of type $lut.
Using template $paramod$5f35e4a85ff0deb9813c577dbb35a12318057883\$lut for cells of type $lut.
Using template $paramod$d55375ac0100ababcabba3f141fbd515f8cd5f2a\$lut for cells of type $lut.
Using template $paramod$d7621e52cc7b6a10a544bde9cd4f3f4fed5b8f05\$lut for cells of type $lut.
Using template $paramod$9dd65d66e32f0ddc8afea91c6fb2e7ec3b78a81c\$lut for cells of type $lut.
Using template $paramod$692d2b26e4058ffaec5752017787964aaca8634d\$lut for cells of type $lut.
Using template $paramod$609ff53b8e25fddda2f58be8d19c2d47b81baf45\$lut for cells of type $lut.
Using template $paramod$8bb130805bdc6693bee1a55c66f5eb884b1589c8\$lut for cells of type $lut.
Using template $paramod$993b4f1762899d4359410690d334eafca84b9285\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$1d18bd325940f526a006906e0edd95c99c9b3fc2\$lut for cells of type $lut.
Using template $paramod$7e7ce3aa3a1d906a8aad49ae08c2c7fdf698fdc3\$lut for cells of type $lut.
Using template $paramod$1228e5f6ed585346f2f18b2bf54c2ab4dded513d\$lut for cells of type $lut.
Using template $paramod$8bb166fd629c8a07817031e8169d2a1d4ad22103\$lut for cells of type $lut.
Using template $paramod$c45b2711747707c48067b4e9f2082c88e6497bf3\$lut for cells of type $lut.
Using template $paramod$926ac55185a9de8a4c1953873edc4431dd68554a\$lut for cells of type $lut.
Using template $paramod$0764deb956e7e51f8c3dbdd2eb6e5676917d95ed\$lut for cells of type $lut.
Using template $paramod$7fe778ba8ffd5afa7b09d4c33e5bf86731f2c114\$lut for cells of type $lut.
Using template $paramod$0d6e3afd4225413c0e953b9459bc1aeb0629f6aa\$lut for cells of type $lut.
Using template $paramod$2d0afb0824f459c2b54ede5c233c774d8d8e1ebd\$lut for cells of type $lut.
Using template $paramod$02124d42e8a5a4220d8c8e1235a8790f30076968\$lut for cells of type $lut.
Using template $paramod$68adde33a09124d7daa524fba2957efe23eac324\$lut for cells of type $lut.
Using template $paramod$69b075cca6c4f71636bfe048556a7f4404b3ed3c\$lut for cells of type $lut.
Using template $paramod$c92106469089edeb8ad4d6daf5067879a8f6ba9f\$lut for cells of type $lut.
Using template $paramod$f6470d2922644dfddf4d3b6031decef3dbd73dd6\$lut for cells of type $lut.
Using template $paramod$63fc2cc369bb329c20a63423e2e3ecdc3d0f68b6\$lut for cells of type $lut.
Using template $paramod$3a25a8f1460b199f9dbf12b0e9e9b3c7361977cb\$lut for cells of type $lut.
Using template $paramod$b613954ad51a7f6ca8af42308a5c086386f4105a\$lut for cells of type $lut.
Using template $paramod$729aa850e969bb9bb1c205734876853e142656d4\$lut for cells of type $lut.
Using template $paramod$a7defd4f918862a5b442f9ecbddab049665c36c4\$lut for cells of type $lut.
Using template $paramod$a2ffd93670b004b8c8f573777d5013cc70028f44\$lut for cells of type $lut.
Using template $paramod$959a13a044f4d5503420f6ab99476a00a532fe26\$lut for cells of type $lut.
Using template $paramod$01a9ed688a3056922dc4023cd923eca1508eb61d\$lut for cells of type $lut.
Using template $paramod$aa007bf717dd7ed8e7e12b31bda3917c395525ce\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod$c047c8c502e506b57e5096404c34eef259839466\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011100 for cells of type $lut.
Using template $paramod$50222e4d0527635d5cf211ed95d1ccfc839e99e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111001 for cells of type $lut.
Using template $paramod$c31fa7b70057e6f2c66d056c3c9bb4e9a8cde82d\$lut for cells of type $lut.
Using template $paramod$7295da7c5b19f528a428229f2570e0a23ad372af\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$afbb78ea2f898aa3cffa65de18f43b6b53d33ce1\$lut for cells of type $lut.
Using template $paramod$aa7c9fa19368523c5f93168fe49ca882dc226955\$lut for cells of type $lut.
Using template $paramod$586c733dbc02946b45f42f2c47b72245f8e1ca79\$lut for cells of type $lut.
Using template $paramod$965f8f2fa1a796a6c51222eabb50fbd26e97d98b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110111 for cells of type $lut.
Using template $paramod$862b8e702b619bd9c8ea69cec22af45dc343f3e5\$lut for cells of type $lut.
Using template $paramod$60024a0fffb6acd98b92632dc38bd26774a1ab88\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~5547 debug messages>

6.44. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in ascon.
  Optimizing lut $abc$71686$lut$aiger71685$4592.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$3790.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71686$lut$aiger71685$3790.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71686$lut$aiger71685$3790.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71686$lut$aiger71685$3790.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71686$lut$aiger71685$3790.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71686$lut$aiger71685$3790.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71686$lut$aiger71685$3790.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71686$lut$aiger71685$3780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$3780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$3780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$3073.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$2544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$71686$lut$aiger71685$2544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$71686$lut$aiger71685$2544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$71686$lut$aiger71685$2544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$71686$lut$aiger71685$2544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$71686$lut$aiger71685$2544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$71686$lut$aiger71685$2544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$71686$lut$aiger71685$2534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$2534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$2534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$1876.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$flatten\ascon_top_inst.$procmux$942.Y[288].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$flatten\ascon_top_inst.$procmux$942.Y[279].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$flatten\ascon_top_inst.$procmux$942.Y[278].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$flatten\ascon_top_inst.$procmux$942.Y[275].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$flatten\ascon_top_inst.$procmux$942.Y[274].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$flatten\ascon_top_inst.$procmux$942.Y[257].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$2864.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71686$lut$aiger71685$4648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71686$lut$aiger71685$6410.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71686$lut$aiger71685$5884.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71686$lut$aiger71685$5247.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71686$lut$aiger71685$8683.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71686$lut$$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdreg[0]$d[0].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$$flatten\ascon_top_inst.\ascon_permutation.$auto$proc_rom.cc:155:do_switch$466$rdreg[0]$d[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$flatten\ascon_top_inst.$procmux$942.Y[299].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$1823.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71686$lut$aiger71685$1863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$1863.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$1876.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$1994.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71686$lut$aiger71685$2124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$2124.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$2176.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$2300.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$2534.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$2544.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71686$lut$aiger71685$2548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$2586.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$2586.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$2864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$3042.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$3061.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$3061.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$3073.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$3078.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$3078.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$3340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$3358.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$3358.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$3374.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71686$lut$shiftx$ascon.sv:0$25.Y[4].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71686$lut$aiger71685$3656.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$3780.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$3790.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$71686$lut$aiger71685$3794.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$3826.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$71686$lut$aiger71685$4149.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$4267.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$4267.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$4580.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$4580.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$4592.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$4597.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$4597.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$5247.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$5884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$6410.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$6621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$8819.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$8992.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$2300.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71686$lut$aiger71685$3656.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71686$lut$aiger71685$4149.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71686$lut$aiger71685$8819.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71686$lut$aiger71685$8992.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71686$lut$aiger71685$6650.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71686$lut$aiger71685$9568.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71686$lut$aiger71685$7729.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71686$lut$aiger71685$7209.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71686$lut$aiger71685$7065.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71686$lut$aiger71685$5030.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71807.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$71686$lut$flatten\ascon_top_inst.\ascon_permutation.$0\round[3:0][3].genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71861.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71862.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71863.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71865.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71866.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71868.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71869.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71870.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71871.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71872.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71875.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71876.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71877.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71878.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71879.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71880.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71881.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71882.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71883.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71884.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71885.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71886.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71887.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71888.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71889.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71890.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71891.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71892.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71893.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71894.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71895.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71896.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71897.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71898.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71899.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71900.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71901.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71902.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71903.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71904.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71905.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71907.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71908.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71910.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71912.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71913.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71914.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71915.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1550:reintegrate$71917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$71686$lut$aiger71685$4089.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71686$lut$aiger71685$2695.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71686$lut$aiger71685$8340.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$71686$lut$aiger71685$6621.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
Removed 0 unused cells and 3251 unused wires.

6.45. Executing AUTONAME pass.
Renamed 94149 objects in module ascon (100 iterations).
<suppressed ~4990 debug messages>

6.46. Executing HIERARCHY pass (managing design hierarchy).

6.46.1. Analyzing design hierarchy..
Top module:  \ascon

6.46.2. Analyzing design hierarchy..
Top module:  \ascon
Removed 0 unused modules.

6.47. Printing statistics.

=== ascon ===

   Number of wires:               1434
   Number of wire bits:           5978
   Number of public wires:        1434
   Number of public wire bits:    5978
   Number of ports:                  4
   Number of port bits:             14
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               3632
     $scopeinfo                      5
     CCU2C                          15
     L6MUX21                         8
     LUT4                         1950
     PFUMX                         276
     TRELLIS_FF                   1378

6.48. Executing CHECK pass (checking for obvious problems).
Checking module ascon...
Found and reported 0 problems.

7. Executing JSON backend.

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: c7900d5de4, CPU: user 3.20s system 0.06s, MEM: 146.73 MB peak
Yosys 0.46+124 (git sha1 d1695ad99, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 18% 1x abc9_exe (0 sec), 15% 11x techmap (0 sec), ...
