INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alhinai/GitHub/CBNS/HW_implementation/HW_implementation.srcs/sources_1/new/ALU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alhinai/GitHub/CBNS/HW_implementation/HW_implementation.srcs/sources_1/new/addComplex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addComplex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alhinai/GitHub/CBNS/HW_implementation/HW_implementation.srcs/sources_1/new/bit_propagate.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bit_propagate
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alhinai/GitHub/CBNS/HW_implementation/HW_implementation.srcs/sources_1/new/multiComplex.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiComplex
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/alhinai/GitHub/CBNS/HW_implementation/HW_implementation.srcs/sim_1/new/addComplex_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addComplex_tb
