{"name":"DCDC","description":"DCDC","groupName":"DCDC","prependToName":"","baseAddress":"0x40080000","addressBlock":{"offset":"0","size":"0x1000","usage":"registers"},"interrupts":[{"name":"DCDC","value":69}],"registers":{"REG0":{"name":"REG0","description":"DCDC Register 0","addressOffset":"0","size":32,"access":"read-write","resetValue":"0x14030111","resetMask":"0xFFFFFFFF","fields":{"PWD_ZCD":{"name":"PWD_ZCD","description":"Power Down Zero Cross Detection","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"powered_up","description":"Zero cross detetion function powered up","value":"0"},{"name":"powered_down","description":"Zero cross detetion function powered down","value":"0x1"}]},"DISABLE_AUTO_CLK_SWITCH":{"name":"DISABLE_AUTO_CLK_SWITCH","description":"Disable Auto Clock Switch","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"xtal_clk","description":"If DISABLE_AUTO_CLK_SWITCH is set to 0 and 24M xtal is OK, the clock source will switch from internal ring OSC to 24M xtal automatically","value":"0"},{"name":"sel_clk","description":"If DISABLE_AUTO_CLK_SWITCH is set to 1, SEL_CLK will determine which clock source the DCDC uses","value":"0x1"}]},"SEL_CLK":{"name":"SEL_CLK","description":"Select Clock","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"int_rng_osc","description":"DCDC uses internal ring oscillator","value":"0"},{"name":"xtal_24M","description":"DCDC uses 24M xtal","value":"0x1"}]},"PWD_OSC_INT":{"name":"PWD_OSC_INT","description":"Power down internal osc","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"powered_up","description":"Internal oscillator powered up","value":"0"},{"name":"powered_down","description":"Internal oscillator powered down","value":"0x1"}]},"PWD_CUR_SNS_CMP":{"name":"PWD_CUR_SNS_CMP","description":"Power down signal of the current detector.","bitOffset":4,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"powered_up","description":"Current Detector powered up","value":"0"},{"name":"powered_down","description":"Current Detector powered down","value":"0x1"}]},"CUR_SNS_THRSH":{"name":"CUR_SNS_THRSH","description":"Current Sense (detector) Threshold","bitOffset":5,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"select_zero","description":"150 mA","value":"0"},{"name":"select_one","description":"250 mA","value":"0x1"},{"name":"select_two","description":"350 mA","value":"0x2"},{"name":"select_three","description":"450 mA","value":"0x3"},{"name":"select_four","description":"550 mA","value":"0x4"},{"name":"select_five","description":"650 mA","value":"0x5"}]},"PWD_OVERCUR_DET":{"name":"PWD_OVERCUR_DET","description":"Power down overcurrent detection comparator","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"enabled","description":"Overcurrent detection comparator is enabled","value":"0"},{"name":"disabled","description":"Overcurrent detection comparator is disabled","value":"0x1"}]},"OVERCUR_TRIG_ADJ":{"name":"OVERCUR_TRIG_ADJ","description":"Overcurrent Trigger Adjust","bitOffset":9,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"select_zero","description":"In Run Mode, 1 A. In Power Save Mode, 0.25 A","value":"0"},{"name":"select_one","description":"In Run Mode, 2 A. In Power Save Mode, 0.25 A","value":"0x1"},{"name":"select_two","description":"In Run Mode, 1 A. In Power Save Mode, 0.2 A","value":"0x2"},{"name":"select_three","description":"In Run Mode, 2 A. In Power Save Mode, 0.2 A","value":"0x3"}]},"PWD_CMP_BATT_DET":{"name":"PWD_CMP_BATT_DET","description":"Power Down Battery Detection Comparator","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"enabled","description":"Low voltage detection comparator is enabled","value":"0"},{"name":"disabled","description":"Low voltage detection comparator is disabled","value":"0x1"}]},"EN_LP_OVERLOAD_SNS":{"name":"EN_LP_OVERLOAD_SNS","description":"Low Power Overload Sense Enable","bitOffset":16,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"disabled","description":"Overload Detection in power save mode disabled","value":"0"},{"name":"enabled","description":"Overload Detection in power save mode enabled","value":"0x1"}]},"PWD_HIGH_VOLT_DET":{"name":"PWD_HIGH_VOLT_DET","description":"Power Down High Voltage Detection","bitOffset":17,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"enabled","description":"Overvoltage detection comparator is enabled","value":"0"},{"name":"disabled","description":"Overvoltage detection comparator is disabled","value":"0x1"}]},"LP_OVERLOAD_THRSH":{"name":"LP_OVERLOAD_THRSH","description":"Low Power Overload Threshold","bitOffset":18,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"thrsh_32","description":"32","value":"0"},{"name":"thrsh_64","description":"64","value":"0x1"},{"name":"thrsh_16","description":"16","value":"0x2"},{"name":"thrsh_8","description":"8","value":"0x3"}]},"LP_OVERLOAD_FREQ_SEL":{"name":"LP_OVERLOAD_FREQ_SEL","description":"Low Power Overload Frequency Select","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"eight_32k_cycle","description":"eight 32k cycle","value":"0"},{"name":"sixteen_32k_cycle","description":"sixteen 32k cycle","value":"0x1"}]},"LP_HIGH_HYS":{"name":"LP_HIGH_HYS","description":"Low Power High Hysteric Value","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"lp_12p5mV","description":"Adjust hysteretic value in low power to 12.5mV","value":"0"},{"name":"lp_25mV","description":"Adjust hysteretic value in low power to 25mV","value":"0x1"}]},"PWD_CMP_OFFSET":{"name":"PWD_CMP_OFFSET","description":"Power down output range comparator","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"powered_up","description":"Output range comparator powered up","value":"0"},{"name":"powered_down","description":"Output range comparator powered down","value":"0x1"}]},"XTALOK_DISABLE":{"name":"XTALOK_DISABLE","description":"Disable xtalok detection circuit","bitOffset":27,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"enabled","description":"Enable xtalok detection circuit","value":"0"},{"name":"disabled","description":"Disable xtalok detection circuit and always outputs OK signal \"1\"","value":"0x1"}]},"CURRENT_ALERT_RESET":{"name":"CURRENT_ALERT_RESET","description":"Reset Current Alert Signal","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"not_reset","description":"Current Alert Signal not reset","value":"0"},{"name":"reset","description":"Current Alert Signal reset","value":"0x1"}]},"XTAL_24M_OK":{"name":"XTAL_24M_OK","description":"24M XTAL OK","bitOffset":29,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"int_rng_osc","description":"DCDC uses internal ring OSC","value":"0"},{"name":"xtal_24M","description":"DCDC uses xtal 24M","value":"0x1"}]},"STS_DC_OK":{"name":"STS_DC_OK","description":"DCDC Output OK","bitOffset":31,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"not_settled","description":"DCDC is settling","value":"0"},{"name":"settled","description":"DCDC already settled","value":"0x1"}]}}},"REG1":{"name":"REG1","description":"DCDC Register 1","addressOffset":"0x4","size":32,"access":"read-write","resetValue":"0x111BA29C","resetMask":"0xFFFFFFFF","fields":{"REG_FBK_SEL":{"name":"REG_FBK_SEL","description":"Select the feedback point of the internal regulator","bitOffset":7,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"reg_fbk_sel0","description":"The regulator outputs 1.0V with 1.2V reference voltage","value":"0"},{"name":"reg_fbk_sel1","description":"The regulator outputs 1.1V with 1.2V reference voltage","value":"0x1"},{"name":"reg_fbk_sel2","description":"The regulator outputs 1.0V with 1.3V reference voltage","value":"0x2"},{"name":"reg_fbk_sel3","description":"The regulator outputs 1.1V with 1.3V reference voltage","value":"0x3"}]},"REG_RLOAD_SW":{"name":"REG_RLOAD_SW","description":"This controls the load resistor of the internal regulator of DCDC","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"loadR_disconnect","description":"Load resistor disconnected","value":"0"},{"name":"loadR_connect","description":"Load resistor connected","value":"0x1"}]},"LP_CMP_ISRC_SEL":{"name":"LP_CMP_ISRC_SEL","description":"Low Power Comparator Current Bias","bitOffset":12,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"sel0","description":"50 nA","value":"0"},{"name":"sel1","description":"100 nA","value":"0x1"},{"name":"sel2","description":"200 nA","value":"0x2"},{"name":"sel3","description":"400 nA","value":"0x3"}]},"LOOPCTRL_HST_THRESH":{"name":"LOOPCTRL_HST_THRESH","description":"Increase Threshold Detection","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"low_hyst_thresh","description":"Lower hysteresis threshold (about 2.5mV in typical, but this value can vary with PVT corners","value":"0"},{"name":"high_hyst_thresh","description":"Higher hysteresis threshold (about 5mV in typical)","value":"0x1"}]},"LOOPCTRL_EN_HYST":{"name":"LOOPCTRL_EN_HYST","description":"Enable Hysteresis","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"disable","description":"Disable hysteresis in switching converter common mode analog comparators","value":"0"},{"name":"enable","description":"Enable hysteresis in switching converter common mode analog comparators","value":"0x1"}]},"VBG_TRIM":{"name":"VBG_TRIM","description":"Trim Bandgap Voltage","bitOffset":24,"bitWidth":5,"access":"read-write","enumeratedValues":[]}}},"REG2":{"name":"REG2","description":"DCDC Register 2","addressOffset":"0x8","size":32,"access":"read-write","resetValue":"0x2","resetMask":"0xFFFFFFFF","fields":{"LOOPCTRL_DC_FF":{"name":"LOOPCTRL_DC_FF","description":"Two's complement feed forward step in duty cycle in the switching DC-DC converter","bitOffset":6,"bitWidth":3,"access":"read-write","enumeratedValues":[]},"LOOPCTRL_EN_RCSCALE":{"name":"LOOPCTRL_EN_RCSCALE","description":"Enable RC Scale","bitOffset":9,"bitWidth":3,"access":"read-write","enumeratedValues":[]},"LOOPCTRL_RCSCALE_THRSH":{"name":"LOOPCTRL_RCSCALE_THRSH","description":"Increase the threshold detection for RC scale circuit.","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"no_increase_thrsh","description":"Do not increase the threshold detection for RC scale circuit.","value":"0"},{"name":"increase_thrsh","description":"Increase the threshold detection for RC scale circuit.","value":"0x1"}]},"LOOPCTRL_HYST_SIGN":{"name":"LOOPCTRL_HYST_SIGN","description":"Invert the sign of the hysteresis in DC-DC analog comparators.","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"noinvert","description":"Do not invert sign of the hysteresis","value":"0"},{"name":"invert","description":"Invert sign of the hysteresis","value":"0x1"}]},"DISABLE_PULSE_SKIP":{"name":"DISABLE_PULSE_SKIP","description":"Disable Pulse Skip","bitOffset":27,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"idle","description":"DCDC will be idle to save current dissipation when the duty cycle get to the low limit which is set by NEGLIMIT_IN.","value":"0"},{"name":"not_idle","description":"DCDC will keep working with the low limited duty cycle NEGLIMIT_IN.","value":"0x1"}]},"DCM_SET_CTRL":{"name":"DCM_SET_CTRL","description":"DCM Set Control","bitOffset":28,"bitWidth":1,"access":"read-write","enumeratedValues":[]}}},"REG3":{"name":"REG3","description":"DCDC Register 3","addressOffset":"0xC","size":32,"access":"read-write","resetValue":"0x10E","resetMask":"0xFFFFFFFF","fields":{"TRG":{"name":"TRG","description":"Target value of VDD_SOC","bitOffset":0,"bitWidth":5,"access":"read-write","enumeratedValues":[]},"TARGET_LP":{"name":"TARGET_LP","description":"Low Power Target Value","bitOffset":8,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"sel0","description":"0.9 V","value":"0"},{"name":"sel1","description":"0.925 V","value":"0x1"},{"name":"sel2","description":"0.95 V","value":"0x2"},{"name":"sel3","description":"0.975 V","value":"0x3"},{"name":"sel4","description":"1.0 V","value":"0x4"}]},"MINPWR_DC_HALFCLK":{"name":"MINPWR_DC_HALFCLK","description":"Set DCDC clock to half frequency for continuous mode","bitOffset":24,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"fullfreq","description":"DCDC clock remains at full frequency for continuous mode","value":"0"},{"name":"halffreq","description":"DCDC clock set to half frequency for continuous mode","value":"0x1"}]},"DISABLE_STEP":{"name":"DISABLE_STEP","description":"Disable Step","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"enable","description":"Enable stepping for the output of VDD_SOC of DCDC","value":"0"},{"name":"disable","description":"Disable stepping for the output of VDD_SOC of DCDC","value":"0x1"}]}}}},"derivedFrom":null}