// Seed: 453845115
module module_0 (
    output wor id_0,
    input tri1 id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input wire id_5,
    output wand id_6,
    output supply1 id_7,
    input tri0 id_8,
    input uwire id_9,
    input tri id_10,
    output wand id_11,
    input wire id_12,
    input uwire id_13,
    input uwire id_14,
    output wand id_15,
    output supply1 id_16
);
endmodule
module module_1 (
    input wand id_0,
    output wire id_1,
    input tri0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    input tri1 id_6,
    output wor id_7,
    input wor id_8,
    inout tri1 id_9,
    input tri0 id_10,
    input tri1 id_11
    , id_34,
    input supply1 id_12,
    input tri0 id_13,
    output wand id_14,
    output wor id_15,
    input tri0 id_16,
    input wire id_17,
    input wand id_18,
    output tri1 id_19,
    input wand id_20,
    input uwire id_21,
    output tri1 id_22,
    input wire id_23,
    input tri1 id_24
    , id_35,
    output supply1 id_25,
    input tri id_26,
    output wor id_27,
    output tri1 id_28,
    input wand id_29,
    output wire id_30,
    input tri1 id_31,
    input wire id_32
);
  module_0(
      id_19,
      id_16,
      id_2,
      id_32,
      id_18,
      id_10,
      id_9,
      id_15,
      id_32,
      id_9,
      id_26,
      id_14,
      id_24,
      id_20,
      id_6,
      id_15,
      id_30
  );
  pmos (1 & 1);
  wire id_36;
endmodule
