#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue Aug 15 15:10:43 2023
# Process ID: 20292
# Current directory: D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.runs/synth_1
# Command line: vivado.exe -log serialport.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source serialport.tcl
# Log file: D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.runs/synth_1/serialport.vds
# Journal file: D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source serialport.tcl -notrace
Command: synth_design -top serialport -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 22308
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1115.910 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'serialport' [D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.srcs/sources_1/imports/Serialport/serialport.vhd:20]
INFO: [Synth 8-3491] module 'UART_RX_CTRL' declared at 'D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.srcs/sources_1/imports/Serialport/UART_RX_CTRL.vhd:25' bound to instance 'inst_UART_RX_CTRL' of component 'UART_RX_CTRL' [D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.srcs/sources_1/imports/Serialport/serialport.vhd:75]
INFO: [Synth 8-638] synthesizing module 'UART_RX_CTRL' [D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.srcs/sources_1/imports/Serialport/UART_RX_CTRL.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'UART_RX_CTRL' (1#1) [D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.srcs/sources_1/imports/Serialport/UART_RX_CTRL.vhd:34]
INFO: [Synth 8-3491] module 'UART_RX_CTRL' declared at 'D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.srcs/sources_1/imports/Serialport/UART_RX_CTRL.vhd:25' bound to instance 'inst_UART_RX_CTRL_BT' of component 'UART_RX_CTRL' [D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.srcs/sources_1/imports/Serialport/serialport.vhd:85]
INFO: [Synth 8-3491] module 'UART_TX_CTRL' declared at 'D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.srcs/sources_1/imports/Serialport/UART_TX_CTRL.vhd:42' bound to instance 'inst_UART_TX_CTRL' of component 'UART_TX_CTRL' [D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.srcs/sources_1/imports/Serialport/serialport.vhd:95]
INFO: [Synth 8-638] synthesizing module 'UART_TX_CTRL' [D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.srcs/sources_1/imports/Serialport/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-256] done synthesizing module 'UART_TX_CTRL' (2#1) [D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.srcs/sources_1/imports/Serialport/UART_TX_CTRL.vhd:50]
INFO: [Synth 8-3491] module 'UART_TX_CTRL' declared at 'D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.srcs/sources_1/imports/Serialport/UART_TX_CTRL.vhd:42' bound to instance 'inst_UART_TX_CTRL_BT' of component 'UART_TX_CTRL' [D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.srcs/sources_1/imports/Serialport/serialport.vhd:105]
WARNING: [Synth 8-614] signal 'uart_data_in_bt' is read in the process but is not in the sensitivity list [D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.srcs/sources_1/imports/Serialport/serialport.vhd:114]
WARNING: [Synth 8-614] signal 'led_lighting' is read in the process but is not in the sensitivity list [D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.srcs/sources_1/imports/Serialport/serialport.vhd:114]
INFO: [Synth 8-256] done synthesizing module 'serialport' (3#1) [D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.srcs/sources_1/imports/Serialport/serialport.vhd:20]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1147.520 ; gain = 31.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1147.520 ; gain = 31.609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1147.520 ; gain = 31.609
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1147.520 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.srcs/constrs_1/imports/new/Basys3_Master.xdc]
Finished Parsing XDC File [D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.srcs/constrs_1/imports/new/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.srcs/constrs_1/imports/new/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/serialport_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/serialport_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1261.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1261.246 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1261.246 ; gain = 145.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1261.246 ; gain = 145.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 1261.246 ; gain = 145.336
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'txState_reg' in module 'UART_TX_CTRL'
INFO: [Synth 8-802] inferred FSM for state register 'SEND_STATE_reg' in module 'serialport'
INFO: [Synth 8-802] inferred FSM for state register 'TAKE_STATE_reg' in module 'serialport'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                load_bit |                               01 |                               01
                send_bit |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'txState_reg' using encoding 'sequential' in module 'UART_TX_CTRL'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                               00 |                               00
                 sent_bt |                               01 |                               01
                 waiting |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'SEND_STATE_reg' using encoding 'sequential' in module 'serialport'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   ready |                               00 |                               00
                 take_bt |                               01 |                               01
                 waiting |                               10 |                               10
                  iSTATE |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'TAKE_STATE_reg' using encoding 'sequential' in module 'serialport'
WARNING: [Synth 8-327] inferring latch for variable 'LED_reg' [D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.srcs/sources_1/imports/Serialport/serialport.vhd:148]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 1261.246 ; gain = 145.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 18    
	  10 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 12    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1261.246 ; gain = 145.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1261.246 ; gain = 145.336
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1264.418 ; gain = 148.508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:25 . Memory (MB): peak = 1274.734 ; gain = 158.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1274.734 ; gain = 158.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1274.734 ; gain = 158.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1274.734 ; gain = 158.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1274.734 ; gain = 158.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1274.734 ; gain = 158.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1274.734 ; gain = 158.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    40|
|3     |LUT1   |     4|
|4     |LUT2   |    11|
|5     |LUT3   |    10|
|6     |LUT4   |    35|
|7     |LUT5   |    29|
|8     |LUT6   |    52|
|9     |FDRE   |   232|
|10    |FDSE   |     2|
|11    |LDC    |     1|
|12    |IBUF   |     3|
|13    |OBUF   |     3|
|14    |OBUFT  |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1274.734 ; gain = 158.824
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 1274.734 ; gain = 45.098
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 1274.734 ; gain = 158.824
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1282.562 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1282.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instance 

INFO: [Common 17-83] Releasing license: Synthesis
31 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1282.562 ; gain = 166.652
INFO: [Common 17-1381] The checkpoint 'D:/vivadoprojectsNEW/vivadoprojectslast/DDAPP/BluetoothLast/BluetoothLast.runs/synth_1/serialport.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file serialport_utilization_synth.rpt -pb serialport_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug 15 15:11:34 2023...
