Analysis & Synthesis Status : Successful - Fri Oct 11 13:54:19 2019
Quartus II Version : 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition
Revision Name : projetoVerilog
Top-level Entity Name : CPU
Family : Stratix II
Logic utilization : N/A
    Combinational ALUTs : 88
    Dedicated logic registers : 46
Total registers : 46
Total pins : 300
Total virtual pins : 0
Total block memory bits : 64
DSP block 9-bit elements : 0
Total PLLs : 0
Total DLLs : 0
