$date
	Thu Oct 26 11:10:31 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q3_tb $end
$var wire 4 ! c [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$scope module R $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 4 $ c [3:0] $end
$scope module t1 $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 % t $end
$var reg 1 & q $end
$upscope $end
$scope module t2 $end
$var wire 1 ' clk $end
$var wire 1 # reset $end
$var wire 1 ( t $end
$var reg 1 ) q $end
$upscope $end
$scope module t3 $end
$var wire 1 * clk $end
$var wire 1 # reset $end
$var wire 1 + t $end
$var reg 1 , q $end
$upscope $end
$scope module t4 $end
$var wire 1 - clk $end
$var wire 1 # reset $end
$var wire 1 . t $end
$var reg 1 / q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1/
1.
1-
1,
1+
1*
1)
1(
0'
0&
1%
b1110 $
1#
0"
b1110 !
$end
#10
1"
#20
1'
b1111 !
b1111 $
1&
0"
0#
#30
1"
#40
0/
0-
0,
0*
0)
0'
b0 !
b0 $
0&
0"
#50
1"
#60
1'
b1 !
b1 $
1&
0"
#70
1"
#80
1*
1)
0'
b10 !
b10 $
0&
0"
#90
1"
#100
1'
b11 !
b11 $
1&
0"
#110
1"
#120
1-
1,
0*
0)
0'
b100 !
b100 $
0&
0"
#130
1"
#140
1'
b101 !
b101 $
1&
0"
#150
1"
#160
1*
1)
0'
b110 !
b110 $
0&
0"
#170
1"
#180
1'
b111 !
b111 $
1&
0"
#190
1"
#200
1/
0-
0,
0*
0)
0'
b1000 !
b1000 $
0&
0"
#210
1"
#220
1'
b1001 !
b1001 $
1&
0"
#230
1"
#240
1*
1)
0'
b1010 !
b1010 $
0&
0"
