vram.v,verilog,xil_defaultlib,../../../../project_8.gen/sources_1/ip/vram/sim/vram.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
