#Build: Fabric Compiler 2023.2-SP1, Build 147282, Jun 03 13:26 2024
#Install: D:\Pango\PDS_2023.2-SP1\bin
#Application name: pds_shell.exe
#OS: Windows 11 10.0.22631
#Hostname: WORK_BOIKOV
Generated by Fabric Compiler (version 2023.2-SP1 build 147282) at Mon Jun 10 17:16:39 2024
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling place grid timing.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model.
place strategy configuration : 
strategy name : 0
Building architecture floorplan logic view.
Constraint check start.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 4)] Port sfp_1_tx_dis has been placed at location V19, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 5)] Port txd has been placed at location P22, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 6)] Port xge_rx_data_err has been placed at location J24, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 7)] Port xgmii_tx_ready has been placed at location J22, whose type is share pin.
W: ConstraintEditor-4040: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 14)] Port rxd has been placed at location P21, whose type is share pin.
C: ConstraintEditor-2001: [G:/Current_Pango/TenGigTest/device_map/Main.pcf(line number: 15)] Object 'sfp_1_loss' is dangling, which has no connection. it will be ignored.
C: ConstraintEditor-2012: The U_HSSTHP_COMMON of HSSTHP_664_918 have a top priority when you constraints HSSTHP. Please check your constraint file.
W: ConstraintEditor-4019: Port 'o_p_lx_cdr_align_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'o_p_rx_sigdet_sta_0' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_rx_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_rx_p' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_tx_n' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'sfp_1_tx_p' unspecified I/O constraint.
Found 0 error(s), 2 critical warning(s), 11 warning(s), out of 15 constraint(s)
Constraint check end.
Total time(hh:mm:ss) of constraint check : 00:00:00
Elaborate the liberty model.
I: Column Clock Check open.
Read Column Clock Map.

Placement started.
Phase 1 Pre global placement started.
I: Write file layers.txt end
Placement Logic Optimization "Enable".
LUT6D Packing Strategy "3".
Collected 4058 lut, soft packing 2003.
Mapping instance GRS_INST/grs_ccs to CCS_87_622.
Mapping instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain to SCANCHAIN_88_618.
Phase 1.1 Base clock placement started.
Mapping instance LinkMain/CLKBUFX_u1/clkbufc_inst to HCKB_357_2016.
Mapping instance LinkMain/CLKBUFX_u0/clkbufc_inst to HCKB_357_2017.
Mapping instance LinkMain/CLKBUFG_u/gopclkbufg to USCM_359_930.
Mapping instance Debug/u_gpll/gpll_inst to GPLL_7_769.
Mapping instance clkbufg_3/gopclkbufg to USCM_359_882.
Mapping instance Pll_50mhz/u_gpll/gpll_inst to GPLL_7_463.
Mapping instance clkbufg_5/gopclkbufg to USCM_359_885.
C: Place-2028: GLOBAL_CLOCK: the driver u_CORES/u_GTP_SCANCHAIN_PG/scanchain fixed at SCANCHAIN_88_618 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_4/gopclkbufg to USCM_359_888.
Base clock placement takes 0.05 sec.

Design Utilization : 3%.
Phase 1.2 1st GP placement started.
[GP] Placement Decongestion Mode 1.
[GP] Recovery Analysis in GP "Disable".
Init coarse delay table.
Read place coarse delay table takes 0.23 sec.
Build SRB system takes 1.12 sec.
[GP] Init timing API takes 7.61 sec.
[GP] Init GP graph takes 8.30 sec.
Device graph total memory: 124.67246056 MB
[GP] GP graph memory: 438.59420300 MB
[GP] Read position from netlist take 0 msec
[GP] Total node move: 1358227.60, average node move: 201.64
[GP] SA handle 1 clusters.
[GP] SA init_cost=594624.407143 final_cost=540567.642857 final_cost/init_cost=0.909091 occupied region_num=1
[GP] SA Optimize take time: 0.001000 sec.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Place thread size: 4
[GP] Node size: 64564, net size: 10043
[GP] Design graph total memory: 232.53693295 MB
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 0 take 0.275 secs: WL=11134.93 OF=0.951461
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 1 take 1.111 secs: WL=15695.57 OF=0.927069
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 2 take 1.107 secs: WL=17388.77 OF=0.898977
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 3 take 1.129 secs: WL=19081.23 OF=0.860056
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 4 take 1.117 secs: WL=20541.48 OF=0.809759
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 5 take 1.116 secs: WL=21063.65 OF=0.738396
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 6 take 1.117 secs: WL=20922.36 OF=0.669332
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 7 take 1.113 secs: WL=21399.89 OF=0.617512
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 8 take 1.093 secs: WL=22809.80 OF=0.556522
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 9 take 1.099 secs: WL=23682.64 OF=0.494816
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 10 take 1.114 secs: WL=24654.65 OF=0.430089
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 11 take 1.092 secs: WL=25976.75 OF=0.370307
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 12 take 1.115 secs: WL=26625.20 OF=0.302755
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 13 take 1.116 secs: WL=27202.87 OF=0.242656
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 14 take 1.091 secs: WL=27733.25 OF=0.186967
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 15 take 1.102 secs: WL=28593.31 OF=0.138570
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 16 take 1.225 secs: WL=29937.20 OF=0.106147
[GP] Best WL=30076.316401 OF=0.085006, take 18.659000 secs.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Total node move: 327920.07, average node move: 48.68
[GP] Placer use memory: 40.09759140 MB
[GP] GP graph memory: 451.57075214 MB
Wirelength after clock region global placement is 29738 and checksum is 3E997B7D81CCAD0C.
1st GP placement takes 4.98 sec.

Wirelength after Pre Global Placement is 29738 and checksum is 3E997B7D81CCAD0C.
Pre global placement takes 5.11 sec.

Phase 2 Global placement started.
Phase 2.1 Fixed placement started.
Placed fixed group with base inst Debug/u_buf1/opit_2 on IOLHR_16_1692.
Placed fixed group with base inst LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/REFCLK0_ENABLE.U_BUFDS_0/U_BUFDS/gatehsst_spadp on SPAD_663_1837.
Placed fixed group with base inst fan_obuf/opit_1 on IOLHR_16_6.
Placed fixed group with base inst fpga_rst_n_ibuf/opit_1 on IOLHR_16_786.
Placed fixed group with base inst i_clk_50_ibuf/opit_1 on IOLHR_16_774.
Placed fixed group with base inst rxd_ibuf/opit_1 on IOLHR_16_954.
Placed fixed group with base inst sfp_1_tx_dis_obuf/opit_1 on IOLHR_16_684.
Placed fixed group with base inst txd_obuf/opit_1 on IOLHR_16_948.
Placed fixed group with base inst xge_rx_data_err_obuf/opit_1 on IOLHR_16_1206.
Placed fixed group with base inst xgmii_tx_ready_obuf/opit_1 on IOLHR_16_1158.
Placed fixed instance LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/CHANNEL0_ENABLE.U_LANE0_WRAP/U_LANE0/gatehsst_lane on HSSTHP_664_1836.
Placed fixed instance LinkMain/PHY_10G/U_GTP_HSSTHP_WRAPPER/HPLL_ENABLE.U_HPLL_WRAP/U_HPLL/gatehsst_hpll on HSSTHP_664_1836.
Placed fixed instance Debug/u_gpll/gpll_inst on GPLL_7_769.
Placed fixed instance GRS_INST/grs_ccs on CCS_87_622.
Placed fixed instance LinkMain/CLKBUFG_u/gopclkbufg on USCM_359_930.
Placed fixed instance LinkMain/CLKBUFX_u0/clkbufc_inst on HCKB_357_2017.
Placed fixed instance LinkMain/CLKBUFX_u1/clkbufc_inst on HCKB_357_2016.
Placed fixed instance Pll_50mhz/u_gpll/gpll_inst on GPLL_7_463.
Placed fixed instance clkbufg_3/gopclkbufg on USCM_359_882.
Placed fixed instance clkbufg_4/gopclkbufg on USCM_359_888.
Placed fixed instance clkbufg_5/gopclkbufg on USCM_359_885.
Placed fixed instance u_CORES/u_GTP_SCANCHAIN_PG/scanchain on SCANCHAIN_88_618.
Placed fixed instance BKCL_auto_0 on BKCL_1_1564.
Placed fixed instance BKCL_auto_1 on BKCL_1_952.
Placed fixed instance BKCL_auto_2 on BKCL_1_646.
Placed fixed instance BKCL_auto_3 on BKCL_1_34.
Fixed placement takes 0.00 sec.

Phase 2.2 Process placement started.
DRC Placement Start.
DRC final successful.
DRC Placement Process takes 0.02 sec.
DRC Placement End.
DRCP end, takes 0.022 secs.
Process placement takes 0.06 sec.

Phase 2.3 IO placement started.
The average distance in IO place is 0.000000.
IO placement takes 0.00 sec.

Phase 2.4 Post Process placement started.
Post Process placement takes 0.00 sec.

Planning Before Place "Enable".
PBM start.
First map gop timing takes 0.03 sec
PBM of GP end, takes 0.06 sec.
Design Utilization : 3%.
Phase 2.5 2nd GP placement started.
Wirelength before global placement is 29738 and checksum is 6340905B59CBE237.
[GP] Init timing API takes 0.00 sec.
[GP] Init GP graph takes 0.40 sec.
Device graph total memory: 124.67246056 MB
[GP] GP graph memory: 446.22797871 MB
[GP] Read position from netlist take 0 msec
[GP] Total node move: 260498.36, average node move: 38.68
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Place thread size: 4
[GP] Node size: 64357, net size: 10043
[GP] Design graph total memory: 238.65319157 MB
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 0 take 0.253 secs: WL=16996.89 OF=0.900260
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 1 take 1.074 secs: WL=18646.49 OF=0.852013
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 2 take 1.100 secs: WL=19674.80 OF=0.801292
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 3 take 1.110 secs: WL=19799.30 OF=0.765853
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 4 take 1.104 secs: WL=20249.24 OF=0.723649
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 5 take 1.076 secs: WL=21085.78 OF=0.675467
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 6 take 1.077 secs: WL=21800.74 OF=0.625746
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 7 take 1.091 secs: WL=22630.06 OF=0.572716
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 8 take 1.099 secs: WL=23662.15 OF=0.508319
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 9 take 1.075 secs: WL=24660.73 OF=0.446863
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 10 take 1.068 secs: WL=25314.36 OF=0.379227
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 11 take 1.081 secs: WL=25972.30 OF=0.318335
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 12 take 1.094 secs: WL=26630.92 OF=0.258080
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 13 take 1.079 secs: WL=27243.96 OF=0.201387
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 14 take 1.219 secs: WL=28728.38 OF=0.143817
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 15 take 0.893 secs: WL=29231.36 OF=0.105768
[GP] Best WL=29724.927169 OF=0.084818, take 16.919000 secs.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Total node move: 63930.91, average node move: 9.49
[GP] Placer use memory: 49.42114639 MB
[GP] GP graph memory: 451.99898243 MB
2nd GP placement takes 2.98 sec.

Wirelength after global placement is 29553 and checksum is 57514A16420B5325.
Global placement takes 3.17 sec.

Phase 3 Post global placement started.
Phase 3.1 Macro cell placement started.
Early Place Macro "Global".
Auto Dispose Macro Object "Enable".
Wirelength after macro cell placement is 29553 and checksum is 2A74CF1B6A8DFECD.
Macro cell placement takes 0.02 sec.

PBM start.
PBM of PostGP end, takes 0.00 sec.
Design Utilization : 3%.
Phase 3.2 3rd GP placement started.
Wirelength before post global placement is 29553 and checksum is 2A74CF1B6A8DFECD.
[GP] Init timing API takes 0.00 sec.
[GP] Init GP graph takes 0.40 sec.
Device graph total memory: 124.67246056 MB
[GP] GP graph memory: 445.79819202 MB
[GP] Read position from netlist take 0 msec
[GP] Place thread size: 4
[GP] Node size: 64338, net size: 10043
[GP] Design graph total memory: 238.22340488 MB
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 0 take 0.378 secs: WL=30140.03 OF=0.083798
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Step 1 take 0.903 secs: WL=29189.69 OF=0.108456
[GP] Best WL=29515.181838 OF=0.094543, take 1.430000 secs.
[GP] MarginTNS=0, TNS=0, WNS=0
[GP] Total node move: 3145.52, average node move: 0.47
[GP] Placer use memory: 45.83945084 MB
[GP] GP graph memory: 451.56919575 MB
3rd GP placement takes 0.34 sec.

Wirelength after post global placement is 29461 and checksum is B92299696132310E.
I: Soft packing 2029 LUT6D, real packing 2020(99.56%) LUT6D.
The total number of packing LUT6D is 2020.
Worst slack after packing LUT6D is 1890.
Wirelength after packing LUT6D is 29469 and checksum is 615420523A54ADEF.
Packing LUT6D takes 0.14 sec.
Post global placement takes 0.66 sec.

Optimize timing started.
Start lp timing optimize, WNS: 1890, TNS: 0.
End lp timing optimize, WNS: 1890, TNS: 0.
Timing driven place optimize takes 0.03 sec.
Wirelength after timing drive place optimize is 29469 and checksum is 615420523A54ADEF.
Phase 4 Legalization started.
The average distance in LP is 0.319097.
Wirelength after legalization is 33535 and checksum is AA0619AC868184E2.
Legalization takes 0.11 sec.

Phase 5 Timing-driven detailed placement started.
Phase 5.1 Replication placement started.
Design Cells Duplication "Enable".
Recovery Analysis in RP "Disable".
Worst slack before Replication Place is 1799, TNS before Replication Place is 0. 
Replication placement takes 0.03 sec.

Wirelength after replication placement is 33535 and checksum is AA0619AC868184E2.
Recovery Analysis in DP "Disable".
RefinePlacement Mode "Swap".
Phase 5.2 Swapping placement started.
Worst slack before detailed placement is 1799, TNS before detailed placement is 0. 
RefinePlacement Iteration "20".
Worst slack after detailed placement is 1799, TNS after detailed placement is 0. 
Swapping placement takes 0.00 sec.

Wirelength after detailed placement is 33535 and checksum is AA0619AC868184E2.
Timing-driven detailed placement takes 0.03 sec.

Worst slack is 1803, TNS after placement is 0.

Congestion analysis started.
Congestion analysis takes 0.05 sec.



Device Utilization Summary :
+------------------------------------------------------------------------------+
| Logic Utilization           | Used     | Available     | Utilization(%)     
+------------------------------------------------------------------------------+
| Use of ADC                  | 0        | 1             | 0                  
| Use of ANALOG               | 0        | 1             | 0                  
| Use of APM                  | 0        | 840           | 0                  
| Use of BKCL                 | 4        | 7             | 58                 
| Use of BKCLHP               | 0        | 3             | 0                  
| Use of CCS                  | 1        | 1             | 100                
| Use of CLMA                 | 1389     | 42050         | 4                  
|   FF                        | 6222     | 336400        | 2                  
|   LUT                       | 3206     | 168200        | 2                  
|   LUT-FF pairs              | 2150     | 168200        | 2                  
|   LUT-CONST                 | 0        | 168200        | 0                  
| Use of CLMS                 | 557      | 18850         | 3                  
|   FF                        | 2640     | 150800        | 2                  
|   LUT                       | 1303     | 75400         | 2                  
|   LUT-FF pairs              | 922      | 75400         | 2                  
|   LUT-CONST                 | 0        | 75400         | 0                  
|   Distributed RAM           | 8        | 75400         | 1                  
| Use of DDRPHY_CPD           | 0        | 17            | 0                  
| Use of DDRPHY_CPD_HP        | 0        | 3             | 0                  
| Use of DDRPHY_IOCLK_DIV     | 0        | 10            | 0                  
| Use of DDR_PHY              | 0        | 28            | 0                  
| Use of DDR_PHY_R            | 0        | 12            | 0                  
| Use of DRM                  | 8        | 480           | 2                  
| Use of GCLK_INBUF_SYN       | 0        | 40            | 0                  
| Use of GPLL                 | 2        | 10            | 20                 
| Use of GSEB                 | 0        | 746           | 0                  
| Use of HARD0                | 0        | 36600         | 0                  
| Use of HCKB                 | 2        | 168           | 2                  
|  HCKB dataused              | 2        | 168           | 2                  
|  HCKB-BYPASS                | 0        | 168           | 0                  
| Use of HSSTHP               | 1        | 4             | 25                 
|   HSST_LANE                 | 1        | 16            | 7                  
|   HSST_PLL                  | 1        | 4             | 25                 
| Use of HSSTHP_BUFDS         | 1        | 8             | 13                 
| Use of IO                   | 12       | 500           | 3                  
|   IOBD                      | 5        | 168           | 3                  
|   IOBDHP                    | 1        | 72            | 2                  
|   IOBS                      | 6        | 182           | 4                  
|   IOBSHP                    | 0        | 78            | 0                  
| Use of IOCKB                | 0        | 40            | 0                  
| Use of IOLHP                | 1        | 150           | 1                  
| Use of IOLHP_FIFO           | 0        | 12            | 0                  
|  IOLHP_FIFO-BYPASS          | 0        | 12            | 0                  
| Use of IOLHR                | 10       | 350           | 3                  
| Use of KEYRAM               | 0        | 1             | 0                  
| Use of MRCKB                | 0        | 20            | 0                  
| Use of PCIEGEN3             | 0        | 1             | 0                  
| Use of PPLL                 | 0        | 10            | 0                  
| Use of RCKB                 | 0        | 40            | 0                  
|  RCKB dataused              | 0        | 40            | 0                  
|  RCKB-BYPASS                | 0        | 40            | 0                  
| Use of RESCAL               | 0        | 3             | 0                  
| Use of SCANCHAIN            | 1        | 1             | 100                
| Use of SPAD                 | 2        | 16            | 13                 
| Use of TSERDES              | 0        | 56            | 0                  
| Use of USCM                 | 4        | 32            | 13                 
|  USCM dataused              | 1        | 32            | 4                  
|  USCM-BYPASS                | 0        | 32            | 0                  
+------------------------------------------------------------------------------+

Action place: Export DB successfully.
Placement done.
Total placement takes 9.50 sec.
Finished placement.
Design 'Main' has been placed successfully.
Action place: Real time elapsed is 0h:1m:12s
Action place: CPU time elapsed is 0h:0m:10s
Action place: Process CPU time elapsed is 0h:0m:22s
Action place: Peak memory pool usage is 3,171 MB

Current time: Mon Jun 10 17:17:49 2024
