module top_module(
    output reg out  // Output should be declared as a register
);

initial begin
    out = 1'b0;  // Initialize the output to 0
end

endmodule
