<dict>
  <key>main-file</key>
  <string>/primary/HLS/Alex_Net/Conv2/.autopilot/db/conv2.pp.0.cpp</string>
  <key>diagnostics</key>
  <array>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>/primary/HLS/AN_script.tcl</string>
      <key>line</key>
      <integer>23</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=top_XLX_SEP_ PragmaContext=directive_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=name=conv2_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>37</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=m_axi port=inp_img offset=slave bundle=gmem0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>38</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=m_axi port=out_img offset=slave bundle=gmem0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>39</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=m_axi port=filter offset=slave bundle=gmem0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>40</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=m_axi port=bias offset=slave bundle=gmem0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>42</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=s_axilite port=inp_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>43</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=s_axilite port=out_img bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>44</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=s_axilite port=filter bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>45</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=s_axilite port=bias bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>47</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=interface_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=s_axilite port=return bundle=control_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>51</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=variable=inp_image_local cyclic factor=155 dim=1_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>53</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=variable=inp_img_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>55</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=variable=filter_local cyclic factor=25_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>57</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=variable=filter_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>59</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=variable=window_2D complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>61</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=variable=conv_out cyclic factor=27 dim=1_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>63</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=array_partition_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=variable=sh complete dim=0_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>71</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>80</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>86</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>94</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>100</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>110</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>137</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>158</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>168</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>174</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>180</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>187</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>197</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
    <dict>
      <key>level</key>
      <string>warning</string>
      <key>filename</key>
      <string>AlexNet-FPGA-implementation/Conv2/src/conv2.cpp</string>
      <key>line</key>
      <integer>222</integer>
      <key>column</key>
      <integer>9</integer>
      <key>message</key>
      <string>HLS pragma dump _XLX_SEP_ PragmaIsValid=1_XLX_SEP_ PragmaType=pipeline_XLX_SEP_ PragmaContext=_XLX_SEP_ PragmaFunction=conv2_XLX_SEP_ PragmaOptions=_XLX_SEP_</string>
      <key>ID</key>
      <integer>5471</integer>
      <key>WarningOption</key>
      <string>dump-hls-pragmas</string>
    </dict>
  </array>
</dict>
