srcscan starts
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/clint.v(17): INFO: Compiling verilog file "/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/defines.v" included at line 17. (VERI-9003)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/clint.v(17): INFO: back to file '/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/clint.v' (VERI-2320)
INFO: analyzing module clint (VERI-9002)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/csr_reg.v(17): INFO: Compiling verilog file "/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/defines.v" included at line 17. (VERI-9003)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/csr_reg.v(17): INFO: back to file '/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/csr_reg.v' (VERI-2320)
INFO: analyzing module csr_reg (VERI-9002)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/ctrl.v(17): INFO: Compiling verilog file "/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/defines.v" included at line 17. (VERI-9003)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/ctrl.v(17): INFO: back to file '/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/ctrl.v' (VERI-2320)
INFO: analyzing module ctrl (VERI-9002)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/div.v(17): INFO: Compiling verilog file "/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/defines.v" included at line 17. (VERI-9003)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/div.v(17): INFO: back to file '/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/div.v' (VERI-2320)
INFO: analyzing module div (VERI-9002)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/ex.v(17): INFO: Compiling verilog file "/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/defines.v" included at line 17. (VERI-9003)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/ex.v(17): INFO: back to file '/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/ex.v' (VERI-2320)
INFO: analyzing module ex (VERI-9002)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/ex.v(195): INFO: undeclared symbol 'custom_add', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module full_handshake_rx (VERI-9002)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v(60): WARNING: identifier 'req' is used before its declaration (VERI-1875)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/utils/full_handshake_rx.v(68): WARNING: identifier 'req' is used before its declaration (VERI-1875)
INFO: analyzing module full_handshake_tx (VERI-9002)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v(71): WARNING: identifier 'ack' is used before its declaration (VERI-1875)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/utils/full_handshake_tx.v(79): WARNING: identifier 'ack' is used before its declaration (VERI-1875)
INFO: analyzing module gen_pipe_dff (VERI-9002)
INFO: analyzing module gen_rst_0_dff (VERI-9002)
INFO: analyzing module gen_rst_1_dff (VERI-9002)
INFO: analyzing module gen_rst_def_dff (VERI-9002)
INFO: analyzing module gen_en_dff (VERI-9002)
INFO: analyzing module gpio (VERI-9002)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/id.v(17): INFO: Compiling verilog file "/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/defines.v" included at line 17. (VERI-9003)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/id.v(17): INFO: back to file '/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/id.v' (VERI-2320)
INFO: analyzing module id (VERI-9002)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/id_ex.v(17): INFO: Compiling verilog file "/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/defines.v" included at line 17. (VERI-9003)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/id_ex.v(17): INFO: back to file '/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/id_ex.v' (VERI-2320)
INFO: analyzing module id_ex (VERI-9002)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/id_ex.v(111): INFO: undeclared symbol 'op3_i', assumed default net type 'wire' (VERI-2561)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/if_id.v(17): INFO: Compiling verilog file "/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/defines.v" included at line 17. (VERI-9003)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/if_id.v(17): INFO: back to file '/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/if_id.v' (VERI-2320)
INFO: analyzing module if_id (VERI-9002)
INFO: analyzing module jtag_dm (VERI-9002)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_dm.v(325): INFO: undeclared symbol 'tx_idle', assumed default net type 'wire' (VERI-2561)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_dm.v(60): WARNING: parameter 'DM_RESP_BITS' becomes localparam in 'jtag_dm' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_dm.v(61): WARNING: parameter 'DTM_REQ_BITS' becomes localparam in 'jtag_dm' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_dm.v(62): WARNING: parameter 'SHIFT_REG_BITS' becomes localparam in 'jtag_dm' with formal parameter declaration list (VERI-1199)
INFO: analyzing module jtag_driver (VERI-9002)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(47): WARNING: parameter 'IDCODE_VERSION' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(48): WARNING: parameter 'IDCODE_PART_NUMBER' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(49): WARNING: parameter 'IDCODE_MANUFLD' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(51): WARNING: parameter 'DTM_VERSION' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(52): WARNING: parameter 'IR_BITS' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(54): WARNING: parameter 'DM_RESP_BITS' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(55): WARNING: parameter 'DTM_REQ_BITS' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(56): WARNING: parameter 'SHIFT_REG_BITS' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(72): WARNING: parameter 'TEST_LOGIC_RESET' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(73): WARNING: parameter 'RUN_TEST_IDLE' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(74): WARNING: parameter 'SELECT_DR' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(75): WARNING: parameter 'CAPTURE_DR' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(76): WARNING: parameter 'SHIFT_DR' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(77): WARNING: parameter 'EXIT1_DR' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(78): WARNING: parameter 'PAUSE_DR' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(79): WARNING: parameter 'EXIT2_DR' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(80): WARNING: parameter 'UPDATE_DR' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(81): WARNING: parameter 'SELECT_IR' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(82): WARNING: parameter 'CAPTURE_IR' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(83): WARNING: parameter 'SHIFT_IR' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(84): WARNING: parameter 'EXIT1_IR' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(85): WARNING: parameter 'PAUSE_IR' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(86): WARNING: parameter 'EXIT2_IR' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(87): WARNING: parameter 'UPDATE_IR' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(90): WARNING: parameter 'REG_BYPASS' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(91): WARNING: parameter 'REG_IDCODE' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(92): WARNING: parameter 'REG_DMI' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_driver.v(93): WARNING: parameter 'REG_DTMCS' becomes localparam in 'jtag_driver' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_top.v(17): INFO: Compiling verilog file "/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/../core/defines.v" included at line 17. (VERI-9003)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_top.v(17): INFO: back to file '/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_top.v' (VERI-2320)
INFO: analyzing module jtag_top (VERI-9002)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_top.v(48): WARNING: parameter 'DM_RESP_BITS' becomes localparam in 'jtag_top' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/debug/jtag_top.v(49): WARNING: parameter 'DTM_REQ_BITS' becomes localparam in 'jtag_top' with formal parameter declaration list (VERI-1199)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/new/log_adder.v(21): INFO: Compiling verilog file "/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/defines.v" included at line 21. (VERI-9003)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/new/log_adder.v(21): INFO: back to file '/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/new/log_adder.v' (VERI-2320)
INFO: analyzing module pipelined_logadder (VERI-9002)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/pc_reg.v(17): INFO: Compiling verilog file "/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/defines.v" included at line 17. (VERI-9003)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/pc_reg.v(17): INFO: back to file '/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/pc_reg.v' (VERI-2320)
INFO: analyzing module pc_reg (VERI-9002)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/perips/ram.v(17): INFO: Compiling verilog file "/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/../core/defines.v" included at line 17. (VERI-9003)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/perips/ram.v(17): INFO: back to file '/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/perips/ram.v' (VERI-2320)
INFO: analyzing module ram (VERI-9002)
/tmp/VivadoEditorAssist16262440320043293022.tmp(17): INFO: Compiling verilog file "/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/defines.v" included at line 17. (VERI-9003)
/tmp/VivadoEditorAssist16262440320043293022.tmp(17): INFO: back to file '/tmp/VivadoEditorAssist16262440320043293022.tmp' (VERI-2320)
INFO: analyzing module regs (VERI-9002)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/rib.v(17): INFO: Compiling verilog file "/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/defines.v" included at line 17. (VERI-9003)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/rib.v(17): INFO: back to file '/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/rib.v' (VERI-2320)
INFO: analyzing module rib (VERI-9002)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/perips/rom.v(17): INFO: Compiling verilog file "/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/../core/defines.v" included at line 17. (VERI-9003)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/perips/rom.v(17): INFO: back to file '/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/perips/rom.v' (VERI-2320)
INFO: analyzing module rom (VERI-9002)
INFO: analyzing module spi (VERI-9002)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/perips/timer.v(17): INFO: Compiling verilog file "/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/../core/defines.v" included at line 17. (VERI-9003)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/perips/timer.v(17): INFO: back to file '/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/perips/timer.v' (VERI-2320)
INFO: analyzing module timer (VERI-9002)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/tinyriscv.v(17): INFO: Compiling verilog file "/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/defines.v" included at line 17. (VERI-9003)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/tinyriscv.v(17): INFO: back to file '/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/tinyriscv.v' (VERI-2320)
INFO: analyzing module tinyriscv (VERI-9002)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/tinyriscv.v(353): INFO: undeclared symbol 'ex_log_ready_in', assumed default net type 'wire' (VERI-2561)
INFO: analyzing module uart (VERI-9002)
INFO: analyzing module uart_debug (VERI-9002)
/tmp/VivadoEditorAssist17114796982214738325.tmp(17): INFO: Compiling verilog file "/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/imports/rtl/core/../core/defines.v" included at line 17. (VERI-9003)
/tmp/VivadoEditorAssist17114796982214738325.tmp(17): INFO: back to file '/tmp/VivadoEditorAssist17114796982214738325.tmp' (VERI-2320)
INFO: analyzing module tinyriscv_soc_top (VERI-9002)
INFO: analyzing module gen_ticks_sync (VERI-9002)
INFO: analyzing module top_ex (VERI-9002)
/home/sidharth/Vivado_Projects/tinyriscv/tinyriscv.srcs/sources_1/new/top_ex.v(40): WARNING: redeclaration of ANSI port 'inst_i' is not allowed (VERI-1372)
INFO: analyzing module mac_unit (VERI-9002)
srcscan exits with return value 0
