{:input (genetic.representation/genetic-representation "examples/56998.825BB517.blif"), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_7_8, wire1_7_8, wire2_9, wire3_10);\n  wire \\:missing_edge ;\n  input wire0_7_8;\n  wire wire0_7_8;\n  input wire1_7_8;\n  wire wire1_7_8;\n  output wire2_9;\n  wire wire2_9;\n  output wire3_10;\n  wire wire3_10;\n  wire wire4;\n  wire wire5;\n  wire wire6;\n  wire wire7_9;\n  wire wire8_10;\n  assign wire7_9 = 4'h8 >> { wire1_7_8, wire0_7_8 };\n  assign wire8_10 = 4'h6 >> { wire1_7_8, wire0_7_8 };\n  assign wire4 = 1'h0;\n  assign wire5 = 1'h1;\n  assign wire6 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign wire3_10 = wire8_10;\n  assign wire2_9 = wire7_9;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount745B5940/17F20D32.v:3.1-26.10\" *)\nmodule postsynth(wire0_7_8, wire1_7_8, wire2_9, wire3_10);\n  (* src = \"/tmp/fuzzmount745B5940/17F20D32.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount745B5940/17F20D32.v:5.9-5.18\" *)\n  input wire0_7_8;\n  wire wire0_7_8;\n  (* src = \"/tmp/fuzzmount745B5940/17F20D32.v:7.9-7.18\" *)\n  input wire1_7_8;\n  wire wire1_7_8;\n  (* src = \"/tmp/fuzzmount745B5940/17F20D32.v:9.10-9.17\" *)\n  output wire2_9;\n  wire wire2_9;\n  (* src = \"/tmp/fuzzmount745B5940/17F20D32.v:11.10-11.18\" *)\n  output wire3_10;\n  wire wire3_10;\n  (* src = \"/tmp/fuzzmount745B5940/17F20D32.v:13.8-13.13\" *)\n  wire wire4;\n  (* src = \"/tmp/fuzzmount745B5940/17F20D32.v:14.8-14.13\" *)\n  wire wire5;\n  (* src = \"/tmp/fuzzmount745B5940/17F20D32.v:15.8-15.13\" *)\n  wire wire6;\n  (* src = \"/tmp/fuzzmount745B5940/17F20D32.v:16.8-16.15\" *)\n  wire wire7_9;\n  (* src = \"/tmp/fuzzmount745B5940/17F20D32.v:17.8-17.16\" *)\n  wire wire8_10;\n  assign wire2_9 = wire1_7_8 & wire0_7_8;\n  assign wire3_10 = wire1_7_8 ^ wire0_7_8;\n  assign \\:missing_edge  = 1'h0;\n  assign wire4 = 1'h0;\n  assign wire5 = 1'h1;\n  assign wire6 = 1'h0;\n  assign wire7_9 = wire2_9;\n  assign wire8_10 = wire3_10;\nendmodule\n", :proof {:exit 16, :out "SBY 23:25:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0lrds34g] Copy '/tmp/fuzzmount745B5940/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0lrds34g/src/top.v'.\nSBY 23:25:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0lrds34g] Copy '/tmp/fuzzmount745B5940/17F20D32.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0lrds34g/src/17F20D32.v'.\nSBY 23:25:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0lrds34g] Copy '/tmp/fuzzmount745B5940/17F20D32.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0lrds34g/src/17F20D32.post.v'.\nSBY 23:25:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0lrds34g] engine_0: abc pdr\nSBY 23:25:06 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0lrds34g] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0lrds34g/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 23:25:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0lrds34g] base: ERROR: Command syntax error: Missing or unsupported mode parameter.\nSBY 23:25:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0lrds34g] base: > read -format /tmp/fuzzmount745B5940/top.v\nSBY 23:25:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0lrds34g] base: >      ^\nSBY 23:25:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0lrds34g] base: finished (returncode=1)\nSBY 23:25:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0lrds34g] base: task failed. ERROR.\nSBY 23:25:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0lrds34g] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 23:25:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0lrds34g] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)\nSBY 23:25:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0lrds34g] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0lrds34g'.\nSBY 23:25:09 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmp0lrds34g] DONE (ERROR, rc=16)\n", :err ""}}}