0.6
2019.1
May 24 2019
15:06:07
C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/VIVADO/VIVADO.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/VIVADO/VIVADO.srcs/sources_1/new/FIFO.v,1567508934,verilog,,,,FIFO4_8,,,,,,,,
C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/VIVADO/VIVADO.srcs/sources_1/new/memory_array.v,1567420274,verilog,,C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/VIVADO/VIVADO.srcs/sources_1/new/readPtr.v,,memory_array,,,,,,,,
C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/VIVADO/VIVADO.srcs/sources_1/new/readPtr.v,1567415109,verilog,,C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/VIVADO/VIVADO.srcs/sources_1/new/writePtr.v,,readPtr,,,,,,,,
C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/VIVADO/VIVADO.srcs/sources_1/new/writePtr.v,1567415079,verilog,,C:/Users/Phillip/Documents/VIVADO/Misc_FPGA_Projects/hardware_FIFO/VIVADO/VIVADO.srcs/sources_1/new/FIFO.v,,writePtr,,,,,,,,
