

================================================================
== Vivado HLS Report for 'dijkstra'
================================================================
* Date:           Thu Jun 16 22:11:31 2016

* Version:        2014.4 (Build 1071461 on Tue Nov 18 16:42:57 PM 2014)
* Project:        dijkstra_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      6.50|        1.25|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- reset             |    8|    8|         1|          -|          -|     8|    no    |
        |- input_copy_o      |  144|  144|        18|          -|          -|     8|    no    |
        | + input_copy_i     |   16|   16|         2|          -|          -|     8|    no    |
        |- main_loop         |    ?|    ?|         ?|          -|          -|     ?|    no    |
        | + max_values_o     |   24|   88|  3 ~ 11  |          -|          -|     8|    no    |
        |  ++ max_values_i   |    8|    8|         1|          -|          -|     8|    no    |
        | + min_o            |   24|  160|  3 ~ 20  |          -|          -|     8|    no    |
        |  ++ min_i          |   16|   16|         2|          -|          -|     8|    no    |
        | + substract_o      |   24|  152|  3 ~ 19  |          -|          -|     8|    no    |
        |  ++ substract_i    |   16|   16|         2|          -|          -|     8|    no    |
        | + mark_vertex_o    |   24|  152|  3 ~ 19  |          -|          -|     8|    no    |
        |  ++ mark_vertex_i  |   16|   16|         2|          -|          -|     8|    no    |
        | + check            |    ?|    ?|         2|          -|          -|     ?|    no    |
        |- send_result       |   16|   16|         2|          -|          -|     8|    no    |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|Expression       |        -|      -|       0|    198|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        0|      -|      26|     10|
|Multiplexer      |        -|      -|       -|    121|
|Register         |        -|      -|     187|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     213|    329|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    +----------+-----------------+---------+----+----+------+-----+------+-------------+
    |  Memory  |      Module     | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+-----------------+---------+----+----+------+-----+------+-------------+
    |matrix_U  |dijkstra_matrix  |        0|  16|   8|    64|    8|     1|          512|
    |result_U  |dijkstra_result  |        0|   8|   1|     8|    4|     1|           32|
    |vector_U  |dijkstra_vector  |        0|   2|   1|     8|    1|     1|            8|
    +----------+-----------------+---------+----+----+------+-----+------+-------------+
    |Total     |                 |        0|  26|  10|    80|   13|     3|          552|
    +----------+-----------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |e_5_fu_519_p2           |     +    |      0|  0|   4|           4|           1|
    |e_6_fu_579_p2           |     +    |      0|  0|   4|           4|           1|
    |e_7_fu_642_p2           |     +    |      0|  0|   4|           4|           1|
    |e_8_fu_711_p2           |     +    |      0|  0|   4|           4|           1|
    |e_9_fu_773_p2           |     +    |      0|  0|   4|           4|           1|
    |i_10_fu_613_p2          |     +    |      0|  0|   4|           4|           1|
    |i_11_fu_682_p2          |     +    |      0|  0|   4|           4|           1|
    |i_12_fu_744_p2          |     +    |      0|  0|   4|           4|           1|
    |i_14_fu_558_p2          |     +    |      0|  0|   4|           4|           1|
    |i_16_fu_818_p2          |     +    |      0|  0|   4|           4|           1|
    |i_17_fu_836_p2          |     +    |      0|  0|   4|           4|           1|
    |i_8_fu_466_p2           |     +    |      0|  0|   4|           4|           1|
    |i_9_fu_483_p2           |     +    |      0|  0|   4|           4|           1|
    |matrix_addr1_fu_543_p2  |     +    |      0|  0|   8|           8|           8|
    |matrix_addr2_fu_783_p2  |     +    |      0|  0|   8|           8|           8|
    |matrix_addr4_fu_721_p2  |     +    |      0|  0|   8|           8|           8|
    |matrix_addr6_fu_652_p2  |     +    |      0|  0|   8|           8|           8|
    |matrix_addr8_fu_597_p2  |     +    |      0|  0|   8|           8|           8|
    |tmp_8_fu_529_p2         |     +    |      0|  0|   6|           6|           6|
    |tmp_19_fu_731_p2        |     -    |      0|  0|   8|           8|           8|
    |min_4_min_1_fu_668_p3   |  Select  |      0|  0|   8|           1|           8|
    |exitcond10_fu_705_p2    |   icmp   |      0|  0|   5|           4|           5|
    |exitcond11_fu_767_p2    |   icmp   |      0|  0|   5|           4|           5|
    |exitcond1_fu_460_p2     |   icmp   |      0|  0|   5|           4|           5|
    |exitcond2_fu_477_p2     |   icmp   |      0|  0|   5|           4|           5|
    |exitcond3_fu_513_p2     |   icmp   |      0|  0|   5|           4|           5|
    |exitcond4_fu_552_p2     |   icmp   |      0|  0|   5|           4|           5|
    |exitcond5_fu_607_p2     |   icmp   |      0|  0|   5|           4|           5|
    |exitcond6_fu_573_p2     |   icmp   |      0|  0|   5|           4|           5|
    |exitcond7_fu_676_p2     |   icmp   |      0|  0|   5|           4|           5|
    |exitcond8_fu_636_p2     |   icmp   |      0|  0|   5|           4|           5|
    |exitcond9_fu_738_p2     |   icmp   |      0|  0|   5|           4|           5|
    |exitcond_fu_830_p2      |   icmp   |      0|  0|   5|           4|           5|
    |out_last_V_d0           |   icmp   |      0|  0|   4|           4|           3|
    |tmp_14_fu_662_p2        |   icmp   |      0|  0|   8|           8|           8|
    |tmp_22_fu_824_p2        |   icmp   |      0|  0|   4|           4|           3|
    |tmp_24_fu_799_p2        |   icmp   |      0|  0|   8|           8|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 198|         179|         150|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------+----+-----------+-----+-----------+
    |       Name      | LUT| Input Size| Bits| Total Bits|
    +-----------------+----+-----------+-----+-----------+
    |ap_NS_fsm        |  21|         27|    1|         27|
    |e_1_reg_313      |   4|          2|    4|          8|
    |e_2_reg_348      |   4|          2|    4|          8|
    |e_3_reg_395      |   4|          2|    4|          8|
    |e_4_reg_419      |   4|          2|    4|          8|
    |e_reg_290        |   4|          2|    4|          8|
    |i_1_reg_279      |   4|          2|    4|          8|
    |i_2_reg_301      |   4|          2|    4|          8|
    |i_3_reg_324      |   4|          2|    4|          8|
    |i_4_reg_383      |   4|          2|    4|          8|
    |i_5_reg_406      |   4|          2|    4|          8|
    |i_6_reg_431      |   4|          2|    4|          8|
    |i_7_reg_443      |   4|          2|    4|          8|
    |i_reg_268        |   4|          2|    4|          8|
    |matrix_address0  |   6|          7|    6|         42|
    |matrix_d0        |   8|          4|    8|         32|
    |min_1_reg_359    |   8|          2|    8|         16|
    |min_3_reg_370    |   8|          2|    8|         16|
    |min_reg_336      |   8|          2|    8|         16|
    |result_address0  |   3|          3|    3|          9|
    |vector_address0  |   6|          9|    3|         27|
    |vector_d0        |   1|          3|    1|          3|
    +-----------------+----+-----------+-----+-----------+
    |Total            | 121|         85|   98|        292|
    +-----------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                   |  26|   0|   26|          0|
    |e_1_reg_313                 |   4|   0|    4|          0|
    |e_2_reg_348                 |   4|   0|    4|          0|
    |e_3_reg_395                 |   4|   0|    4|          0|
    |e_4_reg_419                 |   4|   0|    4|          0|
    |e_5_reg_889                 |   4|   0|    4|          0|
    |e_7_reg_958                 |   4|   0|    4|          0|
    |e_8_reg_998                 |   4|   0|    4|          0|
    |e_9_reg_1033                |   4|   0|    4|          0|
    |e_reg_290                   |   4|   0|    4|          0|
    |i_10_reg_937                |   4|   0|    4|          0|
    |i_11_reg_976                |   4|   0|    4|          0|
    |i_12_reg_1011               |   4|   0|    4|          0|
    |i_14_reg_907                |   4|   0|    4|          0|
    |i_17_reg_1069               |   4|   0|    4|          0|
    |i_1_reg_279                 |   4|   0|    4|          0|
    |i_2_reg_301                 |   4|   0|    4|          0|
    |i_3_reg_324                 |   4|   0|    4|          0|
    |i_4_reg_383                 |   4|   0|    4|          0|
    |i_5_reg_406                 |   4|   0|    4|          0|
    |i_6_reg_431                 |   4|   0|    4|          0|
    |i_7_reg_443                 |   4|   0|    4|          0|
    |i_9_reg_871                 |   4|   0|    4|          0|
    |i_reg_268                   |   4|   0|    4|          0|
    |matrix_addr1_cast_reg_1025  |   4|   0|    8|          4|
    |matrix_addr1_reg_899        |   8|   0|    8|          0|
    |matrix_addr3_cast_reg_990   |   4|   0|    8|          4|
    |matrix_addr5_cast_reg_950   |   4|   0|    8|          4|
    |matrix_addr9_cast_reg_881   |   4|   0|    8|          4|
    |matrix_addr_3_reg_1003      |   6|   0|    6|          0|
    |min_1_reg_359               |   8|   0|    8|          0|
    |min_3_reg_370               |   8|   0|    8|          0|
    |min_reg_336                 |   8|   0|    8|          0|
    |tmp_20_reg_1046             |   1|   0|    1|          0|
    |tmp_25_reg_1074             |   4|   0|   64|         60|
    |tmp_2_trn_cast_reg_921      |   4|   0|    8|          4|
    |tmp_4_reg_876               |   3|   0|    6|          3|
    |vector_load_2_reg_986       |   1|   0|    1|          0|
    |vector_load_3_reg_1021      |   1|   0|    1|          0|
    |vector_load_reg_917         |   1|   0|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 187|   0|  270|         83|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------------+-----+-----+------------+---------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |    dijkstra   | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |    dijkstra   | return value |
|ap_start             |  in |    1| ap_ctrl_hs |    dijkstra   | return value |
|ap_done              | out |    1| ap_ctrl_hs |    dijkstra   | return value |
|ap_idle              | out |    1| ap_ctrl_hs |    dijkstra   | return value |
|ap_ready             | out |    1| ap_ctrl_hs |    dijkstra   | return value |
|in_data_V_address0   | out |    6|  ap_memory |   in_data_V   |     array    |
|in_data_V_ce0        | out |    1|  ap_memory |   in_data_V   |     array    |
|in_data_V_q0         |  in |    8|  ap_memory |   in_data_V   |     array    |
|in_last_V_address0   | out |    6|  ap_memory |   in_last_V   |     array    |
|in_last_V_ce0        | out |    1|  ap_memory |   in_last_V   |     array    |
|in_last_V_we0        | out |    1|  ap_memory |   in_last_V   |     array    |
|in_last_V_d0         | out |    1|  ap_memory |   in_last_V   |     array    |
|in_last_V_q0         |  in |    1|  ap_memory |   in_last_V   |     array    |
|in_last_V_address1   | out |    6|  ap_memory |   in_last_V   |     array    |
|in_last_V_ce1        | out |    1|  ap_memory |   in_last_V   |     array    |
|in_last_V_we1        | out |    1|  ap_memory |   in_last_V   |     array    |
|in_last_V_d1         | out |    1|  ap_memory |   in_last_V   |     array    |
|in_last_V_q1         |  in |    1|  ap_memory |   in_last_V   |     array    |
|start_point_V        |  in |    8|   ap_none  | start_point_V |    scalar    |
|out_data_V_address0  | out |    3|  ap_memory |   out_data_V  |     array    |
|out_data_V_ce0       | out |    1|  ap_memory |   out_data_V  |     array    |
|out_data_V_we0       | out |    1|  ap_memory |   out_data_V  |     array    |
|out_data_V_d0        | out |    8|  ap_memory |   out_data_V  |     array    |
|out_last_V_address0  | out |    3|  ap_memory |   out_last_V  |     array    |
|out_last_V_ce0       | out |    1|  ap_memory |   out_last_V  |     array    |
|out_last_V_we0       | out |    1|  ap_memory |   out_last_V  |     array    |
|out_last_V_d0        | out |    1|  ap_memory |   out_last_V  |     array    |
+---------------------+-----+-----+------------+---------------+--------------+

