{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670373933167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670373933183 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 06 19:45:33 2022 " "Processing started: Tue Dec 06 19:45:33 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670373933183 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373933183 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lights -c lights " "Command: quartus_map --read_settings_files=on --write_settings_files=off lights -c lights" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373933183 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670373933792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670373933792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/lights.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lights/synthesis/lights.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lights-rtl " "Found design unit 1: lights-rtl" {  } { { "lights/synthesis/lights.vhd" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/lights.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945107 ""} { "Info" "ISGN_ENTITY_NAME" "1 lights " "Found entity 1: lights" {  } { { "lights/synthesis/lights.vhd" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/lights.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "lights/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "lights/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_irq_mapper " "Found entity 1: lights_irq_mapper" {  } { { "lights/synthesis/submodules/lights_irq_mapper.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0 " "Found entity 1: lights_mm_interconnect_0" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_avalon_st_adapter " "Found entity 1: lights_mm_interconnect_0_avalon_st_adapter" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: lights_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_rsp_mux_001 " "Found entity 1: lights_mm_interconnect_0_rsp_mux_001" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file lights/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "lights/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945138 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "lights/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_rsp_mux " "Found entity 1: lights_mm_interconnect_0_rsp_mux" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_rsp_demux " "Found entity 1: lights_mm_interconnect_0_rsp_demux" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_cmd_mux_001 " "Found entity 1: lights_mm_interconnect_0_cmd_mux_001" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_cmd_mux " "Found entity 1: lights_mm_interconnect_0_cmd_mux" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_cmd_demux_001 " "Found entity 1: lights_mm_interconnect_0_cmd_demux_001" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_cmd_demux " "Found entity 1: lights_mm_interconnect_0_cmd_demux" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lights_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at lights_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670373945154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lights_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at lights_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670373945154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_router_003_default_decode " "Found entity 1: lights_mm_interconnect_0_router_003_default_decode" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945154 ""} { "Info" "ISGN_ENTITY_NAME" "2 lights_mm_interconnect_0_router_003 " "Found entity 2: lights_mm_interconnect_0_router_003" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lights_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at lights_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670373945154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lights_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at lights_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670373945154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_router_002_default_decode " "Found entity 1: lights_mm_interconnect_0_router_002_default_decode" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945154 ""} { "Info" "ISGN_ENTITY_NAME" "2 lights_mm_interconnect_0_router_002 " "Found entity 2: lights_mm_interconnect_0_router_002" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lights_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at lights_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670373945154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lights_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at lights_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670373945154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_router_001_default_decode " "Found entity 1: lights_mm_interconnect_0_router_001_default_decode" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945154 ""} { "Info" "ISGN_ENTITY_NAME" "2 lights_mm_interconnect_0_router_001 " "Found entity 2: lights_mm_interconnect_0_router_001" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945154 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel lights_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at lights_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670373945169 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel lights_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at lights_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1670373945169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file lights/synthesis/submodules/lights_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lights_mm_interconnect_0_router_default_decode " "Found entity 1: lights_mm_interconnect_0_router_default_decode" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945169 ""} { "Info" "ISGN_ENTITY_NAME" "2 lights_mm_interconnect_0_router " "Found entity 2: lights_mm_interconnect_0_router" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "lights/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "lights/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "lights/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "lights/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "lights/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "lights/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_switches " "Found entity 1: lights_switches" {  } { { "lights/synthesis/submodules/lights_switches.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_pll_0 " "Found entity 1: lights_pll_0" {  } { { "lights/synthesis/submodules/lights_pll_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_pll_0.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_nios2_qsys_0.v 21 21 " "Found 21 design units, including 21 entities, in source file lights/synthesis/submodules/lights_nios2_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_nios2_qsys_0_register_bank_a_module " "Found entity 1: lights_nios2_qsys_0_register_bank_a_module" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""} { "Info" "ISGN_ENTITY_NAME" "2 lights_nios2_qsys_0_register_bank_b_module " "Found entity 2: lights_nios2_qsys_0_register_bank_b_module" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""} { "Info" "ISGN_ENTITY_NAME" "3 lights_nios2_qsys_0_nios2_oci_debug " "Found entity 3: lights_nios2_qsys_0_nios2_oci_debug" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""} { "Info" "ISGN_ENTITY_NAME" "4 lights_nios2_qsys_0_ociram_sp_ram_module " "Found entity 4: lights_nios2_qsys_0_ociram_sp_ram_module" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""} { "Info" "ISGN_ENTITY_NAME" "5 lights_nios2_qsys_0_nios2_ocimem " "Found entity 5: lights_nios2_qsys_0_nios2_ocimem" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""} { "Info" "ISGN_ENTITY_NAME" "6 lights_nios2_qsys_0_nios2_avalon_reg " "Found entity 6: lights_nios2_qsys_0_nios2_avalon_reg" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 543 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""} { "Info" "ISGN_ENTITY_NAME" "7 lights_nios2_qsys_0_nios2_oci_break " "Found entity 7: lights_nios2_qsys_0_nios2_oci_break" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 636 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""} { "Info" "ISGN_ENTITY_NAME" "8 lights_nios2_qsys_0_nios2_oci_xbrk " "Found entity 8: lights_nios2_qsys_0_nios2_oci_xbrk" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 931 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""} { "Info" "ISGN_ENTITY_NAME" "9 lights_nios2_qsys_0_nios2_oci_dbrk " "Found entity 9: lights_nios2_qsys_0_nios2_oci_dbrk" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 1138 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""} { "Info" "ISGN_ENTITY_NAME" "10 lights_nios2_qsys_0_nios2_oci_itrace " "Found entity 10: lights_nios2_qsys_0_nios2_oci_itrace" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 1325 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""} { "Info" "ISGN_ENTITY_NAME" "11 lights_nios2_qsys_0_nios2_oci_td_mode " "Found entity 11: lights_nios2_qsys_0_nios2_oci_td_mode" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 1649 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""} { "Info" "ISGN_ENTITY_NAME" "12 lights_nios2_qsys_0_nios2_oci_dtrace " "Found entity 12: lights_nios2_qsys_0_nios2_oci_dtrace" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 1717 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""} { "Info" "ISGN_ENTITY_NAME" "13 lights_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Found entity 13: lights_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 1812 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""} { "Info" "ISGN_ENTITY_NAME" "14 lights_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Found entity 14: lights_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 1884 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""} { "Info" "ISGN_ENTITY_NAME" "15 lights_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Found entity 15: lights_nios2_qsys_0_nios2_oci_fifo_cnt_inc" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 1927 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""} { "Info" "ISGN_ENTITY_NAME" "16 lights_nios2_qsys_0_nios2_oci_fifo " "Found entity 16: lights_nios2_qsys_0_nios2_oci_fifo" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""} { "Info" "ISGN_ENTITY_NAME" "17 lights_nios2_qsys_0_nios2_oci_pib " "Found entity 17: lights_nios2_qsys_0_nios2_oci_pib" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 2476 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""} { "Info" "ISGN_ENTITY_NAME" "18 lights_nios2_qsys_0_nios2_oci_im " "Found entity 18: lights_nios2_qsys_0_nios2_oci_im" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 2545 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""} { "Info" "ISGN_ENTITY_NAME" "19 lights_nios2_qsys_0_nios2_performance_monitors " "Found entity 19: lights_nios2_qsys_0_nios2_performance_monitors" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 2662 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""} { "Info" "ISGN_ENTITY_NAME" "20 lights_nios2_qsys_0_nios2_oci " "Found entity 20: lights_nios2_qsys_0_nios2_oci" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 2679 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""} { "Info" "ISGN_ENTITY_NAME" "21 lights_nios2_qsys_0 " "Found entity 21: lights_nios2_qsys_0" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 3188 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_nios2_qsys_0_jtag_debug_module_sysclk " "Found entity 1: lights_nios2_qsys_0_jtag_debug_module_sysclk" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_sysclk.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_nios2_qsys_0_jtag_debug_module_tck " "Found entity 1: lights_nios2_qsys_0_jtag_debug_module_tck" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_tck.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_nios2_qsys_0_jtag_debug_module_wrapper " "Found entity 1: lights_nios2_qsys_0_jtag_debug_module_wrapper" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_nios2_qsys_0_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_nios2_qsys_0_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_nios2_qsys_0_oci_test_bench " "Found entity 1: lights_nios2_qsys_0_oci_test_bench" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0_oci_test_bench.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_nios2_qsys_0_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_nios2_qsys_0_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_nios2_qsys_0_test_bench " "Found entity 1: lights_nios2_qsys_0_test_bench" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0_test_bench.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file lights/synthesis/submodules/lights_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_new_sdram_controller_0_input_efifo_module " "Found entity 1: lights_new_sdram_controller_0_input_efifo_module" {  } { { "lights/synthesis/submodules/lights_new_sdram_controller_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945232 ""} { "Info" "ISGN_ENTITY_NAME" "2 lights_new_sdram_controller_0 " "Found entity 2: lights_new_sdram_controller_0" {  } { { "lights/synthesis/submodules/lights_new_sdram_controller_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file lights/synthesis/submodules/lights_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_leds " "Found entity 1: lights_leds" {  } { { "lights/synthesis/submodules/lights_leds.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_leds.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lights/synthesis/submodules/lights_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file lights/synthesis/submodules/lights_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 lights_jtag_uart_0_sim_scfifo_w " "Found entity 1: lights_jtag_uart_0_sim_scfifo_w" {  } { { "lights/synthesis/submodules/lights_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945248 ""} { "Info" "ISGN_ENTITY_NAME" "2 lights_jtag_uart_0_scfifo_w " "Found entity 2: lights_jtag_uart_0_scfifo_w" {  } { { "lights/synthesis/submodules/lights_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945248 ""} { "Info" "ISGN_ENTITY_NAME" "3 lights_jtag_uart_0_sim_scfifo_r " "Found entity 3: lights_jtag_uart_0_sim_scfifo_r" {  } { { "lights/synthesis/submodules/lights_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945248 ""} { "Info" "ISGN_ENTITY_NAME" "4 lights_jtag_uart_0_scfifo_r " "Found entity 4: lights_jtag_uart_0_scfifo_r" {  } { { "lights/synthesis/submodules/lights_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945248 ""} { "Info" "ISGN_ENTITY_NAME" "5 lights_jtag_uart_0 " "Found entity 5: lights_jtag_uart_0" {  } { { "lights/synthesis/submodules/lights_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_lights.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios_lights.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios_lights-rtl " "Found design unit 1: nios_lights-rtl" {  } { { "nios_lights.vhd" "" { Text "D:/intelFPGA_lite/18.1/lights/nios_lights.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945248 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios_lights " "Found entity 1: nios_lights" {  } { { "nios_lights.vhd" "" { Text "D:/intelFPGA_lite/18.1/lights/nios_lights.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373945248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373945248 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lights_nios2_qsys_0.v(1617) " "Verilog HDL or VHDL warning at lights_nios2_qsys_0.v(1617): conditional expression evaluates to a constant" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 1617 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670373945341 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lights_nios2_qsys_0.v(1619) " "Verilog HDL or VHDL warning at lights_nios2_qsys_0.v(1619): conditional expression evaluates to a constant" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 1619 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670373945341 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lights_nios2_qsys_0.v(1777) " "Verilog HDL or VHDL warning at lights_nios2_qsys_0.v(1777): conditional expression evaluates to a constant" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 1777 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670373945341 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lights_nios2_qsys_0.v(2607) " "Verilog HDL or VHDL warning at lights_nios2_qsys_0.v(2607): conditional expression evaluates to a constant" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 2607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670373945341 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lights_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at lights_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "lights/synthesis/submodules/lights_new_sdram_controller_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670373945357 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lights_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at lights_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "lights/synthesis/submodules/lights_new_sdram_controller_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670373945357 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lights_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at lights_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "lights/synthesis/submodules/lights_new_sdram_controller_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670373945357 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "lights_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at lights_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "lights/synthesis/submodules/lights_new_sdram_controller_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1670373945357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios_lights " "Elaborating entity \"nios_lights\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670373945435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights lights:NIOS " "Elaborating entity \"lights\" for hierarchy \"lights:NIOS\"" {  } { { "nios_lights.vhd" "NIOS" { Text "D:/intelFPGA_lite/18.1/lights/nios_lights.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373945435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_jtag_uart_0 lights:NIOS\|lights_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"lights_jtag_uart_0\" for hierarchy \"lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\"" {  } { { "lights/synthesis/lights.vhd" "jtag_uart_0" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/lights.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373945513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_jtag_uart_0_scfifo_w lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_w:the_lights_jtag_uart_0_scfifo_w " "Elaborating entity \"lights_jtag_uart_0_scfifo_w\" for hierarchy \"lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_w:the_lights_jtag_uart_0_scfifo_w\"" {  } { { "lights/synthesis/submodules/lights_jtag_uart_0.v" "the_lights_jtag_uart_0_scfifo_w" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373945529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_w:the_lights_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_w:the_lights_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lights/synthesis/submodules/lights_jtag_uart_0.v" "wfifo" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373946919 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_w:the_lights_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_w:the_lights_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "lights/synthesis/submodules/lights_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373946951 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_w:the_lights_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_w:the_lights_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373946951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373946951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373946951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373946951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373946951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373946951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373946951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373946951 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373946951 ""}  } { { "lights/synthesis/submodules/lights_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670373946951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "D:/intelFPGA_lite/18.1/lights/db/scfifo_3291.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373947185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373947185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_w:the_lights_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_w:the_lights_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373947185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "D:/intelFPGA_lite/18.1/lights/db/a_dpfifo_5771.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373947201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373947201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_w:the_lights_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_w:the_lights_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "D:/intelFPGA_lite/18.1/lights/db/scfifo_3291.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373947201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/intelFPGA_lite/18.1/lights/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373947232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373947232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_w:the_lights_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_w:the_lights_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "D:/intelFPGA_lite/18.1/lights/db/a_dpfifo_5771.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373947232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/intelFPGA_lite/18.1/lights/db/cntr_vg7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373947294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373947294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_w:the_lights_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_w:the_lights_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/intelFPGA_lite/18.1/lights/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373947294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "D:/intelFPGA_lite/18.1/lights/db/altsyncram_7pu1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373947623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373947623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_w:the_lights_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_w:the_lights_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "D:/intelFPGA_lite/18.1/lights/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373947623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "D:/intelFPGA_lite/18.1/lights/db/cntr_jgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373947732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373947732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_w:the_lights_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_w:the_lights_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "D:/intelFPGA_lite/18.1/lights/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373947732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_jtag_uart_0_scfifo_r lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_r:the_lights_jtag_uart_0_scfifo_r " "Elaborating entity \"lights_jtag_uart_0_scfifo_r\" for hierarchy \"lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|lights_jtag_uart_0_scfifo_r:the_lights_jtag_uart_0_scfifo_r\"" {  } { { "lights/synthesis/submodules/lights_jtag_uart_0.v" "the_lights_jtag_uart_0_scfifo_r" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373947748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lights_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lights_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lights/synthesis/submodules/lights_jtag_uart_0.v" "lights_jtag_uart_0_alt_jtag_atlantic" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373948216 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lights_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lights_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "lights/synthesis/submodules/lights_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373948232 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lights_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lights_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373948232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373948232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373948232 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373948232 ""}  } { { "lights/synthesis/submodules/lights_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670373948232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lights_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lights_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373948482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lights_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lights:NIOS\|lights_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:lights_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373948623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_leds lights:NIOS\|lights_leds:leds " "Elaborating entity \"lights_leds\" for hierarchy \"lights:NIOS\|lights_leds:leds\"" {  } { { "lights/synthesis/lights.vhd" "leds" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/lights.vhd" 332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373948669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_new_sdram_controller_0 lights:NIOS\|lights_new_sdram_controller_0:new_sdram_controller_0 " "Elaborating entity \"lights_new_sdram_controller_0\" for hierarchy \"lights:NIOS\|lights_new_sdram_controller_0:new_sdram_controller_0\"" {  } { { "lights/synthesis/lights.vhd" "new_sdram_controller_0" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/lights.vhd" 344 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373948685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_new_sdram_controller_0_input_efifo_module lights:NIOS\|lights_new_sdram_controller_0:new_sdram_controller_0\|lights_new_sdram_controller_0_input_efifo_module:the_lights_new_sdram_controller_0_input_efifo_module " "Elaborating entity \"lights_new_sdram_controller_0_input_efifo_module\" for hierarchy \"lights:NIOS\|lights_new_sdram_controller_0:new_sdram_controller_0\|lights_new_sdram_controller_0_input_efifo_module:the_lights_new_sdram_controller_0_input_efifo_module\"" {  } { { "lights/synthesis/submodules/lights_new_sdram_controller_0.v" "the_lights_new_sdram_controller_0_input_efifo_module" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_new_sdram_controller_0.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373948810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0 lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0 " "Elaborating entity \"lights_nios2_qsys_0\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\"" {  } { { "lights/synthesis/lights.vhd" "nios2_qsys_0" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/lights.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373948826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_test_bench lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_test_bench:the_lights_nios2_qsys_0_test_bench " "Elaborating entity \"lights_nios2_qsys_0_test_bench\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_test_bench:the_lights_nios2_qsys_0_test_bench\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_lights_nios2_qsys_0_test_bench" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 3856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373948935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_register_bank_a_module lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_register_bank_a_module:lights_nios2_qsys_0_register_bank_a " "Elaborating entity \"lights_nios2_qsys_0_register_bank_a_module\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_register_bank_a_module:lights_nios2_qsys_0_register_bank_a\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "lights_nios2_qsys_0_register_bank_a" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 4341 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373948951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_register_bank_a_module:lights_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_register_bank_a_module:lights_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_altsyncram" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373949107 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_register_bank_a_module:lights_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_register_bank_a_module:lights_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373949123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_register_bank_a_module:lights_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_register_bank_a_module:lights_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lights_nios2_qsys_0_rf_ram_a.mif " "Parameter \"init_file\" = \"lights_nios2_qsys_0_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949123 ""}  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670373949123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t3n1 " "Found entity 1: altsyncram_t3n1" {  } { { "db/altsyncram_t3n1.tdf" "" { Text "D:/intelFPGA_lite/18.1/lights/db/altsyncram_t3n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373949185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373949185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t3n1 lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_register_bank_a_module:lights_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_t3n1:auto_generated " "Elaborating entity \"altsyncram_t3n1\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_register_bank_a_module:lights_nios2_qsys_0_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_t3n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373949185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_register_bank_b_module lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_register_bank_b_module:lights_nios2_qsys_0_register_bank_b " "Elaborating entity \"lights_nios2_qsys_0_register_bank_b_module\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_register_bank_b_module:lights_nios2_qsys_0_register_bank_b\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "lights_nios2_qsys_0_register_bank_b" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 4362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373949341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_register_bank_b_module:lights_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_register_bank_b_module:lights_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_altsyncram" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373949419 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_register_bank_b_module:lights_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_register_bank_b_module:lights_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 124 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373949419 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_register_bank_b_module:lights_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_register_bank_b_module:lights_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lights_nios2_qsys_0_rf_ram_b.mif " "Parameter \"init_file\" = \"lights_nios2_qsys_0_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949435 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949435 ""}  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 124 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670373949435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u3n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u3n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u3n1 " "Found entity 1: altsyncram_u3n1" {  } { { "db/altsyncram_u3n1.tdf" "" { Text "D:/intelFPGA_lite/18.1/lights/db/altsyncram_u3n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373949482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373949482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u3n1 lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_register_bank_b_module:lights_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_u3n1:auto_generated " "Elaborating entity \"altsyncram_u3n1\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_register_bank_b_module:lights_nios2_qsys_0_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_u3n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373949482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_nios2_oci lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci " "Elaborating entity \"lights_nios2_qsys_0_nios2_oci\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_lights_nios2_qsys_0_nios2_oci" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 4831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373949607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_nios2_oci_debug lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_debug:the_lights_nios2_qsys_0_nios2_oci_debug " "Elaborating entity \"lights_nios2_qsys_0_nios2_oci_debug\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_debug:the_lights_nios2_qsys_0_nios2_oci_debug\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_lights_nios2_qsys_0_nios2_oci_debug" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 2860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373949638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_debug:the_lights_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_debug:the_lights_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_altera_std_synchronizer" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373949685 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_debug:the_lights_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_debug:the_lights_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373949701 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_debug:the_lights_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_debug:the_lights_nios2_qsys_0_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949701 ""}  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670373949701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_nios2_ocimem lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_ocimem:the_lights_nios2_qsys_0_nios2_ocimem " "Elaborating entity \"lights_nios2_qsys_0_nios2_ocimem\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_ocimem:the_lights_nios2_qsys_0_nios2_ocimem\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_lights_nios2_qsys_0_nios2_ocimem" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 2880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373949701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_ociram_sp_ram_module lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_ocimem:the_lights_nios2_qsys_0_nios2_ocimem\|lights_nios2_qsys_0_ociram_sp_ram_module:lights_nios2_qsys_0_ociram_sp_ram " "Elaborating entity \"lights_nios2_qsys_0_ociram_sp_ram_module\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_ocimem:the_lights_nios2_qsys_0_nios2_ocimem\|lights_nios2_qsys_0_ociram_sp_ram_module:lights_nios2_qsys_0_ociram_sp_ram\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "lights_nios2_qsys_0_ociram_sp_ram" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373949748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_ocimem:the_lights_nios2_qsys_0_nios2_ocimem\|lights_nios2_qsys_0_ociram_sp_ram_module:lights_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_ocimem:the_lights_nios2_qsys_0_nios2_ocimem\|lights_nios2_qsys_0_ociram_sp_ram_module:lights_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_altsyncram" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 335 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373949779 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_ocimem:the_lights_nios2_qsys_0_nios2_ocimem\|lights_nios2_qsys_0_ociram_sp_ram_module:lights_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_ocimem:the_lights_nios2_qsys_0_nios2_ocimem\|lights_nios2_qsys_0_ociram_sp_ram_module:lights_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 335 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373949794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_ocimem:the_lights_nios2_qsys_0_nios2_ocimem\|lights_nios2_qsys_0_ociram_sp_ram_module:lights_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_ocimem:the_lights_nios2_qsys_0_nios2_ocimem\|lights_nios2_qsys_0_ociram_sp_ram_module:lights_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file lights_nios2_qsys_0_ociram_default_contents.mif " "Parameter \"init_file\" = \"lights_nios2_qsys_0_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949794 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373949794 ""}  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 335 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670373949794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gaf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gaf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gaf1 " "Found entity 1: altsyncram_gaf1" {  } { { "db/altsyncram_gaf1.tdf" "" { Text "D:/intelFPGA_lite/18.1/lights/db/altsyncram_gaf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373949841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373949841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gaf1 lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_ocimem:the_lights_nios2_qsys_0_nios2_ocimem\|lights_nios2_qsys_0_ociram_sp_ram_module:lights_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gaf1:auto_generated " "Elaborating entity \"altsyncram_gaf1\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_ocimem:the_lights_nios2_qsys_0_nios2_ocimem\|lights_nios2_qsys_0_ociram_sp_ram_module:lights_nios2_qsys_0_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_gaf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373949841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_nios2_avalon_reg lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_avalon_reg:the_lights_nios2_qsys_0_nios2_avalon_reg " "Elaborating entity \"lights_nios2_qsys_0_nios2_avalon_reg\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_avalon_reg:the_lights_nios2_qsys_0_nios2_avalon_reg\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_lights_nios2_qsys_0_nios2_avalon_reg" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 2899 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373949982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_nios2_oci_break lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_break:the_lights_nios2_qsys_0_nios2_oci_break " "Elaborating entity \"lights_nios2_qsys_0_nios2_oci_break\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_break:the_lights_nios2_qsys_0_nios2_oci_break\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_lights_nios2_qsys_0_nios2_oci_break" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 2930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373949998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_nios2_oci_xbrk lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_xbrk:the_lights_nios2_qsys_0_nios2_oci_xbrk " "Elaborating entity \"lights_nios2_qsys_0_nios2_oci_xbrk\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_xbrk:the_lights_nios2_qsys_0_nios2_oci_xbrk\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_lights_nios2_qsys_0_nios2_oci_xbrk" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_nios2_oci_dbrk lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_dbrk:the_lights_nios2_qsys_0_nios2_oci_dbrk " "Elaborating entity \"lights_nios2_qsys_0_nios2_oci_dbrk\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_dbrk:the_lights_nios2_qsys_0_nios2_oci_dbrk\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_lights_nios2_qsys_0_nios2_oci_dbrk" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 2977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_nios2_oci_itrace lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_itrace:the_lights_nios2_qsys_0_nios2_oci_itrace " "Elaborating entity \"lights_nios2_qsys_0_nios2_oci_itrace\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_itrace:the_lights_nios2_qsys_0_nios2_oci_itrace\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_lights_nios2_qsys_0_nios2_oci_itrace" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 2996 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_nios2_oci_dtrace lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_dtrace:the_lights_nios2_qsys_0_nios2_oci_dtrace " "Elaborating entity \"lights_nios2_qsys_0_nios2_oci_dtrace\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_dtrace:the_lights_nios2_qsys_0_nios2_oci_dtrace\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_lights_nios2_qsys_0_nios2_oci_dtrace" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 3011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_nios2_oci_td_mode lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_dtrace:the_lights_nios2_qsys_0_nios2_oci_dtrace\|lights_nios2_qsys_0_nios2_oci_td_mode:lights_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"lights_nios2_qsys_0_nios2_oci_td_mode\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_dtrace:the_lights_nios2_qsys_0_nios2_oci_dtrace\|lights_nios2_qsys_0_nios2_oci_td_mode:lights_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "lights_nios2_qsys_0_nios2_oci_trc_ctrl_td_mode" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 1766 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_nios2_oci_fifo lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_fifo:the_lights_nios2_qsys_0_nios2_oci_fifo " "Elaborating entity \"lights_nios2_qsys_0_nios2_oci_fifo\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_fifo:the_lights_nios2_qsys_0_nios2_oci_fifo\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_lights_nios2_qsys_0_nios2_oci_fifo" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 3030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_nios2_oci_compute_input_tm_cnt lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_fifo:the_lights_nios2_qsys_0_nios2_oci_fifo\|lights_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_lights_nios2_qsys_0_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"lights_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_fifo:the_lights_nios2_qsys_0_nios2_oci_fifo\|lights_nios2_qsys_0_nios2_oci_compute_input_tm_cnt:the_lights_nios2_qsys_0_nios2_oci_compute_input_tm_cnt\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_lights_nios2_qsys_0_nios2_oci_compute_input_tm_cnt" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_nios2_oci_fifo_wrptr_inc lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_fifo:the_lights_nios2_qsys_0_nios2_oci_fifo\|lights_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_lights_nios2_qsys_0_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"lights_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_fifo:the_lights_nios2_qsys_0_nios2_oci_fifo\|lights_nios2_qsys_0_nios2_oci_fifo_wrptr_inc:the_lights_nios2_qsys_0_nios2_oci_fifo_wrptr_inc\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_lights_nios2_qsys_0_nios2_oci_fifo_wrptr_inc" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 2110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_nios2_oci_fifo_cnt_inc lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_fifo:the_lights_nios2_qsys_0_nios2_oci_fifo\|lights_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_lights_nios2_qsys_0_nios2_oci_fifo_cnt_inc " "Elaborating entity \"lights_nios2_qsys_0_nios2_oci_fifo_cnt_inc\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_fifo:the_lights_nios2_qsys_0_nios2_oci_fifo\|lights_nios2_qsys_0_nios2_oci_fifo_cnt_inc:the_lights_nios2_qsys_0_nios2_oci_fifo_cnt_inc\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_lights_nios2_qsys_0_nios2_oci_fifo_cnt_inc" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 2119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_oci_test_bench lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_fifo:the_lights_nios2_qsys_0_nios2_oci_fifo\|lights_nios2_qsys_0_oci_test_bench:the_lights_nios2_qsys_0_oci_test_bench " "Elaborating entity \"lights_nios2_qsys_0_oci_test_bench\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_fifo:the_lights_nios2_qsys_0_nios2_oci_fifo\|lights_nios2_qsys_0_oci_test_bench:the_lights_nios2_qsys_0_oci_test_bench\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_lights_nios2_qsys_0_oci_test_bench" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 2127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950248 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "lights_nios2_qsys_0_oci_test_bench " "Entity \"lights_nios2_qsys_0_oci_test_bench\" contains only dangling pins" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_lights_nios2_qsys_0_oci_test_bench" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 2127 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1670373950248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_nios2_oci_pib lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_pib:the_lights_nios2_qsys_0_nios2_oci_pib " "Elaborating entity \"lights_nios2_qsys_0_nios2_oci_pib\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_pib:the_lights_nios2_qsys_0_nios2_oci_pib\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_lights_nios2_qsys_0_nios2_oci_pib" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 3040 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_nios2_oci_im lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_im:the_lights_nios2_qsys_0_nios2_oci_im " "Elaborating entity \"lights_nios2_qsys_0_nios2_oci_im\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_nios2_oci_im:the_lights_nios2_qsys_0_nios2_oci_im\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_lights_nios2_qsys_0_nios2_oci_im" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 3061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_jtag_debug_module_wrapper lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper " "Elaborating entity \"lights_nios2_qsys_0_jtag_debug_module_wrapper\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0.v" "the_lights_nios2_qsys_0_jtag_debug_module_wrapper" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0.v" 3166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_jtag_debug_module_tck lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper\|lights_nios2_qsys_0_jtag_debug_module_tck:the_lights_nios2_qsys_0_jtag_debug_module_tck " "Elaborating entity \"lights_nios2_qsys_0_jtag_debug_module_tck\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper\|lights_nios2_qsys_0_jtag_debug_module_tck:the_lights_nios2_qsys_0_jtag_debug_module_tck\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_lights_nios2_qsys_0_jtag_debug_module_tck" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_nios2_qsys_0_jtag_debug_module_sysclk lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper\|lights_nios2_qsys_0_jtag_debug_module_sysclk:the_lights_nios2_qsys_0_jtag_debug_module_sysclk " "Elaborating entity \"lights_nios2_qsys_0_jtag_debug_module_sysclk\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper\|lights_nios2_qsys_0_jtag_debug_module_sysclk:the_lights_nios2_qsys_0_jtag_debug_module_sysclk\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_wrapper.v" "the_lights_nios2_qsys_0_jtag_debug_module_sysclk" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lights_nios2_qsys_0_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lights_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_wrapper.v" "lights_nios2_qsys_0_jtag_debug_module_phy" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lights_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lights_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lights_nios2_qsys_0_jtag_debug_module_phy " "Instantiated megafunction \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lights_nios2_qsys_0_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950388 ""}  } { { "lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670373950388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lights_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lights_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950388 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lights_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lights_nios2_qsys_0_jtag_debug_module_phy " "Elaborated megafunction instantiation \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lights_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lights_nios2_qsys_0_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_wrapper.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_nios2_qsys_0_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lights_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lights_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lights_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"lights:NIOS\|lights_nios2_qsys_0:nios2_qsys_0\|lights_nios2_qsys_0_nios2_oci:the_lights_nios2_qsys_0_nios2_oci\|lights_nios2_qsys_0_jtag_debug_module_wrapper:the_lights_nios2_qsys_0_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:lights_nios2_qsys_0_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_pll_0 lights:NIOS\|lights_pll_0:pll_0 " "Elaborating entity \"lights_pll_0\" for hierarchy \"lights:NIOS\|lights_pll_0:pll_0\"" {  } { { "lights/synthesis/lights.vhd" "pll_0" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/lights.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll lights:NIOS\|lights_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"lights:NIOS\|lights_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "lights/synthesis/submodules/lights_pll_0.v" "altera_pll_i" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_pll_0.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950529 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1670373950560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lights:NIOS\|lights_pll_0:pll_0\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"lights:NIOS\|lights_pll_0:pll_0\|altera_pll:altera_pll_i\"" {  } { { "lights/synthesis/submodules/lights_pll_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_pll_0.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950607 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lights:NIOS\|lights_pll_0:pll_0\|altera_pll:altera_pll_i " "Instantiated megafunction \"lights:NIOS\|lights_pll_0:pll_0\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 143.000000 MHz " "Parameter \"output_clock_frequency0\" = \"143.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 102.142857 MHz " "Parameter \"output_clock_frequency1\" = \"102.142857 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1670373950607 ""}  } { { "lights/synthesis/submodules/lights_pll_0.v" "" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_pll_0.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1670373950607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_switches lights:NIOS\|lights_switches:switches " "Elaborating entity \"lights_switches\" for hierarchy \"lights:NIOS\|lights_switches:switches\"" {  } { { "lights/synthesis/lights.vhd" "switches" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/lights.vhd" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_mm_interconnect_0 lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"lights_mm_interconnect_0\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\"" {  } { { "lights/synthesis/lights.vhd" "mm_interconnect_0" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/lights.vhd" 416 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_data_master_translator\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "nios2_qsys_0_data_master_translator" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 481 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_0_instruction_master_translator\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_translator" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_0_jtag_debug_module_translator\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "nios2_qsys_0_jtag_debug_module_translator" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 669 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:new_sdram_controller_0_s1_translator\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "new_sdram_controller_0_s1_translator" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 733 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:leds_s1_translator\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "leds_s1_translator" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_data_master_agent\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "nios2_qsys_0_data_master_agent" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_0_instruction_master_agent\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "nios2_qsys_0_instruction_master_agent" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 1107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "lights/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 1148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373950982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:new_sdram_controller_0_s1_agent_rsp_fifo\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "new_sdram_controller_0_s1_agent_rsp_fifo" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 1398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_mm_interconnect_0_router lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_router:router " "Elaborating entity \"lights_mm_interconnect_0_router\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_router:router\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "router" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 1664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_mm_interconnect_0_router_default_decode lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_router:router\|lights_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"lights_mm_interconnect_0_router_default_decode\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_router:router\|lights_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_mm_interconnect_0_router_001 lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"lights_mm_interconnect_0_router_001\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_router_001:router_001\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "router_001" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 1680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_mm_interconnect_0_router_001_default_decode lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_router_001:router_001\|lights_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"lights_mm_interconnect_0_router_001_default_decode\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_router_001:router_001\|lights_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_mm_interconnect_0_router_002 lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"lights_mm_interconnect_0_router_002\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_router_002:router_002\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "router_002" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_mm_interconnect_0_router_002_default_decode lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_router_002:router_002\|lights_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"lights_mm_interconnect_0_router_002_default_decode\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_router_002:router_002\|lights_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_mm_interconnect_0_router_003 lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"lights_mm_interconnect_0_router_003\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_router_003:router_003\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "router_003" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 1712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_mm_interconnect_0_router_003_default_decode lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_router_003:router_003\|lights_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"lights_mm_interconnect_0_router_003_default_decode\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_router_003:router_003\|lights_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_mm_interconnect_0_cmd_demux lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"lights_mm_interconnect_0_cmd_demux\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "cmd_demux" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 1801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_mm_interconnect_0_cmd_demux_001 lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"lights_mm_interconnect_0_cmd_demux_001\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 1824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_mm_interconnect_0_cmd_mux lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"lights_mm_interconnect_0_cmd_mux\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "cmd_mux" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 1841 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_mm_interconnect_0_cmd_mux_001 lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"lights_mm_interconnect_0_cmd_mux_001\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 1864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lights/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_mm_interconnect_0_rsp_demux lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"lights_mm_interconnect_0_rsp_demux\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "rsp_demux" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 1938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_mm_interconnect_0_rsp_mux lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"lights_mm_interconnect_0_rsp_mux\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "rsp_mux" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 2059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "lights/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_mm_interconnect_0_rsp_mux_001 lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"lights_mm_interconnect_0_rsp_mux_001\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 2082 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_mm_interconnect_0_avalon_st_adapter lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"lights_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0.v" 2111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_mm_interconnect_0_avalon_st_adapter_error_adapter_0 lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lights_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"lights_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"lights:NIOS\|lights_mm_interconnect_0:mm_interconnect_0\|lights_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|lights_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "lights/synthesis/submodules/lights_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/lights_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lights_irq_mapper lights:NIOS\|lights_irq_mapper:irq_mapper " "Elaborating entity \"lights_irq_mapper\" for hierarchy \"lights:NIOS\|lights_irq_mapper:irq_mapper\"" {  } { { "lights/synthesis/lights.vhd" "irq_mapper" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/lights.vhd" 465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951419 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller lights:NIOS\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"lights:NIOS\|altera_reset_controller:rst_controller\"" {  } { { "lights/synthesis/lights.vhd" "rst_controller" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/lights.vhd" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lights:NIOS\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lights:NIOS\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "lights/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer lights:NIOS\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"lights:NIOS\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "lights/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/intelFPGA_lite/18.1/lights/lights/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373951451 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670373952857 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.12.06.19:45:57 Progress: Loading sld30e9606f/alt_sld_fab_wrapper_hw.tcl " "2022.12.06.19:45:57 Progress: Loading sld30e9606f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373957216 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373960654 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373960810 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373964734 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373964843 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373964953 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373965078 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373965078 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373965078 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1670373965875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30e9606f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30e9606f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld30e9606f/alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/18.1/lights/db/ip/sld30e9606f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373966140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373966140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/18.1/lights/db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373966234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373966234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373966265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373966265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373966343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373966343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/18.1/lights/db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373966421 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/18.1/lights/db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373966421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373966421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/intelFPGA_lite/18.1/lights/db/ip/sld30e9606f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670373966500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373966500 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1670373970762 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "nios_lights.vhd" "" { Text "D:/intelFPGA_lite/18.1/lights/nios_lights.vhd" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670373971746 "|nios_lights|sdram_cke"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670373971746 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373971934 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "69 " "69 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1670373973731 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373974043 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/18.1/lights/output_files/lights.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/18.1/lights/output_files/lights.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373974574 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 2 0 0 " "Adding 17 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670373976418 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670373976418 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2149 " "Implemented 2149 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670373977418 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670373977418 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1670373977418 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1964 " "Implemented 1964 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670373977418 ""} { "Info" "ICUT_CUT_TM_RAMS" "112 " "Implemented 112 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1670373977418 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1670373977418 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670373977418 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4982 " "Peak virtual memory: 4982 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670373977465 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 06 19:46:17 2022 " "Processing ended: Tue Dec 06 19:46:17 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670373977465 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670373977465 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670373977465 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670373977465 ""}
