# Conwaylife
### Solution
```Verilog
module top_module(
    input clk,
    input load,
    input [255:0] data,
    output reg [255:0] q ); 
    
    reg [255:0] q_next;
    reg [3:0] sum;
    
    always @(posedge clk) begin
        if(load)
            q <= data;
        else begin
            for(integer i = 0; i < 256; i = i + 1) begin
                if(i == 0)
                    sum = q[1] + q[16] + q[17] + q[240] + q[241] + q[15] + q[31] + q[255];
                else if(i == 15)
                    sum = q[14] + q[16] + q[0] + q[240] + q[254] + q[30] + q[31] + q[255];
                else if(i == 240)
                    sum = q[0] + q[15] + q[239] + q[241] + q[1] + q[224] + q[225] + q[255];
                else if(i == 255)
                    sum = q[0] + q[15] + q[14] + q[224] + q[238] + q[240] + q[239] + q[254];
                else if(0 < i && i < 15)
                    sum = q[i-1] + q[i+1] + q[i+15] + q[i+16] + q[i+17] + q[i+239] + q[i+240] + q[i+241];
                else if(i % 16 == 0)
                    sum = q[i-1] + q[i+1] + q[i+15] + q[i+16] + q[i+17] + q[i-16] + q[i-15] + q[i+31];
                else if(i % 16 == 15)
                    sum = q[i-1] + q[i+1] + q[i+15] + q[i+16] + q[i-17] + q[i-16] + q[i-15] + q[i-31];
                else if(240 < i && i < 255)
                    sum = q[i-1] + q[i+1] + q[i-17] + q[i-16] + q[i-15] + q[i-239] + q[i-240] + q[i-241];
                else
                    sum = q[i-1] + q[i+1] + q[i-17] + q[i-16] + q[i-15] + q[i+15] + q[i+16] + q[i+17];
          		
                case(sum)
                    4'd2 : q_next[i] = q[i];
                    4'd3 : q_next[i] = 1'b1;
                    default: q_next[i] = 1'b0;
                endcase
            end
            
            q = q_next;
        end
    end

endmodule
```
[code](./118.v)