// Seed: 2280923668
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input wire id_3,
    output wor id_4,
    input supply1 id_5,
    input wire id_6,
    input tri0 id_7,
    output tri id_8,
    input tri1 id_9,
    input wire id_10,
    input uwire id_11
    , id_14,
    output uwire id_12
);
  assign id_8 = 1;
  assign module_1.id_6 = 0;
  assign id_12 = id_7;
  wire id_15;
  always @(posedge 1) release id_15[1];
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output tri0 id_2,
    output tri id_3,
    input tri id_4,
    output wire id_5,
    output tri id_6,
    input tri0 id_7,
    input tri id_8,
    input wand id_9
    , id_20,
    input tri id_10,
    input tri0 id_11,
    input tri id_12,
    input wor id_13,
    input wand id_14,
    output wire id_15,
    input tri0 id_16,
    input supply0 id_17,
    output wire id_18
    , id_21
);
  id_22(
      .id_0(id_12),
      .id_1(1'b0),
      .id_2(id_3),
      .id_3(id_12),
      .id_4(~id_6),
      .id_5(),
      .id_6(id_9),
      .id_7(1)
  );
  module_0 modCall_1 (
      id_3,
      id_6,
      id_1,
      id_4,
      id_5,
      id_11,
      id_4,
      id_11,
      id_18,
      id_13,
      id_9,
      id_8,
      id_5
  );
endmodule
