Timing Analyzer report for pulseCouter
Tue Feb 18 11:37:03 2025
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]'
 14. Slow 1200mV 85C Model Setup: 'inst'
 15. Slow 1200mV 85C Model Setup: 'inst1'
 16. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 17. Slow 1200mV 85C Model Hold: 'inst1'
 18. Slow 1200mV 85C Model Hold: 'inst'
 19. Slow 1200mV 85C Model Hold: 'lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 28. Slow 1200mV 0C Model Setup: 'lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]'
 29. Slow 1200mV 0C Model Setup: 'inst'
 30. Slow 1200mV 0C Model Setup: 'inst1'
 31. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 32. Slow 1200mV 0C Model Hold: 'inst1'
 33. Slow 1200mV 0C Model Hold: 'inst'
 34. Slow 1200mV 0C Model Hold: 'lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 42. Fast 1200mV 0C Model Setup: 'lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]'
 43. Fast 1200mV 0C Model Setup: 'inst'
 44. Fast 1200mV 0C Model Setup: 'inst1'
 45. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 46. Fast 1200mV 0C Model Hold: 'inst1'
 47. Fast 1200mV 0C Model Hold: 'inst'
 48. Fast 1200mV 0C Model Hold: 'lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Output Ports
 63. Unconstrained Output Ports
 64. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; pulseCouter                                            ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   6.3%      ;
;     Processor 3            ;   5.5%      ;
;     Processor 4            ;   5.0%      ;
;     Processors 5-8         ;   0.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+
; Clock Name                                                   ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                          ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+
; CLOCK_50                                                     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                                     ;
; inst                                                         ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { inst }                                                         ;
; inst1                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { inst1 }                                                        ;
; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] } ;
+--------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                          ;
+-------------+-----------------+------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name ; Note                                           ;
+-------------+-----------------+------------+------------------------------------------------+
; 147.67 MHz  ; 147.67 MHz      ; CLOCK_50   ;                                                ;
; 1265.82 MHz ; 437.64 MHz      ; inst1      ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                   ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                     ; -5.772 ; -148.788      ;
; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; -2.267 ; -2.267        ;
; inst                                                         ; -0.352 ; -0.352        ;
; inst1                                                        ; 0.210  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                     ; -1.803 ; -23.745       ;
; inst1                                                        ; 0.445  ; 0.000         ;
; inst                                                         ; 0.558  ; 0.000         ;
; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0.707  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                     ; -3.000 ; -36.410       ;
; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; -1.285 ; -7.105        ;
; inst                                                         ; -1.285 ; -1.285        ;
; inst1                                                        ; -1.285 ; -1.285        ;
+--------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                     ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.772 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.741      ;
; -5.772 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.741      ;
; -5.772 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.741      ;
; -5.772 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.741      ;
; -5.772 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.741      ;
; -5.772 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.741      ;
; -5.772 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.741      ;
; -5.772 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.741      ;
; -5.772 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.741      ;
; -5.772 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.741      ;
; -5.772 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.741      ;
; -5.772 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.741      ;
; -5.772 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.741      ;
; -5.772 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.741      ;
; -5.665 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 6.710      ;
; -5.665 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 6.710      ;
; -5.665 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 6.710      ;
; -5.665 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 6.710      ;
; -5.665 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 6.710      ;
; -5.665 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 6.710      ;
; -5.665 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 6.710      ;
; -5.665 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 6.710      ;
; -5.665 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 6.710      ;
; -5.665 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 6.710      ;
; -5.665 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 6.710      ;
; -5.665 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.027      ; 6.710      ;
; -5.312 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.139      ;
; -5.312 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.139      ;
; -5.312 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.139      ;
; -5.312 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.139      ;
; -5.312 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.139      ;
; -5.312 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.139      ;
; -5.312 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.139      ;
; -5.312 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.139      ;
; -5.312 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.139      ;
; -5.312 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.139      ;
; -5.312 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.139      ;
; -5.312 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.139      ;
; -5.312 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.139      ;
; -5.312 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.139      ;
; -5.220 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.047      ;
; -5.220 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.047      ;
; -5.220 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.047      ;
; -5.220 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.047      ;
; -5.220 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.047      ;
; -5.220 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.047      ;
; -5.220 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.047      ;
; -5.220 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.047      ;
; -5.220 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.047      ;
; -5.220 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.047      ;
; -5.220 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.047      ;
; -5.220 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.047      ;
; -5.220 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.047      ;
; -5.220 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 6.047      ;
; -5.171 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.998      ;
; -5.171 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.998      ;
; -5.171 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.998      ;
; -5.171 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.998      ;
; -5.171 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.998      ;
; -5.171 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.998      ;
; -5.171 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.998      ;
; -5.171 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.998      ;
; -5.171 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.998      ;
; -5.171 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.998      ;
; -5.171 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.998      ;
; -5.171 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.998      ;
; -5.171 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.998      ;
; -5.171 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.998      ;
; -5.139 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.108      ;
; -5.139 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.108      ;
; -5.139 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.108      ;
; -5.139 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.108      ;
; -5.139 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.108      ;
; -5.139 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.108      ;
; -5.139 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.108      ;
; -5.139 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.108      ;
; -5.139 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.108      ;
; -5.139 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.108      ;
; -5.139 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.108      ;
; -5.133 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 6.108      ;
; -5.083 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.910      ;
; -5.083 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.910      ;
; -5.083 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.910      ;
; -5.083 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.910      ;
; -5.083 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.910      ;
; -5.083 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.910      ;
; -5.083 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.910      ;
; -5.083 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.910      ;
; -5.083 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.910      ;
; -5.083 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.910      ;
; -5.083 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.910      ;
; -5.083 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.910      ;
; -5.083 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.910      ;
; -5.083 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.191     ; 5.910      ;
; -5.047 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.016      ;
; -5.047 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.016      ;
; -5.047 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.016      ;
; -5.047 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.016      ;
; -5.047 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.016      ;
; -5.047 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.049     ; 6.016      ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]'                                                         ;
+--------+-----------+---------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; -2.267 ; inst      ; inst    ; inst         ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0.500        ; 3.130      ; 6.147      ;
; -1.717 ; inst      ; inst    ; inst         ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; 1.000        ; 3.130      ; 6.097      ;
+--------+-----------+---------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst'                                                                ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.352 ; inst1     ; inst1   ; inst1        ; inst        ; 0.500        ; 1.029      ; 2.131      ;
; 0.117  ; inst1     ; inst1   ; inst1        ; inst        ; 1.000        ; 1.029      ; 2.162      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst1'                                                              ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.210 ; inst2     ; inst2   ; inst1        ; inst1       ; 1.000        ; -0.043     ; 0.765      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                       ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.803 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.622      ; 1.257      ;
; -1.682 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.622      ; 1.378      ;
; -1.677 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.622      ; 1.383      ;
; -1.556 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.622      ; 1.504      ;
; -1.551 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.622      ; 1.509      ;
; -1.430 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.622      ; 1.630      ;
; -1.425 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.622      ; 1.635      ;
; -1.304 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.622      ; 1.756      ;
; -1.299 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.622      ; 1.761      ;
; -1.178 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.622      ; 1.882      ;
; -1.173 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.622      ; 1.887      ;
; -1.156 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.622      ; 1.404      ;
; -1.151 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.622      ; 1.409      ;
; -1.030 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.622      ; 1.530      ;
; -1.025 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.622      ; 1.535      ;
; -0.941 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.511      ; 2.008      ;
; -0.936 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.511      ; 2.013      ;
; -0.904 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.622      ; 1.656      ;
; -0.899 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.622      ; 1.661      ;
; -0.815 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.511      ; 2.134      ;
; -0.810 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.511      ; 2.139      ;
; -0.778 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.622      ; 1.782      ;
; -0.773 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.622      ; 1.787      ;
; -0.689 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.511      ; 2.260      ;
; -0.684 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.511      ; 2.265      ;
; -0.652 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.622      ; 1.908      ;
; -0.647 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.622      ; 1.913      ;
; -0.563 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.511      ; 2.386      ;
; -0.558 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.511      ; 2.391      ;
; -0.526 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.622      ; 2.034      ;
; -0.437 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.511      ; 2.512      ;
; -0.432 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.511      ; 2.517      ;
; -0.410 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.511      ; 2.039      ;
; -0.311 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.511      ; 2.638      ;
; -0.306 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.511      ; 2.643      ;
; -0.289 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.511      ; 2.160      ;
; -0.284 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.511      ; 2.165      ;
; -0.185 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.511      ; 2.764      ;
; -0.163 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.511      ; 2.286      ;
; -0.158 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.511      ; 2.291      ;
; -0.037 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.511      ; 2.412      ;
; -0.032 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.511      ; 2.417      ;
; 0.089  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.511      ; 2.538      ;
; 0.094  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.511      ; 2.543      ;
; 0.215  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.511      ; 2.664      ;
; 0.220  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.511      ; 2.669      ;
; 0.341  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.511      ; 2.790      ;
; 0.346  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.511      ; 2.795      ;
; 0.679  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.908      ;
; 0.680  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.909      ;
; 0.680  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.909      ;
; 0.680  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.909      ;
; 0.683  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.912      ;
; 0.683  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.912      ;
; 0.692  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.921      ;
; 0.692  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.921      ;
; 0.692  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.921      ;
; 0.693  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.922      ;
; 0.693  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.922      ;
; 0.694  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.923      ;
; 0.694  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.923      ;
; 0.695  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.924      ;
; 0.696  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.925      ;
; 0.698  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.927      ;
; 0.698  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 0.927      ;
; 0.781  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.511      ; 3.730      ;
; 0.883  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.622      ; 3.943      ;
; 0.991  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.226      ;
; 0.991  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.226      ;
; 1.000  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.235      ;
; 1.001  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.236      ;
; 1.004  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.239      ;
; 1.004  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.239      ;
; 1.004  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.239      ;
; 1.004  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.239      ;
; 1.004  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.239      ;
; 1.004  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.239      ;
; 1.004  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.239      ;
; 1.005  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.240      ;
; 1.005  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.240      ;
; 1.005  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.240      ;
; 1.005  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.240      ;
; 1.006  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.241      ;
; 1.006  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.241      ;
; 1.009  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.244      ;
; 1.009  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.244      ;
; 1.014  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.249      ;
; 1.014  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.249      ;
; 1.015  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.250      ;
; 1.015  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.250      ;
; 1.017  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.252      ;
; 1.019  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.254      ;
; 1.019  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.049      ; 1.254      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst1'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.445 ; inst2     ; inst2   ; inst1        ; inst1       ; 0.000        ; 0.043      ; 0.674      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst'                                                                ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.558 ; inst1     ; inst1   ; inst1        ; inst        ; 0.000        ; 1.092      ; 2.068      ;
; 1.018 ; inst1     ; inst1   ; inst1        ; inst        ; -0.500       ; 1.092      ; 2.028      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]'                                                         ;
+-------+-----------+---------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.707 ; inst      ; inst    ; inst         ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0.000        ; 4.645      ; 5.770      ;
; 1.225 ; inst      ; inst    ; inst         ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; -0.500       ; 4.645      ; 5.788      ;
+-------+-----------+---------+--------------+--------------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                           ;
+-------------+-----------------+------------+------------------------------------------------+
; Fmax        ; Restricted Fmax ; Clock Name ; Note                                           ;
+-------------+-----------------+------------+------------------------------------------------+
; 165.29 MHz  ; 165.29 MHz      ; CLOCK_50   ;                                                ;
; 1422.48 MHz ; 437.64 MHz      ; inst1      ; limit due to minimum period restriction (tmin) ;
+-------------+-----------------+------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                     ; -5.050 ; -130.136      ;
; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; -2.111 ; -2.111        ;
; inst                                                         ; -0.293 ; -0.293        ;
; inst1                                                        ; 0.297  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                     ; -1.672 ; -23.055       ;
; inst1                                                        ; 0.398  ; 0.000         ;
; inst                                                         ; 0.532  ; 0.000         ;
; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0.766  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                     ; -3.000 ; -36.410       ;
; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; -1.285 ; -5.917        ;
; inst                                                         ; -1.285 ; -1.285        ;
; inst1                                                        ; -1.285 ; -1.285        ;
+--------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                      ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.050 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 6.028      ;
; -5.050 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 6.028      ;
; -5.050 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 6.028      ;
; -5.050 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 6.028      ;
; -5.050 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 6.028      ;
; -5.050 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 6.028      ;
; -5.050 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 6.028      ;
; -5.050 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 6.028      ;
; -5.050 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 6.028      ;
; -5.050 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 6.028      ;
; -5.050 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 6.028      ;
; -5.050 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 6.028      ;
; -5.050 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 6.028      ;
; -5.050 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 6.028      ;
; -4.953 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 6.002      ;
; -4.953 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 6.002      ;
; -4.953 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 6.002      ;
; -4.953 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 6.002      ;
; -4.953 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 6.002      ;
; -4.953 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 6.002      ;
; -4.953 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 6.002      ;
; -4.953 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 6.002      ;
; -4.953 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 6.002      ;
; -4.953 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 6.002      ;
; -4.953 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 6.002      ;
; -4.953 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.030      ; 6.002      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.651 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.494      ;
; -4.538 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.381      ;
; -4.538 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.381      ;
; -4.538 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.381      ;
; -4.538 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.381      ;
; -4.538 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.381      ;
; -4.538 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.381      ;
; -4.538 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.381      ;
; -4.538 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.381      ;
; -4.538 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.381      ;
; -4.538 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.381      ;
; -4.538 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.381      ;
; -4.538 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.381      ;
; -4.538 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.381      ;
; -4.538 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.381      ;
; -4.528 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.371      ;
; -4.528 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.371      ;
; -4.528 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.371      ;
; -4.528 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.371      ;
; -4.528 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.371      ;
; -4.528 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.371      ;
; -4.528 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.371      ;
; -4.528 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.371      ;
; -4.528 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.371      ;
; -4.528 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.371      ;
; -4.528 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.371      ;
; -4.528 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.371      ;
; -4.528 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.371      ;
; -4.528 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.176     ; 5.371      ;
; -4.492 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.468      ;
; -4.492 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.468      ;
; -4.492 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.468      ;
; -4.492 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.468      ;
; -4.492 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.468      ;
; -4.492 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.468      ;
; -4.492 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.468      ;
; -4.492 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.468      ;
; -4.492 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.468      ;
; -4.492 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.468      ;
; -4.492 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.468      ;
; -4.488 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.039     ; 5.468      ;
; -4.478 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.454      ;
; -4.478 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.454      ;
; -4.478 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.454      ;
; -4.478 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.454      ;
; -4.478 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.454      ;
; -4.478 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.043     ; 5.454      ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]'                                                          ;
+--------+-----------+---------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; -2.111 ; inst      ; inst    ; inst         ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0.500        ; 2.790      ; 5.633      ;
; -1.562 ; inst      ; inst    ; inst         ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; 1.000        ; 2.790      ; 5.584      ;
+--------+-----------+---------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst'                                                                 ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+
; -0.293 ; inst1     ; inst1   ; inst1        ; inst        ; 0.500        ; 0.922      ; 1.947      ;
; 0.171  ; inst1     ; inst1   ; inst1        ; inst        ; 1.000        ; 0.922      ; 1.983      ;
+--------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst1'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.297 ; inst2     ; inst2   ; inst1        ; inst1       ; 1.000        ; -0.039     ; 0.683      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.672 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.412      ; 1.144      ;
; -1.573 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.412      ; 1.243      ;
; -1.562 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.412      ; 1.254      ;
; -1.463 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.412      ; 1.353      ;
; -1.452 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.412      ; 1.364      ;
; -1.353 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.412      ; 1.463      ;
; -1.342 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.412      ; 1.474      ;
; -1.243 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.412      ; 1.573      ;
; -1.232 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.412      ; 1.584      ;
; -1.133 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.412      ; 1.683      ;
; -1.122 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.412      ; 1.694      ;
; -1.063 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.412      ; 1.253      ;
; -1.052 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.412      ; 1.264      ;
; -0.953 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.412      ; 1.363      ;
; -0.942 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.412      ; 1.374      ;
; -0.918 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.307      ; 1.793      ;
; -0.907 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.307      ; 1.804      ;
; -0.843 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.412      ; 1.473      ;
; -0.832 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.412      ; 1.484      ;
; -0.808 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.307      ; 1.903      ;
; -0.797 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.307      ; 1.914      ;
; -0.733 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.412      ; 1.583      ;
; -0.722 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.412      ; 1.594      ;
; -0.698 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.307      ; 2.013      ;
; -0.687 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.307      ; 2.024      ;
; -0.623 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.412      ; 1.693      ;
; -0.612 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.412      ; 1.704      ;
; -0.588 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.307      ; 2.123      ;
; -0.577 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.307      ; 2.134      ;
; -0.513 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.412      ; 1.803      ;
; -0.478 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.307      ; 2.233      ;
; -0.467 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.307      ; 2.244      ;
; -0.397 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.307      ; 1.814      ;
; -0.368 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.307      ; 2.343      ;
; -0.357 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.307      ; 2.354      ;
; -0.298 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.307      ; 1.913      ;
; -0.287 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.307      ; 1.924      ;
; -0.258 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.307      ; 2.453      ;
; -0.188 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.307      ; 2.023      ;
; -0.177 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.307      ; 2.034      ;
; -0.078 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.307      ; 2.133      ;
; -0.067 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.307      ; 2.144      ;
; 0.032  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.307      ; 2.243      ;
; 0.043  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.307      ; 2.254      ;
; 0.142  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.307      ; 2.353      ;
; 0.153  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.307      ; 2.364      ;
; 0.252  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.307      ; 2.463      ;
; 0.263  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 2.307      ; 2.474      ;
; 0.619  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.829      ;
; 0.620  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.830      ;
; 0.621  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.831      ;
; 0.621  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.831      ;
; 0.623  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.833      ;
; 0.623  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.833      ;
; 0.631  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.841      ;
; 0.631  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.841      ;
; 0.632  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.842      ;
; 0.632  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.842      ;
; 0.633  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.843      ;
; 0.633  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.843      ;
; 0.634  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.844      ;
; 0.634  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.844      ;
; 0.634  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.844      ;
; 0.634  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.844      ;
; 0.635  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.845      ;
; 0.635  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.845      ;
; 0.635  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.845      ;
; 0.637  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.847      ;
; 0.637  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.039      ; 0.847      ;
; 0.641  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.307      ; 3.352      ;
; 0.741  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 2.412      ; 3.557      ;
; 0.903  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.117      ;
; 0.904  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.118      ;
; 0.904  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.118      ;
; 0.904  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.118      ;
; 0.907  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.121      ;
; 0.907  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.121      ;
; 0.913  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.127      ;
; 0.914  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.128      ;
; 0.915  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.129      ;
; 0.915  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.129      ;
; 0.915  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.127      ;
; 0.916  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.130      ;
; 0.917  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.131      ;
; 0.918  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.132      ;
; 0.918  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.043      ; 1.132      ;
; 0.918  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.130      ;
; 0.918  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.130      ;
; 0.918  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.130      ;
; 0.918  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.130      ;
; 0.919  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.131      ;
; 0.919  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.131      ;
; 0.920  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.132      ;
; 0.920  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.132      ;
; 0.921  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.133      ;
; 0.923  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.135      ;
; 0.923  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.041      ; 1.135      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst1'                                                                ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.398 ; inst2     ; inst2   ; inst1        ; inst1       ; 0.000        ; 0.039      ; 0.608      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst'                                                                 ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.532 ; inst1     ; inst1   ; inst1        ; inst        ; 0.000        ; 0.979      ; 1.895      ;
; 0.991 ; inst1     ; inst1   ; inst1        ; inst        ; -0.500       ; 0.979      ; 1.854      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]'                                                          ;
+-------+-----------+---------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.766 ; inst      ; inst    ; inst         ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0.000        ; 4.132      ; 5.282      ;
; 1.290 ; inst      ; inst    ; inst         ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; -0.500       ; 4.132      ; 5.306      ;
+-------+-----------+---------+--------------+--------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                    ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                     ; -2.440 ; -62.540       ;
; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; -0.895 ; -0.895        ;
; inst                                                         ; 0.125  ; 0.000         ;
; inst1                                                        ; 0.624  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                     ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                     ; -0.994 ; -13.426       ;
; inst1                                                        ; 0.206  ; 0.000         ;
; inst                                                         ; 0.223  ; 0.000         ;
; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0.401  ; 0.000         ;
+--------------------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                      ;
+--------------------------------------------------------------+--------+---------------+
; Clock                                                        ; Slack  ; End Point TNS ;
+--------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                     ; -3.000 ; -29.042       ;
; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; -1.000 ; -2.705        ;
; inst                                                         ; -1.000 ; -1.000        ;
; inst1                                                        ; -1.000 ; -1.000        ;
+--------------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                      ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.440 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.422      ;
; -2.440 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.422      ;
; -2.440 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.422      ;
; -2.440 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.422      ;
; -2.440 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.422      ;
; -2.440 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.422      ;
; -2.440 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.422      ;
; -2.440 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.422      ;
; -2.440 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.422      ;
; -2.440 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.422      ;
; -2.440 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.422      ;
; -2.440 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.422      ;
; -2.440 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.422      ;
; -2.440 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.422      ;
; -2.365 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.029      ; 3.401      ;
; -2.365 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.029      ; 3.401      ;
; -2.365 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.029      ; 3.401      ;
; -2.365 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.029      ; 3.401      ;
; -2.365 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.029      ; 3.401      ;
; -2.365 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.029      ; 3.401      ;
; -2.365 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.029      ; 3.401      ;
; -2.365 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.029      ; 3.401      ;
; -2.365 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.029      ; 3.401      ;
; -2.365 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.029      ; 3.401      ;
; -2.365 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.029      ; 3.401      ;
; -2.365 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.029      ; 3.401      ;
; -2.204 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.094      ;
; -2.204 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.094      ;
; -2.204 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.094      ;
; -2.204 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.094      ;
; -2.204 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.094      ;
; -2.204 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.094      ;
; -2.204 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.094      ;
; -2.204 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.094      ;
; -2.204 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.094      ;
; -2.204 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.094      ;
; -2.204 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.094      ;
; -2.204 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.094      ;
; -2.204 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.094      ;
; -2.204 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.094      ;
; -2.155 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.045      ;
; -2.155 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.045      ;
; -2.155 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.045      ;
; -2.155 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.045      ;
; -2.155 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.045      ;
; -2.155 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.045      ;
; -2.155 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.045      ;
; -2.155 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.045      ;
; -2.155 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.045      ;
; -2.155 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.045      ;
; -2.155 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.045      ;
; -2.155 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.045      ;
; -2.155 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.045      ;
; -2.155 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.045      ;
; -2.134 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.024      ;
; -2.134 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.024      ;
; -2.134 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.024      ;
; -2.134 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.024      ;
; -2.134 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.024      ;
; -2.134 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.024      ;
; -2.134 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.024      ;
; -2.134 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.024      ;
; -2.134 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.024      ;
; -2.134 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.024      ;
; -2.134 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.024      ;
; -2.134 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.024      ;
; -2.134 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.024      ;
; -2.134 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 3.024      ;
; -2.091 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.073      ;
; -2.091 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.073      ;
; -2.091 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.073      ;
; -2.091 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.073      ;
; -2.091 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.073      ;
; -2.091 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.073      ;
; -2.091 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.073      ;
; -2.091 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.073      ;
; -2.091 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.073      ;
; -2.091 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.073      ;
; -2.091 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.025     ; 3.073      ;
; -2.088 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.022     ; 3.073      ;
; -2.087 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 2.977      ;
; -2.087 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 2.977      ;
; -2.087 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 2.977      ;
; -2.087 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 2.977      ;
; -2.087 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 2.977      ;
; -2.087 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 2.977      ;
; -2.087 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 2.977      ;
; -2.087 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 2.977      ;
; -2.087 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 2.977      ;
; -2.087 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 2.977      ;
; -2.087 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 2.977      ;
; -2.087 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 2.977      ;
; -2.087 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 2.977      ;
; -2.087 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 2.977      ;
; -2.066 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 2.956      ;
; -2.066 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 2.956      ;
; -2.066 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 2.956      ;
; -2.066 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 2.956      ;
; -2.066 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 2.956      ;
; -2.066 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.117     ; 2.956      ;
+--------+--------------------------------------------------------------+---------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]'                                                          ;
+--------+-----------+---------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node ; To Node ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; -0.895 ; inst      ; inst    ; inst         ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0.500        ; 1.594      ; 3.101      ;
; -0.371 ; inst      ; inst    ; inst         ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; 1.000        ; 1.594      ; 3.077      ;
+--------+-----------+---------+--------------+--------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst'                                                                ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.125 ; inst1     ; inst1   ; inst1        ; inst        ; 0.500        ; 0.519      ; 1.006      ;
; 0.625 ; inst1     ; inst1   ; inst1        ; inst        ; 1.000        ; 0.519      ; 1.006      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst1'                                                               ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.624 ; inst2     ; inst2   ; inst1        ; inst1       ; 1.000        ; -0.024     ; 0.359      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                                        ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                     ; To Node                                                       ; Launch Clock                                                 ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.994 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.372      ; 0.587      ;
; -0.931 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.372      ; 0.650      ;
; -0.928 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.372      ; 0.653      ;
; -0.865 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.372      ; 0.716      ;
; -0.862 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.372      ; 0.719      ;
; -0.799 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.372      ; 0.782      ;
; -0.796 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.372      ; 0.785      ;
; -0.733 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.372      ; 0.848      ;
; -0.730 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.372      ; 0.851      ;
; -0.667 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.372      ; 0.914      ;
; -0.664 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.372      ; 0.917      ;
; -0.527 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.298      ; 0.980      ;
; -0.524 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.298      ; 0.983      ;
; -0.461 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.298      ; 1.046      ;
; -0.458 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.298      ; 1.049      ;
; -0.407 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.372      ; 0.674      ;
; -0.404 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.372      ; 0.677      ;
; -0.395 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.298      ; 1.112      ;
; -0.392 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.298      ; 1.115      ;
; -0.341 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.372      ; 0.740      ;
; -0.338 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.372      ; 0.743      ;
; -0.329 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.298      ; 1.178      ;
; -0.326 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.298      ; 1.181      ;
; -0.275 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.372      ; 0.806      ;
; -0.272 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.372      ; 0.809      ;
; -0.263 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.298      ; 1.244      ;
; -0.260 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.298      ; 1.247      ;
; -0.209 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.372      ; 0.872      ;
; -0.206 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.372      ; 0.875      ;
; -0.197 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.298      ; 1.310      ;
; -0.194 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.298      ; 1.313      ;
; -0.143 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.372      ; 0.938      ;
; -0.140 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.372      ; 0.941      ;
; -0.131 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.298      ; 1.376      ;
; -0.077 ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.372      ; 1.004      ;
; 0.000  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.298      ; 1.007      ;
; 0.063  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.298      ; 1.070      ;
; 0.066  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.298      ; 1.073      ;
; 0.129  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.298      ; 1.136      ;
; 0.132  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.298      ; 1.139      ;
; 0.195  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.298      ; 1.202      ;
; 0.198  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.298      ; 1.205      ;
; 0.261  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.298      ; 1.268      ;
; 0.264  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.298      ; 1.271      ;
; 0.287  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[1]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.298      ; 1.794      ;
; 0.311  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.417      ;
; 0.312  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.418      ;
; 0.312  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.418      ;
; 0.313  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.419      ;
; 0.313  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.419      ;
; 0.318  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.424      ;
; 0.318  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.424      ;
; 0.319  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.319  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.425      ;
; 0.320  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.320  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.022      ; 0.426      ;
; 0.327  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.298      ; 1.334      ;
; 0.330  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.298      ; 1.337      ;
; 0.338  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; 0.000        ; 1.372      ; 1.919      ;
; 0.393  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.298      ; 1.400      ;
; 0.396  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50    ; -0.500       ; 1.298      ; 1.403      ;
; 0.457  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.566      ;
; 0.458  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.567      ;
; 0.464  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.573      ;
; 0.464  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[12] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.573      ;
; 0.464  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[13] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.573      ;
; 0.464  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.573      ;
; 0.465  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.574      ;
; 0.465  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.574      ;
; 0.465  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.574      ;
; 0.465  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.574      ;
; 0.465  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.574      ;
; 0.467  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[9]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.576      ;
; 0.468  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[3]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.577      ;
; 0.468  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[5]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.577      ;
; 0.468  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[7]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.577      ;
; 0.470  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.579      ;
; 0.471  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[2]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.580      ;
; 0.471  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[4]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.580      ;
; 0.471  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[6]  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[8]  ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.580      ;
; 0.473  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[10] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[11] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.582      ;
; 0.474  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[14] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[15] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.583      ;
; 0.474  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[16] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[17] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.583      ;
; 0.474  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[18] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[19] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.583      ;
; 0.474  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[24] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[25] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.583      ;
; 0.475  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[20] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[21] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.584      ;
; 0.475  ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[22] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[23] ; CLOCK_50                                                     ; CLOCK_50    ; 0.000        ; 0.025      ; 0.584      ;
+--------+---------------------------------------------------------------+---------------------------------------------------------------+--------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst1'                                                                ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.206 ; inst2     ; inst2   ; inst1        ; inst1       ; 0.000        ; 0.024      ; 0.314      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst'                                                                 ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+
; 0.223 ; inst1     ; inst1   ; inst1        ; inst        ; 0.000        ; 0.553      ; 0.965      ;
; 0.715 ; inst1     ; inst1   ; inst1        ; inst        ; -0.500       ; 0.553      ; 0.957      ;
+-------+-----------+---------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]'                                                          ;
+-------+-----------+---------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node ; To Node ; Launch Clock ; Latch Clock                                                  ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------+--------------+--------------------------------------------------------------+--------------+------------+------------+
; 0.401 ; inst      ; inst    ; inst         ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0.000        ; 2.327      ; 2.917      ;
; 0.907 ; inst      ; inst    ; inst         ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; -0.500       ; 2.327      ; 2.923      ;
+-------+-----------+---------+--------------+--------------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                           ;
+---------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Clock                                                         ; Setup    ; Hold    ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------+----------+---------+----------+---------+---------------------+
; Worst-case Slack                                              ; -5.772   ; -1.803  ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                                                     ; -5.772   ; -1.803  ; N/A      ; N/A     ; -3.000              ;
;  inst                                                         ; -0.352   ; 0.223   ; N/A      ; N/A     ; -1.285              ;
;  inst1                                                        ; 0.210    ; 0.206   ; N/A      ; N/A     ; -1.285              ;
;  lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; -2.267   ; 0.401   ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                                               ; -151.407 ; -23.745 ; 0.0      ; 0.0     ; -46.085             ;
;  CLOCK_50                                                     ; -148.788 ; -23.745 ; N/A      ; N/A     ; -36.410             ;
;  inst                                                         ; -0.352   ; 0.000   ; N/A      ; N/A     ; -1.285              ;
;  inst1                                                        ; 0.000    ; 0.000   ; N/A      ; N/A     ; -1.285              ;
;  lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; -2.267   ; 0.000   ; N/A      ; N/A     ; -7.105              ;
+---------------------------------------------------------------+----------+---------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                         ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                     ; CLOCK_50                                                     ; 1625     ; 0        ; 0        ; 0        ;
; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50                                                     ; 78       ; 78       ; 0        ; 0        ;
; inst1                                                        ; inst                                                         ; 0        ; 0        ; 1        ; 1        ;
; inst1                                                        ; inst1                                                        ; 0        ; 0        ; 0        ; 1        ;
; inst                                                         ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0        ; 0        ; 1        ; 1        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                          ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                   ; To Clock                                                     ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
; CLOCK_50                                                     ; CLOCK_50                                                     ; 1625     ; 0        ; 0        ; 0        ;
; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; CLOCK_50                                                     ; 78       ; 78       ; 0        ; 0        ;
; inst1                                                        ; inst                                                         ; 0        ; 0        ; 1        ; 1        ;
; inst1                                                        ; inst1                                                        ; 0        ; 0        ; 0        ; 1        ;
; inst                                                         ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; 0        ; 0        ; 1        ; 1        ;
+--------------------------------------------------------------+--------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                             ;
+--------------------------------------------------------------+--------------------------------------------------------------+------+-------------+
; Target                                                       ; Clock                                                        ; Type ; Status      ;
+--------------------------------------------------------------+--------------------------------------------------------------+------+-------------+
; CLOCK_50                                                     ; CLOCK_50                                                     ; Base ; Constrained ;
; inst                                                         ; inst                                                         ; Base ; Constrained ;
; inst1                                                        ; inst1                                                        ; Base ; Constrained ;
; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] ; Base ; Constrained ;
+--------------------------------------------------------------+--------------------------------------------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Tue Feb 18 11:37:02 2025
Info: Command: quartus_sta pulseCouter -c pulseCouter
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pulseCouter.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name inst1 inst1
    Info (332105): create_clock -period 1.000 -name inst inst
    Info (332105): create_clock -period 1.000 -name lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0]
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita25  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita9  from: cin  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.772
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.772            -148.788 CLOCK_50 
    Info (332119):    -2.267              -2.267 lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.352              -0.352 inst 
    Info (332119):     0.210               0.000 inst1 
Info (332146): Worst-case hold slack is -1.803
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.803             -23.745 CLOCK_50 
    Info (332119):     0.445               0.000 inst1 
    Info (332119):     0.558               0.000 inst 
    Info (332119):     0.707               0.000 lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -36.410 CLOCK_50 
    Info (332119):    -1.285              -7.105 lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.285              -1.285 inst 
    Info (332119):    -1.285              -1.285 inst1 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita25  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita9  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.050
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.050            -130.136 CLOCK_50 
    Info (332119):    -2.111              -2.111 lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -0.293              -0.293 inst 
    Info (332119):     0.297               0.000 inst1 
Info (332146): Worst-case hold slack is -1.672
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.672             -23.055 CLOCK_50 
    Info (332119):     0.398               0.000 inst1 
    Info (332119):     0.532               0.000 inst 
    Info (332119):     0.766               0.000 lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -36.410 CLOCK_50 
    Info (332119):    -1.285              -5.917 lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.285              -1.285 inst 
    Info (332119):    -1.285              -1.285 inst1 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita0  from: datab  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita10  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita11  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita12  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita13  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita14  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita15  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita16  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita17  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita18  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita19  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita1  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita20  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita21  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita22  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita23  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita24  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita25  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita2  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita3  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita4  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita5  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita6  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita7  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita8  from: cin  to: combout
    Info (332098): Cell: inst7|auto_generated|counter_comb_bita9  from: cin  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.440
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.440             -62.540 CLOCK_50 
    Info (332119):    -0.895              -0.895 lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] 
    Info (332119):     0.125               0.000 inst 
    Info (332119):     0.624               0.000 inst1 
Info (332146): Worst-case hold slack is -0.994
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.994             -13.426 CLOCK_50 
    Info (332119):     0.206               0.000 inst1 
    Info (332119):     0.223               0.000 inst 
    Info (332119):     0.401               0.000 lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -29.042 CLOCK_50 
    Info (332119):    -1.000              -2.705 lpm_counter:inst7|cntr_rpj:auto_generated|counter_reg_bit[0] 
    Info (332119):    -1.000              -1.000 inst 
    Info (332119):    -1.000              -1.000 inst1 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4928 megabytes
    Info: Processing ended: Tue Feb 18 11:37:03 2025
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


