<strong>verilog-read-always-signals-recurse</strong> is a compiled Lisp function in `<code>verilog-mode.el</code>'.</br>
</br>
(verilog-read-always-signals-recurse <u>EXIT-KEYWD</u> <u>RVALUE</u> <u>TEMP-NEXT</u>)</br>
</br>
Recursive routine for parentheses/bracket matching.</br>
<u>EXIT-KEYWD</u> is expression to stop at, nil if top level.</br>
<u>RVALUE</u> is true if at right hand side of equal.</br>
IGNORE-NEXT is true to ignore next token, fake from inside case statement.