[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"vout"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~Truthtable1|Truthtable1>f",
    "sources":[
      "~Truthtable1|Truthtable1>x3",
      "~Truthtable1|Truthtable1>x1",
      "~Truthtable1|Truthtable1>x2"
    ]
  }
]