{"vcs1":{"timestamp_begin":1750402261.375913714, "rt":1.01, "ut":0.46, "st":0.08}}
{"vcselab":{"timestamp_begin":1750402262.479985230, "rt":0.74, "ut":0.22, "st":0.08}}
{"link":{"timestamp_begin":1750402263.296910402, "rt":0.20, "ut":0.13, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1750402260.984730327}
{"VCS_COMP_START_TIME": 1750402260.984730327}
{"VCS_COMP_END_TIME": 1750402266.666596444}
{"VCS_USER_OPTIONS": "-R -sverilog tb.sv -debug_access+all -full64"}
{"vcs1": {"peak_mem": 2462148}}
{"stitch_vcselab": {"peak_mem": 2462207}}
