22:16:02 INFO  : Launching XSCT server: xsct -n  -interactive /home/skillet/git/ECE530/Lab07/temp_xsdb_launch_script.tcl
22:16:04 INFO  : XSCT server has started successfully.
22:16:04 INFO  : plnx-install-location is set to ''
22:16:04 INFO  : Successfully done setting XSCT server connection channel  
22:16:04 INFO  : Successfully done query RDI_DATADIR 
22:16:04 INFO  : Successfully done setting workspace for the tool. 
22:16:04 INFO  : Registering command handlers for Vitis TCF services
22:17:49 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab07/Lab07HW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
22:17:49 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab07/Lab07HW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
22:24:37 INFO  : Checking for BSP changes to sync application flags for project 'Lab07SW1'...
22:25:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
22:25:40 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07/wrapper/interrupt_counter_wrapper.bit"
22:26:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:26:02 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
22:26:02 INFO  : 'jtag frequency' command is executed.
22:26:02 INFO  : Context for 'APU' is selected.
22:26:02 INFO  : System reset is completed.
22:26:05 INFO  : 'after 3000' command is executed.
22:26:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
22:26:06 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07/Lab07SW1/_ide/bitstream/interrupt_counter_wrapper.bit"
22:26:06 INFO  : Context for 'APU' is selected.
22:26:06 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa'.
22:26:06 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:06 INFO  : Context for 'APU' is selected.
22:26:06 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07/Lab07SW1/_ide/psinit/ps7_init.tcl' is done.
22:26:06 INFO  : 'ps7_init' command is executed.
22:26:06 INFO  : 'ps7_post_config' command is executed.
22:26:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:06 INFO  : The application '/home/skillet/git/ECE530/Lab07/Lab07SW1/Debug/Lab07SW1.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:26:06 INFO  : 'configparams force-mem-access 0' command is executed.
22:26:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07/Lab07SW1/_ide/bitstream/interrupt_counter_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07/Lab07HW/export/Lab07HW/hw/interrupt_counter_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07/Lab07SW1/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07/Lab07SW1/Debug/Lab07SW1.elf
configparams force-mem-access 0
----------------End of Script----------------

22:26:06 INFO  : Memory regions updated for context APU
22:26:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:07 INFO  : 'con' command is executed.
22:26:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:26:07 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07/.sdk/launch_scripts/single_application_debug/debugger_lab07sw1-default.tcl'
22:40:50 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab07/Lab07bHW/zynq_fsbl/zynq_fsbl_bsp/system.mss"
22:40:50 INFO  : Successfully done sdx_reload_mss "/home/skillet/git/ECE530/Lab07/Lab07bHW/ps7_cortexa9_0/standalone_domain/bsp/system.mss"
22:46:30 INFO  : Checking for BSP changes to sync application flags for project 'Lab07bSW'...
22:47:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
22:47:14 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07/wrapperb/interrupt_counter_wrapper.bit"
22:47:37 INFO  : Disconnected from the channel tcfchan#2.
22:47:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:47:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
----------------End of Script----------------

22:47:48 ERROR : Could not find ARM device on the board for connection 'Local'.
Check if the target is in:
1. Split JTAG - No operations are possible with ARM DAP.
2. Non JTAG bootmode - Bootrom may need time to enable DAP.
Please try again.


Troubleshooting hints:
1. Check whether board is connected to system properly.
2. In case of zynq board, check whether Digilent/Xilinx cable switch settings are correct.
3. If you are using Xilinx Platform Cable USB, ensure that status LED is green.
22:48:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:48:05 INFO  : Jtag cable 'Digilent Zybo 210279758512A' is selected.
22:48:05 INFO  : 'jtag frequency' command is executed.
22:48:05 INFO  : Context for 'APU' is selected.
22:48:05 INFO  : System reset is completed.
22:48:08 INFO  : 'after 3000' command is executed.
22:48:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1' command is executed.
22:48:10 INFO  : FPGA configured successfully with bitstream "/home/skillet/git/ECE530/Lab07/Lab07bSW/_ide/bitstream/interrupt_counter_wrapper.bit"
22:48:10 INFO  : Context for 'APU' is selected.
22:48:10 INFO  : Hardware design information is loaded from '/home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa'.
22:48:10 INFO  : 'configparams force-mem-access 1' command is executed.
22:48:10 INFO  : Context for 'APU' is selected.
22:48:10 INFO  : Sourcing of '/home/skillet/git/ECE530/Lab07/Lab07bSW/_ide/psinit/ps7_init.tcl' is done.
22:48:10 INFO  : 'ps7_init' command is executed.
22:48:10 INFO  : 'ps7_post_config' command is executed.
22:48:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:10 INFO  : The application '/home/skillet/git/ECE530/Lab07/Lab07bSW/Debug/Lab07bSW.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:48:10 INFO  : 'configparams force-mem-access 0' command is executed.
22:48:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -nocase -filter {name =~"APU*"}
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279758512A" && level==0} -index 1
fpga -file /home/skillet/git/ECE530/Lab07/Lab07bSW/_ide/bitstream/interrupt_counter_wrapper.bit
targets -set -nocase -filter {name =~"APU*"}
loadhw -hw /home/skillet/git/ECE530/Lab07/Lab07bHW/export/Lab07bHW/hw/interrupt_counter_wrapper.xsa -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*"}
source /home/skillet/git/ECE530/Lab07/Lab07bSW/_ide/psinit/ps7_init.tcl
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*A9*#0"}
dow /home/skillet/git/ECE530/Lab07/Lab07bSW/Debug/Lab07bSW.elf
configparams force-mem-access 0
----------------End of Script----------------

22:48:11 INFO  : Memory regions updated for context APU
22:48:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:48:11 INFO  : 'con' command is executed.
22:48:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "*A9*#0"}
con
----------------End of Script----------------

22:48:11 INFO  : Launch script is exported to file '/home/skillet/git/ECE530/Lab07/.sdk/launch_scripts/single_application_debug/debugger_lab07bsw-default.tcl'
23:10:48 INFO  : Disconnected from the channel tcfchan#5.
02:51:30 INFO  : Launching XSCT server: xsct -n  -interactive /home/skillet/git/ECE530/Lab07/temp_xsdb_launch_script.tcl
02:51:32 INFO  : Registering command handlers for Vitis TCF services
02:51:33 INFO  : XSCT server has started successfully.
02:51:33 INFO  : Successfully done setting XSCT server connection channel  
02:51:34 INFO  : plnx-install-location is set to ''
02:51:34 INFO  : Successfully done setting workspace for the tool. 
02:51:34 INFO  : Successfully done query RDI_DATADIR 
04:14:11 INFO  : Launching XSCT server: xsct -n  -interactive /home/skillet/git/ECE530/Lab07/temp_xsdb_launch_script.tcl
04:14:13 INFO  : Registering command handlers for Vitis TCF services
04:14:14 INFO  : XSCT server has started successfully.
04:14:15 INFO  : plnx-install-location is set to ''
04:14:15 INFO  : Successfully done setting XSCT server connection channel  
04:14:15 INFO  : Successfully done query RDI_DATADIR 
04:14:15 INFO  : Successfully done setting workspace for the tool. 
04:18:21 INFO  : Launching XSCT server: xsct -n  -interactive /home/skillet/git/ECE530/Lab07/temp_xsdb_launch_script.tcl
04:18:23 INFO  : Registering command handlers for Vitis TCF services
04:18:24 INFO  : XSCT server has started successfully.
04:18:24 INFO  : Successfully done setting XSCT server connection channel  
04:18:24 INFO  : plnx-install-location is set to ''
04:18:24 INFO  : Successfully done setting workspace for the tool. 
04:18:24 INFO  : Successfully done query RDI_DATADIR 
