
---------- Begin Simulation Statistics ----------
final_tick                               165427947000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 268096                       # Simulator instruction rate (inst/s)
host_mem_usage                                 658072                       # Number of bytes of host memory used
host_op_rate                                   268623                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   373.00                       # Real time elapsed on the host
host_tick_rate                              443506012                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.165428                       # Number of seconds simulated
sim_ticks                                165427947000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.654279                       # CPI: cycles per instruction
system.cpu.discardedOps                        189507                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        32560255                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.604493                       # IPC: instructions per cycle
system.cpu.numCycles                        165427947                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132867692                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       210318                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        437581                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          381                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            2                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       874797                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          670                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1750676                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            672                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4485793                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735477                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80999                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103845                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101835                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904461                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65377                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             693                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                288                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              405                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          171                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51142411                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51142411                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51142883                       # number of overall hits
system.cpu.dcache.overall_hits::total        51142883                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       920447                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         920447                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       928394                       # number of overall misses
system.cpu.dcache.overall_misses::total        928394                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  42606145000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  42606145000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  42606145000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  42606145000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52062858                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52062858                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52071277                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52071277                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017680                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017680                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017829                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017829                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 46288.536983                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46288.536983                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 45892.309731                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 45892.309731                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        90821                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3472                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    26.158122                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       787164                       # number of writebacks
system.cpu.dcache.writebacks::total            787164                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        53210                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        53210                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        53210                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        53210                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       867237                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       867237                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       875180                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       875180                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  39269201000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  39269201000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  40065594999                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  40065594999                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.016657                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.016657                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.016807                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016807                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45280.818277                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45280.818277                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45779.833862                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45779.833862                       # average overall mshr miss latency
system.cpu.dcache.replacements                 874668                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40587531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40587531                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       526245                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        526245                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  19631791000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  19631791000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41113776                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41113776                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012800                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012800                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37305.420479                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37305.420479                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          241                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          241                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       526004                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       526004                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  18571981000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  18571981000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012794                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012794                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35307.680170                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35307.680170                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10554880                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10554880                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       394202                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       394202                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  22974354000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  22974354000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949082                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.036003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036003                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 58280.663213                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 58280.663213                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        52969                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        52969                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       341233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       341233                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  20697220000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  20697220000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.031165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031165                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60654.215741                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60654.215741                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           472                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7947                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.943936                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7943                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    796393999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    796393999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.943461                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 100263.628226                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 100263.628226                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 165427947000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           507.485768                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52018139                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            875180                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             59.437075                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            223000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   507.485768                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.991183                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.991183                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         105017886                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        105017886                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 165427947000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 165427947000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 165427947000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42685903                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43475087                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024939                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     10278219                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10278219                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10278219                       # number of overall hits
system.cpu.icache.overall_hits::total        10278219                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          700                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            700                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          700                       # number of overall misses
system.cpu.icache.overall_misses::total           700                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     70165000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     70165000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     70165000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     70165000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278919                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278919                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278919                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278919                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000068                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000068                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000068                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000068                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 100235.714286                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 100235.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 100235.714286                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 100235.714286                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          128                       # number of writebacks
system.cpu.icache.writebacks::total               128                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          700                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          700                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          700                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     68765000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     68765000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     68765000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     68765000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000068                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000068                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 98235.714286                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 98235.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 98235.714286                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 98235.714286                       # average overall mshr miss latency
system.cpu.icache.replacements                    128                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10278219                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10278219                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          700                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           700                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     70165000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     70165000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278919                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278919                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000068                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 100235.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 100235.714286                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          700                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     68765000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     68765000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000068                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 98235.714286                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 98235.714286                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 165427947000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           462.700799                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278919                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               700                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          14684.170000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   462.700799                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.451856                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.451856                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          572                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          572                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.558594                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          20558538                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         20558538                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 165427947000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 165427947000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 165427947000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 165427947000                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                 100000001                       # Number of Instructions committed
system.cpu.thread0.numOps                   100196356                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   43                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               648563                       # number of demand (read+write) hits
system.l2.demand_hits::total                   648606                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  43                       # number of overall hits
system.l2.overall_hits::.cpu.data              648563                       # number of overall hits
system.l2.overall_hits::total                  648606                       # number of overall hits
system.l2.demand_misses::.cpu.inst                657                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             226617                       # number of demand (read+write) misses
system.l2.demand_misses::total                 227274                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               657                       # number of overall misses
system.l2.overall_misses::.cpu.data            226617                       # number of overall misses
system.l2.overall_misses::total                227274                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     65722000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  23794315000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      23860037000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     65722000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  23794315000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     23860037000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              700                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           875180                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               875880                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             700                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          875180                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              875880                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.938571                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.258938                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.259481                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.938571                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.258938                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.259481                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 100033.485540                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 104997.926016                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 104983.574892                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 100033.485540                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 104997.926016                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 104983.574892                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              140629                       # number of writebacks
system.l2.writebacks::total                    140629                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           657                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        226611                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            227268                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          657                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       226611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           227268                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     52582000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  19261635000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  19314217000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     52582000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  19261635000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  19314217000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.258931                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.259474                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.258931                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.259474                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 80033.485540                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 84998.676145                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84984.322474                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 80033.485540                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 84998.676145                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84984.322474                       # average overall mshr miss latency
system.l2.replacements                         210985                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       787164                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           787164                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       787164                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       787164                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          123                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              123                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          123                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          123                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            196097                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                196097                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          145136                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              145136                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  15541327000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   15541327000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        341233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            341233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.425328                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.425328                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 107081.130801                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 107081.130801                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       145136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         145136                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  12638607000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  12638607000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.425328                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.425328                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 87081.130801                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87081.130801                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 43                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              657                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     65722000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     65722000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            700                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.938571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.938571                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 100033.485540                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 100033.485540                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          657                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     52582000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     52582000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.938571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.938571                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 80033.485540                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80033.485540                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        452466                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            452466                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        81481                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           81481                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   8252988000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   8252988000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       533947                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        533947                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.152601                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.152601                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 101287.269425                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 101287.269425                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        81475                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        81475                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   6623028000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   6623028000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.152590                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.152590                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 81289.082541                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 81289.082541                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 165427947000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16136.875079                       # Cycle average of tags in use
system.l2.tags.total_refs                     1750289                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    227369                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      7.698011                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     87000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      18.909325                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        51.492285                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16066.473469                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001154                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003143                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.980620                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.984917                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1425                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9368                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5511                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  14229729                       # Number of tag accesses
system.l2.tags.data_accesses                 14229729                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 165427947000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    140629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       657.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    226396.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.010515430500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8331                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8331                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              627475                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             132423                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      227268                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     140629                       # Number of write requests accepted
system.mem_ctrls.readBursts                    227268                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   140629                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    215                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.05                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.83                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                227268                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               140629                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  177222                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   49569                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     155                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     106                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3607                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8226                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8368                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8364                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8336                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8333                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8331                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.253511                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.249590                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.199151                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           8145     97.77%     97.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           83      1.00%     98.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           14      0.17%     98.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           14      0.17%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           61      0.73%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            6      0.07%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            2      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8331                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8331                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.878166                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.847679                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.021694                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4721     56.67%     56.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               92      1.10%     57.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3337     40.06%     97.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      2.10%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8331                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   13760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14545152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9000256                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     87.92                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     54.41                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  165412133000                       # Total gap between requests
system.mem_ctrls.avgGap                     449615.34                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14489344                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8999168                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 254177.125222983042                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 87587038.724478647113                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 54399321.053050369024                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          657                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       226611                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       140629                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18848750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7606917000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 3920994908750                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28689.12                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33568.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  27881837.38                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14503104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14545152                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9000256                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9000256                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          657                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       226611                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         227268                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       140629                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        140629                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       254177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     87670217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         87924394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       254177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       254177                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     54405898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        54405898                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     54405898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       254177                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     87670217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       142330292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               227053                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              140612                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        14257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14163                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        14002                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        14393                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        14293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14421                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14233                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13813                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14205                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        14588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        14406                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        14353                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8689                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8634                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8680                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9017                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8664                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9053                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9096                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8899                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8279                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8463                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         9003                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8639                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8903                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8891                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3368522000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1135265000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7625765750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14835.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33585.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              136809                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              84260                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            60.25                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           59.92                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       146596                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   160.512974                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    98.860472                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   228.337913                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127       105697     72.10%     72.10% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17643     12.04%     84.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5343      3.64%     87.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1223      0.83%     88.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         8867      6.05%     94.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          547      0.37%     95.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          403      0.27%     95.31% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          529      0.36%     95.67% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6344      4.33%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       146596                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14531392                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8999168                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               87.841216                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               54.399321                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.11                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.69                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.42                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               60.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 165427947000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       522226740                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       277570095                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      810668460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     368056980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13058641440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  37451601480                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  31986141120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   84474906315                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   510.644712                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  82759963000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5523960000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  77144024000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       524468700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       278761725                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      810489960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     365937660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13058641440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  37345423590                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  32075554080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   84459277155                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   510.550235                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  82990653250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5523960000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  76913333750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 165427947000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              82132                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       140629                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69684                       # Transaction distribution
system.membus.trans_dist::ReadExReq            145136                       # Transaction distribution
system.membus.trans_dist::ReadExResp           145136                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82132                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       664849                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 664849                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     23545408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                23545408                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            227268                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  227268    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              227268                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 165427947000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1000097000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1231099750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            534647                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       927793                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          128                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          157860                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           341233                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          341233                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           700                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       533947                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1528                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2625028                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2626556                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        52992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    106390016                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              106443008                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          210985                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9000256                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1086865                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000972                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.031214                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1085811     99.90%     99.90% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1052      0.10%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1086865                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 165427947000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         3325260000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2100000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2625545994                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
