Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Oct  5 15:52:53 2023
| Host         : DESKTOP-GDBJFI1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file fourbitadder_timing_summary_routed.rpt -pb fourbitadder_timing_summary_routed.pb -rpx fourbitadder_timing_summary_routed.rpx -warn_on_violation
| Design       : fourbitadder
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y[0]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.418ns  (logic 5.795ns (55.627%)  route 4.623ns (44.373%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  Y[0] (IN)
                         net (fo=0)                   0.000     0.000    Y[0]
    W5                   IBUF (Prop_ibuf_I_O)         1.546     1.546 r  Y_IBUF[0]_inst/O
                         net (fo=3, routed)           2.033     3.578    Y_IBUF[0]
    SLICE_X85Y75         LUT5 (Prop_lut5_I1_O)        0.152     3.730 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.472     4.203    C2
    SLICE_X85Y75         LUT5 (Prop_lut5_I0_O)        0.321     4.524 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.118     6.642    Cout_OBUF
    W1                   OBUF (Prop_obuf_I_O)         3.777    10.418 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000    10.418    Cout
    W1                                                                r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[0]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.373ns  (logic 5.612ns (54.107%)  route 4.760ns (45.893%))
  Logic Levels:           4  (IBUF=1 LUT5=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  Y[0] (IN)
                         net (fo=0)                   0.000     0.000    Y[0]
    W5                   IBUF (Prop_ibuf_I_O)         1.546     1.546 r  Y_IBUF[0]_inst/O
                         net (fo=3, routed)           2.033     3.578    Y_IBUF[0]
    SLICE_X85Y75         LUT5 (Prop_lut5_I1_O)        0.152     3.730 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.472     4.203    C2
    SLICE_X85Y75         LUT5 (Prop_lut5_I2_O)        0.326     4.529 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.255     6.784    S_OBUF[3]
    V5                   OBUF (Prop_obuf_I_O)         3.589    10.373 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.373    S[3]
    V5                                                                r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[0]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.352ns  (logic 5.607ns (54.166%)  route 4.745ns (45.834%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  Y[0] (IN)
                         net (fo=0)                   0.000     0.000    Y[0]
    W5                   IBUF (Prop_ibuf_I_O)         1.546     1.546 r  Y_IBUF[0]_inst/O
                         net (fo=3, routed)           2.033     3.578    Y_IBUF[0]
    SLICE_X85Y75         LUT5 (Prop_lut5_I1_O)        0.152     3.730 r  S_OBUF[3]_inst_i_2/O
                         net (fo=3, routed)           0.451     4.181    C2
    SLICE_X85Y75         LUT3 (Prop_lut3_I0_O)        0.326     4.507 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.261     6.768    S_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.584    10.352 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.352    S[2]
    V4                                                                r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.370ns  (logic 5.222ns (55.732%)  route 4.148ns (44.268%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  Y[0] (IN)
                         net (fo=0)                   0.000     0.000    Y[0]
    W5                   IBUF (Prop_ibuf_I_O)         1.546     1.546 r  Y_IBUF[0]_inst/O
                         net (fo=3, routed)           2.033     3.578    Y_IBUF[0]
    SLICE_X85Y75         LUT3 (Prop_lut3_I2_O)        0.124     3.702 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.115     5.817    S_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         3.552     9.370 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.370    S[0]
    U5                                                                r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[0]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.317ns  (logic 5.233ns (56.166%)  route 4.084ns (43.834%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W5                                                0.000     0.000 r  Y[0] (IN)
                         net (fo=0)                   0.000     0.000    Y[0]
    W5                   IBUF (Prop_ibuf_I_O)         1.546     1.546 r  Y_IBUF[0]_inst/O
                         net (fo=3, routed)           2.033     3.578    Y_IBUF[0]
    SLICE_X85Y75         LUT5 (Prop_lut5_I1_O)        0.124     3.702 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.051     5.754    S_OBUF[1]
    V1                   OBUF (Prop_obuf_I_O)         3.564     9.317 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.317    S[1]
    V1                                                                r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Y[3]
                            (input port)
  Destination:            Cout
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.625ns  (logic 1.665ns (63.440%)  route 0.960ns (36.560%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  Y[3] (IN)
                         net (fo=0)                   0.000     0.000    Y[3]
    AA6                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Y_IBUF[3]_inst/O
                         net (fo=2, routed)           0.449     0.733    Y_IBUF[3]
    SLICE_X85Y75         LUT5 (Prop_lut5_I3_O)        0.045     0.778 r  Cout_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.511     1.289    Cout_OBUF
    W1                   OBUF (Prop_obuf_I_O)         1.336     2.625 r  Cout_OBUF_inst/O
                         net (fo=0)                   0.000     2.625    Cout
    W1                                                                r  Cout (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Cin
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.630ns  (logic 1.550ns (58.932%)  route 1.080ns (41.068%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W8                                                0.000     0.000 r  Cin (IN)
                         net (fo=0)                   0.000     0.000    Cin
    W8                   IBUF (Prop_ibuf_I_O)         0.252     0.252 r  Cin_IBUF_inst/O
                         net (fo=3, routed)           0.555     0.807    Cin_IBUF
    SLICE_X85Y75         LUT3 (Prop_lut3_I0_O)        0.045     0.852 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.525     1.377    S_OBUF[0]
    U5                   OBUF (Prop_obuf_I_O)         1.253     2.630 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.630    S[0]
    U5                                                                r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[1]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.633ns  (logic 1.588ns (60.327%)  route 1.045ns (39.673%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AB4                                               0.000     0.000 r  X[1] (IN)
                         net (fo=0)                   0.000     0.000    X[1]
    AB4                  IBUF (Prop_ibuf_I_O)         0.279     0.279 r  X_IBUF[1]_inst/O
                         net (fo=2, routed)           0.544     0.823    X_IBUF[1]
    SLICE_X85Y75         LUT5 (Prop_lut5_I3_O)        0.045     0.868 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.500     1.369    S_OBUF[1]
    V1                   OBUF (Prop_obuf_I_O)         1.264     2.633 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.633    S[1]
    V1                                                                r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Y[3]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.652ns  (logic 1.618ns (61.011%)  route 1.034ns (38.989%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AA6                                               0.000     0.000 r  Y[3] (IN)
                         net (fo=0)                   0.000     0.000    Y[3]
    AA6                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  Y_IBUF[3]_inst/O
                         net (fo=2, routed)           0.449     0.733    Y_IBUF[3]
    SLICE_X85Y75         LUT5 (Prop_lut5_I4_O)        0.045     0.778 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.585     1.363    S_OBUF[3]
    V5                   OBUF (Prop_obuf_I_O)         1.289     2.652 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.652    S[3]
    V5                                                                r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 X[2]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.812ns  (logic 1.607ns (57.162%)  route 1.204ns (42.838%))
  Logic Levels:           3  (IBUF=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y4                                                0.000     0.000 r  X[2] (IN)
                         net (fo=0)                   0.000     0.000    X[2]
    Y4                   IBUF (Prop_ibuf_I_O)         0.278     0.278 r  X_IBUF[2]_inst/O
                         net (fo=3, routed)           0.624     0.902    X_IBUF[2]
    SLICE_X85Y75         LUT3 (Prop_lut3_I1_O)        0.045     0.947 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.580     1.528    S_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.284     2.812 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.812    S[2]
    V4                                                                r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------





