if {[file exists ~/openlane2/my_script/script_matt.tcl]} {
    source ~/openlane2/my_script/script_matt.tcl
}
Reading OpenROAD database at '/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/TOP/42-openroad-repairantennas/1-diodeinsertion/pipelined_mult.odb'…
Reading library file at '/home/hien/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading library file at '/home/hien/openlane2/designs/fn_pj/pipeline-mult/macro/lib/max_ss_100C_1v60/mult_16x16__max_ss_100C_1v60.lib'…
Reading library file at '/home/hien/openlane2/designs/fn_pj/pipeline-mult/macro/lib/max_ss_100C_1v60/add3x64__max_ss_100C_1v60.lib'…
Reading macro library file at '/home/hien/openlane2/designs/fn_pj/pipeline-mult/macro/lib/max_ss_100C_1v60/mult_16x16__max_ss_100C_1v60.lib'…
[WARNING STA-1140] /home/hien/openlane2/designs/fn_pj/pipeline-mult/macro/lib/max_ss_100C_1v60/mult_16x16__max_ss_100C_1v60.lib line 1, library mult_16x16 already exists.
Reading macro library file at '/home/hien/openlane2/designs/fn_pj/pipeline-mult/macro/lib/max_ss_100C_1v60/add3x64__max_ss_100C_1v60.lib'…
[WARNING STA-1140] /home/hien/openlane2/designs/fn_pj/pipeline-mult/macro/lib/max_ss_100C_1v60/add3x64__max_ss_100C_1v60.lib line 1, library add3x64 already exists.
Reading design constraints file at '/home/hien/openlane2/designs/fn_pj/pipeline-mult/src/pnr.sdc'…
[INFO] No information on clock propagation in input SDC file-- propagating all clocks.
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     443
Number of vias:       32
Number of viarulegen: 25

[INFO DRT-0150] Reading design.
[WARNING DRT-0120] Large net _0198_ has 102 pins which may impact routing performance. Consider optimization.
[WARNING DRT-0120] Large net net186 has 256 pins which may impact routing performance. Consider optimization.

Design:                   pipelined_mult
Die area:                 ( 0 0 ) ( 800000 650000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     6805
Number of terminals:      132
Number of snets:          2
Number of nets:           1290

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 182.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 54922.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 16980.
[INFO DRT-0033] via shape region query size = 5145.
[INFO DRT-0033] met2 shape region query size = 3533.
[INFO DRT-0033] via2 shape region query size = 4100.
[INFO DRT-0033] met3 shape region query size = 3824.
[INFO DRT-0033] via3 shape region query size = 4100.
[INFO DRT-0033] met4 shape region query size = 1241.
[INFO DRT-0033] via4 shape region query size = 103.
[INFO DRT-0033] met5 shape region query size = 139.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1105 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 171 unique inst patterns.
[INFO DRT-0084]   Complete 1287 groups.
#scanned instances     = 6805
#unique  instances     = 182
#stdCellGenAp          = 4692
#stdCellValidPlanarAp  = 52
#stdCellValidViaAp     = 3634
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 2837
#instTermValidViaApCnt = 0
#macroGenAp            = 2297
#macroValidPlanarAp    = 2275
#macroValidViaAp       = 2201
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:01, memory = 161.71 (MB), peak = 160.34 (MB)

[INFO DRT-0157] Number of guides:     11660

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 115 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 94 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3109.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2988.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1973.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 594.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 104.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 17.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 5186 vertical wires in 3 frboxes and 3599 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 285 vertical wires in 3 frboxes and 763 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:00, memory = 225.90 (MB), peak = 224.41 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 225.96 (MB), peak = 224.41 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 286.38 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 343.69 (MB).
    Completing 30% with 129 violations.
    elapsed time = 00:00:01, memory = 348.20 (MB).
    Completing 40% with 129 violations.
    elapsed time = 00:00:01, memory = 355.84 (MB).
    Completing 50% with 129 violations.
    elapsed time = 00:00:01, memory = 374.11 (MB).
    Completing 60% with 211 violations.
    elapsed time = 00:00:03, memory = 414.54 (MB).
    Completing 70% with 211 violations.
    elapsed time = 00:00:03, memory = 427.80 (MB).
    Completing 80% with 349 violations.
    elapsed time = 00:00:05, memory = 414.12 (MB).
    Completing 90% with 349 violations.
    elapsed time = 00:00:05, memory = 422.27 (MB).
    Completing 100% with 441 violations.
    elapsed time = 00:00:05, memory = 425.11 (MB).
[INFO DRT-0199]   Number of violations = 546.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0      2      0      0      0      0
Metal Spacing        3      0     92     27      4      2
Min Hole             0      0      0      2      0      0
Recheck              1      0     75     22      0      7
Short                0      0    274     32      0      3
[INFO DRT-0267] cpu time = 00:00:32, elapsed time = 00:00:06, memory = 767.84 (MB), peak = 766.07 (MB)
Total wire length = 180441 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 68591 um.
Total wire length on LAYER met2 = 75201 um.
Total wire length on LAYER met3 = 20944 um.
Total wire length on LAYER met4 = 14504 um.
Total wire length on LAYER met5 = 1198 um.
Total number of vias = 9541.
Up-via summary (total 9541):

-----------------------
 FR_MASTERSLICE       0
            li1    4221
           met1    4434
           met2     686
           met3     176
           met4      24
-----------------------
                   9541


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 546 violations.
    elapsed time = 00:00:00, memory = 782.26 (MB).
    Completing 20% with 546 violations.
    elapsed time = 00:00:00, memory = 787.66 (MB).
    Completing 30% with 473 violations.
    elapsed time = 00:00:01, memory = 801.90 (MB).
    Completing 40% with 473 violations.
    elapsed time = 00:00:01, memory = 801.96 (MB).
    Completing 50% with 473 violations.
    elapsed time = 00:00:01, memory = 809.99 (MB).
    Completing 60% with 369 violations.
    elapsed time = 00:00:02, memory = 843.86 (MB).
    Completing 70% with 369 violations.
    elapsed time = 00:00:02, memory = 844.01 (MB).
    Completing 80% with 219 violations.
    elapsed time = 00:00:03, memory = 819.80 (MB).
    Completing 90% with 219 violations.
    elapsed time = 00:00:03, memory = 824.02 (MB).
    Completing 100% with 130 violations.
    elapsed time = 00:00:04, memory = 825.13 (MB).
[INFO DRT-0199]   Number of violations = 130.
Viol/Layer        met1   met2   met4
Metal Spacing       27      2      0
Short               99      0      2
[INFO DRT-0267] cpu time = 00:00:30, elapsed time = 00:00:04, memory = 828.13 (MB), peak = 842.20 (MB)
Total wire length = 180224 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 68398 um.
Total wire length on LAYER met2 = 75124 um.
Total wire length on LAYER met3 = 21037 um.
Total wire length on LAYER met4 = 14469 um.
Total wire length on LAYER met5 = 1195 um.
Total number of vias = 9548.
Up-via summary (total 9548):

-----------------------
 FR_MASTERSLICE       0
            li1    4220
           met1    4457
           met2     676
           met3     171
           met4      24
-----------------------
                   9548


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 130 violations.
    elapsed time = 00:00:00, memory = 828.13 (MB).
    Completing 20% with 130 violations.
    elapsed time = 00:00:00, memory = 828.13 (MB).
    Completing 30% with 131 violations.
    elapsed time = 00:00:00, memory = 835.78 (MB).
    Completing 40% with 131 violations.
    elapsed time = 00:00:00, memory = 835.78 (MB).
    Completing 50% with 131 violations.
    elapsed time = 00:00:01, memory = 852.71 (MB).
    Completing 60% with 123 violations.
    elapsed time = 00:00:01, memory = 852.71 (MB).
    Completing 70% with 123 violations.
    elapsed time = 00:00:01, memory = 852.71 (MB).
    Completing 80% with 114 violations.
    elapsed time = 00:00:01, memory = 853.80 (MB).
    Completing 90% with 114 violations.
    elapsed time = 00:00:01, memory = 853.80 (MB).
    Completing 100% with 135 violations.
    elapsed time = 00:00:03, memory = 866.42 (MB).
[INFO DRT-0199]   Number of violations = 135.
Viol/Layer        met1   met2   met4
Metal Spacing       15      3      0
Short              114      2      1
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:03, memory = 866.42 (MB), peak = 864.47 (MB)
Total wire length = 180249 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 68436 um.
Total wire length on LAYER met2 = 75071 um.
Total wire length on LAYER met3 = 21034 um.
Total wire length on LAYER met4 = 14499 um.
Total wire length on LAYER met5 = 1206 um.
Total number of vias = 9547.
Up-via summary (total 9547):

-----------------------
 FR_MASTERSLICE       0
            li1    4220
           met1    4452
           met2     674
           met3     175
           met4      26
-----------------------
                   9547


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 135 violations.
    elapsed time = 00:00:00, memory = 866.42 (MB).
    Completing 20% with 135 violations.
    elapsed time = 00:00:00, memory = 866.42 (MB).
    Completing 30% with 106 violations.
    elapsed time = 00:00:02, memory = 867.75 (MB).
    Completing 40% with 106 violations.
    elapsed time = 00:00:02, memory = 867.75 (MB).
    Completing 50% with 106 violations.
    elapsed time = 00:00:02, memory = 867.75 (MB).
    Completing 60% with 78 violations.
    elapsed time = 00:00:02, memory = 868.14 (MB).
    Completing 70% with 78 violations.
    elapsed time = 00:00:02, memory = 868.14 (MB).
    Completing 80% with 23 violations.
    elapsed time = 00:00:05, memory = 878.91 (MB).
    Completing 90% with 23 violations.
    elapsed time = 00:00:05, memory = 878.91 (MB).
    Completing 100% with 9 violations.
    elapsed time = 00:00:05, memory = 878.91 (MB).
[INFO DRT-0199]   Number of violations = 9.
Viol/Layer        met1   met2
Metal Spacing        3      1
Short                5      0
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:05, memory = 878.91 (MB), peak = 905.35 (MB)
Total wire length = 180213 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 68099 um.
Total wire length on LAYER met2 = 75089 um.
Total wire length on LAYER met3 = 21281 um.
Total wire length on LAYER met4 = 14536 um.
Total wire length on LAYER met5 = 1206 um.
Total number of vias = 9655.
Up-via summary (total 9655):

-----------------------
 FR_MASTERSLICE       0
            li1    4220
           met1    4516
           met2     714
           met3     179
           met4      26
-----------------------
                   9655


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 9 violations.
    elapsed time = 00:00:00, memory = 878.91 (MB).
    Completing 20% with 9 violations.
    elapsed time = 00:00:00, memory = 878.91 (MB).
    Completing 30% with 8 violations.
    elapsed time = 00:00:00, memory = 878.91 (MB).
    Completing 40% with 8 violations.
    elapsed time = 00:00:00, memory = 878.91 (MB).
    Completing 50% with 8 violations.
    elapsed time = 00:00:00, memory = 878.91 (MB).
    Completing 60% with 8 violations.
    elapsed time = 00:00:00, memory = 878.91 (MB).
    Completing 70% with 8 violations.
    elapsed time = 00:00:00, memory = 878.91 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 879.04 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 879.04 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 879.04 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:07, elapsed time = 00:00:00, memory = 879.04 (MB), peak = 905.35 (MB)
Total wire length = 180202 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 68077 um.
Total wire length on LAYER met2 = 75084 um.
Total wire length on LAYER met3 = 21298 um.
Total wire length on LAYER met4 = 14536 um.
Total wire length on LAYER met5 = 1206 um.
Total number of vias = 9651.
Up-via summary (total 9651):

-----------------------
 FR_MASTERSLICE       0
            li1    4220
           met1    4507
           met2     719
           met3     179
           met4      26
-----------------------
                   9651


[INFO DRT-0198] Complete detail routing.
Total wire length = 180202 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 68077 um.
Total wire length on LAYER met2 = 75084 um.
Total wire length on LAYER met3 = 21298 um.
Total wire length on LAYER met4 = 14536 um.
Total wire length on LAYER met5 = 1206 um.
Total number of vias = 9651.
Up-via summary (total 9651):

-----------------------
 FR_MASTERSLICE       0
            li1    4220
           met1    4507
           met2     719
           met3     179
           met4      26
-----------------------
                   9651


[INFO DRT-0267] cpu time = 00:01:51, elapsed time = 00:00:20, memory = 879.04 (MB), peak = 905.35 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Macro                                     5  242500.00
  Fill cell                              1500    5630.40
  Tap cell                               2865    3584.69
  Antenna cell                           1387    3470.83
  Clock buffer                             23     564.29
  Timing Repair Buffer                    279    2282.19
  Inverter                                  6      48.80
  Clock inverter                           15     185.18
  Sequential cell                         194    3889.98
  Multi-Input combinational cell          531    3234.35
  Total                                  6805  265390.70
Writing OpenROAD database to '/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/TOP/44-openroad-detailedrouting/pipelined_mult.odb'…
Writing netlist to '/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/TOP/44-openroad-detailedrouting/pipelined_mult.nl.v'…
Writing powered netlist to '/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/TOP/44-openroad-detailedrouting/pipelined_mult.pnl.v'…
Writing layout to '/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/TOP/44-openroad-detailedrouting/pipelined_mult.def'…
Writing timing constraints to '/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/TOP/44-openroad-detailedrouting/pipelined_mult.sdc'…
