INFO: [VRFC 10-2263] Analyzing Verilog file "D:/work_directory/TDC/Channel/Channel/Channel.sim/sim_1/synth/timing/xsim/tb_channel_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IBUF_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module IBUF_HD10
INFO: [VRFC 10-311] analyzing module IBUF_HD11
INFO: [VRFC 10-311] analyzing module IBUF_HD12
INFO: [VRFC 10-311] analyzing module IBUF_HD13
INFO: [VRFC 10-311] analyzing module IBUF_HD14
INFO: [VRFC 10-311] analyzing module IBUF_HD15
INFO: [VRFC 10-311] analyzing module IBUF_HD16
INFO: [VRFC 10-311] analyzing module IBUF_HD17
INFO: [VRFC 10-311] analyzing module IBUF_HD18
INFO: [VRFC 10-311] analyzing module IBUF_HD19
INFO: [VRFC 10-311] analyzing module IBUF_HD2
INFO: [VRFC 10-311] analyzing module IBUF_HD20
INFO: [VRFC 10-311] analyzing module IBUF_HD21
INFO: [VRFC 10-311] analyzing module IBUF_HD22
INFO: [VRFC 10-311] analyzing module IBUF_HD23
INFO: [VRFC 10-311] analyzing module IBUF_HD24
INFO: [VRFC 10-311] analyzing module IBUF_HD25
INFO: [VRFC 10-311] analyzing module IBUF_HD3
INFO: [VRFC 10-311] analyzing module IBUF_HD4
INFO: [VRFC 10-311] analyzing module IBUF_HD5
INFO: [VRFC 10-311] analyzing module IBUF_HD6
INFO: [VRFC 10-311] analyzing module IBUF_HD7
INFO: [VRFC 10-311] analyzing module IBUF_HD8
INFO: [VRFC 10-311] analyzing module IBUF_HD9
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M16_HD1
INFO: [VRFC 10-311] analyzing module Channel
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0
INFO: [VRFC 10-311] analyzing module Channel_Eliminator_0_0_Eliminator
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0
INFO: [VRFC 10-311] analyzing module Channel_Encoder_0_0_Encoder
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0
INFO: [VRFC 10-311] analyzing module Channel_Main_Counter_0_0_Main_Counter
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_Pipe
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_0
INFO: [VRFC 10-311] analyzing module Channel_wrapper
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_bram_fifo_rstlogic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dc_ss_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_dmem
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_fifo_generator_v13_2_9_synth
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_memory
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_fwft
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_rd_status_flags_ss
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_reset_blk_ramfifo
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_updn_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_bin_cntr
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_logic
INFO: [VRFC 10-311] analyzing module Channel_Pipe_0_0_wr_status_flags_ss
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/work_directory/TDC/Channel/Channel/Channel.srcs/sim_1/new/tb_channel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_channel'
