#ifndef __HALMAC_COM_REG_H__
#define __HALMAC_COM_REG_H__

//#include "halmac_hw_cfg.h"

#if (MAC_AX_8730E_SUPPORT)

#define REG_SYS_PWC_ISO_CTRL				0x0000
#define REG_WL_CLK_CTRL				0x0002
#define REG_WL_FUNC_EN					0x0004
#define REG_CLKDIV_CKSEL				0x0008
#define REG_CPWM					0x000C
#define REG_CPWM2					0x0010
#define REG_RPWM					0x0014
#define REG_RSV_CTRL					0x001C
#define REG_WL_PMC_CTRL				0x0020
#define REG_WL_SYSCONFIG				0x0024
#define REG_P0_TBTT_TIMER				0x0028
#define REG_AFC_CTRL0					0x0030
#define REG_AFE_CTRL1_V1				0x0034
#define REG_AFE_CTRL2_V1				0x0038
#define REG_AFE_CTRL3_V1				0x003C
#define REG_FSIMR_V1					0x0040
#define REG_FSISR_V1					0x0044
#define REG_FW_DBG0_V1					0x0050
#define REG_FW_DBG1_V1					0x0054
#define REG_FW_DBG2_V1					0x0058
#define REG_FW_DBG3_V1					0x005C
#define REG_FW_DBG4_V1					0x0060
#define REG_FW_DBG5_V1					0x0064
#define REG_FW_DBG6_V1					0x0068
#define REG_FW_DBG7_V1					0x006C
#define REG_WL_PIN_FUNC_CTRL0				0x0070
#define REG_WL_BTCOEX_CTRL				0x0074
#define REG_SCOREBOARD_RD_BT2WL			0x0078
#define REG_DBG_PORT_REG				0x007C
#define REG_WL_MCUFW_CTRL				0x0080
#define REG_BLK_TST					0x0084
#define REG_HOST_MSG0					0x0088
#define REG_HOST_MSG1					0x008C
#define REG_LPS_CTRL					0x0090
#define REG_BOOT_REASON				0x0098
#define REG_SCOREBOARD_CTRL				0x00A0
#define REG_SYSON_FSM_MON_V1				0x00A4
#define REG_PMC_DBG_CTRL1				0x00A8
#define REG_PMC_DBG_CTRL2_V1				0x00AC
#define REG_HIMR0					0x00B0
#define REG_HISR0					0x00B4
#define REG_HEMR					0x00B8
#define REG_HESR					0x00BC
#define REG_HIMR2					0x00C0
#define REG_HISR2					0x00C4
#define REG_SDM_IDR_CTRL0				0x00E8
#define REG_WL_CK32KGEN_RWD				0x00EC
#define REG_SYS_CONFIG0				0x00F0
#define REG_CR						0x0100
#define REG_PG_SIZE					0x0104
#define REG_TSF_CLK_STATE				0x0108
#define REG_TXDMA_PQ_MAP				0x010C
#define REG_TRXFF_BNDY					0x0114
#define REG_PTA_I2C_MBOX				0x0118
#define REG_RXFF_PTR					0x011C
#define REG_FE1IMR					0x0120
#define REG_FE1ISR					0x0124
#define REG_FWIMR					0x0130
#define REG_FWISR					0x0134
#define REG_FTIMR					0x0138
#define REG_FTISR					0x013C
#define REG_PKTBUF_DBG_CTRL				0x0140
#define REG_PKTBUF_DBG_DATA_L				0x0144
#define REG_PKTBUF_DBG_DATA_H				0x0148
#define REG_TC0_CTRL					0x0150
#define REG_TC1_CTRL					0x0154
#define REG_TC2_CTRL					0x0158
#define REG_TC3_CTRL					0x015C
#define REG_TC4_CTRL					0x0160
#define REG_TCUNIT_BASE				0x0164
#define REG_TC5_CTRL					0x0168
#define REG_TC6_CTRL					0x016C
#define REG_HW_IOE_CR_CHN1				0x0170
#define REG_HW_IOE_CR_CHN_ON				0x0174
#define REG_HW_IOE_CR_CHN_OFF				0x0178
#define REG_RXBCN_TIMER				0x017C
#define REG_AES_DECRPT_DATA				0x0180
#define REG_AES_DECRPT_CFG				0x0184
#define REG_MACCLKFRQ					0x018C
#define REG_TMETER					0x0190
#define REG_OSC_32K_CTRL				0x0194
#define REG_32K_CAL_REG0				0x0198
#define REG_32K_XTAL_CR				0x019C
#define REG_C2HEVT					0x01A0
#define REG_C2HEVT_1					0x01A4
#define REG_C2HEVT_2					0x01A8
#define REG_C2HEVT_3					0x01AC
#define REG_HW_IOE_CR_CH0				0x01B0
#define REG_BB_RFC_ATR					0x01B4
#define REG_SW_DEFINED_PAGE1				0x01B8
#define REG_SW_DEFINED_PAGE2				0x01BC
#define REG_MCUTST_I					0x01C0
#define REG_MCUTST_II					0x01C4
#define REG_FMETHR					0x01C8
#define REG_HMETFR					0x01CC
#define REG_HMEBOX0					0x01D0
#define REG_HMEBOX1					0x01D4
#define REG_HMEBOX2					0x01D8
#define REG_HMEBOX3					0x01DC
#define REG_LLT_IND_ACCESS				0x01E0
#define REG_GENTST					0x01E4
#define REG_BB_ACCESS_CTRL				0x01E8
#define REG_BB_ACCESS_DATA				0x01EC
#define REG_HMEBOX_E0					0x01F0
#define REG_HMEBOX_E1					0x01F4
#define REG_HMEBOX_E2					0x01F8
#define REG_HMEBOX_E3					0x01FC
#define REG_RQPN_CTRL_HLPQ				0x0200
#define REG_FIFOPAGE_INFO				0x0204
#define REG_DWBCN0_CTRL					0x0208
#define REG_TXDMA_OFFSET_CHK				0x020C
#define REG_TXDMA_STATUS				0x0210
#define REG_RQPN_NPQ					0x0214
#define REG_TQPNT1					0x0218
#define REG_TQPNT2					0x021C
#define REG_TDE_DEBUG					0x0220
#define REG_AUTO_LLT					0x0224
#define REG_DWBCN1_CTRL					0x0228
#define REG_TX_ALIGNMENT_CTRL				0x022C
#define REG_TDE_GCK_CTRL				0x0230
#define REG_TQPNT3_V1					0x0234
#define REG_H2C_HEAD					0x0244
#define REG_RXDMA_AGG_PG_TH				0x0280
#define REG_RXPKT_NUM					0x0284
#define REG_RXDMA_STATUS				0x0288
#define REG_RXDMA_DPR					0x028C
#define REG_RXDMA_MODE					0x0290
#define REG_C2H_PKT					0x0294
#define REG_AXI_CTRL					0x0300
#define REG_INT_MIG					0x0304
#define REG_BCNQ_TXBD_DESA				0x0308
#define REG_MGQ_TXBD_DESA				0x0310
#define REG_VOQ_TXBD_DESA				0x0318
#define REG_VIQ_TXBD_DESA				0x0320
#define REG_BEQ_TXBD_DESA				0x0328
#define REG_BKQ_TXBD_DESA				0x0330
#define REG_RXQ_RXBD_DESA				0x0338
#define REG_MQ0_TXBD_DESA				0x0340
#define REG_MQ1_TXBD_DESA				0x0348
#define REG_MQ2_TXBD_DESA				0x0350
#define REG_MQ3_TXBD_DESA				0x0358
#define REG_MQ4_TXBD_DESA				0x0360
#define REG_MQ5_TXBD_DESA				0x0368
#define REG_MQ6_TXBD_DESA				0x0370
#define REG_MQ7_TXBD_DESA				0x0378
#define REG_MGQ_TXBD_NUM				0x0380
#define REG_RX_RXBD_NUM					0x0382
#define REG_VOQ_TXBD_NUM				0x0384
#define REG_VIQ_TXBD_NUM				0x0386
#define REG_BEQ_TXBD_NUM				0x0388
#define REG_BKQ_TXBD_NUM				0x038A
#define REG_MQ0_TXBD_NUM				0x038C
#define REG_MQ1_TXBD_NUM				0x038E
#define REG_MQ2_TXBD_NUM				0x0390
#define REG_MQ3_TXBD_NUM				0x0392
#define REG_MQ4_TXBD_NUM				0x0394
#define REG_MQ5_TXBD_NUM				0x0396
#define REG_MQ6_TXBD_NUM				0x0398
#define REG_MQ7_TXBD_NUM				0x039A
#define REG_MGQ_TXBD_RX_RXBD_NUM			0x0380
#define REG_VOQ_VIQ_TXBD_NUM				0x0384
#define REG_BEQ_BKQ_TXBD_NUM				0x0388
#define REG_MQ0_MQ1_TXBD_NUM				0x038C
#define REG_MQ2_MQ3_TXBD_NUM				0x0390
#define REG_MQ4_MQ5_TXBD_NUM				0x0394
#define REG_MQ6_MQ7_TXBD_NUM				0x0398
#define REG_BD_RWPTR_CLR				0x039C
#define REG_VOQ_TXBD_IDX				0x03A0
#define REG_VIQ_TXBD_IDX				0x03A4
#define REG_BEQ_TXBD_IDX				0x03A8
#define REG_BKQ_TXBD_IDX				0x03AC
#define REG_MGQ_TXBD_IDX				0x03B0
#define REG_RXQ_RXBD_IDX				0x03B4
#define REG_MQ0_TXBD_IDX				0x03B8
#define REG_MQ1_TXBD_IDX				0x03BC
#define REG_MQ2_TXBD_IDX				0x03C0
#define REG_MQ3_TXBD_IDX				0x03C4
#define REG_MQ4_TXBD_IDX				0x03C8
#define REG_MQ5_TXBD_IDX				0x03CC
#define REG_MQ6_TXBD_IDX				0x03D0
#define REG_MQ7_TXBD_IDX				0x03D4
#define REG_AXI_CTRL2					0x03D8
#define REG_AXI_HRPWM2_CPWM2				0x03DC
#define REG_DRVIER_TO_FIRMWARE_INFO			0x03E0
#define REG_FIRMWARE_TO_DRIVER_INFO			0x03E4
#define REG_AXI_INTERRUPT				0x03E8
#define REG_AXI_INTERRUPT_MASK				0x03EC
#define REG_TRXDMA_STUCK				0x03F0
#define REG_LBC_WATCHDOG				0x03F8
#define REG_ENABLE_DUMMY_READ				0x03FC
#define REG_Q0_INFO					0x0400
#define REG_Q1_INFO					0x0404
#define REG_Q2_INFO					0x0408
#define REG_Q3_INFO					0x040C
#define REG_MGQ_INFO					0x0410
#define REG_HIQ_INFO					0x0414
#define REG_QUE_EMPTY_BCNQ_INFO			0x0418
#define REG_CPU_MGQ_INFO				0x041C
#define REG_FWHW_TXQ_HWSSN_CTRL			0x0420
#define REG_BNDY_LIFETIME_TAIL				0x0424
#define REG_RETRY_LIMIT_SIFS				0x0428
#define REG_TXBF_CTRL					0x042C
#define REG_DARFRC0_L					0x0430
#define REG_DARFRC0_H					0x0434
#define REG_RARFRC_L					0x0438
#define REG_RARFRC_H					0x043C
#define REG_RRSR					0x0440
#define REG_BCN_AMPDU_CTCL				0x0454
#define REG_AMPDU_MAX_LENGTH				0x0458
#define REG_NDPA_CTRL_LBK_ACQ_STOP			0x045C
#define REG_RD_RESP_PKT_TH				0x0460
#define REG_CMDQ_INFO					0x0464
#define REG_Q4_INFO					0x0468
#define REG_Q5_INFO					0x046C
#define REG_Q6_INFO					0x0470
#define REG_Q7_INFO					0x0474
#define REG_GCLK_CFG					0x0478
#define REG_TXRPT_CTRL					0x047C
#define REG_CFEND_RATE_SC_CTRL				0x0480
#define REG_MACID_SLEEP3				0x0484
#define REG_MACID_SLEEP1				0x0488
#define REG_TXRPT_START_OFFSET				0x04AC
#define REG_PTA_WL_PRI_MASK				0x04B4
#define REG_EVTQ_RPT					0x04B8
#define REG_SW_AMPDU_BURST_MODE_CTRL			0x04BC
#define REG_PKT_LIFE_TIME				0x04C0
#define REG_PTA_STBC_CTRL				0x04C4
#define REG_PROT_MODE_CTRL				0x04C8
#define REG_BAR_MODE_CTRL				0x04CC
#define REG_MACID_SLEEP2				0x04D0
#define REG_MACID_SLEEP				0x04D4
#define REG_HW_SEQ0_1					0x04D8
#define REG_HW_SEQ2_3					0x04DC
#define REG_PTCLERR_NULLPKT_STATUS			0x04E0
#define REG_PRETX_DROP_CTRL				0x04E4
#define REG_BT_POLLUTE_PKT_CNT				0x04E8
#define REG_DROP_PKT_NUM				0x04EC
#define REG_CPUMGQ_TIMER_CTRL				0x04F4
#define REG_DUMMY					0x04FC
#define REG_EDCA_VO_PARAM				0x0500
#define REG_EDCA_VI_PARAM				0x0504
#define REG_EDCA_BE_PARAM				0x0508
#define REG_EDCA_BK_PARAM				0x050C
#define REG_BCN_CFG_PIFS				0x0510
#define REG_SIFS					0x0514
#define REG_TSFT_SYN_OFFSET_SLOT			0x0518
#define REG_PS_NOA_ERLY_TIME				0x051C
#define REG_TXPAUSE_TXPTCL_DISTXREQ_CTRL		0x0520
#define REG_NOA0_MBSSID_RD_CTRL			0x0524
#define REG_NOA0_PKT_LIFETIME_CTRL			0x0528
#define REG_P2PON_DIS_TXTIME				0x0530
#define REG_NAN_SETTING_2				0x0534
#define REG_QUEUE_INCOL_THR				0x0538
#define REG_QUEUE_INCOL_EN				0x053C
#define REG_NOA0_TBTT_PROHIBIT				0x0540
#define REG_NAV_CTRL					0x0544
#define REG_FTM_CTRL					0x0548
#define REG_FTM_TSF_CNT				0x054C
#define REG_TSTRST_P2PRST_BCN_CTRL_PORT0_1		0x0550
#define REG_PORT0_BCN_SPACE				0x0554
#define REG_ATIMWND0_P0_BCN_ERLY_DMA_CTRL		0x0558
#define REG_BCNERR_TSF_CTRL				0x055C
#define REG_P0_TSFTR_L					0x0560
#define REG_P0_TSFTR_H					0x0564
#define REG_P1_TSFTR_L					0x0568
#define REG_P1_TSFTR_H					0x056C
#define REG_BCN_ERLY_CTW_CTRL				0x0570
#define REG_BCNDROP_TO_MISC_CTRL			0x0574
#define REG_P2_TSFTR_L					0x0578
#define REG_P2_TSFTR_H					0x057C
#define REG_TSF_TIMER1					0x0580
#define REG_TSF_TIMER2					0x0584
#define REG_TSF_TIMER3					0x0588
#define REG_BCN_IFS_TBTT_CTN				0x058C
#define REG_TXOP_CTRL_PRE_BKF				0x0590
#define REG_FREERUN_CNT_L				0x0594
#define REG_FREERUN_CNT_H				0x0598
#define REG_BCN_ERLY_CTW_CTRL_P1_2			0x059C
#define REG_ATIMWND2_5					0x05A0
#define REG_ATIMWND6_7_URGENT_NOLIMTHGQ		0x05A4
#define REG_DTIM_COUNT_0_3				0x05A8
#define REG_DTIM_COUNT_4_7				0x05AC
#define REG_DISATIM_BCNERLY_TBTTHOLD_BCNCS		0x05B0
#define REG_FREERUN_CNT_P2POFF_DIS_TXTIME		0x05B4
#define REG_PTA_TRXBCN_CTRL				0x05B8
#define REG_P2P_NOA1_CTRL_STATE			0x05BC
#define REG_ACMHWCTRL					0x05C0
#define REG_VO_VI_ADMTIME				0x05C4
#define REG_BE_ADMTIME					0x05C8
#define REG_NOACMD_SEL_EDCA_RANDOM_GEN			0x05CC
#define REG_TXPAUSE_CFG				0x05D0
#define REG_NAN_SETTING				0x05D4
#define REG_BCN_SPACE_PORT1_2				0x05D8
#define REG_NAN_SETTING_1				0x05DC
#define REG_NOA_PARAM_V1				0x05E0
#define REG_NOA_PARAM_V2				0x05E4
#define REG_NOA_PARAM_V3				0x05E8
#define REG_NOA_PARAM_4				0x05EC
#define REG_SCHEDULER_DBG				0x05F4
#define REG_SCH_TXCMD					0x05F8
#define REG_PAGE5_DUMMY				0x05FC
#define REG_WMAC_CR					0x0600
#define REG_TCR					0x0604
#define REG_RCR					0x0608
#define REG_RXPKT_CTL					0x060C
#define REG_MACID					0x0610
#define REG_MACID_H					0x0614
#define REG_BSSID					0x0618
#define REG_BSSID_H					0x061C
#define REG_MAR					0x0620
#define REG_MAR_H					0x0624
#define REG_MBIDCAMCFG_1				0x0628
#define REG_MBIDCAM_CFG				0x062C
#define REG_WMAC_TCR_CTL				0x0630
#define REG_STMP_THSD					0x0634
#define REG_USTIME_EDCA				0x0638
#define REG_RESP_SIFS_CCK				0x063C
#define REG_ACKTO					0x0640
#define REG_RPFM_MAP					0x0644
#define REG_RPFMCAM_CMD				0x0648
#define REG_RPFMCAM_WD					0x064C
#define REG_NAV_THRSHOLD				0x0650
#define REG_BACAMCMD					0x0654
#define REG_BACAM_WD					0x0658
#define REG_BACAM_WD_H					0x065C
#define REG_LBK_DLY					0x0660
#define REG_RXERR_RPT					0x0664
#define REG_WMAC_TRXPTCL_CTL				0x0668
#define REG_WMAC_TRXPTCL_CTL_H				0x066C
#define REG_KEYCAMCMD					0x0670
#define REG_KEYCAM_WD					0x0674
#define REG_CAMREAD					0x0678
#define REG_CAMDBG					0x067C
#define REG_SECCFG					0x0680
#define REG_RXFILTER_CATEGORY_ACTION			0x0684
#define REG_RXFLTMAP3					0x0688
#define REG_RXFLTMAP5					0x068C
#define REG_WOW_NAN_CTRL				0x0690
#define REG_LPNAV_CTRL					0x0694
#define REG_WKFMCAM_CMD				0x0698
#define REG_WKFMCAM_WD					0x069C
#define REG_RXFLTMAP0					0x06A0
#define REG_RXFLTMAP					0x06A4
#define REG_BCN_PSR_RPT0				0x06A8
#define REG_FLC_CTRL					0x06AC
#define REG_RXPKTMON_CTRL				0x06B0
#define REG_STATE_MON					0x06B4
#define REG_ERROR_EVT_CTL				0x06B8
#define REG_SEARCH_MACID				0x06BC
#define REG_BT_COEX_TABLE_V1				0x06C0
#define REG_BT_COEX_TABLE2_V1				0x06C4
#define REG_BT_COEX_BREAK_TABLE			0x06C8
#define REG_BT_COEX_TABLE_H_V1				0x06CC
#define REG_RXCMD_0					0x06D0
#define REG_RXCMD_1					0x06D4
#define REG_RESP_TXINFO_CFG				0x06D8
#define REG_CSI_CTRL					0x06DC
#define REG_P2P_RX_BCN_NOA				0x06E0
#define REG_ASSOCIATED_BFMER0_INFO			0x06E4
#define REG_SOUNDING_CFG1				0x06E8
#define REG_SOUNDING_CFG2				0x06EC
#define REG_SOUNDING_CFG3				0x06F0
#define REG_SOUNDING_CFG0				0x06F4
#define REG_ANTCD_INFO					0x06F8
#define REG_CSI_PTR					0x06FC
#define REG_MACID1					0x0700
#define REG_MACID1_1					0x0704
#define REG_BSSID1					0x0708
#define REG_BSSID1_1					0x070C
#define REG_BCN_PSR_RPT1				0x0710
#define REG_ASSOCIATED_BFMEE_SEL			0x0714
#define REG_SND_PTCL_CTRL				0x0718
#define REG_BEAMFORM_STATUS				0x071C
#define REG_NSARP_CFG					0x0720
#define REG_ZB_STATISTIC_1				0x0724
#define REG_ZB_STATISTIC_2				0x0728
#define REG_BEAMFORMING_INFO_NSARP			0x072C
#define REG_IPV6_0					0x0730
#define REG_IPV6_1					0x0734
#define REG_IPV6_2					0x0738
#define REG_IPV6_3					0x073C
#define REG_ZB_COEX_TABLE_1				0x0740
#define REG_ZB_COEX_TABLE_2				0x0744
#define REG_ZB_BREAK_TABLE				0x0748
#define REG_EXT_ZB_DETEC_CTRL				0x074C
#define REG_WMAC_RTX_CTX_SUBTYPE			0x0750
#define REG_WMAC_RTX_SWAES_RD_1			0x0754
#define REG_WMAC_RTX_SWAES_RD_2			0x0758
#define REG_WMAC_RTX_SWAES_RD_3			0x075C
#define REG_WMAC_SWAES_CFG				0x0760
#define REG_BT_COEX_ENH				0x0764
#define REG_WLAN_ACT_MASK_CTRL				0x0768
#define REG_WLAN_ACT_MASK_CTRL_1			0x076C
#define REG_BT_ENHANCED_CTRL0				0x0770
#define REG_BT_ENHANCED_CTRL1				0x0774
#define REG_BT_PROPRI					0x0778
#define REG_BT_STATUS_REPORT_REGISTER			0x077C
#define REG_BT_INTERRUPT_CONTROL_REGISTER		0x0780
#define REG_WLAN_REPORT_TIME_OUT_CONTROL_REGISTER	0x0784
#define REG_BT_ISOLATION_TABLE_REGISTER_REGISTER_1	0x0788
#define REG_BT_INTERRUPT_STATUS_REGISTER		0x078C
#define REG_BT_TDMA_TIME_REGISTER			0x0790
#define REG_BT_ACT_REGISTER				0x0794
#define REG_LTR_IDLE_LATENCY_V2			0x0798
#define REG_LTR_ACTIVE_LATENCY_V2			0x079C
#define REG_OBFF_CTRL					0x07A0
#define REG_LTR_CTRL					0x07A4
#define REG_LTR_CTRL2					0x07A8
#define REG_ANTTRN_CTR_V1				0x07B0
#define REG_ANTTRN_CTR_1_V1				0x07B4
#define REG_WMAC_PKTCNT_RWD				0x07B8
#define REG_WMAC_PKTCNT_CTRL				0x07BC
#define REG_IQ_DUMP					0x07C0
#define REG_MASK_LA_MAC				0x07C4
#define REG_MATCH_REF_MAC				0x07C8
#define REG_WMAC_DBG_FTM_CTL				0x07CC
#define REG_OFDM_CCK_LEN_MASK				0x07D0
#define REG_WMAC_OPTION_FUNCTION_1			0x07D4
#define REG_RX_FILTER_FUNCTION				0x07D8
#define REG_WMAC_OPTION_FUNCTION_3			0x07E0
#define REG_WMAC_DBG_SEL				0x07E4
#define REG_WMAC_DBG_SHIFT				0x07E8
#define REG_WSEC_OPTION				0x07EC
#define REG_RTS_ADDRESS_0				0x07F0
#define REG_RTS_ADDRESS_0_1				0x07F4
#define REG_RTS_ADDRESS_1				0x07F8
#define REG_RTS_ADDRESS_1_1				0x07FC
#define REG_FS_FW_DEBUG_0				0x1100
#define REG_FS_FW_DEBUG_1				0x1104
#define REG_FS_FW_DEBUG_2				0x1108
#define REG_FS_FW_DEBUG_3				0x110C
#define REG_ZB2WL_MAILBOX				0x1110
#define REG_WL2ZB_MAILBOX				0x1114
#define REG_FE2IMR					0x1120
#define REG_FE2ISR					0x1124
#define REG_FE3IMR					0x1128
#define REG_FE3ISR					0x112C
#define REG_FE4IMR					0x1130
#define REG_FE4ISR					0x1134
#define REG_FT1IMR					0x1138
#define REG_FT1ISR					0x113C
#define REG_TWT_CTRL					0x1140
#define REG_FE5IMR					0x1168
#define REG_FE5ISR					0x116C
#define REG_FE6IMR					0x1170
#define REG_FE6ISR					0x1174
#define REG_FWIMR1					0x11C0
#define REG_FWISR1					0x11C4
#define REG_LPSOFFLOAD_IMR				0x11C8
#define REG_FT2IMR					0x11E0
#define REG_FT2ISR					0x11E4
#define REG_MSG2					0x11F0
#define REG_MSG3					0x11F4
#define REG_MSG4					0x11F8
#define REG_MSG5					0x11FC
#define REG_DDMA_CH0SA					0x1200
#define REG_DDMA_CH0DA					0x1204
#define REG_DDMA_CH0CTRL				0x1208
#define REG_DDMA_CH1SA					0x1210
#define REG_DDMA_CH1DA					0x1214
#define REG_DDMA_CH1CTRL				0x1218
#define REG_DDMA_CH2SA					0x1220
#define REG_DDMA_CH2DA					0x1224
#define REG_DDMA_CH2CTRL				0x1228
#define REG_DDMA_CH3SA					0x1230
#define REG_DDMA_CH3DA					0x1234
#define REG_DDMA_CH3CTRL				0x1238
#define REG_DDMA_CH4SA					0x1240
#define REG_DDMA_CH4DA					0x1244
#define REG_DDMA_CH4CTRL				0x1248
#define REG_DDMA_CH5SA					0x1250
#define REG_DDMA_CH5DA					0x1254
#define REG_DDMA_CH5CTRL				0x1258
#define REG_DDMA_INT_MSK				0x12E0
#define REG_DDMA_INT_STS				0x12E4
#define REG_DDMA_CHSTATUS				0x12E8
#define REG_DDMA_CHKSUM				0x12F0
#define REG_DDMA_MONITOR				0x12FC
#define REG_H2CQ_TXBD_DESA				0x1300
#define REG_H2CQ_TXBD_NUM				0x1304
#define REG_H2CQ_TXBD_IDX				0x1308
#define REG_H2CQ_CSR					0x130C
#define REG_AESIV_SETTING				0x1424
#define REG_BF0_TIME_SETTING				0x1428
#define REG_BF1_TIME_SETTING				0x142C
#define REG_BF_TIMEOUT_EN				0x1430
#define REG_MACID_RELEASE0				0x1434
#define REG_MACID_RELEASE1				0x1438
#define REG_MACID_RELEASE2				0x143C
#define REG_MACID_RELEASE3				0x1440
#define REG_MACID_RELEASE_SETTING			0x1444
#define REG_FAST_EDCA_VOVI_SETTING			0x1448
#define REG_FAST_EDCA_BEBK_SETTING			0x144C
#define REG_MACID_DROP0				0x1450
#define REG_MACID_DROP1				0x1454
#define REG_MACID_DROP2				0x1458
#define REG_MACID_DROP3				0x145C
#define REG_R_MACID_RELEASE_SUCCESS_0			0x1460
#define REG_R_MACID_RELEASE_SUCCESS_1			0x1464
#define REG_R_MACID_RELEASE_SUCCESS_2			0x1468
#define REG_R_MACID_RELEASE_SUCCESS_3			0x146C
#define REG_MGQ_FIFO_CTRL				0x1470
#define REG_MGQ_FIFO_RELEASE_INT			0x1474
#define REG_MGQ_FIFO_LIFETIME_VALID			0x1478
#define REG_R_MACID_RELEASE_SUCCESS_CLEAR_OFFSET	0x147C
#define REG_AX_RESP_RRSR				0x1480
#define REG_AX_ARFR_WEIGHTING_TABLE			0x1484
#define REG_DARFRC1_L					0x1488
#define REG_DARFRC1_H					0x148C
#define REG_TB_CTRL					0x1490
#define REG_OTHER_CFG					0x1494
#define REG_RRSR_RATE_CFG				0x1498
#define REG_NDP_RATE					0x149C
#define REG_TXPKT_CNT					0x14A0
#define REG_PS_TIMER_A_L				0x1500
#define REG_PS_TIMER_A_H				0x1504
#define REG_PS_TIMER_B_L				0x1508
#define REG_PS_TIMER_B_H				0x150C
#define REG_PS_TIMER_C_L				0x1510
#define REG_PS_TIMER_C_H				0x1514
#define REG_CPUMGQ_PARAMETER				0x1518
#define REG_PS_TIMER_EARLY				0x151C
#define REG_PS_TIMER_TWT_CRTL				0x1520
#define REG_RX_TSFT_DIFF				0x1524
#define REG_RXBCN_TSFT_STATISTIC			0x1528
#define REG_P2P_NOA2_CTRL_STATE			0x152C
#define REG_TM_CFG					0x1530
#define REG_TM_TSFT_T1					0x1534
#define REG_TM_TSFT_T2					0x1538
#define REG_TM_TSFT_T3					0x153C
#define REG_TM_TSFT_T4					0x1540
#define REG_TM_TIMER_OFFSET				0x1544
#define REG_BCN_ELY_ADJ				0x1548
#define REG_PS_TIMER_D_L				0x154C
#define REG_PS_TIMER_D_H				0x1550
#define REG_PS_TIMER_E_L				0x1554
#define REG_PS_TIMER_E_H				0x1558
#define REG_AX_MUEDCA_VO_PARAM				0x1580
#define REG_AX_MUEDCA_VI_PARAM				0x1584
#define REG_AX_MUEDCA_BE_PARAM				0x1588
#define REG_AX_MUEDCA_BK_PARAM				0x158C
#define REG_AX_TB_MUEDCA_CTRL				0x1590
#define REG_CCA_NAV_CHK				0x1594
#define REG_TSFT_HIOE_RFON_L				0x1598
#define REG_TSFT_HIOE_RFON_H				0x159C
#define REG_TSFT_BCN_CCAUP_L				0x15A0
#define REG_TSFT_BCN_CCAUP_H				0x15A4
#define REG_POF_BCNELY_AGG_TBTT			0x15A8
#define REG_BCN_PSR_RPT2				0x1600
#define REG_BCN_PSR_RPT3				0x1604
#define REG_BCN_PSR_RPT4				0x1608
#define REG_A1_ADDR_MASK				0x160C
#define REG_RXPSF_CTRL					0x1610
#define REG_RXPSF_TYPE_CTRL				0x1614
#define REG_WAIT_PHYSTS_CTL				0x1618
#define REG_MACID2					0x1620
#define REG_MACID2_H					0x1624
#define REG_BSSID2					0x1628
#define REG_BSSID2_H					0x162C
#define REG_MACID3					0x1630
#define REG_MACID3_H					0x1634
#define REG_BSSID3					0x1638
#define REG_BSSID3_H					0x163C
#define REG_MACID4					0x1640
#define REG_MACID4_H					0x1644
#define REG_BSSID4					0x1648
#define REG_BSSID4_H					0x164C
#define REG_NOA_REPORT					0x1650
#define REG_NOA_REPORT_1				0x1654
#define REG_NOA_REPORT_2				0x1658
#define REG_NOA_REPORT_3				0x165C
#define REG_PWRBIT_SETTING				0x1660
#define REG_GENERAL_OPTION				0x1664
#define REG_RXAI_CTRL					0x1668
#define REG_RX_BCN_TM					0x166C
#define REG_CSI_RRSR					0x1678
#define REG_MU_BF_OPTION				0x167C
#define REG_WMAC_MU_BF_CTL				0x1680
#define REG_WMAC_ASSOCIATED_MU_BFMEE2			0x1684
#define REG_WMAC_ASSOCIATED_MU_BFMEE4			0x1688
#define REG_WMAC_ASSOCIATED_MU_BFMEE6			0x168C
#define REG_WMAC_BB_STOP_RX_COUNTER			0x1690
#define REG_WMAC_PLCP_MONITOR				0x1694
#define REG_WMAC_CSIDMA_CFG				0x169C
#define REG_TRANSMIT_ADDRSS_0				0x16A0
#define REG_TRANSMIT_ADDRSS_0_H			0x16A4
#define REG_TRANSMIT_ADDRSS_1				0x16A8
#define REG_TRANSMIT_ADDRSS_1_H			0x16AC
#define REG_TRANSMIT_ADDRSS_2				0x16B0
#define REG_TRANSMIT_ADDRSS_2_H			0x16B4
#define REG_TRANSMIT_ADDRSS_3				0x16B8
#define REG_TRANSMIT_ADDRSS_3_H			0x16BC
#define REG_TRANSMIT_ADDRSS_4				0x16C0
#define REG_TRANSMIT_ADDRSS_4_H			0x16C4
#define REG_NAN_FUN					0x16C8
#define REG_NAN_CTL					0x16CC
#define REG_NAN_ADDR					0x16D0
#define REG_NAN_ADDR_FLITER				0x16D4
#define REG_BCN_IEPSR0					0x16D8
#define REG_BCN_IEPSR1					0x16DC
#define REG_CHINFO_ADDR				0x16E0
#define REG_CHINFO_CFG					0x16E4
#define REG_RXCSIBUF_CFG				0x16E8
#define REG_BT_ZB_COEX_TB				0x16EC
#define REG_CHINFO_TRIG_TYPE0				0x16F0
#define REG_CHINFO_TRIG_TYPE1				0x16F4
#define REG_DFS_CFG					0x16F8
#define REG_DFS_AGG_TIME				0x16FC
#define REG_RX_CFG					0x1710
#define REG_RPL_CFG					0x1714
#define REG_AID					0x1718
#define REG_TRAN_BSSID0_L				0x171C
#define REG_TRAN_BSSID0_H				0x1720
#define REG_TRAN_BSSID1_L				0x1724
#define REG_TRAN_BSSID1_H				0x1728
#define REG_GID_POS_EN_L				0x172C
#define REG_GID_POS0					0x1730
#define REG_GID_POS1					0x1734
#define REG_GID_POS2					0x1738
#define REG_GID_POS3					0x173C
#define REG_BSSCOLOR_BITMAP_L				0x1740
#define REG_BSSCOLOR_BITMAP_H				0x1744
#define REG_PBSSID_BITMAP_L				0x1748
#define REG_PBSSID_BITMAP_H				0x174C
#define REG_SR_CFG0					0x1750
#define REG_SR_CFG1					0x1754
#define REG_MACTX_SR					0x1758
#define REG_MACTX_MISC					0x175C
#define REG_MACTX_MHDR0				0x1760
#define REG_MACTX_MHDR1				0x1764
#define REG_MACTX_TXD_FIFO				0x1768
#define REG_SIFS_TIMING_CTRL_CCK			0x1798
#define REG_SIFS_TIMING_CTRL_OFDM			0x179C
#define REG_AX_TB_TIMING_CTRL				0x17A0
#define REG_SR_CONTROL_DBG				0x17A4
#define REG_SR_CONTROL_DBG1				0x17A8
#define REG_RX_NAV_CTRL				0x17A9
#define REG_NAV_STATUS					0x17B0
#define REG_RESP_CONTROL				0x17B4
#define REG_RESP_RATE_RRSR				0x17B8
#define REG_RESP_RATE_RRSR_1				0x17BC
#define REG_BEAMFORMING_CTRL				0x17C0
#define REG_CSI_RRSR_BITMAP				0x17C4
#define REG_LBK_CFG					0x17C8
#define REG_GID_POS_EN_H				0x17CC
#define REG_TRX_PKTCNT_CTRL				0x17D0
#define REG_TRX_PKTCNT_RPT				0x17D4
#define REG_BEAMFORMING_MIMO_STATUS			0x17D8
#define REG_PPDU_STATUS_CFG				0x17DC
#define REG_RESP_CONTROL_1				0x17E0
#define REG_SPATIAL_REUSE_CONTROL			0x17E4
#define REG_RX_SUPPER_ADDRESS3_L			0x17E8
#define REG_RX_SUPPER_ADDRESS3_H			0x17EC
#define REG_MASK_LA_TRX_DBG_L				0x17F0
#define REG_MASK_LA_TRX_DBG_H				0x17F4
#define REG_REF_LA_TRX_DBG_L				0x17F8
#define REG_REF_LA_TRX_DBG_H				0x17FC

#endif

/* ----------------------------------------------------- */
/*	*/
/* 0xFB00h ~ 0xFCFFh	TX/RX packet buffer affress */
/*	*/
/* ----------------------------------------------------- */
#define REG_RXPKTBUF_STARTADDR	0xFB00
#define REG_TXPKTBUF_STARTADDR	0xFC00

/* ----------------------------------------------------- */
/*	*/
/* 0xFD00h ~ 0xFDFFh	8051 CPU Local REG */
/*	*/
/* ----------------------------------------------------- */
#define REG_SYS_CTRL		0xFD00
#define REG_PONSTS_RPT1		0xFD01
#define REG_PONSTS_RPT2		0xFD02
#define REG_PONSTS_RPT3		0xFD03
#define REG_PONSTS_RPT4		0xFD04	/* 0x84 */
#define REG_PONSTS_RPT5		0xFD05	/* 0x85 */
#define REG_8051ERRFLAG		0xFD08
#define REG_8051ERRFLAG_MASK	0xFD09
#define REG_TXADDRH		0xFD10	/* Tx Packet High Address */
#define REG_RXADDRH		0xFD11	/* Rx Packet High Address */
#define REG_TXADDRH_EXT		0xFD12	/* 0xFD12[0] : for 8051 access txpktbuf high64k as external register */

#define REG_U3_STATE		0xFD48	/* (Read only) [7:4] : usb3 changed last state. [3:0]	usb3 state */

/* for MAILBOX */
#define REG_OUTDATA0		0xFD50
#define REG_OUTDATA1		0xFD54
#define REG_OUTRDY		0xFD58	/* bit[0] : OutReady, bit[1] : OutEmptyIntEn */

#define REG_INDATA0		0xFD60
#define REG_INDATA1		0xFD64
#define REG_INRDY		0xFD68	/* bit[0] : InReady, bit[1] : InRdyIntEn */

/* MCU ERROR debug REG */
#define REG_MCUERR_PCLSB		0xFD90	/* PC[7:0] */
#define REG_MCUERR_PCMSB		0xFD91	/* PC[15:8] */
#define REG_MCUERR_ACC		0xFD92
#define REG_MCUERR_B		0xFD93
#define REG_MCUERR_DPTRLSB	0xFD94	/* DPTR[7:0] */
#define REG_MCUERR_DPTRMSB	0xFD95	/* DPTR[15:8] */
#define REG_MCUERR_SP		0xFD96	/* SP[7:0] */
#define REG_MCUERR_IE		0xFD97	/* IE[7:0] */
#define REG_MCUERR_EIE		0xFD98	/* EIE[7:0] */
#define REG_VERA_SIM		0xFD9F
/* 0xFD99~0xFD9F are reserved.. */

/* ----------------------------------------------------- */
/*	*/
/* 0xFE00h ~ 0xFEFFh	USB Configuration */
/*	*/
/* ----------------------------------------------------- */

/* RTS5101 USB Register Definition */
#define REG_USB_SETUP_DEC_INT		0xFE00
#define REG_USB_DMACTL			0xFE01
#define REG_USB_IRQSTAT0			0xFE02
#define REG_USB_IRQSTAT1			0xFE03
#define REG_USB_IRQEN0			0xFE04
#define REG_USB_IRQEN1			0xFE05
#define REG_USB_AUTOPTRL			0xFE06
#define REG_USB_AUTOPTRH			0xFE07
#define REG_USB_AUTODAT			0xFE08

#define REG_USB_SCRATCH0			0xFE09
#define REG_USB_SCRATCH1			0xFE0A
#define REG_USB_SEEPROM			0xFE0B
#define REG_USB_GPIO0			0xFE0C
#define REG_USB_GPIO0DIR			0xFE0D
#define REG_USB_CLKSEL			0xFE0E
#define REG_USB_BOOTCTL			0xFE0F

#define REG_USB_USBCTL			0xFE10
#define REG_USB_USBSTAT			0xFE11
#define REG_USB_DEVADDR			0xFE12
#define REG_USB_USBTEST			0xFE13
#define REG_USB_FNUM0			0xFE14
#define REG_USB_FNUM1			0xFE15

#define REG_USB_EP_IDX			0xFE20
#define REG_USB_EP_CFG			0xFE21
#define REG_USB_EP_CTL			0xFE22
#define REG_USB_EP_STAT			0xFE23
#define REG_USB_EP_IRQ			0xFE24
#define REG_USB_EP_IRQEN			0xFE25
#define REG_USB_EP_MAXPKT0		0xFE26
#define REG_USB_EP_MAXPKT1		0xFE27
#define REG_USB_EP_DAT			0xFE28
#define REG_USB_EP_BC0			0xFE29
#define REG_USB_EP_BC1			0xFE2A
#define REG_USB_EP_TC0			0xFE2B
#define REG_USB_EP_TC1			0xFE2C
#define REG_USB_EP_TC2			0xFE2D
#define REG_USB_EP_CTL2			0xFE2E

#define REG_USB_INFO			0xFE17
#define REG_USB_SPECIAL_OPTION		0xFE55
#define REG_USB_DMA_AGG_TO		0xFE5B
#define REG_USB_AGG_TO			0xFE5C
#define REG_USB_AGG_TH			0xFE5D

#define REG_USB_VID			0xFE60
#define REG_USB_PID			0xFE62
#define REG_USB_OPT			0xFE64
#define REG_USB_CONFIG			0xFE65	/* RX EP setting. 0xFE65 Bit[3:0] : RXQ, Bit[7:4] : INTQ */
/* TX EP setting. 0xFE66 Bit[3:0] : TXQ0, Bit[7:4] : TXQ1, 0xFE67 Bit[3:0] : TXQ2 */
#define REG_USB_PHY_PARA1		0xFE68	/* Bit[7:4]: XCVR_SEN	(USB PHY 0xE2[7:4]), Bit[3:0]: XCVR_SH	(USB PHY 0xE2[3:0]) */
#define REG_USB_PHY_PARA2		0xFE69	/* Bit[7:5]: XCVR_BG	(USB PHY 0xE3[5:3]), Bit[4:2]: XCVR_DR	(USB PHY 0xE3[2:0]), Bit[1]: SE0_LVL	(USB PHY 0xE5[7]), Bit[0]:	FORCE_XTL_ON	(USB PHY 0xE5[1]) */
#define REG_USB_PHY_PARA3		0xFE6A	/* Bit[7:5]: XCVR_SRC	(USB PHY 0xE5[4:2]), Bit[4]: LATE_DLLEN	(USB PHY 0xF0[4]), Bit[3]: HS_LP_MODE	(USB PHY 0xF0[3]), Bit[2]: UTMI_POS_OUT (USB PHY 0xF1 [7]), Bit[1:0]: TX_DELAY	(USB PHY 0xF1 [2:1]) */
#define REG_USB_PHY_PARA4		0xFE6B	/* (USB PHY 0xE7[7:0]) */
#define REG_USB_OPT2			0xFE6C
#define REG_USB_MAC_ADDR			0xFE70	/* 0xFE70~0xFE75 */
#define REG_USB_MANUFACTURE_SETTING	0xFE80	/* 0xFE80~0xFE90	Max : 32 bytes */
#define REG_USB_PRODUCT_STRING		0xFEA0	/* 0xFEA0~0xFECF	Max : 48 bytes */
#define REG_USB_SERIAL_NUMBER_STRING	0xFED0	/* 0xFED0~0xFEDF	Max : 12 bytes */

#define REG_USB_ALTERNATE_SETTING	0xFE4F
#define REG_USB_INT_BINTERVAL		0xFE6E
#define REG_USB_GPS_EP_CONFIG		0xFE6D

#endif	/* __HALMAC_COM_REG_H__ */
