// Seed: 1561827126
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1;
  wire id_2;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2,
      id_2
  );
endmodule
module module_2 (
    output wand id_0,
    output uwire id_1,
    input supply1 id_2,
    output supply0 id_3
);
  wire id_5;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
module module_3 (
    output logic id_0,
    input tri0 id_1,
    output tri1 id_2,
    id_9,
    input supply1 id_3,
    input tri id_4,
    input tri id_5,
    input wand id_6,
    input supply1 id_7
);
  wire id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_9,
      id_9,
      id_9,
      id_10
  );
  id_11 :
  assert property (@* -1) id_0 <= -1 + id_3;
endmodule
