ARM GAS  /tmp/cc4ato7K.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/main.c"
  20              		.section	.text.bmp280_compensate_T_int32,"ax",%progbits
  21              		.align	1
  22              		.global	bmp280_compensate_T_int32
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	bmp280_compensate_T_int32:
  28              	.LVL0:
  29              	.LFB137:
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "i2c.h"
  22:Core/Src/main.c **** #include "tim.h"
  23:Core/Src/main.c **** #include "usart.h"
  24:Core/Src/main.c **** #include "gpio.h"
  25:Core/Src/main.c **** 
  26:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  27:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  28:Core/Src/main.c **** #include <string.h>
  29:Core/Src/main.c **** #include <stdio.h>
ARM GAS  /tmp/cc4ato7K.s 			page 2


  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END Includes */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* USER CODE END PD */
  42:Core/Src/main.c **** 
  43:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/main.c **** /* USER CODE BEGIN PM */
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE END PM */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* USER CODE BEGIN PV */
  51:Core/Src/main.c **** /* –ö–∞–ª–∏–±—Ä–æ–≤–æ—á–Ω—ã–µ –ø–µ—Ä–µ–º–µ–Ω–Ω—ã–µ */
  52:Core/Src/main.c **** 
  53:Core/Src/main.c **** /* –î–ª—è —Ç–µ–º–ø–µ—Ä–∞—Ç—É—Ä—ã */
  54:Core/Src/main.c **** ///uint16_t dig_T1[1];
  55:Core/Src/main.c **** uint16_t dig_T1;
  56:Core/Src/main.c **** int16_t  dig_T2;
  57:Core/Src/main.c **** int16_t  dig_T3;
  58:Core/Src/main.c **** 
  59:Core/Src/main.c **** /* –î–ª—è pressure */
  60:Core/Src/main.c **** uint16_t dig_P1;
  61:Core/Src/main.c **** int16_t  dig_P2;
  62:Core/Src/main.c **** int16_t  dig_P3;
  63:Core/Src/main.c **** int16_t  dig_P4;
  64:Core/Src/main.c **** int16_t  dig_P5;
  65:Core/Src/main.c **** int16_t  dig_P6;
  66:Core/Src/main.c **** int16_t  dig_P7;
  67:Core/Src/main.c **** int16_t  dig_P8;
  68:Core/Src/main.c **** int16_t  dig_P9;
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** int32_t actual_temp;
  71:Core/Src/main.c **** uint32_t actual_pressure;
  72:Core/Src/main.c **** 
  73:Core/Src/main.c **** /* USER CODE END PV */
  74:Core/Src/main.c **** 
  75:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  76:Core/Src/main.c **** void SystemClock_Config(void);
  77:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c **** /* USER CODE END PFP */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  82:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  83:Core/Src/main.c **** 
  84:Core/Src/main.c **** // Returns temperature in DegC, resolution is 0.01 DegC. Output value of ‚Äú5123‚Äù equals 51.23 De
  85:Core/Src/main.c **** // t_fine carries fine temperature as global value
  86:Core/Src/main.c **** int32_t t_fine;
ARM GAS  /tmp/cc4ato7K.s 			page 3


  87:Core/Src/main.c **** int32_t bmp280_compensate_T_int32(int32_t adc_T)
  88:Core/Src/main.c **** {
  30              		.loc 1 88 1 view -0
  31              		.cfi_startproc
  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
  89:Core/Src/main.c **** 	int32_t var1, var2, T;
  35              		.loc 1 89 2 view .LVU1
  90:Core/Src/main.c **** 	var1 = ((((adc_T>>3) - ((int32_t)dig_T1<<1))) * ((int32_t)dig_T2)) >> 11;
  36              		.loc 1 90 2 view .LVU2
  37              		.loc 1 90 26 is_stmt 0 view .LVU3
  38 0000 0E4B     		ldr	r3, .L2
  39 0002 1B88     		ldrh	r3, [r3]
  40              		.loc 1 90 41 view .LVU4
  41 0004 5A00     		lsls	r2, r3, #1
  42              		.loc 1 90 23 view .LVU5
  43 0006 C2EBE002 		rsb	r2, r2, r0, asr #3
  44              		.loc 1 90 51 view .LVU6
  45 000a 0D49     		ldr	r1, .L2+4
  46 000c B1F90010 		ldrsh	r1, [r1]
  47              		.loc 1 90 48 view .LVU7
  48 0010 01FB02F2 		mul	r2, r1, r2
  49              	.LVL1:
  91:Core/Src/main.c **** 	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1)))
  50              		.loc 1 91 2 is_stmt 1 view .LVU8
  51              		.loc 1 91 24 is_stmt 0 view .LVU9
  52 0014 C3EB2010 		rsb	r0, r3, r0, asr #4
  53              	.LVL2:
  54              		.loc 1 91 45 view .LVU10
  55 0018 00FB00F0 		mul	r0, r0, r0
  92:Core/Src/main.c **** 	>> 12) *
  56              		.loc 1 92 2 view .LVU11
  57 001c 0013     		asrs	r0, r0, #12
  93:Core/Src/main.c **** 	((int32_t)dig_T3)) >> 14;
  58              		.loc 1 93 3 view .LVU12
  59 001e 094B     		ldr	r3, .L2+8
  60 0020 B3F90030 		ldrsh	r3, [r3]
  92:Core/Src/main.c **** 	>> 12) *
  61              		.loc 1 92 9 view .LVU13
  62 0024 03FB00F0 		mul	r0, r3, r0
  91:Core/Src/main.c **** 	var2 = (((((adc_T>>4) - ((int32_t)dig_T1)) * ((adc_T>>4) - ((int32_t)dig_T1)))
  63              		.loc 1 91 7 view .LVU14
  64 0028 8013     		asrs	r0, r0, #14
  65              	.LVL3:
  94:Core/Src/main.c **** 	t_fine = var1 + var2;
  66              		.loc 1 94 2 is_stmt 1 view .LVU15
  67              		.loc 1 94 16 is_stmt 0 view .LVU16
  68 002a 00EBE220 		add	r0, r0, r2, asr #11
  69              	.LVL4:
  70              		.loc 1 94 9 view .LVU17
  71 002e 064B     		ldr	r3, .L2+12
  72              	.LVL5:
  73              		.loc 1 94 9 view .LVU18
  74 0030 1860     		str	r0, [r3]
  95:Core/Src/main.c **** 	T = (t_fine * 5 + 128) >> 8;
  75              		.loc 1 95 2 is_stmt 1 view .LVU19
ARM GAS  /tmp/cc4ato7K.s 			page 4


  76              		.loc 1 95 14 is_stmt 0 view .LVU20
  77 0032 00EB8000 		add	r0, r0, r0, lsl #2
  78              		.loc 1 95 18 view .LVU21
  79 0036 8030     		adds	r0, r0, #128
  80              	.LVL6:
  96:Core/Src/main.c **** 	return T;
  81              		.loc 1 96 2 is_stmt 1 view .LVU22
  97:Core/Src/main.c **** }
  82              		.loc 1 97 1 is_stmt 0 view .LVU23
  83 0038 0012     		asrs	r0, r0, #8
  84              	.LVL7:
  85              		.loc 1 97 1 view .LVU24
  86 003a 7047     		bx	lr
  87              	.L3:
  88              		.align	2
  89              	.L2:
  90 003c 00000000 		.word	dig_T1
  91 0040 00000000 		.word	dig_T2
  92 0044 00000000 		.word	dig_T3
  93 0048 00000000 		.word	t_fine
  94              		.cfi_endproc
  95              	.LFE137:
  97              		.section	.text.bmp280_compensate_P_int64,"ax",%progbits
  98              		.align	1
  99              		.global	bmp280_compensate_P_int64
 100              		.syntax unified
 101              		.thumb
 102              		.thumb_func
 104              	bmp280_compensate_P_int64:
 105              	.LVL8:
 106              	.LFB138:
  98:Core/Src/main.c **** 
  99:Core/Src/main.c **** // Returns pressure in Pa as unsigned 32 bit integer in Q24.8 format (24 integer bits and 8 fractio
 100:Core/Src/main.c **** // Output value of ‚Äú24674867‚Äù represents 24674867/256 = 96386.2 Pa = 963.862 hPa
 101:Core/Src/main.c **** uint32_t bmp280_compensate_P_int64(int32_t adc_P)
 102:Core/Src/main.c **** {
 107              		.loc 1 102 1 is_stmt 1 view -0
 108              		.cfi_startproc
 109              		@ args = 0, pretend = 0, frame = 0
 110              		@ frame_needed = 0, uses_anonymous_args = 0
 111              		.loc 1 102 1 is_stmt 0 view .LVU26
 112 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 113              		.cfi_def_cfa_offset 24
 114              		.cfi_offset 3, -24
 115              		.cfi_offset 4, -20
 116              		.cfi_offset 5, -16
 117              		.cfi_offset 6, -12
 118              		.cfi_offset 7, -8
 119              		.cfi_offset 14, -4
 103:Core/Src/main.c **** 	int64_t var1, var2, p;
 120              		.loc 1 103 2 is_stmt 1 view .LVU27
 104:Core/Src/main.c **** 	var1 = ((int64_t)t_fine) - 128000;
 121              		.loc 1 104 2 view .LVU28
 122              		.loc 1 104 10 is_stmt 0 view .LVU29
 123 0002 664B     		ldr	r3, .L8
 124 0004 1968     		ldr	r1, [r3]
 125 0006 CB17     		asrs	r3, r1, #31
ARM GAS  /tmp/cc4ato7K.s 			page 5


 126              		.loc 1 104 7 view .LVU30
 127 0008 B1F5FA31 		subs	r1, r1, #128000
 128 000c 43F1FF33 		adc	r3, r3, #-1
 129              	.LVL9:
 105:Core/Src/main.c **** 	var2 = var1 * var1 * (int64_t)dig_P6;
 130              		.loc 1 105 2 is_stmt 1 view .LVU31
 131              		.loc 1 105 14 is_stmt 0 view .LVU32
 132 0010 01FB03F4 		mul	r4, r1, r3
 133 0014 A1FB0126 		umull	r2, r6, r1, r1
 134 0018 06EB4406 		add	r6, r6, r4, lsl #1
 135              		.loc 1 105 23 view .LVU33
 136 001c 604C     		ldr	r4, .L8+4
 137 001e B4F90050 		ldrsh	r5, [r4]
 138 0022 EC17     		asrs	r4, r5, #31
 139              		.loc 1 105 7 view .LVU34
 140 0024 02FB04F4 		mul	r4, r2, r4
 141 0028 05FB0644 		mla	r4, r5, r6, r4
 142 002c A2FB0575 		umull	r7, r5, r2, r5
 143 0030 2C44     		add	r4, r4, r5
 144              	.LVL10:
 106:Core/Src/main.c **** 	var2 = var2 + ((var1*(int64_t)dig_P5)<<17);
 145              		.loc 1 106 2 is_stmt 1 view .LVU35
 146              		.loc 1 106 23 is_stmt 0 view .LVU36
 147 0032 5C4D     		ldr	r5, .L8+8
 148 0034 B5F900C0 		ldrsh	ip, [r5]
 149 0038 4FEAEC75 		asr	r5, ip, #31
 150              		.loc 1 106 22 view .LVU37
 151 003c 0CFB03FE 		mul	lr, ip, r3
 152 0040 01FB05EE 		mla	lr, r1, r5, lr
 153 0044 ACFB01C5 		umull	ip, r5, ip, r1
 154 0048 AE44     		add	lr, lr, r5
 155              		.loc 1 106 39 view .LVU38
 156 004a 4FEA4E4E 		lsl	lr, lr, #17
 157 004e 4EEADC3E 		orr	lr, lr, ip, lsr #15
 158 0052 4FEA4C4C 		lsl	ip, ip, #17
 159              		.loc 1 106 7 view .LVU39
 160 0056 1CEB070C 		adds	ip, ip, r7
 161 005a 44EB0E04 		adc	r4, r4, lr
 162              	.LVL11:
 107:Core/Src/main.c **** 	var2 = var2 + (((int64_t)dig_P4)<<35);
 163              		.loc 1 107 2 is_stmt 1 view .LVU40
 164              		.loc 1 107 18 is_stmt 0 view .LVU41
 165 005e 524D     		ldr	r5, .L8+12
 166 0060 B5F90050 		ldrsh	r5, [r5]
 167              		.loc 1 107 7 view .LVU42
 168 0064 04EBC504 		add	r4, r4, r5, lsl #3
 169              	.LVL12:
 108:Core/Src/main.c **** 	var1 = ((var1 * var1 * (int64_t)dig_P3)>>8) + ((var1 * (int64_t)dig_P2)<<12);
 170              		.loc 1 108 2 is_stmt 1 view .LVU43
 171              		.loc 1 108 25 is_stmt 0 view .LVU44
 172 0068 504D     		ldr	r5, .L8+16
 173 006a B5F900E0 		ldrsh	lr, [r5]
 174 006e 4FEAEE75 		asr	r5, lr, #31
 175              		.loc 1 108 23 view .LVU45
 176 0072 02FB05F5 		mul	r5, r2, r5
 177 0076 0EFB0655 		mla	r5, lr, r6, r5
 178 007a A2FB0E2E 		umull	r2, lr, r2, lr
ARM GAS  /tmp/cc4ato7K.s 			page 6


 179 007e 7544     		add	r5, r5, lr
 180              		.loc 1 108 41 view .LVU46
 181 0080 120A     		lsrs	r2, r2, #8
 182 0082 42EA0562 		orr	r2, r2, r5, lsl #24
 183              		.loc 1 108 57 view .LVU47
 184 0086 4A4E     		ldr	r6, .L8+20
 185 0088 B6F900E0 		ldrsh	lr, [r6]
 186 008c 4FEAEE76 		asr	r6, lr, #31
 187              		.loc 1 108 55 view .LVU48
 188 0090 0EFB03F3 		mul	r3, lr, r3
 189              	.LVL13:
 190              		.loc 1 108 55 view .LVU49
 191 0094 01FB0633 		mla	r3, r1, r6, r3
 192 0098 AEFB01E1 		umull	lr, r1, lr, r1
 193              	.LVL14:
 194              		.loc 1 108 55 view .LVU50
 195 009c 0B44     		add	r3, r3, r1
 196              		.loc 1 108 73 view .LVU51
 197 009e 1B03     		lsls	r3, r3, #12
 198 00a0 43EA1E53 		orr	r3, r3, lr, lsr #20
 199 00a4 4FEA0E3E 		lsl	lr, lr, #12
 200              		.loc 1 108 7 view .LVU52
 201 00a8 12EB0E02 		adds	r2, r2, lr
 202 00ac 43EB2523 		adc	r3, r3, r5, asr #8
 203              	.LVL15:
 109:Core/Src/main.c **** 	var1 = (((((int64_t)1)<<47)+var1))*((int64_t)dig_P1)>>33;
 204              		.loc 1 109 2 is_stmt 1 view .LVU53
 205              		.loc 1 109 29 is_stmt 0 view .LVU54
 206 00b0 03F50043 		add	r3, r3, #32768
 207              	.LVL16:
 208              		.loc 1 109 38 view .LVU55
 209 00b4 3F49     		ldr	r1, .L8+24
 210 00b6 0D88     		ldrh	r5, [r1]
 211              		.loc 1 109 36 view .LVU56
 212 00b8 A2FB0521 		umull	r2, r1, r2, r5
 213              	.LVL17:
 214              		.loc 1 109 36 view .LVU57
 215 00bc 05FB0311 		mla	r1, r5, r3, r1
 216              		.loc 1 109 7 view .LVU58
 217 00c0 4A10     		asrs	r2, r1, #1
 218 00c2 CB17     		asrs	r3, r1, #31
 219              	.LVL18:
 110:Core/Src/main.c **** 
 111:Core/Src/main.c **** 	if (var1 == 0)
 220              		.loc 1 111 2 is_stmt 1 view .LVU59
 221              		.loc 1 111 5 is_stmt 0 view .LVU60
 222 00c4 53EA6101 		orrs	r1, r3, r1, asr #1
 223 00c8 65D0     		beq	.L6
 112:Core/Src/main.c **** 	{
 113:Core/Src/main.c **** 		return 0; // avoid exception caused by division by zero
 114:Core/Src/main.c **** 	}
 115:Core/Src/main.c **** 
 116:Core/Src/main.c **** 	p = 1048576-adc_P;
 224              		.loc 1 116 2 is_stmt 1 view .LVU61
 225              		.loc 1 116 13 is_stmt 0 view .LVU62
 226 00ca C0F5801E 		rsb	lr, r0, #1048576
 227              	.LVL19:
ARM GAS  /tmp/cc4ato7K.s 			page 7


 117:Core/Src/main.c **** 	p = (((p<<31)-var2)*3125)/var1;
 228              		.loc 1 117 2 is_stmt 1 view .LVU63
 229              		.loc 1 117 10 is_stmt 0 view .LVU64
 230 00ce 4FEA6E01 		asr	r1, lr, #1
 231 00d2 4FEACE7E 		lsl	lr, lr, #31
 232              	.LVL20:
 233              		.loc 1 117 15 view .LVU65
 234 00d6 BEEB0C0E 		subs	lr, lr, ip
 235 00da 61EB0404 		sbc	r4, r1, r4
 236              	.LVL21:
 237              		.loc 1 117 21 view .LVU66
 238 00de 1EEB0E0C 		adds	ip, lr, lr
 239              	.LVL22:
 240              		.loc 1 117 21 view .LVU67
 241 00e2 44EB0401 		adc	r1, r4, r4
 242 00e6 1CEB0E0C 		adds	ip, ip, lr
 243 00ea 44EB0101 		adc	r1, r4, r1
 244 00ee 8801     		lsls	r0, r1, #6
 245              	.LVL23:
 246              		.loc 1 117 21 view .LVU68
 247 00f0 40EA9C60 		orr	r0, r0, ip, lsr #26
 248 00f4 4FEA8C15 		lsl	r5, ip, #6
 249 00f8 1CEB050C 		adds	ip, ip, r5
 250 00fc 41EB0001 		adc	r1, r1, r0
 251 0100 8900     		lsls	r1, r1, #2
 252 0102 41EA9C71 		orr	r1, r1, ip, lsr #30
 253 0106 4FEA8C0C 		lsl	ip, ip, #2
 254 010a 1CEB0E0C 		adds	ip, ip, lr
 255 010e 44EB0101 		adc	r1, r4, r1
 256 0112 8900     		lsls	r1, r1, #2
 257 0114 41EA9C71 		orr	r1, r1, ip, lsr #30
 258 0118 4FEA8C00 		lsl	r0, ip, #2
 259 011c 10EB0E00 		adds	r0, r0, lr
 260              		.loc 1 117 4 view .LVU69
 261 0120 44EB0101 		adc	r1, r4, r1
 262 0124 FFF7FEFF 		bl	__aeabi_ldivmod
 263              	.LVL24:
 264              		.loc 1 117 4 view .LVU70
 265 0128 0346     		mov	r3, r0
 266              	.LVL25:
 118:Core/Src/main.c **** 	var1 = (((int64_t)dig_P9) * (p>>13) * (p>>13)) >> 25;
 267              		.loc 1 118 2 is_stmt 1 view .LVU71
 268              		.loc 1 118 11 is_stmt 0 view .LVU72
 269 012a 234A     		ldr	r2, .L8+28
 270 012c B2F90050 		ldrsh	r5, [r2]
 271 0130 EF17     		asrs	r7, r5, #31
 272              		.loc 1 118 32 view .LVU73
 273 0132 420B     		lsrs	r2, r0, #13
 274 0134 42EAC142 		orr	r2, r2, r1, lsl #19
 275 0138 4E13     		asrs	r6, r1, #13
 276              		.loc 1 118 28 view .LVU74
 277 013a 05FB06F4 		mul	r4, r5, r6
 278 013e 02FB0744 		mla	r4, r2, r7, r4
 279 0142 A5FB0257 		umull	r5, r7, r5, r2
 280 0146 3C44     		add	r4, r4, r7
 281              		.loc 1 118 38 view .LVU75
 282 0148 02FB04F4 		mul	r4, r2, r4
ARM GAS  /tmp/cc4ato7K.s 			page 8


 283 014c 05FB0644 		mla	r4, r5, r6, r4
 284 0150 A2FB0525 		umull	r2, r5, r2, r5
 285 0154 2C44     		add	r4, r4, r5
 286              		.loc 1 118 7 view .LVU76
 287 0156 520E     		lsrs	r2, r2, #25
 288 0158 42EAC412 		orr	r2, r2, r4, lsl #7
 289              	.LVL26:
 119:Core/Src/main.c **** 	var2 = (((int64_t)dig_P8) * p) >> 19;
 290              		.loc 1 119 2 is_stmt 1 view .LVU77
 291              		.loc 1 119 11 is_stmt 0 view .LVU78
 292 015c 174D     		ldr	r5, .L8+32
 293 015e B5F90050 		ldrsh	r5, [r5]
 294 0162 EF17     		asrs	r7, r5, #31
 295              		.loc 1 119 28 view .LVU79
 296 0164 05FB01F6 		mul	r6, r5, r1
 297 0168 07FB0060 		mla	r0, r7, r0, r6
 298              	.LVL27:
 299              		.loc 1 119 28 view .LVU80
 300 016c A5FB0356 		umull	r5, r6, r5, r3
 301 0170 3044     		add	r0, r0, r6
 302              		.loc 1 119 7 view .LVU81
 303 0172 ED0C     		lsrs	r5, r5, #19
 304 0174 45EA4035 		orr	r5, r5, r0, lsl #13
 305              	.LVL28:
 120:Core/Src/main.c **** 	p = ((p + var1 + var2) >> 8) + (((int64_t)dig_P7)<<4);
 306              		.loc 1 120 2 is_stmt 1 view .LVU82
 307              		.loc 1 120 10 is_stmt 0 view .LVU83
 308 0178 9B18     		adds	r3, r3, r2
 309              	.LVL29:
 310              		.loc 1 120 10 view .LVU84
 311 017a 41EB6461 		adc	r1, r1, r4, asr #25
 312              		.loc 1 120 17 view .LVU85
 313 017e 5B19     		adds	r3, r3, r5
 314 0180 41EBE041 		adc	r1, r1, r0, asr #19
 315              		.loc 1 120 25 view .LVU86
 316 0184 180A     		lsrs	r0, r3, #8
 317              	.LVL30:
 318              		.loc 1 120 25 view .LVU87
 319 0186 40EA0160 		orr	r0, r0, r1, lsl #24
 320              		.loc 1 120 35 view .LVU88
 321 018a 0D4B     		ldr	r3, .L8+36
 322 018c B3F90030 		ldrsh	r3, [r3]
 323              	.LVL31:
 121:Core/Src/main.c **** 	return (uint32_t)p;
 324              		.loc 1 121 2 is_stmt 1 view .LVU89
 325              		.loc 1 121 9 is_stmt 0 view .LVU90
 326 0190 00EB0310 		add	r0, r0, r3, lsl #4
 327              	.LVL32:
 328              	.L4:
 122:Core/Src/main.c **** }
 329              		.loc 1 122 1 view .LVU91
 330 0194 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 331              	.LVL33:
 332              	.L6:
 113:Core/Src/main.c **** 	}
 333              		.loc 1 113 10 view .LVU92
 334 0196 0020     		movs	r0, #0
ARM GAS  /tmp/cc4ato7K.s 			page 9


 335              	.LVL34:
 113:Core/Src/main.c **** 	}
 336              		.loc 1 113 10 view .LVU93
 337 0198 FCE7     		b	.L4
 338              	.L9:
 339 019a 00BF     		.align	2
 340              	.L8:
 341 019c 00000000 		.word	t_fine
 342 01a0 00000000 		.word	dig_P6
 343 01a4 00000000 		.word	dig_P5
 344 01a8 00000000 		.word	dig_P4
 345 01ac 00000000 		.word	dig_P3
 346 01b0 00000000 		.word	dig_P2
 347 01b4 00000000 		.word	dig_P1
 348 01b8 00000000 		.word	dig_P9
 349 01bc 00000000 		.word	dig_P8
 350 01c0 00000000 		.word	dig_P7
 351              		.cfi_endproc
 352              	.LFE138:
 354              		.section	.rodata.InitBmp.str1.4,"aMS",%progbits,1
 355              		.align	2
 356              	.LC0:
 357 0000 424D5020 		.ascii	"BMP 0x58 READ SUCCESSFULLY\012\015\000"
 357      30783538 
 357      20524541 
 357      44205355 
 357      43434553 
 358              		.section	.text.InitBmp,"ax",%progbits
 359              		.align	1
 360              		.global	InitBmp
 361              		.syntax unified
 362              		.thumb
 363              		.thumb_func
 365              	InitBmp:
 366              	.LFB139:
 123:Core/Src/main.c **** 
 124:Core/Src/main.c **** void InitBmp()
 125:Core/Src/main.c **** {
 367              		.loc 1 125 1 is_stmt 1 view -0
 368              		.cfi_startproc
 369              		@ args = 0, pretend = 0, frame = 32
 370              		@ frame_needed = 0, uses_anonymous_args = 0
 371 0000 30B5     		push	{r4, r5, lr}
 372              		.cfi_def_cfa_offset 12
 373              		.cfi_offset 4, -12
 374              		.cfi_offset 5, -8
 375              		.cfi_offset 14, -4
 376 0002 8DB0     		sub	sp, sp, #52
 377              		.cfi_def_cfa_offset 64
 126:Core/Src/main.c **** 	uint16_t Address_Bmp280 = 0x76 << 1; //–∏–ª–∏ 0x77 - –∞–¥—Ä–µ—Å —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞ –ø–æ –ª–∏–Ω–∏
 378              		.loc 1 126 2 view .LVU95
 379              	.LVL35:
 127:Core/Src/main.c **** 	uint16_t Register_ID = 0xD0; //–ê–¥—Ä–µ—Å —Ä–µ–≥–∏—Å—Ç—Ä–∞ –≤ –∫–æ—Ç–æ—Ä–æ–º —Ö—Ä–∞–Ω–∏—Ç—Å—è –∑–Ω
 380              		.loc 1 127 2 view .LVU96
 128:Core/Src/main.c **** 	uint8_t Data[1]; //–ú–∞—Å—Å–∏–≤ –≤ –∫–æ—Ç–æ—Ä–æ–º –ú–´ –±—É–¥–µ–º —Ö—Ä–∞–Ω–∏—Ç—å –¥–∞–Ω–Ω—ã–µ —Å —
 381              		.loc 1 128 2 view .LVU97
 129:Core/Src/main.c **** 	uint16_t Size_ = 1; //–î–ª–∏–Ω–∞ –∑–∞–ø—Ä–∞—à–∏–≤–∞–µ–º—ã—Ö –¥–∞–Ω–Ω—ã—Ö, 1 –±–∞–π—Ç = 1 —Ä–µ–≥–∏—
ARM GAS  /tmp/cc4ato7K.s 			page 10


 382              		.loc 1 129 2 view .LVU98
 130:Core/Src/main.c **** 	uint32_t Timeout_ = 0xFF; //–¢–∞–π–º–∞—É—Ç, 255 –º—Å
 383              		.loc 1 130 2 view .LVU99
 131:Core/Src/main.c **** 
 132:Core/Src/main.c **** 	HAL_I2C_Mem_Read(&hi2c1, Address_Bmp280, Register_ID, I2C_MEMADD_SIZE_8BIT, Data, Size_, Timeout_)
 384              		.loc 1 132 2 view .LVU100
 385 0004 FF23     		movs	r3, #255
 386 0006 0293     		str	r3, [sp, #8]
 387 0008 0123     		movs	r3, #1
 388 000a 0193     		str	r3, [sp, #4]
 389 000c 0BAA     		add	r2, sp, #44
 390 000e 0092     		str	r2, [sp]
 391 0010 D022     		movs	r2, #208
 392 0012 EC21     		movs	r1, #236
 393 0014 1A48     		ldr	r0, .L15
 394 0016 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 395              	.LVL36:
 133:Core/Src/main.c **** 	if (Data[0] == 0x58)
 396              		.loc 1 133 2 view .LVU101
 397              		.loc 1 133 10 is_stmt 0 view .LVU102
 398 001a 9DF82C30 		ldrb	r3, [sp, #44]	@ zero_extendqisi2
 399              		.loc 1 133 5 view .LVU103
 400 001e 582B     		cmp	r3, #88
 401 0020 1AD0     		beq	.L14
 402              	.LBB4:
 134:Core/Src/main.c **** 	{
 135:Core/Src/main.c **** 		char buffer [28] = "BMP 0x58 READ SUCCESSFULLY\n\r";
 136:Core/Src/main.c **** 		HAL_UART_Transmit(&huart1, (uint8_t *)buffer, strlen(buffer), 1000);
 137:Core/Src/main.c **** 	} else
 138:Core/Src/main.c **** 	{
 139:Core/Src/main.c **** 		char buffer [20] = "BMP READ ERROR\n\r";
 403              		.loc 1 139 3 is_stmt 1 view .LVU104
 404              		.loc 1 139 8 is_stmt 0 view .LVU105
 405 0022 0DF1100C 		add	ip, sp, #16
 406 0026 174C     		ldr	r4, .L15+4
 407 0028 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 408 002a ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 409 002e 2368     		ldr	r3, [r4]
 410 0030 8CF80030 		strb	r3, [ip]
 411 0034 0023     		movs	r3, #0
 412 0036 ADF82130 		strh	r3, [sp, #33]	@ unaligned
 413 003a 8DF82330 		strb	r3, [sp, #35]
 140:Core/Src/main.c **** 		HAL_UART_Transmit(&huart1, (uint8_t *)buffer, strlen(buffer), 1000);
 414              		.loc 1 140 3 is_stmt 1 view .LVU106
 415              		.loc 1 140 49 is_stmt 0 view .LVU107
 416 003e 04AC     		add	r4, sp, #16
 417 0040 2046     		mov	r0, r4
 418 0042 FFF7FEFF 		bl	strlen
 419              	.LVL37:
 420              		.loc 1 140 3 discriminator 1 view .LVU108
 421 0046 4FF47A73 		mov	r3, #1000
 422 004a 82B2     		uxth	r2, r0
 423 004c 2146     		mov	r1, r4
 424 004e 0E48     		ldr	r0, .L15+8
 425 0050 FFF7FEFF 		bl	HAL_UART_Transmit
 426              	.LVL38:
 427              	.L10:
ARM GAS  /tmp/cc4ato7K.s 			page 11


 428              	.LBE4:
 141:Core/Src/main.c **** 
 142:Core/Src/main.c **** 	}
 143:Core/Src/main.c **** }
 429              		.loc 1 143 1 view .LVU109
 430 0054 0DB0     		add	sp, sp, #52
 431              		.cfi_remember_state
 432              		.cfi_def_cfa_offset 12
 433              		@ sp needed
 434 0056 30BD     		pop	{r4, r5, pc}
 435              	.L14:
 436              		.cfi_restore_state
 437              	.LBB5:
 135:Core/Src/main.c **** 		HAL_UART_Transmit(&huart1, (uint8_t *)buffer, strlen(buffer), 1000);
 438              		.loc 1 135 3 is_stmt 1 view .LVU110
 135:Core/Src/main.c **** 		HAL_UART_Transmit(&huart1, (uint8_t *)buffer, strlen(buffer), 1000);
 439              		.loc 1 135 8 is_stmt 0 view .LVU111
 440 0058 04AC     		add	r4, sp, #16
 441 005a 0C4D     		ldr	r5, .L15+12
 442 005c 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 443 005e 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 444 0060 95E80700 		ldm	r5, {r0, r1, r2}
 445 0064 84E80700 		stm	r4, {r0, r1, r2}
 136:Core/Src/main.c **** 	} else
 446              		.loc 1 136 3 is_stmt 1 view .LVU112
 136:Core/Src/main.c **** 	} else
 447              		.loc 1 136 49 is_stmt 0 view .LVU113
 448 0068 04AC     		add	r4, sp, #16
 449 006a 2046     		mov	r0, r4
 450 006c FFF7FEFF 		bl	strlen
 451              	.LVL39:
 136:Core/Src/main.c **** 	} else
 452              		.loc 1 136 3 discriminator 1 view .LVU114
 453 0070 4FF47A73 		mov	r3, #1000
 454 0074 82B2     		uxth	r2, r0
 455 0076 2146     		mov	r1, r4
 456 0078 0348     		ldr	r0, .L15+8
 457 007a FFF7FEFF 		bl	HAL_UART_Transmit
 458              	.LVL40:
 459              	.LBE5:
 460 007e E9E7     		b	.L10
 461              	.L16:
 462              		.align	2
 463              	.L15:
 464 0080 00000000 		.word	hi2c1
 465 0084 00000000 		.word	.LANCHOR0
 466 0088 00000000 		.word	huart1
 467 008c 00000000 		.word	.LC0
 468              		.cfi_endproc
 469              	.LFE139:
 471              		.section	.rodata.UART_Send_HAL_Status.str1.4,"aMS",%progbits,1
 472              		.align	2
 473              	.LC2:
 474 0000 4F4B00   		.ascii	"OK\000"
 475 0003 00       		.align	2
 476              	.LC3:
 477 0004 4552524F 		.ascii	"ERROR\000"
ARM GAS  /tmp/cc4ato7K.s 			page 12


 477      5200
 478 000a 0000     		.align	2
 479              	.LC4:
 480 000c 42555359 		.ascii	"BUSY\000"
 480      00
 481 0011 000000   		.align	2
 482              	.LC5:
 483 0014 54494D45 		.ascii	"TIMEOUT\000"
 483      4F555400 
 484              		.align	2
 485              	.LC6:
 486 001c 3A2000   		.ascii	": \000"
 487              		.section	.text.UART_Send_HAL_Status,"ax",%progbits
 488              		.align	1
 489              		.global	UART_Send_HAL_Status
 490              		.syntax unified
 491              		.thumb
 492              		.thumb_func
 494              	UART_Send_HAL_Status:
 495              	.LVL41:
 496              	.LFB140:
 144:Core/Src/main.c **** 
 145:Core/Src/main.c **** /// @brief 
 146:Core/Src/main.c **** /// @param status 
 147:Core/Src/main.c **** /// @param reg 
 148:Core/Src/main.c **** void UART_Send_HAL_Status(HAL_StatusTypeDef status, char* reg)
 149:Core/Src/main.c **** {
 497              		.loc 1 149 1 is_stmt 1 view -0
 498              		.cfi_startproc
 499              		@ args = 0, pretend = 0, frame = 104
 500              		@ frame_needed = 0, uses_anonymous_args = 0
 501              		.loc 1 149 1 is_stmt 0 view .LVU116
 502 0000 30B5     		push	{r4, r5, lr}
 503              		.cfi_def_cfa_offset 12
 504              		.cfi_offset 4, -12
 505              		.cfi_offset 5, -8
 506              		.cfi_offset 14, -4
 507 0002 9BB0     		sub	sp, sp, #108
 508              		.cfi_def_cfa_offset 120
 150:Core/Src/main.c ****   char* message = NULL;
 509              		.loc 1 150 3 is_stmt 1 view .LVU117
 510              	.LVL42:
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   switch (status)
 511              		.loc 1 152 3 view .LVU118
 512 0004 0328     		cmp	r0, #3
 513 0006 03D8     		bhi	.L18
 514 0008 DFE800F0 		tbb	[pc, r0]
 515              	.L20:
 516 000c 2E       		.byte	(.L24-.L20)/2
 517 000d 04       		.byte	(.L22-.L20)/2
 518 000e 2A       		.byte	(.L21-.L20)/2
 519 000f 2C       		.byte	(.L19-.L20)/2
 520              		.p2align 1
 521              	.L18:
 522 0010 0025     		movs	r5, #0
 523 0012 00E0     		b	.L23
ARM GAS  /tmp/cc4ato7K.s 			page 13


 524              	.L22:
 153:Core/Src/main.c ****   {
 154:Core/Src/main.c ****     case HAL_OK:
 155:Core/Src/main.c ****       message = "OK";
 156:Core/Src/main.c ****       break;
 157:Core/Src/main.c ****     case HAL_ERROR:
 158:Core/Src/main.c ****       message = "ERROR";
 525              		.loc 1 158 7 view .LVU119
 526              	.LVL43:
 159:Core/Src/main.c ****       break;
 527              		.loc 1 159 7 view .LVU120
 158:Core/Src/main.c ****       break;
 528              		.loc 1 158 15 is_stmt 0 view .LVU121
 529 0014 154D     		ldr	r5, .L26
 530              	.LVL44:
 531              	.L23:
 160:Core/Src/main.c ****     
 161:Core/Src/main.c ****     case HAL_BUSY:
 162:Core/Src/main.c ****       message = "BUSY";
 163:Core/Src/main.c ****       break;
 164:Core/Src/main.c ****     case HAL_TIMEOUT:
 165:Core/Src/main.c ****       message = "TIMEOUT";
 166:Core/Src/main.c ****       break;
 167:Core/Src/main.c **** 
 168:Core/Src/main.c ****     default:
 169:Core/Src/main.c ****       break;
 170:Core/Src/main.c ****   }
 171:Core/Src/main.c **** 
 172:Core/Src/main.c ****   char buffer[100];
 532              		.loc 1 172 3 is_stmt 1 view .LVU122
 173:Core/Src/main.c ****   strcat(buffer, reg);
 533              		.loc 1 173 3 view .LVU123
 534 0016 01AC     		add	r4, sp, #4
 535 0018 2046     		mov	r0, r4
 536              	.LVL45:
 537              		.loc 1 173 3 is_stmt 0 view .LVU124
 538 001a FFF7FEFF 		bl	strcat
 539              	.LVL46:
 174:Core/Src/main.c ****   strcat(buffer, ": ");
 540              		.loc 1 174 3 is_stmt 1 view .LVU125
 541 001e 2046     		mov	r0, r4
 542 0020 FFF7FEFF 		bl	strlen
 543              	.LVL47:
 544              		.loc 1 174 3 is_stmt 0 discriminator 1 view .LVU126
 545 0024 2218     		adds	r2, r4, r0
 546 0026 124B     		ldr	r3, .L26+4
 547 0028 1988     		ldrh	r1, [r3]	@ unaligned
 548 002a 9B78     		ldrb	r3, [r3, #2]	@ zero_extendqisi2
 549 002c 2152     		strh	r1, [r4, r0]	@ unaligned
 550 002e 9370     		strb	r3, [r2, #2]
 175:Core/Src/main.c ****   strcat(buffer, message);
 551              		.loc 1 175 3 is_stmt 1 view .LVU127
 552 0030 2946     		mov	r1, r5
 553 0032 2046     		mov	r0, r4
 554 0034 FFF7FEFF 		bl	strcat
 555              	.LVL48:
 176:Core/Src/main.c ****   strcat(buffer, "\n\r\0");
ARM GAS  /tmp/cc4ato7K.s 			page 14


 556              		.loc 1 176 3 view .LVU128
 557 0038 2046     		mov	r0, r4
 558 003a FFF7FEFF 		bl	strlen
 559              	.LVL49:
 560              		.loc 1 176 3 is_stmt 0 discriminator 1 view .LVU129
 561 003e 2218     		adds	r2, r4, r0
 562 0040 0C4B     		ldr	r3, .L26+8
 563 0042 998A     		ldrh	r1, [r3, #20]	@ unaligned
 564 0044 9B7D     		ldrb	r3, [r3, #22]	@ zero_extendqisi2
 565 0046 2152     		strh	r1, [r4, r0]	@ unaligned
 566 0048 9370     		strb	r3, [r2, #2]
 177:Core/Src/main.c **** 
 178:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, (uint8_t *)buffer, strlen(buffer), 0xFF);
 567              		.loc 1 178 3 is_stmt 1 view .LVU130
 568              		.loc 1 178 49 is_stmt 0 view .LVU131
 569 004a 2046     		mov	r0, r4
 570 004c FFF7FEFF 		bl	strlen
 571              	.LVL50:
 572              		.loc 1 178 3 discriminator 1 view .LVU132
 573 0050 FF23     		movs	r3, #255
 574 0052 82B2     		uxth	r2, r0
 575 0054 2146     		mov	r1, r4
 576 0056 0848     		ldr	r0, .L26+12
 577 0058 FFF7FEFF 		bl	HAL_UART_Transmit
 578              	.LVL51:
 179:Core/Src/main.c **** }
 579              		.loc 1 179 1 view .LVU133
 580 005c 1BB0     		add	sp, sp, #108
 581              		.cfi_remember_state
 582              		.cfi_def_cfa_offset 12
 583              		@ sp needed
 584 005e 30BD     		pop	{r4, r5, pc}
 585              	.LVL52:
 586              	.L21:
 587              		.cfi_restore_state
 162:Core/Src/main.c ****       break;
 588              		.loc 1 162 7 is_stmt 1 view .LVU134
 163:Core/Src/main.c ****     case HAL_TIMEOUT:
 589              		.loc 1 163 7 view .LVU135
 162:Core/Src/main.c ****       break;
 590              		.loc 1 162 15 is_stmt 0 view .LVU136
 591 0060 064D     		ldr	r5, .L26+16
 163:Core/Src/main.c ****     case HAL_TIMEOUT:
 592              		.loc 1 163 7 view .LVU137
 593 0062 D8E7     		b	.L23
 594              	.LVL53:
 595              	.L19:
 165:Core/Src/main.c ****       break;
 596              		.loc 1 165 7 is_stmt 1 view .LVU138
 166:Core/Src/main.c **** 
 597              		.loc 1 166 7 view .LVU139
 165:Core/Src/main.c ****       break;
 598              		.loc 1 165 15 is_stmt 0 view .LVU140
 599 0064 064D     		ldr	r5, .L26+20
 166:Core/Src/main.c **** 
 600              		.loc 1 166 7 view .LVU141
 601 0066 D6E7     		b	.L23
ARM GAS  /tmp/cc4ato7K.s 			page 15


 602              	.LVL54:
 603              	.L24:
 155:Core/Src/main.c ****       break;
 604              		.loc 1 155 15 view .LVU142
 605 0068 064D     		ldr	r5, .L26+24
 606 006a D4E7     		b	.L23
 607              	.L27:
 608              		.align	2
 609              	.L26:
 610 006c 04000000 		.word	.LC3
 611 0070 1C000000 		.word	.LC6
 612 0074 00000000 		.word	.LANCHOR0
 613 0078 00000000 		.word	huart1
 614 007c 0C000000 		.word	.LC4
 615 0080 14000000 		.word	.LC5
 616 0084 00000000 		.word	.LC2
 617              		.cfi_endproc
 618              	.LFE140:
 620              		.section	.rodata.Read_Dig_Variables.str1.4,"aMS",%progbits,1
 621              		.align	2
 622              	.LC8:
 623 0000 6469675F 		.ascii	"dig_T1\000"
 623      543100
 624 0007 00       		.align	2
 625              	.LC9:
 626 0008 6469675F 		.ascii	"dig_T2\000"
 626      543200
 627 000f 00       		.align	2
 628              	.LC10:
 629 0010 6469675F 		.ascii	"dig_T3\000"
 629      543300
 630 0017 00       		.align	2
 631              	.LC11:
 632 0018 6469675F 		.ascii	"dig_P1\000"
 632      503100
 633 001f 00       		.align	2
 634              	.LC12:
 635 0020 6469675F 		.ascii	"dig_P2\000"
 635      503200
 636 0027 00       		.align	2
 637              	.LC13:
 638 0028 6469675F 		.ascii	"dig_P3\000"
 638      503300
 639 002f 00       		.align	2
 640              	.LC14:
 641 0030 6469675F 		.ascii	"dig_P4\000"
 641      503400
 642 0037 00       		.align	2
 643              	.LC15:
 644 0038 6469675F 		.ascii	"dig_P5\000"
 644      503500
 645 003f 00       		.align	2
 646              	.LC16:
 647 0040 6469675F 		.ascii	"dig_P6\000"
 647      503600
 648 0047 00       		.align	2
 649              	.LC17:
ARM GAS  /tmp/cc4ato7K.s 			page 16


 650 0048 6469675F 		.ascii	"dig_P7\000"
 650      503700
 651 004f 00       		.align	2
 652              	.LC18:
 653 0050 6469675F 		.ascii	"dig_P8\000"
 653      503800
 654 0057 00       		.align	2
 655              	.LC19:
 656 0058 6469675F 		.ascii	"dig_P9\000"
 656      503900
 657              		.section	.text.Read_Dig_Variables,"ax",%progbits
 658              		.align	1
 659              		.global	Read_Dig_Variables
 660              		.syntax unified
 661              		.thumb
 662              		.thumb_func
 664              	Read_Dig_Variables:
 665              	.LFB141:
 180:Core/Src/main.c **** 
 181:Core/Src/main.c **** void Read_Dig_Variables()
 182:Core/Src/main.c **** {
 666              		.loc 1 182 1 is_stmt 1 view -0
 667              		.cfi_startproc
 668              		@ args = 0, pretend = 0, frame = 0
 669              		@ frame_needed = 0, uses_anonymous_args = 0
 670 0000 70B5     		push	{r4, r5, r6, lr}
 671              		.cfi_def_cfa_offset 16
 672              		.cfi_offset 4, -16
 673              		.cfi_offset 5, -12
 674              		.cfi_offset 6, -8
 675              		.cfi_offset 14, -4
 676 0002 84B0     		sub	sp, sp, #16
 677              		.cfi_def_cfa_offset 32
 183:Core/Src/main.c ****   UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x88, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&
 678              		.loc 1 183 3 view .LVU144
 679 0004 504C     		ldr	r4, .L30
 680 0006 FF26     		movs	r6, #255
 681 0008 0296     		str	r6, [sp, #8]
 682 000a 0225     		movs	r5, #2
 683 000c 0195     		str	r5, [sp, #4]
 684 000e 4F4B     		ldr	r3, .L30+4
 685 0010 0093     		str	r3, [sp]
 686 0012 0123     		movs	r3, #1
 687 0014 8822     		movs	r2, #136
 688 0016 EC21     		movs	r1, #236
 689 0018 2046     		mov	r0, r4
 690 001a FFF7FEFF 		bl	HAL_I2C_Mem_Read
 691              	.LVL55:
 692              		.loc 1 183 3 is_stmt 0 discriminator 1 view .LVU145
 693 001e 4C49     		ldr	r1, .L30+8
 694 0020 FFF7FEFF 		bl	UART_Send_HAL_Status
 695              	.LVL56:
 184:Core/Src/main.c ****   UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x8A, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&
 696              		.loc 1 184 3 is_stmt 1 view .LVU146
 697 0024 0296     		str	r6, [sp, #8]
 698 0026 0195     		str	r5, [sp, #4]
 699 0028 4A4B     		ldr	r3, .L30+12
ARM GAS  /tmp/cc4ato7K.s 			page 17


 700 002a 0093     		str	r3, [sp]
 701 002c 0123     		movs	r3, #1
 702 002e 8A22     		movs	r2, #138
 703 0030 EC21     		movs	r1, #236
 704 0032 2046     		mov	r0, r4
 705 0034 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 706              	.LVL57:
 707              		.loc 1 184 3 is_stmt 0 discriminator 1 view .LVU147
 708 0038 4749     		ldr	r1, .L30+16
 709 003a FFF7FEFF 		bl	UART_Send_HAL_Status
 710              	.LVL58:
 185:Core/Src/main.c ****   UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x8C, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&
 711              		.loc 1 185 3 is_stmt 1 view .LVU148
 712 003e 0296     		str	r6, [sp, #8]
 713 0040 0195     		str	r5, [sp, #4]
 714 0042 464B     		ldr	r3, .L30+20
 715 0044 0093     		str	r3, [sp]
 716 0046 0123     		movs	r3, #1
 717 0048 8C22     		movs	r2, #140
 718 004a EC21     		movs	r1, #236
 719 004c 2046     		mov	r0, r4
 720 004e FFF7FEFF 		bl	HAL_I2C_Mem_Read
 721              	.LVL59:
 722              		.loc 1 185 3 is_stmt 0 discriminator 1 view .LVU149
 723 0052 4349     		ldr	r1, .L30+24
 724 0054 FFF7FEFF 		bl	UART_Send_HAL_Status
 725              	.LVL60:
 186:Core/Src/main.c ****   
 187:Core/Src/main.c ****   UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x8E, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&
 726              		.loc 1 187 3 is_stmt 1 view .LVU150
 727 0058 0296     		str	r6, [sp, #8]
 728 005a 0195     		str	r5, [sp, #4]
 729 005c 414B     		ldr	r3, .L30+28
 730 005e 0093     		str	r3, [sp]
 731 0060 0123     		movs	r3, #1
 732 0062 8E22     		movs	r2, #142
 733 0064 EC21     		movs	r1, #236
 734 0066 2046     		mov	r0, r4
 735 0068 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 736              	.LVL61:
 737              		.loc 1 187 3 is_stmt 0 discriminator 1 view .LVU151
 738 006c 3E49     		ldr	r1, .L30+32
 739 006e FFF7FEFF 		bl	UART_Send_HAL_Status
 740              	.LVL62:
 188:Core/Src/main.c ****   UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x90, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&
 741              		.loc 1 188 3 is_stmt 1 view .LVU152
 742 0072 0296     		str	r6, [sp, #8]
 743 0074 0195     		str	r5, [sp, #4]
 744 0076 3D4B     		ldr	r3, .L30+36
 745 0078 0093     		str	r3, [sp]
 746 007a 0123     		movs	r3, #1
 747 007c 9022     		movs	r2, #144
 748 007e EC21     		movs	r1, #236
 749 0080 2046     		mov	r0, r4
 750 0082 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 751              	.LVL63:
 752              		.loc 1 188 3 is_stmt 0 discriminator 1 view .LVU153
ARM GAS  /tmp/cc4ato7K.s 			page 18


 753 0086 3A49     		ldr	r1, .L30+40
 754 0088 FFF7FEFF 		bl	UART_Send_HAL_Status
 755              	.LVL64:
 189:Core/Src/main.c ****   UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x92, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&
 756              		.loc 1 189 3 is_stmt 1 view .LVU154
 757 008c 0296     		str	r6, [sp, #8]
 758 008e 0195     		str	r5, [sp, #4]
 759 0090 384B     		ldr	r3, .L30+44
 760 0092 0093     		str	r3, [sp]
 761 0094 0123     		movs	r3, #1
 762 0096 9222     		movs	r2, #146
 763 0098 EC21     		movs	r1, #236
 764 009a 2046     		mov	r0, r4
 765 009c FFF7FEFF 		bl	HAL_I2C_Mem_Read
 766              	.LVL65:
 767              		.loc 1 189 3 is_stmt 0 discriminator 1 view .LVU155
 768 00a0 3549     		ldr	r1, .L30+48
 769 00a2 FFF7FEFF 		bl	UART_Send_HAL_Status
 770              	.LVL66:
 190:Core/Src/main.c ****   UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x94, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&
 771              		.loc 1 190 3 is_stmt 1 view .LVU156
 772 00a6 0296     		str	r6, [sp, #8]
 773 00a8 0195     		str	r5, [sp, #4]
 774 00aa 344B     		ldr	r3, .L30+52
 775 00ac 0093     		str	r3, [sp]
 776 00ae 0123     		movs	r3, #1
 777 00b0 9422     		movs	r2, #148
 778 00b2 EC21     		movs	r1, #236
 779 00b4 2046     		mov	r0, r4
 780 00b6 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 781              	.LVL67:
 782              		.loc 1 190 3 is_stmt 0 discriminator 1 view .LVU157
 783 00ba 3149     		ldr	r1, .L30+56
 784 00bc FFF7FEFF 		bl	UART_Send_HAL_Status
 785              	.LVL68:
 191:Core/Src/main.c ****   UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x96, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&
 786              		.loc 1 191 3 is_stmt 1 view .LVU158
 787 00c0 0296     		str	r6, [sp, #8]
 788 00c2 0195     		str	r5, [sp, #4]
 789 00c4 2F4B     		ldr	r3, .L30+60
 790 00c6 0093     		str	r3, [sp]
 791 00c8 0123     		movs	r3, #1
 792 00ca 9622     		movs	r2, #150
 793 00cc EC21     		movs	r1, #236
 794 00ce 2046     		mov	r0, r4
 795 00d0 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 796              	.LVL69:
 797              		.loc 1 191 3 is_stmt 0 discriminator 1 view .LVU159
 798 00d4 2C49     		ldr	r1, .L30+64
 799 00d6 FFF7FEFF 		bl	UART_Send_HAL_Status
 800              	.LVL70:
 192:Core/Src/main.c ****   UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x98, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&
 801              		.loc 1 192 3 is_stmt 1 view .LVU160
 802 00da 0296     		str	r6, [sp, #8]
 803 00dc 0195     		str	r5, [sp, #4]
 804 00de 2B4B     		ldr	r3, .L30+68
 805 00e0 0093     		str	r3, [sp]
ARM GAS  /tmp/cc4ato7K.s 			page 19


 806 00e2 0123     		movs	r3, #1
 807 00e4 9822     		movs	r2, #152
 808 00e6 EC21     		movs	r1, #236
 809 00e8 2046     		mov	r0, r4
 810 00ea FFF7FEFF 		bl	HAL_I2C_Mem_Read
 811              	.LVL71:
 812              		.loc 1 192 3 is_stmt 0 discriminator 1 view .LVU161
 813 00ee 2849     		ldr	r1, .L30+72
 814 00f0 FFF7FEFF 		bl	UART_Send_HAL_Status
 815              	.LVL72:
 193:Core/Src/main.c ****   UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x9A, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&
 816              		.loc 1 193 3 is_stmt 1 view .LVU162
 817 00f4 0296     		str	r6, [sp, #8]
 818 00f6 0195     		str	r5, [sp, #4]
 819 00f8 264B     		ldr	r3, .L30+76
 820 00fa 0093     		str	r3, [sp]
 821 00fc 0123     		movs	r3, #1
 822 00fe 9A22     		movs	r2, #154
 823 0100 EC21     		movs	r1, #236
 824 0102 2046     		mov	r0, r4
 825 0104 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 826              	.LVL73:
 827              		.loc 1 193 3 is_stmt 0 discriminator 1 view .LVU163
 828 0108 2349     		ldr	r1, .L30+80
 829 010a FFF7FEFF 		bl	UART_Send_HAL_Status
 830              	.LVL74:
 194:Core/Src/main.c ****   UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x9C, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&
 831              		.loc 1 194 3 is_stmt 1 view .LVU164
 832 010e 0296     		str	r6, [sp, #8]
 833 0110 0195     		str	r5, [sp, #4]
 834 0112 224B     		ldr	r3, .L30+84
 835 0114 0093     		str	r3, [sp]
 836 0116 0123     		movs	r3, #1
 837 0118 9C22     		movs	r2, #156
 838 011a EC21     		movs	r1, #236
 839 011c 2046     		mov	r0, r4
 840 011e FFF7FEFF 		bl	HAL_I2C_Mem_Read
 841              	.LVL75:
 842              		.loc 1 194 3 is_stmt 0 discriminator 1 view .LVU165
 843 0122 1F49     		ldr	r1, .L30+88
 844 0124 FFF7FEFF 		bl	UART_Send_HAL_Status
 845              	.LVL76:
 195:Core/Src/main.c ****   UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0x9E, I2C_MEMADD_SIZE_8BIT, (uint8_t *)&
 846              		.loc 1 195 3 is_stmt 1 view .LVU166
 847 0128 0296     		str	r6, [sp, #8]
 848 012a 0195     		str	r5, [sp, #4]
 849 012c 1D4B     		ldr	r3, .L30+92
 850 012e 0093     		str	r3, [sp]
 851 0130 0123     		movs	r3, #1
 852 0132 9E22     		movs	r2, #158
 853 0134 EC21     		movs	r1, #236
 854 0136 2046     		mov	r0, r4
 855 0138 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 856              	.LVL77:
 857              		.loc 1 195 3 is_stmt 0 discriminator 1 view .LVU167
 858 013c 1A49     		ldr	r1, .L30+96
 859 013e FFF7FEFF 		bl	UART_Send_HAL_Status
ARM GAS  /tmp/cc4ato7K.s 			page 20


 860              	.LVL78:
 196:Core/Src/main.c **** }
 861              		.loc 1 196 1 view .LVU168
 862 0142 04B0     		add	sp, sp, #16
 863              		.cfi_def_cfa_offset 16
 864              		@ sp needed
 865 0144 70BD     		pop	{r4, r5, r6, pc}
 866              	.L31:
 867 0146 00BF     		.align	2
 868              	.L30:
 869 0148 00000000 		.word	hi2c1
 870 014c 00000000 		.word	dig_T1
 871 0150 00000000 		.word	.LC8
 872 0154 00000000 		.word	dig_T2
 873 0158 08000000 		.word	.LC9
 874 015c 00000000 		.word	dig_T3
 875 0160 10000000 		.word	.LC10
 876 0164 00000000 		.word	dig_P1
 877 0168 18000000 		.word	.LC11
 878 016c 00000000 		.word	dig_P2
 879 0170 20000000 		.word	.LC12
 880 0174 00000000 		.word	dig_P3
 881 0178 28000000 		.word	.LC13
 882 017c 00000000 		.word	dig_P4
 883 0180 30000000 		.word	.LC14
 884 0184 00000000 		.word	dig_P5
 885 0188 38000000 		.word	.LC15
 886 018c 00000000 		.word	dig_P6
 887 0190 40000000 		.word	.LC16
 888 0194 00000000 		.word	dig_P7
 889 0198 48000000 		.word	.LC17
 890 019c 00000000 		.word	dig_P8
 891 01a0 50000000 		.word	.LC18
 892 01a4 00000000 		.word	dig_P9
 893 01a8 58000000 		.word	.LC19
 894              		.cfi_endproc
 895              	.LFE141:
 897              		.section	.rodata.Acc_LSM_Init.str1.4,"aMS",%progbits,1
 898              		.align	2
 899              	.LC21:
 900 0000 57484F20 		.ascii	"WHO AM I\000"
 900      414D2049 
 900      00
 901 0009 000000   		.align	2
 902              	.LC23:
 903 000c 6374726C 		.ascii	"ctrl_meas\000"
 903      5F6D6561 
 903      7300
 904 0016 0000     		.align	2
 905              	.LC20:
 906 0018 2D2D2D2D 		.ascii	"--------------------LSM6DS33 init------------------"
 906      2D2D2D2D 
 906      2D2D2D2D 
 906      2D2D2D2D 
 906      2D2D2D2D 
 907 004b 2D2D2D2D 		.ascii	"--------\012\015\000"
 907      2D2D2D2D 
ARM GAS  /tmp/cc4ato7K.s 			page 21


 907      0A0D00
 908 0056 0000     		.align	2
 909              	.LC22:
 910 0058 41434345 		.ascii	"ACCELEROMETER READ SUCCESSFULLY (nice)\012\015\000"
 910      4C45524F 
 910      4D455445 
 910      52205245 
 910      41442053 
 911              		.section	.text.Acc_LSM_Init,"ax",%progbits
 912              		.align	1
 913              		.global	Acc_LSM_Init
 914              		.syntax unified
 915              		.thumb
 916              		.thumb_func
 918              	Acc_LSM_Init:
 919              	.LFB142:
 197:Core/Src/main.c **** 
 198:Core/Src/main.c **** 
 199:Core/Src/main.c **** void Acc_LSM_Init()
 200:Core/Src/main.c **** {
 920              		.loc 1 200 1 is_stmt 1 view -0
 921              		.cfi_startproc
 922              		@ args = 0, pretend = 0, frame = 208
 923              		@ frame_needed = 0, uses_anonymous_args = 0
 924 0000 30B5     		push	{r4, r5, lr}
 925              		.cfi_def_cfa_offset 12
 926              		.cfi_offset 4, -12
 927              		.cfi_offset 5, -8
 928              		.cfi_offset 14, -4
 929 0002 B9B0     		sub	sp, sp, #228
 930              		.cfi_def_cfa_offset 240
 201:Core/Src/main.c ****   char str_buf[100] =  "--------------------LSM6DS33 init--------------------------\n\r";
 931              		.loc 1 201 3 view .LVU170
 932              		.loc 1 201 8 is_stmt 0 view .LVU171
 933 0004 4D4C     		ldr	r4, .L39
 934 0006 0DF17C0E 		add	lr, sp, #124
 935 000a 04F13005 		add	r5, r4, #48
 936              	.L33:
 937 000e F446     		mov	ip, lr
 938 0010 2068     		ldr	r0, [r4]	@ unaligned
 939 0012 6168     		ldr	r1, [r4, #4]	@ unaligned
 940 0014 A268     		ldr	r2, [r4, #8]	@ unaligned
 941 0016 E368     		ldr	r3, [r4, #12]	@ unaligned
 942 0018 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 943 001c 1034     		adds	r4, r4, #16
 944 001e E646     		mov	lr, ip
 945 0020 AC42     		cmp	r4, r5
 946 0022 F4D1     		bne	.L33
 947 0024 2068     		ldr	r0, [r4]	@ unaligned
 948 0026 6168     		ldr	r1, [r4, #4]	@ unaligned
 949 0028 A268     		ldr	r2, [r4, #8]	@ unaligned
 950 002a AEE80700 		stmia	lr!, {r0, r1, r2}
 951 002e A389     		ldrh	r3, [r4, #12]	@ unaligned
 952 0030 AEF80030 		strh	r3, [lr]	@ unaligned
 953 0034 2622     		movs	r2, #38
 954 0036 0021     		movs	r1, #0
 955 0038 0DF1BA00 		add	r0, sp, #186
ARM GAS  /tmp/cc4ato7K.s 			page 22


 956 003c FFF7FEFF 		bl	memset
 957              	.LVL79:
 202:Core/Src/main.c ****   HAL_UART_Transmit(&huart1, (uint8_t*)str_buf, strlen(str_buf), 1000);
 958              		.loc 1 202 3 is_stmt 1 view .LVU172
 959              		.loc 1 202 49 is_stmt 0 view .LVU173
 960 0040 1FAC     		add	r4, sp, #124
 961 0042 2046     		mov	r0, r4
 962 0044 FFF7FEFF 		bl	strlen
 963              	.LVL80:
 964              		.loc 1 202 3 discriminator 1 view .LVU174
 965 0048 4FF47A73 		mov	r3, #1000
 966 004c 82B2     		uxth	r2, r0
 967 004e 2146     		mov	r1, r4
 968 0050 3B48     		ldr	r0, .L39+4
 969 0052 FFF7FEFF 		bl	HAL_UART_Transmit
 970              	.LVL81:
 203:Core/Src/main.c **** 
 204:Core/Src/main.c **** 	uint8_t dev_address = 0b11010100; //–∞–¥—Ä–µ—Å —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞ –ø–æ –ª–∏–Ω–∏–∏ I2C
 971              		.loc 1 204 2 is_stmt 1 view .LVU175
 205:Core/Src/main.c **** 	uint16_t register_address = 0x0F; //–ê–¥—Ä–µ—Å —Ä–µ–≥–∏—Å—Ç—Ä–∞ –≤ –∫–æ—Ç–æ—Ä–æ–º —Ö—Ä–∞–Ω–∏—Ç—Å—è
 972              		.loc 1 205 2 view .LVU176
 206:Core/Src/main.c **** 	uint8_t data; //–ú–∞—Å—Å–∏–≤ –≤ –∫–æ—Ç–æ—Ä–æ–º –ú–´ –±—É–¥–µ–º —Ö—Ä–∞–Ω–∏—Ç—å –¥–∞–Ω–Ω—ã–µ —Å —Ä–µ
 973              		.loc 1 206 2 view .LVU177
 207:Core/Src/main.c **** 	uint16_t Size_ = 1; //–î–ª–∏–Ω–∞ –∑–∞–ø—Ä–∞—à–∏–≤–∞–µ–º—ã—Ö –¥–∞–Ω–Ω—ã—Ö, 1 –±–∞–π—Ç = 1 —Ä–µ–≥–∏—
 974              		.loc 1 207 2 view .LVU178
 208:Core/Src/main.c **** 	uint32_t Timeout_ = 0xFF; //–¢–∞–π–º–∞—É—Ç, 255 –º—Å
 975              		.loc 1 208 2 view .LVU179
 209:Core/Src/main.c **** 
 210:Core/Src/main.c **** 	UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, dev_address, register_address, I2C_MEMADD_SIZE_8BIT,
 976              		.loc 1 210 2 view .LVU180
 977 0056 FF23     		movs	r3, #255
 978 0058 0293     		str	r3, [sp, #8]
 979 005a 0123     		movs	r3, #1
 980 005c 0193     		str	r3, [sp, #4]
 981 005e 0DF17B02 		add	r2, sp, #123
 982 0062 0092     		str	r2, [sp]
 983 0064 0F22     		movs	r2, #15
 984 0066 D421     		movs	r1, #212
 985 0068 3648     		ldr	r0, .L39+8
 986 006a FFF7FEFF 		bl	HAL_I2C_Mem_Read
 987              	.LVL82:
 988              		.loc 1 210 2 is_stmt 0 discriminator 1 view .LVU181
 989 006e 3649     		ldr	r1, .L39+12
 990 0070 FFF7FEFF 		bl	UART_Send_HAL_Status
 991              	.LVL83:
 211:Core/Src/main.c **** 	if (data == 0x69)
 992              		.loc 1 211 2 is_stmt 1 view .LVU182
 993              		.loc 1 211 11 is_stmt 0 view .LVU183
 994 0074 9DF87B30 		ldrb	r3, [sp, #123]	@ zero_extendqisi2
 995              		.loc 1 211 5 view .LVU184
 996 0078 692B     		cmp	r3, #105
 997 007a 24D0     		beq	.L38
 998              	.LBB6:
 212:Core/Src/main.c **** 	{
 213:Core/Src/main.c **** 		char buffer [100] = "ACCELEROMETER READ SUCCESSFULLY (nice)\n\r";
 214:Core/Src/main.c **** 		HAL_UART_Transmit(&huart1, (uint8_t *)buffer, strlen(buffer), 1000);
 215:Core/Src/main.c **** 
ARM GAS  /tmp/cc4ato7K.s 			page 23


 216:Core/Src/main.c **** 
 217:Core/Src/main.c ****     uint8_t acc_power_mode = 0b01000100;
 218:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Write(&hi2c1, dev_address, 0x10, I2C_MEMADD_SIZE_8BIT, &acc_po
 219:Core/Src/main.c **** 	} else
 220:Core/Src/main.c **** 	{
 221:Core/Src/main.c **** 		char buffer [50] = "ACCELEROMETER READ ERROR\n\r";
 999              		.loc 1 221 3 is_stmt 1 view .LVU185
 1000              		.loc 1 221 8 is_stmt 0 view .LVU186
 1001 007c 05AC     		add	r4, sp, #20
 1002 007e 334D     		ldr	r5, .L39+16
 1003 0080 0FCD     		ldmia	r5!, {r0, r1, r2, r3}
 1004 0082 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1005 0084 95E80700 		ldm	r5, {r0, r1, r2}
 1006 0088 03C4     		stmia	r4!, {r0, r1}
 1007 008a 24F8022B 		strh	r2, [r4], #2	@ movhi
 1008 008e 120C     		lsrs	r2, r2, #16
 1009 0090 2270     		strb	r2, [r4]
 1010 0092 0023     		movs	r3, #0
 1011 0094 CDF82F30 		str	r3, [sp, #47]	@ unaligned
 1012 0098 CDF83330 		str	r3, [sp, #51]	@ unaligned
 1013 009c CDF83730 		str	r3, [sp, #55]	@ unaligned
 1014 00a0 CDF83B30 		str	r3, [sp, #59]	@ unaligned
 1015 00a4 CDF83F30 		str	r3, [sp, #63]	@ unaligned
 1016 00a8 CDF84230 		str	r3, [sp, #66]	@ unaligned
 222:Core/Src/main.c **** 		HAL_UART_Transmit(&huart1, (uint8_t *)buffer, strlen(buffer), 1000);
 1017              		.loc 1 222 3 is_stmt 1 view .LVU187
 1018              		.loc 1 222 49 is_stmt 0 view .LVU188
 1019 00ac 05AC     		add	r4, sp, #20
 1020 00ae 2046     		mov	r0, r4
 1021 00b0 FFF7FEFF 		bl	strlen
 1022              	.LVL84:
 1023              		.loc 1 222 3 discriminator 1 view .LVU189
 1024 00b4 4FF47A73 		mov	r3, #1000
 1025 00b8 82B2     		uxth	r2, r0
 1026 00ba 2146     		mov	r1, r4
 1027 00bc 2048     		ldr	r0, .L39+4
 1028 00be FFF7FEFF 		bl	HAL_UART_Transmit
 1029              	.LVL85:
 1030              	.L32:
 1031              	.LBE6:
 223:Core/Src/main.c **** 	}
 224:Core/Src/main.c **** }
 1032              		.loc 1 224 1 view .LVU190
 1033 00c2 39B0     		add	sp, sp, #228
 1034              		.cfi_remember_state
 1035              		.cfi_def_cfa_offset 12
 1036              		@ sp needed
 1037 00c4 30BD     		pop	{r4, r5, pc}
 1038              	.L38:
 1039              		.cfi_restore_state
 1040              	.LBB7:
 213:Core/Src/main.c **** 		HAL_UART_Transmit(&huart1, (uint8_t *)buffer, strlen(buffer), 1000);
 1041              		.loc 1 213 3 is_stmt 1 view .LVU191
 213:Core/Src/main.c **** 		HAL_UART_Transmit(&huart1, (uint8_t *)buffer, strlen(buffer), 1000);
 1042              		.loc 1 213 8 is_stmt 0 view .LVU192
 1043 00c6 224C     		ldr	r4, .L39+20
 1044 00c8 0DF1140C 		add	ip, sp, #20
ARM GAS  /tmp/cc4ato7K.s 			page 24


 1045 00cc 04F1200E 		add	lr, r4, #32
 1046              	.L35:
 1047 00d0 6546     		mov	r5, ip
 1048 00d2 2068     		ldr	r0, [r4]	@ unaligned
 1049 00d4 6168     		ldr	r1, [r4, #4]	@ unaligned
 1050 00d6 A268     		ldr	r2, [r4, #8]	@ unaligned
 1051 00d8 E368     		ldr	r3, [r4, #12]	@ unaligned
 1052 00da 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 1053 00dc 1034     		adds	r4, r4, #16
 1054 00de AC46     		mov	ip, r5
 1055 00e0 7445     		cmp	r4, lr
 1056 00e2 F5D1     		bne	.L35
 1057 00e4 2068     		ldr	r0, [r4]	@ unaligned
 1058 00e6 6168     		ldr	r1, [r4, #4]	@ unaligned
 1059 00e8 ACE80300 		stmia	ip!, {r0, r1}
 1060 00ec 237A     		ldrb	r3, [r4, #8]	@ zero_extendqisi2
 1061 00ee 8CF80030 		strb	r3, [ip]
 1062 00f2 3B22     		movs	r2, #59
 1063 00f4 0021     		movs	r1, #0
 1064 00f6 0DF13D00 		add	r0, sp, #61
 1065 00fa FFF7FEFF 		bl	memset
 1066              	.LVL86:
 214:Core/Src/main.c **** 
 1067              		.loc 1 214 3 is_stmt 1 view .LVU193
 214:Core/Src/main.c **** 
 1068              		.loc 1 214 49 is_stmt 0 view .LVU194
 1069 00fe 05AC     		add	r4, sp, #20
 1070 0100 2046     		mov	r0, r4
 1071 0102 FFF7FEFF 		bl	strlen
 1072              	.LVL87:
 214:Core/Src/main.c **** 
 1073              		.loc 1 214 3 discriminator 1 view .LVU195
 1074 0106 4FF47A73 		mov	r3, #1000
 1075 010a 82B2     		uxth	r2, r0
 1076 010c 2146     		mov	r1, r4
 1077 010e 0C48     		ldr	r0, .L39+4
 1078 0110 FFF7FEFF 		bl	HAL_UART_Transmit
 1079              	.LVL88:
 217:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Write(&hi2c1, dev_address, 0x10, I2C_MEMADD_SIZE_8BIT, &acc_po
 1080              		.loc 1 217 5 is_stmt 1 view .LVU196
 217:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Write(&hi2c1, dev_address, 0x10, I2C_MEMADD_SIZE_8BIT, &acc_po
 1081              		.loc 1 217 13 is_stmt 0 view .LVU197
 1082 0114 4423     		movs	r3, #68
 1083 0116 8DF81330 		strb	r3, [sp, #19]
 218:Core/Src/main.c **** 	} else
 1084              		.loc 1 218 5 is_stmt 1 view .LVU198
 1085 011a FF23     		movs	r3, #255
 1086 011c 0293     		str	r3, [sp, #8]
 1087 011e 0123     		movs	r3, #1
 1088 0120 0193     		str	r3, [sp, #4]
 1089 0122 0DF11302 		add	r2, sp, #19
 1090 0126 0092     		str	r2, [sp]
 1091 0128 1022     		movs	r2, #16
 1092 012a D421     		movs	r1, #212
 1093 012c 0548     		ldr	r0, .L39+8
 1094 012e FFF7FEFF 		bl	HAL_I2C_Mem_Write
 1095              	.LVL89:
ARM GAS  /tmp/cc4ato7K.s 			page 25


 218:Core/Src/main.c **** 	} else
 1096              		.loc 1 218 5 is_stmt 0 discriminator 1 view .LVU199
 1097 0132 0849     		ldr	r1, .L39+24
 1098 0134 FFF7FEFF 		bl	UART_Send_HAL_Status
 1099              	.LVL90:
 1100              	.LBE7:
 1101 0138 C3E7     		b	.L32
 1102              	.L40:
 1103 013a 00BF     		.align	2
 1104              	.L39:
 1105 013c 18000000 		.word	.LC20
 1106 0140 00000000 		.word	huart1
 1107 0144 00000000 		.word	hi2c1
 1108 0148 00000000 		.word	.LC21
 1109 014c 18000000 		.word	.LANCHOR0+24
 1110 0150 58000000 		.word	.LC22
 1111 0154 0C000000 		.word	.LC23
 1112              		.cfi_endproc
 1113              	.LFE142:
 1115              		.section	.rodata.Read_Acc.str1.4,"aMS",%progbits,1
 1116              		.align	2
 1117              	.LC25:
 1118 0000 4F555458 		.ascii	"OUTX_L_XL\000"
 1118      5F4C5F58 
 1118      4C00
 1119 000a 0000     		.align	2
 1120              	.LC26:
 1121 000c 4F555458 		.ascii	"OUTX_H_XL\000"
 1121      5F485F58 
 1121      4C00
 1122 0016 0000     		.align	2
 1123              	.LC27:
 1124 0018 4F555459 		.ascii	"OUTY_L_XL\000"
 1124      5F4C5F58 
 1124      4C00
 1125 0022 0000     		.align	2
 1126              	.LC28:
 1127 0024 4F555459 		.ascii	"OUTY_H_XL\000"
 1127      5F485F58 
 1127      4C00
 1128 002e 0000     		.align	2
 1129              	.LC29:
 1130 0030 4F55545A 		.ascii	"OUTZ_L_XL\000"
 1130      5F4C5F58 
 1130      4C00
 1131 003a 0000     		.align	2
 1132              	.LC30:
 1133 003c 4F55545A 		.ascii	"OUTZ_H_XL\000"
 1133      5F485F58 
 1133      4C00
 1134              		.section	.text.Read_Acc,"ax",%progbits
 1135              		.align	1
 1136              		.global	Read_Acc
 1137              		.syntax unified
 1138              		.thumb
 1139              		.thumb_func
 1141              	Read_Acc:
ARM GAS  /tmp/cc4ato7K.s 			page 26


 1142              	.LVL91:
 1143              	.LFB143:
 225:Core/Src/main.c **** 
 226:Core/Src/main.c **** void Read_Acc(double* buffer_xyz)
 227:Core/Src/main.c **** {
 1144              		.loc 1 227 1 is_stmt 1 view -0
 1145              		.cfi_startproc
 1146              		@ args = 0, pretend = 0, frame = 16
 1147              		@ frame_needed = 0, uses_anonymous_args = 0
 1148              		.loc 1 227 1 is_stmt 0 view .LVU201
 1149 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1150              		.cfi_def_cfa_offset 36
 1151              		.cfi_offset 4, -36
 1152              		.cfi_offset 5, -32
 1153              		.cfi_offset 6, -28
 1154              		.cfi_offset 7, -24
 1155              		.cfi_offset 8, -20
 1156              		.cfi_offset 9, -16
 1157              		.cfi_offset 10, -12
 1158              		.cfi_offset 11, -8
 1159              		.cfi_offset 14, -4
 1160 0004 89B0     		sub	sp, sp, #36
 1161              		.cfi_def_cfa_offset 72
 1162 0006 8046     		mov	r8, r0
 228:Core/Src/main.c **** 	uint8_t dev_address = 0b11010100;
 1163              		.loc 1 228 2 is_stmt 1 view .LVU202
 1164              	.LVL92:
 229:Core/Src/main.c ****   uint16_t raw_val[2];
 1165              		.loc 1 229 3 view .LVU203
 230:Core/Src/main.c **** 
 231:Core/Src/main.c **** 	UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, dev_address, 0x28, I2C_MEMADD_SIZE_8BIT, (uint8_t*)r
 1166              		.loc 1 231 2 view .LVU204
 1167 0008 5D4E     		ldr	r6, .L43+16
 1168 000a FF27     		movs	r7, #255
 1169 000c 0297     		str	r7, [sp, #8]
 1170 000e 0124     		movs	r4, #1
 1171 0010 0194     		str	r4, [sp, #4]
 1172 0012 0DF11C0B 		add	fp, sp, #28
 1173 0016 CDF800B0 		str	fp, [sp]
 1174 001a 2346     		mov	r3, r4
 1175 001c 2822     		movs	r2, #40
 1176 001e D421     		movs	r1, #212
 1177 0020 3046     		mov	r0, r6
 1178              	.LVL93:
 1179              		.loc 1 231 2 is_stmt 0 view .LVU205
 1180 0022 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1181              	.LVL94:
 1182              		.loc 1 231 2 discriminator 1 view .LVU206
 1183 0026 5749     		ldr	r1, .L43+20
 1184 0028 FFF7FEFF 		bl	UART_Send_HAL_Status
 1185              	.LVL95:
 232:Core/Src/main.c **** 	UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, dev_address, 0x29, I2C_MEMADD_SIZE_8BIT, (uint8_t*)r
 1186              		.loc 1 232 2 is_stmt 1 view .LVU207
 1187 002c 0297     		str	r7, [sp, #8]
 1188 002e 0194     		str	r4, [sp, #4]
 1189 0030 0DF11D0A 		add	r10, sp, #29
 1190 0034 CDF800A0 		str	r10, [sp]
ARM GAS  /tmp/cc4ato7K.s 			page 27


 1191 0038 2346     		mov	r3, r4
 1192 003a 2922     		movs	r2, #41
 1193 003c D421     		movs	r1, #212
 1194 003e 3046     		mov	r0, r6
 1195 0040 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1196              	.LVL96:
 1197              		.loc 1 232 2 is_stmt 0 discriminator 1 view .LVU208
 1198 0044 5049     		ldr	r1, .L43+24
 1199 0046 FFF7FEFF 		bl	UART_Send_HAL_Status
 1200              	.LVL97:
 233:Core/Src/main.c **** 
 234:Core/Src/main.c ****   int16_t x_val = raw_val[1] << 8 | raw_val[0];
 1201              		.loc 1 234 3 is_stmt 1 view .LVU209
 1202              		.loc 1 234 26 is_stmt 0 view .LVU210
 1203 004a BDF81E50 		ldrh	r5, [sp, #30]
 1204              		.loc 1 234 35 view .LVU211
 1205 004e 2D02     		lsls	r5, r5, #8
 1206 0050 2DB2     		sxth	r5, r5
 1207              		.loc 1 234 44 view .LVU212
 1208 0052 BDF91C30 		ldrsh	r3, [sp, #28]
 1209              		.loc 1 234 11 view .LVU213
 1210 0056 1D43     		orrs	r5, r5, r3
 1211              	.LVL98:
 235:Core/Src/main.c ****   raw_val[0] = raw_val[1] = 0;
 1212              		.loc 1 235 3 is_stmt 1 view .LVU214
 1213              		.loc 1 235 27 is_stmt 0 view .LVU215
 1214 0058 4FF00009 		mov	r9, #0
 1215 005c ADF81E90 		strh	r9, [sp, #30]	@ movhi
 1216              		.loc 1 235 14 view .LVU216
 1217 0060 ADF81C90 		strh	r9, [sp, #28]	@ movhi
 236:Core/Src/main.c ****   
 237:Core/Src/main.c **** 	UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, dev_address, 0x2A, I2C_MEMADD_SIZE_8BIT, (uint8_t*)r
 1218              		.loc 1 237 2 is_stmt 1 view .LVU217
 1219 0064 0297     		str	r7, [sp, #8]
 1220 0066 0194     		str	r4, [sp, #4]
 1221 0068 CDF800B0 		str	fp, [sp]
 1222 006c 2346     		mov	r3, r4
 1223 006e 2A22     		movs	r2, #42
 1224 0070 D421     		movs	r1, #212
 1225 0072 3046     		mov	r0, r6
 1226 0074 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1227              	.LVL99:
 1228              		.loc 1 237 2 is_stmt 0 discriminator 1 view .LVU218
 1229 0078 4449     		ldr	r1, .L43+28
 1230 007a FFF7FEFF 		bl	UART_Send_HAL_Status
 1231              	.LVL100:
 238:Core/Src/main.c **** 	UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, dev_address, 0x2B, I2C_MEMADD_SIZE_8BIT, (uint8_t*)r
 1232              		.loc 1 238 2 is_stmt 1 view .LVU219
 1233 007e 0297     		str	r7, [sp, #8]
 1234 0080 0194     		str	r4, [sp, #4]
 1235 0082 CDF800A0 		str	r10, [sp]
 1236 0086 2346     		mov	r3, r4
 1237 0088 2B22     		movs	r2, #43
 1238 008a D421     		movs	r1, #212
 1239 008c 3046     		mov	r0, r6
 1240 008e FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1241              	.LVL101:
ARM GAS  /tmp/cc4ato7K.s 			page 28


 1242              		.loc 1 238 2 is_stmt 0 discriminator 1 view .LVU220
 1243 0092 3F49     		ldr	r1, .L43+32
 1244 0094 FFF7FEFF 		bl	UART_Send_HAL_Status
 1245              	.LVL102:
 239:Core/Src/main.c **** 
 240:Core/Src/main.c ****   int16_t y_val = raw_val[1] << 8 | raw_val[0];
 1246              		.loc 1 240 3 is_stmt 1 view .LVU221
 1247              		.loc 1 240 26 is_stmt 0 view .LVU222
 1248 0098 BDF81E30 		ldrh	r3, [sp, #30]
 1249              		.loc 1 240 35 view .LVU223
 1250 009c 1B02     		lsls	r3, r3, #8
 1251 009e 1BB2     		sxth	r3, r3
 1252              		.loc 1 240 44 view .LVU224
 1253 00a0 BDF91C20 		ldrsh	r2, [sp, #28]
 1254              		.loc 1 240 11 view .LVU225
 1255 00a4 1343     		orrs	r3, r3, r2
 1256 00a6 0593     		str	r3, [sp, #20]
 1257              	.LVL103:
 241:Core/Src/main.c ****   raw_val[0] = raw_val[1] = 0;
 1258              		.loc 1 241 3 is_stmt 1 view .LVU226
 1259              		.loc 1 241 27 is_stmt 0 view .LVU227
 1260 00a8 ADF81E90 		strh	r9, [sp, #30]	@ movhi
 1261              		.loc 1 241 14 view .LVU228
 1262 00ac ADF81C90 		strh	r9, [sp, #28]	@ movhi
 242:Core/Src/main.c ****   
 243:Core/Src/main.c **** 	UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, dev_address, 0x2C, I2C_MEMADD_SIZE_8BIT, (uint8_t*)r
 1263              		.loc 1 243 2 is_stmt 1 view .LVU229
 1264 00b0 0297     		str	r7, [sp, #8]
 1265 00b2 0194     		str	r4, [sp, #4]
 1266 00b4 CDF800B0 		str	fp, [sp]
 1267 00b8 2346     		mov	r3, r4
 1268 00ba 2C22     		movs	r2, #44
 1269 00bc D421     		movs	r1, #212
 1270 00be 3046     		mov	r0, r6
 1271 00c0 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1272              	.LVL104:
 1273              		.loc 1 243 2 is_stmt 0 discriminator 1 view .LVU230
 1274 00c4 3349     		ldr	r1, .L43+36
 1275 00c6 FFF7FEFF 		bl	UART_Send_HAL_Status
 1276              	.LVL105:
 244:Core/Src/main.c **** 	UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, dev_address, 0x2D, I2C_MEMADD_SIZE_8BIT, (uint8_t*)r
 1277              		.loc 1 244 2 is_stmt 1 view .LVU231
 1278 00ca 0297     		str	r7, [sp, #8]
 1279 00cc 0194     		str	r4, [sp, #4]
 1280 00ce CDF800A0 		str	r10, [sp]
 1281 00d2 2346     		mov	r3, r4
 1282 00d4 2D22     		movs	r2, #45
 1283 00d6 D421     		movs	r1, #212
 1284 00d8 3046     		mov	r0, r6
 1285 00da FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1286              	.LVL106:
 1287              		.loc 1 244 2 is_stmt 0 discriminator 1 view .LVU232
 1288 00de 2E49     		ldr	r1, .L43+40
 1289 00e0 FFF7FEFF 		bl	UART_Send_HAL_Status
 1290              	.LVL107:
 245:Core/Src/main.c **** 
 246:Core/Src/main.c ****   int16_t z_val = raw_val[1] << 8 | raw_val[0];
ARM GAS  /tmp/cc4ato7K.s 			page 29


 1291              		.loc 1 246 3 is_stmt 1 view .LVU233
 1292              		.loc 1 246 26 is_stmt 0 view .LVU234
 1293 00e4 BDF81E40 		ldrh	r4, [sp, #30]
 1294              		.loc 1 246 35 view .LVU235
 1295 00e8 2402     		lsls	r4, r4, #8
 1296 00ea 24B2     		sxth	r4, r4
 1297              		.loc 1 246 44 view .LVU236
 1298 00ec BDF91C30 		ldrsh	r3, [sp, #28]
 1299              		.loc 1 246 11 view .LVU237
 1300 00f0 1C43     		orrs	r4, r4, r3
 1301              	.LVL108:
 247:Core/Src/main.c **** 
 248:Core/Src/main.c ****   buffer_xyz[0] = ((double)x_val * 0.488/1000)*9.81;
 1302              		.loc 1 248 3 is_stmt 1 view .LVU238
 1303              		.loc 1 248 20 is_stmt 0 view .LVU239
 1304 00f2 2846     		mov	r0, r5
 1305 00f4 FFF7FEFF 		bl	__aeabi_i2d
 1306              	.LVL109:
 1307              		.loc 1 248 34 view .LVU240
 1308 00f8 1DA3     		adr	r3, .L43
 1309 00fa D3E90023 		ldrd	r2, [r3]
 1310 00fe FFF7FEFF 		bl	__aeabi_dmul
 1311              	.LVL110:
 1312              		.loc 1 248 41 view .LVU241
 1313 0102 0022     		movs	r2, #0
 1314 0104 254B     		ldr	r3, .L43+44
 1315 0106 FFF7FEFF 		bl	__aeabi_ddiv
 1316              	.LVL111:
 1317              		.loc 1 248 47 view .LVU242
 1318 010a 1BA3     		adr	r3, .L43+8
 1319 010c D3E90023 		ldrd	r2, [r3]
 1320 0110 FFF7FEFF 		bl	__aeabi_dmul
 1321              	.LVL112:
 1322              		.loc 1 248 17 view .LVU243
 1323 0114 C8E90001 		strd	r0, [r8]
 249:Core/Src/main.c ****   buffer_xyz[1] = ((double)y_val * 0.488/1000)*9.81;
 1324              		.loc 1 249 3 is_stmt 1 view .LVU244
 1325              		.loc 1 249 20 is_stmt 0 view .LVU245
 1326 0118 0598     		ldr	r0, [sp, #20]
 1327 011a FFF7FEFF 		bl	__aeabi_i2d
 1328              	.LVL113:
 1329              		.loc 1 249 34 view .LVU246
 1330 011e 14A3     		adr	r3, .L43
 1331 0120 D3E90023 		ldrd	r2, [r3]
 1332 0124 FFF7FEFF 		bl	__aeabi_dmul
 1333              	.LVL114:
 1334              		.loc 1 249 41 view .LVU247
 1335 0128 0022     		movs	r2, #0
 1336 012a 1C4B     		ldr	r3, .L43+44
 1337 012c FFF7FEFF 		bl	__aeabi_ddiv
 1338              	.LVL115:
 1339              		.loc 1 249 47 view .LVU248
 1340 0130 11A3     		adr	r3, .L43+8
 1341 0132 D3E90023 		ldrd	r2, [r3]
 1342 0136 FFF7FEFF 		bl	__aeabi_dmul
 1343              	.LVL116:
 1344              		.loc 1 249 17 view .LVU249
ARM GAS  /tmp/cc4ato7K.s 			page 30


 1345 013a C8E90201 		strd	r0, [r8, #8]
 250:Core/Src/main.c ****   buffer_xyz[2] = ((double)z_val * 0.488/1000)*9.81;
 1346              		.loc 1 250 3 is_stmt 1 view .LVU250
 1347              		.loc 1 250 20 is_stmt 0 view .LVU251
 1348 013e 2046     		mov	r0, r4
 1349 0140 FFF7FEFF 		bl	__aeabi_i2d
 1350              	.LVL117:
 1351              		.loc 1 250 34 view .LVU252
 1352 0144 0AA3     		adr	r3, .L43
 1353 0146 D3E90023 		ldrd	r2, [r3]
 1354 014a FFF7FEFF 		bl	__aeabi_dmul
 1355              	.LVL118:
 1356              		.loc 1 250 41 view .LVU253
 1357 014e 0022     		movs	r2, #0
 1358 0150 124B     		ldr	r3, .L43+44
 1359 0152 FFF7FEFF 		bl	__aeabi_ddiv
 1360              	.LVL119:
 1361              		.loc 1 250 47 view .LVU254
 1362 0156 08A3     		adr	r3, .L43+8
 1363 0158 D3E90023 		ldrd	r2, [r3]
 1364 015c FFF7FEFF 		bl	__aeabi_dmul
 1365              	.LVL120:
 1366              		.loc 1 250 17 view .LVU255
 1367 0160 C8E90401 		strd	r0, [r8, #16]
 251:Core/Src/main.c **** }
 1368              		.loc 1 251 1 view .LVU256
 1369 0164 09B0     		add	sp, sp, #36
 1370              		.cfi_def_cfa_offset 36
 1371              		@ sp needed
 1372 0166 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1373              	.LVL121:
 1374              	.L44:
 1375              		.loc 1 251 1 view .LVU257
 1376 016a 00BFAFF3 		.align	3
 1376      0080
 1377              	.L43:
 1378 0170 08AC1C5A 		.word	1511828488
 1379 0174 643BDF3F 		.word	1071594340
 1380 0178 1F85EB51 		.word	1374389535
 1381 017c B89E2340 		.word	1076076216
 1382 0180 00000000 		.word	hi2c1
 1383 0184 00000000 		.word	.LC25
 1384 0188 0C000000 		.word	.LC26
 1385 018c 18000000 		.word	.LC27
 1386 0190 24000000 		.word	.LC28
 1387 0194 30000000 		.word	.LC29
 1388 0198 3C000000 		.word	.LC30
 1389 019c 00408F40 		.word	1083129856
 1390              		.cfi_endproc
 1391              	.LFE143:
 1393              		.section	.text.Error_Handler,"ax",%progbits
 1394              		.align	1
 1395              		.global	Error_Handler
 1396              		.syntax unified
 1397              		.thumb
 1398              		.thumb_func
 1400              	Error_Handler:
ARM GAS  /tmp/cc4ato7K.s 			page 31


 1401              	.LFB146:
 252:Core/Src/main.c **** 
 253:Core/Src/main.c **** /* USER CODE END 0 */
 254:Core/Src/main.c **** 
 255:Core/Src/main.c **** /**
 256:Core/Src/main.c ****   * @brief  The application entry point.
 257:Core/Src/main.c ****   * @retval int
 258:Core/Src/main.c ****   */
 259:Core/Src/main.c **** int main(void)
 260:Core/Src/main.c **** {
 261:Core/Src/main.c **** 
 262:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 263:Core/Src/main.c ****     char data[100] =  "F411 says: I'm alive\n\r\0";
 264:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)data, strlen(data), 1000);
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   /* USER CODE END 1 */
 267:Core/Src/main.c **** 
 268:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 269:Core/Src/main.c **** 
 270:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 271:Core/Src/main.c ****   HAL_Init();
 272:Core/Src/main.c **** 
 273:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 274:Core/Src/main.c **** 
 275:Core/Src/main.c ****   /* USER CODE END Init */
 276:Core/Src/main.c **** 
 277:Core/Src/main.c ****   /* Configure the system clock */
 278:Core/Src/main.c ****   SystemClock_Config();
 279:Core/Src/main.c **** 
 280:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 281:Core/Src/main.c **** 
 282:Core/Src/main.c ****   /* USER CODE END SysInit */
 283:Core/Src/main.c **** 
 284:Core/Src/main.c ****   /* Initialize all configured peripherals */
 285:Core/Src/main.c ****   MX_GPIO_Init();
 286:Core/Src/main.c ****   MX_I2C1_Init();
 287:Core/Src/main.c ****   MX_USART1_UART_Init();
 288:Core/Src/main.c ****   MX_TIM1_Init();
 289:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 290:Core/Src/main.c ****   HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 291:Core/Src/main.c **** 
 292:Core/Src/main.c ****   Acc_LSM_Init();
 293:Core/Src/main.c ****   InitBmp();
 294:Core/Src/main.c ****   Read_Dig_Variables();
 295:Core/Src/main.c **** 
 296:Core/Src/main.c ****   //datasheet page 25, register ctrl_meas
 297:Core/Src/main.c ****   uint8_t ctrl_meas = 0b01001001;
 298:Core/Src/main.c ****   UART_Send_HAL_Status(HAL_I2C_Mem_Write(&hi2c1, 0x76 << 1, 0xF4, I2C_MEMADD_SIZE_8BIT, &ctrl_meas,
 299:Core/Src/main.c **** 
 300:Core/Src/main.c ****   /* USER CODE END 2 */
 301:Core/Src/main.c **** 
 302:Core/Src/main.c ****   /* Infinite loop */
 303:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 304:Core/Src/main.c ****   while (1)
 305:Core/Src/main.c ****   {
 306:Core/Src/main.c ****     HAL_Delay(1000);
 307:Core/Src/main.c **** 
ARM GAS  /tmp/cc4ato7K.s 			page 32


 308:Core/Src/main.c ****     char data[100] =  "------------------------BMP----------------------\n\r\0";
 309:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)data, strlen(data), 1000);
 310:Core/Src/main.c **** 
 311:Core/Src/main.c ****     
 312:Core/Src/main.c ****     uint8_t temp_raw[3];
 313:Core/Src/main.c ****     temp_raw[0] = temp_raw[1] = temp_raw[2]  = 0;
 314:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFA, I2C_MEMADD_SIZE_8BIT, temp_raw, 
 315:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFB, I2C_MEMADD_SIZE_8BIT, temp_raw+1
 316:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFC, I2C_MEMADD_SIZE_8BIT, temp_raw+2
 317:Core/Src/main.c **** 
 318:Core/Src/main.c ****     int32_t temp_raw_32 = (int32_t) ( ((uint32_t)temp_raw[0] << 12) | ((uint32_t)temp_raw[1] << 4) 
 319:Core/Src/main.c ****     actual_temp = 0;
 320:Core/Src/main.c ****     actual_temp = bmp280_compensate_T_int32(temp_raw_32);
 321:Core/Src/main.c **** 
 322:Core/Src/main.c ****     char temp_str[100]; 
 323:Core/Src/main.c ****     sprintf(temp_str, "Temperature: %.2f Celsius\n\n\r", ((float)actual_temp)/100);
 324:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)temp_str, strlen(temp_str), 1000);
 325:Core/Src/main.c **** 
 326:Core/Src/main.c ****     uint8_t pressure_raw[3];
 327:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xF7, I2C_MEMADD_SIZE_8BIT, pressure_r
 328:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xF8, I2C_MEMADD_SIZE_8BIT, pressure_r
 329:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xF9, I2C_MEMADD_SIZE_8BIT, pressure_r
 330:Core/Src/main.c **** 
 331:Core/Src/main.c ****     int32_t pressure_raw_32 = (int32_t) ( ((uint32_t)pressure_raw[0] << 12) | ((uint32_t)pressure_r
 332:Core/Src/main.c ****     actual_pressure = bmp280_compensate_P_int64(pressure_raw_32);
 333:Core/Src/main.c **** 
 334:Core/Src/main.c ****     char pressure_str[100];
 335:Core/Src/main.c ****     sprintf(pressure_str, "Pressure: %.4f Pa\n\n\r",  ((float)actual_pressure)/256);
 336:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)pressure_str, strlen(pressure_str), 1000);
 337:Core/Src/main.c **** 
 338:Core/Src/main.c ****     char data1[100] =  "------------------------ACC----------------------\n\r\0";
 339:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)data1, strlen(data), 1000);
 340:Core/Src/main.c **** 
 341:Core/Src/main.c ****     double acc_vals[3];
 342:Core/Src/main.c ****     Read_Acc(acc_vals);
 343:Core/Src/main.c **** 
 344:Core/Src/main.c ****     char acc_str[100]; 
 345:Core/Src/main.c ****     sprintf(acc_str, "Acceleration: (%0.4f, %0.4f, %0.4f) \n\n\r", acc_vals[0], acc_vals[1], acc_va
 346:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)acc_str, strlen(acc_str), 1000);
 347:Core/Src/main.c **** 
 348:Core/Src/main.c ****     /* USER CODE END WHILE */
 349:Core/Src/main.c **** 
 350:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 351:Core/Src/main.c ****   }
 352:Core/Src/main.c ****   /* USER CODE END 3 */
 353:Core/Src/main.c **** }
 354:Core/Src/main.c **** 
 355:Core/Src/main.c **** /**
 356:Core/Src/main.c ****   * @brief System Clock Configuration
 357:Core/Src/main.c ****   * @retval None
 358:Core/Src/main.c ****   */
 359:Core/Src/main.c **** void SystemClock_Config(void)
 360:Core/Src/main.c **** {
 361:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 362:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 363:Core/Src/main.c **** 
 364:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
ARM GAS  /tmp/cc4ato7K.s 			page 33


 365:Core/Src/main.c ****   */
 366:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 367:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 368:Core/Src/main.c **** 
 369:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 370:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 371:Core/Src/main.c ****   */
 372:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 373:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 374:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 375:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 376:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 377:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 378:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 379:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 380:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 381:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 382:Core/Src/main.c ****   {
 383:Core/Src/main.c ****     Error_Handler();
 384:Core/Src/main.c ****   }
 385:Core/Src/main.c **** 
 386:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 387:Core/Src/main.c ****   */
 388:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 389:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 390:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 391:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 392:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 393:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 394:Core/Src/main.c **** 
 395:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 396:Core/Src/main.c ****   {
 397:Core/Src/main.c ****     Error_Handler();
 398:Core/Src/main.c ****   }
 399:Core/Src/main.c **** }
 400:Core/Src/main.c **** 
 401:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 402:Core/Src/main.c **** 
 403:Core/Src/main.c **** /* USER CODE END 4 */
 404:Core/Src/main.c **** 
 405:Core/Src/main.c **** /**
 406:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 407:Core/Src/main.c ****   * @retval None
 408:Core/Src/main.c ****   */
 409:Core/Src/main.c **** void Error_Handler(void)
 410:Core/Src/main.c **** {
 1402              		.loc 1 410 1 is_stmt 1 view -0
 1403              		.cfi_startproc
 1404              		@ Volatile: function does not return.
 1405              		@ args = 0, pretend = 0, frame = 0
 1406              		@ frame_needed = 0, uses_anonymous_args = 0
 1407              		@ link register save eliminated.
 411:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 412:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 413:Core/Src/main.c ****   __disable_irq();
 1408              		.loc 1 413 3 view .LVU259
 1409              	.LBB8:
ARM GAS  /tmp/cc4ato7K.s 			page 34


 1410              	.LBI8:
 1411              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.4.1
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     27. May 2021
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2021 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
ARM GAS  /tmp/cc4ato7K.s 			page 35


  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  /tmp/cc4ato7K.s 			page 36


 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __COMPILER_BARRIER
 117:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __COMPILER_BARRIER()                   __ASM volatile("":::"memory")
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 120:Drivers/CMSIS/Include/cmsis_gcc.h **** /* #########################  Startup and Lowlevel Init  ######################## */
 121:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 122:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __PROGRAM_START
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Initializes data and bss sections
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details This default implementations initialized all data and additional bss
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            sections relying on .copy.table and .zero.table specified properly
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****            in the used linker script.
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 130:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 131:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE __NO_RETURN void __cmsis_start(void)
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 133:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern void _start(void) __NO_RETURN;
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t const* src;
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __copy_table_t;
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 141:Drivers/CMSIS/Include/cmsis_gcc.h ****   typedef struct {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t* dest;
 143:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t  wlen;
 144:Drivers/CMSIS/Include/cmsis_gcc.h ****   } __zero_table_t;
 145:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 146:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_start__;
 147:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __copy_table_t __copy_table_end__;
 148:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_start__;
 149:Drivers/CMSIS/Include/cmsis_gcc.h ****   extern const __zero_table_t __zero_table_end__;
 150:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 151:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__copy_table_t const* pTable = &__copy_table_start__; pTable < &__copy_table_end__; ++pTable
 152:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 153:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = pTable->src[i];
 154:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 155:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 156:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 157:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (__zero_table_t const* pTable = &__zero_table_start__; pTable < &__zero_table_end__; ++pTable
 158:Drivers/CMSIS/Include/cmsis_gcc.h ****     for(uint32_t i=0u; i<pTable->wlen; ++i) {
 159:Drivers/CMSIS/Include/cmsis_gcc.h ****       pTable->dest[i] = 0u;
 160:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 161:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 162:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 163:Drivers/CMSIS/Include/cmsis_gcc.h ****   _start();
 164:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 165:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 166:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __PROGRAM_START           __cmsis_start
 167:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 168:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 169:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __INITIAL_SP
ARM GAS  /tmp/cc4ato7K.s 			page 37


 170:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __INITIAL_SP              __StackTop
 171:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 172:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 173:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_LIMIT
 174:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_LIMIT             __StackLimit
 175:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 176:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 177:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE
 178:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE            __Vectors
 179:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 180:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 181:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __VECTOR_TABLE_ATTRIBUTE
 182:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __VECTOR_TABLE_ATTRIBUTE  __attribute__((used, section(".vectors")))
 183:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 184:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 185:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
 186:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __STACK_SEAL
 187:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __STACK_SEAL              __StackSeal
 188:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 189:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 190:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_SIZE
 191:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_SIZE      8U
 192:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 193:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 194:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __TZ_STACK_SEAL_VALUE
 195:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __TZ_STACK_SEAL_VALUE     0xFEF5EDA5FEF5EDA5ULL
 196:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 197:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 198:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 199:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_STACKSEAL_S (uint32_t* stackTop) {
 200:Drivers/CMSIS/Include/cmsis_gcc.h ****   *((uint64_t *)stackTop) = __TZ_STACK_SEAL_VALUE;
 201:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 202:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 203:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 204:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 205:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ##########################  Core Instruction Access  ######################### */
 206:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \defgroup CMSIS_Core_InstructionInterface CMSIS Core Instruction Interface
 207:Drivers/CMSIS/Include/cmsis_gcc.h ****   Access to dedicated instructions
 208:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 209:Drivers/CMSIS/Include/cmsis_gcc.h **** */
 210:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 211:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Define macros for porting to both thumb1 and thumb2.
 212:Drivers/CMSIS/Include/cmsis_gcc.h ****  * For thumb1, use low register (r0-r7), specified by constraint "l"
 213:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Otherwise, use general registers, specified by constraint "r" */
 214:Drivers/CMSIS/Include/cmsis_gcc.h **** #if defined (__thumb__) && !defined (__thumb2__)
 215:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=l" (r)
 216:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+l" (r)
 217:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "l" (r)
 218:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 219:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_OUT_REG(r) "=r" (r)
 220:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_RW_REG(r) "+r" (r)
 221:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_USE_REG(r) "r" (r)
 222:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 223:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 224:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 225:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   No Operation
 226:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details No Operation does nothing. This instruction can be used for code alignment purposes.
ARM GAS  /tmp/cc4ato7K.s 			page 38


 227:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 228:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __NOP()                             __ASM volatile ("nop")
 229:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 230:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 231:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Interrupt
 232:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Interrupt is a hint instruction that suspends execution until one of a number o
 233:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 234:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFI()                             __ASM volatile ("wfi":::"memory")
 235:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 236:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 237:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 238:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Wait For Event
 239:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Wait For Event is a hint instruction that permits the processor to enter
 240:Drivers/CMSIS/Include/cmsis_gcc.h ****            a low-power state until one of a number of events occurs.
 241:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 242:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __WFE()                             __ASM volatile ("wfe":::"memory")
 243:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 244:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 245:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 246:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Send Event
 247:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Send Event is a hint instruction. It causes an event to be signaled to the CPU.
 248:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 249:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SEV()                             __ASM volatile ("sev")
 250:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 251:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 252:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 253:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Instruction Synchronization Barrier
 254:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Instruction Synchronization Barrier flushes the pipeline in the processor,
 255:Drivers/CMSIS/Include/cmsis_gcc.h ****            so that all instructions following the ISB are fetched from cache or memory,
 256:Drivers/CMSIS/Include/cmsis_gcc.h ****            after the instruction has been completed.
 257:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 258:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __ISB(void)
 259:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 260:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("isb 0xF":::"memory");
 261:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 262:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 263:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 264:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 265:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Synchronization Barrier
 266:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Acts as a special kind of Data Memory Barrier.
 267:Drivers/CMSIS/Include/cmsis_gcc.h ****            It completes when all explicit memory accesses before this instruction complete.
 268:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 269:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DSB(void)
 270:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 271:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dsb 0xF":::"memory");
 272:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 273:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 274:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 275:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 276:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Data Memory Barrier
 277:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Ensures the apparent order of the explicit memory operations before
 278:Drivers/CMSIS/Include/cmsis_gcc.h ****            and after the instruction, without ensuring their completion.
 279:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 280:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __DMB(void)
 281:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 282:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("dmb 0xF":::"memory");
 283:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cc4ato7K.s 			page 39


 284:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 285:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 286:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 287:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (32 bit)
 288:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in unsigned integer value. For example, 0x12345678 becomes 0x785
 289:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 290:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 291:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 292:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV(uint32_t value)
 293:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 294:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 5)
 295:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_bswap32(value);
 296:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 297:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 298:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 299:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 300:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 301:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 302:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 303:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 304:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 305:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 306:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 307:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order within each halfword of a word. For example, 0x12345678 becomes 
 308:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 309:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 310:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 311:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __REV16(uint32_t value)
 312:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 313:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 314:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 315:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("rev16 %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 316:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 317:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 318:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 319:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 320:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 321:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse byte order (16 bit)
 322:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the byte order in a 16-bit value and returns the signed 16-bit result. For exam
 323:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 324:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 325:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 326:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int16_t __REVSH(int16_t value)
 327:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 328:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 329:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (int16_t)__builtin_bswap16(value);
 330:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 331:Drivers/CMSIS/Include/cmsis_gcc.h ****   int16_t result;
 332:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 333:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM ("revsh %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 334:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 335:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 336:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 337:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 338:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 339:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 340:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right in unsigned value (32 bit)
ARM GAS  /tmp/cc4ato7K.s 			page 40


 341:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Rotate Right (immediate) provides the value of the contents of a register rotated by a v
 342:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op1  Value to rotate
 343:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    op2  Number of Bits to rotate
 344:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 345:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 346:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __ROR(uint32_t op1, uint32_t op2)
 347:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 348:Drivers/CMSIS/Include/cmsis_gcc.h ****   op2 %= 32U;
 349:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (op2 == 0U)
 350:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 351:Drivers/CMSIS/Include/cmsis_gcc.h ****     return op1;
 352:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 353:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (op1 >> op2) | (op1 << (32U - op2));
 354:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 355:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 356:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 357:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 358:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Breakpoint
 359:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Causes the processor to enter Debug state.
 360:Drivers/CMSIS/Include/cmsis_gcc.h ****            Debug tools can use this to investigate system state when the instruction at a particula
 361:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  is ignored by the processor.
 362:Drivers/CMSIS/Include/cmsis_gcc.h ****                  If required, a debugger can use it to store additional information about the break
 363:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 364:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __BKPT(value)                       __ASM volatile ("bkpt "#value)
 365:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 366:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 367:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 368:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Reverse bit order of value
 369:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Reverses the bit order of the given value.
 370:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to reverse
 371:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Reversed value
 372:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 373:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RBIT(uint32_t value)
 374:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 375:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 376:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 377:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 378:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 379:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 380:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 381:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 382:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t s = (4U /*sizeof(v)*/ * 8U) - 1U; /* extra shift needed at end */
 383:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 384:Drivers/CMSIS/Include/cmsis_gcc.h ****   result = value;                      /* r will be reversed bits of v; first get LSB of v */
 385:Drivers/CMSIS/Include/cmsis_gcc.h ****   for (value >>= 1U; value != 0U; value >>= 1U)
 386:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 387:Drivers/CMSIS/Include/cmsis_gcc.h ****     result <<= 1U;
 388:Drivers/CMSIS/Include/cmsis_gcc.h ****     result |= value & 1U;
 389:Drivers/CMSIS/Include/cmsis_gcc.h ****     s--;
 390:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 391:Drivers/CMSIS/Include/cmsis_gcc.h ****   result <<= s;                        /* shift when v's highest bits are zero */
 392:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 393:Drivers/CMSIS/Include/cmsis_gcc.h ****   return result;
 394:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 395:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 396:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 397:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
ARM GAS  /tmp/cc4ato7K.s 			page 41


 398:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Count leading zeros
 399:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Counts the number of leading zeros of a data value.
 400:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to count the leading zeros
 401:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             number of leading zeros in value
 402:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 403:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __CLZ(uint32_t value)
 404:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 405:Drivers/CMSIS/Include/cmsis_gcc.h ****   /* Even though __builtin_clz produces a CLZ instruction on ARM, formally
 406:Drivers/CMSIS/Include/cmsis_gcc.h ****      __builtin_clz(0) is undefined behaviour, so handle this case specially.
 407:Drivers/CMSIS/Include/cmsis_gcc.h ****      This guarantees ARM-compatible results if happening to compile on a non-ARM
 408:Drivers/CMSIS/Include/cmsis_gcc.h ****      target, and ensures the compiler doesn't decide to activate any
 409:Drivers/CMSIS/Include/cmsis_gcc.h ****      optimisations using the logic "value was passed to __builtin_clz, so it
 410:Drivers/CMSIS/Include/cmsis_gcc.h ****      is non-zero".
 411:Drivers/CMSIS/Include/cmsis_gcc.h ****      ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
 412:Drivers/CMSIS/Include/cmsis_gcc.h ****      single CLZ instruction.
 413:Drivers/CMSIS/Include/cmsis_gcc.h ****    */
 414:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (value == 0U)
 415:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 416:Drivers/CMSIS/Include/cmsis_gcc.h ****     return 32U;
 417:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 418:Drivers/CMSIS/Include/cmsis_gcc.h ****   return __builtin_clz(value);
 419:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 420:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 421:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 422:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 423:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 424:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 425:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 426:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 427:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (8 bit)
 428:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 8 bit value.
 429:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 430:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 431:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 432:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDREXB(volatile uint8_t *addr)
 433:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 434:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 435:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 436:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 437:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, %1" : "=r" (result) : "Q" (*addr) );
 438:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 439:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 440:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 441:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 442:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexb %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 443:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 444:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 445:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 446:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 447:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 448:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 449:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (16 bit)
 450:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 16 bit values.
 451:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 452:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 453:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 454:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDREXH(volatile uint16_t *addr)
ARM GAS  /tmp/cc4ato7K.s 			page 42


 455:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 456:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 457:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 458:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 459:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, %1" : "=r" (result) : "Q" (*addr) );
 460:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 461:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 462:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 463:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 464:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrexh %0, [%1]" : "=r" (result) : "r" (addr) : "memory" );
 465:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 466:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 467:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 468:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 469:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 470:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 471:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDR Exclusive (32 bit)
 472:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive LDR instruction for 32 bit values.
 473:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 474:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 475:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 476:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
 477:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 478:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 479:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 480:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 481:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 482:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 483:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 484:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 485:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 486:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (8 bit)
 487:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 8 bit values.
 488:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 489:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 490:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 491:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 492:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 493:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXB(uint8_t value, volatile uint8_t *addr)
 494:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 495:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 496:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 497:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexb %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 498:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 499:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 500:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 501:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 502:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 503:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (16 bit)
 504:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 16 bit values.
 505:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 506:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 507:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 508:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 509:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 510:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXH(uint16_t value, volatile uint16_t *addr)
 511:Drivers/CMSIS/Include/cmsis_gcc.h **** {
ARM GAS  /tmp/cc4ato7K.s 			page 43


 512:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 513:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 514:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strexh %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" ((uint32_t)value) );
 515:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 516:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 517:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 518:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 519:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 520:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STR Exclusive (32 bit)
 521:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a exclusive STR instruction for 32 bit values.
 522:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 523:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 524:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 525:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 526:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 527:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
 528:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 529:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 530:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 531:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 532:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 533:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 534:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 535:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 536:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 537:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Remove the exclusive lock
 538:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Removes the exclusive lock which is created by LDREX.
 539:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 540:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __CLREX(void)
 541:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 542:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("clrex" ::: "memory");
 543:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 544:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 545:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 546:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 547:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 548:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 549:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 550:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 551:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 552:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 553:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 554:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 555:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 556:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 557:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 558:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (1..32)
 559:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 560:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 561:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __SSAT(ARG1, ARG2) \
 562:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 563:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 564:Drivers/CMSIS/Include/cmsis_gcc.h ****   int32_t __RES, __ARG1 = (ARG1); \
 565:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("ssat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 566:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 567:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 568:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc4ato7K.s 			page 44


 569:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 570:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 571:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 572:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 573:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG1  Value to be saturated
 574:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  ARG2  Bit position to saturate to (0..31)
 575:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 576:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 577:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __USAT(ARG1, ARG2) \
 578:Drivers/CMSIS/Include/cmsis_gcc.h **** __extension__ \
 579:Drivers/CMSIS/Include/cmsis_gcc.h **** ({                          \
 580:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t __RES, __ARG1 = (ARG1); \
 581:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("usat %0, %1, %2" : "=r" (__RES) :  "I" (ARG2), "r" (__ARG1) : "cc" ); \
 582:Drivers/CMSIS/Include/cmsis_gcc.h ****   __RES; \
 583:Drivers/CMSIS/Include/cmsis_gcc.h ****  })
 584:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 585:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 586:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 587:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Rotate Right with Extend (32 bit)
 588:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Moves each bit of a bitstring right by one bit.
 589:Drivers/CMSIS/Include/cmsis_gcc.h ****            The carry input is shifted in at the left end of the bitstring.
 590:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    value  Value to rotate
 591:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return               Rotated value
 592:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 593:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __RRX(uint32_t value)
 594:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 595:Drivers/CMSIS/Include/cmsis_gcc.h ****   uint32_t result;
 596:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 597:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("rrx %0, %1" : __CMSIS_GCC_OUT_REG (result) : __CMSIS_GCC_USE_REG (value) );
 598:Drivers/CMSIS/Include/cmsis_gcc.h ****   return(result);
 599:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 600:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 601:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 602:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 603:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (8 bit)
 604:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 8 bit value.
 605:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 606:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 607:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 608:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDRBT(volatile uint8_t *ptr)
 609:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 610:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 611:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 612:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 613:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, %1" : "=r" (result) : "Q" (*ptr) );
 614:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 615:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 616:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 617:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 618:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrbt %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 619:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 620:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);    /* Add explicit type cast here */
 621:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 622:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 623:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 624:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 625:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (16 bit)
ARM GAS  /tmp/cc4ato7K.s 			page 45


 626:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 16 bit values.
 627:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 628:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 629:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 630:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDRHT(volatile uint16_t *ptr)
 631:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 632:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 633:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 634:Drivers/CMSIS/Include/cmsis_gcc.h **** #if (__GNUC__ > 4) || (__GNUC__ == 4 && __GNUC_MINOR__ >= 8)
 635:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, %1" : "=r" (result) : "Q" (*ptr) );
 636:Drivers/CMSIS/Include/cmsis_gcc.h **** #else
 637:Drivers/CMSIS/Include/cmsis_gcc.h ****     /* Prior to GCC 4.8, "Q" will be expanded to [rx, #0] which is not
 638:Drivers/CMSIS/Include/cmsis_gcc.h ****        accepted by assembler. So has to use following less efficient pattern.
 639:Drivers/CMSIS/Include/cmsis_gcc.h ****     */
 640:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrht %0, [%1]" : "=r" (result) : "r" (ptr) : "memory" );
 641:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 642:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);    /* Add explicit type cast here */
 643:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 644:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 645:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 646:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 647:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   LDRT Unprivileged (32 bit)
 648:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged LDRT instruction for 32 bit values.
 649:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 650:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 651:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 652:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDRT(volatile uint32_t *ptr)
 653:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 654:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 655:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 656:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldrt %0, %1" : "=r" (result) : "Q" (*ptr) );
 657:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 658:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 659:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 660:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 661:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 662:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (8 bit)
 663:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 8 bit values.
 664:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 665:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 666:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 667:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRBT(uint8_t value, volatile uint8_t *ptr)
 668:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 669:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strbt %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 670:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 671:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 672:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 673:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 674:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (16 bit)
 675:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 16 bit values.
 676:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 677:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 678:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 679:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRHT(uint16_t value, volatile uint16_t *ptr)
 680:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 681:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strht %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) );
 682:Drivers/CMSIS/Include/cmsis_gcc.h **** }
ARM GAS  /tmp/cc4ato7K.s 			page 46


 683:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 684:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 685:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 686:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   STRT Unprivileged (32 bit)
 687:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a Unprivileged STRT instruction for 32 bit values.
 688:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 689:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 690:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 691:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STRT(uint32_t value, volatile uint32_t *ptr)
 692:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 693:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("strt %1, %0" : "=Q" (*ptr) : "r" (value) );
 694:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 695:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 696:Drivers/CMSIS/Include/cmsis_gcc.h **** #else  /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 697:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 698:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 699:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 700:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 701:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Signed Saturate
 702:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates a signed value.
 703:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 704:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (1..32)
 705:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 706:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 707:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE int32_t __SSAT(int32_t val, uint32_t sat)
 708:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 709:Drivers/CMSIS/Include/cmsis_gcc.h ****   if ((sat >= 1U) && (sat <= 32U))
 710:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 711:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t max = (int32_t)((1U << (sat - 1U)) - 1U);
 712:Drivers/CMSIS/Include/cmsis_gcc.h ****     const int32_t min = -1 - max ;
 713:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > max)
 714:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 715:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
 716:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 717:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < min)
 718:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 719:Drivers/CMSIS/Include/cmsis_gcc.h ****       return min;
 720:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 721:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 722:Drivers/CMSIS/Include/cmsis_gcc.h ****   return val;
 723:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 724:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 725:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 726:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Unsigned Saturate
 727:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Saturates an unsigned value.
 728:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to be saturated
 729:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    sat  Bit position to saturate to (0..31)
 730:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             Saturated value
 731:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 732:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __USAT(int32_t val, uint32_t sat)
 733:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 734:Drivers/CMSIS/Include/cmsis_gcc.h ****   if (sat <= 31U)
 735:Drivers/CMSIS/Include/cmsis_gcc.h ****   {
 736:Drivers/CMSIS/Include/cmsis_gcc.h ****     const uint32_t max = ((1U << sat) - 1U);
 737:Drivers/CMSIS/Include/cmsis_gcc.h ****     if (val > (int32_t)max)
 738:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 739:Drivers/CMSIS/Include/cmsis_gcc.h ****       return max;
ARM GAS  /tmp/cc4ato7K.s 			page 47


 740:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 741:Drivers/CMSIS/Include/cmsis_gcc.h ****     else if (val < 0)
 742:Drivers/CMSIS/Include/cmsis_gcc.h ****     {
 743:Drivers/CMSIS/Include/cmsis_gcc.h ****       return 0U;
 744:Drivers/CMSIS/Include/cmsis_gcc.h ****     }
 745:Drivers/CMSIS/Include/cmsis_gcc.h ****   }
 746:Drivers/CMSIS/Include/cmsis_gcc.h ****   return (uint32_t)val;
 747:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 748:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 749:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 750:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 751:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    ) */
 752:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 753:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 754:Drivers/CMSIS/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 755:Drivers/CMSIS/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    )
 756:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 757:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (8 bit)
 758:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB instruction for 8 bit value.
 759:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 760:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 761:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 762:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAB(volatile uint8_t *ptr)
 763:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 764:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 765:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 766:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldab %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 767:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 768:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 769:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 770:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 771:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 772:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (16 bit)
 773:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH instruction for 16 bit values.
 774:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 775:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 776:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 777:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAH(volatile uint16_t *ptr)
 778:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 779:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 780:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 781:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldah %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 782:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 783:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 784:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 785:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 786:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 787:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire (32 bit)
 788:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA instruction for 32 bit values.
 789:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 790:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 791:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 792:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDA(volatile uint32_t *ptr)
 793:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 794:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 795:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 796:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("lda %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
ARM GAS  /tmp/cc4ato7K.s 			page 48


 797:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 798:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 799:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 800:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 801:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 802:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (8 bit)
 803:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB instruction for 8 bit values.
 804:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 805:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 806:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 807:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLB(uint8_t value, volatile uint8_t *ptr)
 808:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 809:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlb %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 810:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 811:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 812:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 813:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 814:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (16 bit)
 815:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH instruction for 16 bit values.
 816:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 817:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 818:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 819:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STLH(uint16_t value, volatile uint16_t *ptr)
 820:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 821:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlh %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 822:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 823:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 824:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 825:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 826:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release (32 bit)
 827:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL instruction for 32 bit values.
 828:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 829:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 830:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 831:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __STL(uint32_t value, volatile uint32_t *ptr)
 832:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 833:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stl %1, %0" : "=Q" (*ptr) : "r" ((uint32_t)value) : "memory" );
 834:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 835:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 836:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 837:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 838:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (8 bit)
 839:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAB exclusive instruction for 8 bit value.
 840:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 841:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return             value of type uint8_t at (*ptr)
 842:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 843:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint8_t __LDAEXB(volatile uint8_t *ptr)
 844:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 845:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 846:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 847:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexb %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 848:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint8_t) result);
 849:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 850:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 851:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 852:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 853:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (16 bit)
ARM GAS  /tmp/cc4ato7K.s 			page 49


 854:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDAH exclusive instruction for 16 bit values.
 855:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 856:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint16_t at (*ptr)
 857:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 858:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint16_t __LDAEXH(volatile uint16_t *ptr)
 859:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 860:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 861:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 862:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaexh %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 863:Drivers/CMSIS/Include/cmsis_gcc.h ****    return ((uint16_t) result);
 864:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 865:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 866:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 867:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 868:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Load-Acquire Exclusive (32 bit)
 869:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a LDA exclusive instruction for 32 bit values.
 870:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to data
 871:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return        value of type uint32_t at (*ptr)
 872:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 873:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __LDAEX(volatile uint32_t *ptr)
 874:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 875:Drivers/CMSIS/Include/cmsis_gcc.h ****     uint32_t result;
 876:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 877:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("ldaex %0, %1" : "=r" (result) : "Q" (*ptr) : "memory" );
 878:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 879:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 880:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 881:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 882:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 883:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (8 bit)
 884:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLB exclusive instruction for 8 bit values.
 885:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 886:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 887:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 888:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 889:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 890:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXB(uint8_t value, volatile uint8_t *ptr)
 891:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 892:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 893:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 894:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexb %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 895:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 896:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 897:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 898:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 899:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 900:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (16 bit)
 901:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STLH exclusive instruction for 16 bit values.
 902:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 903:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 904:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 905:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 906:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 907:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEXH(uint16_t value, volatile uint16_t *ptr)
 908:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 909:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 910:Drivers/CMSIS/Include/cmsis_gcc.h **** 
ARM GAS  /tmp/cc4ato7K.s 			page 50


 911:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlexh %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "mem
 912:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 913:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 914:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 915:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 916:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 917:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Store-Release Exclusive (32 bit)
 918:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Executes a STL exclusive instruction for 32 bit values.
 919:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]  value  Value to store
 920:Drivers/CMSIS/Include/cmsis_gcc.h ****   \param [in]    ptr  Pointer to location
 921:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          0  Function succeeded
 922:Drivers/CMSIS/Include/cmsis_gcc.h ****   \return          1  Function failed
 923:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 924:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __STLEX(uint32_t value, volatile uint32_t *ptr)
 925:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 926:Drivers/CMSIS/Include/cmsis_gcc.h ****    uint32_t result;
 927:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 928:Drivers/CMSIS/Include/cmsis_gcc.h ****    __ASM volatile ("stlex %0, %2, %1" : "=&r" (result), "=Q" (*ptr) : "r" ((uint32_t)value) : "memo
 929:Drivers/CMSIS/Include/cmsis_gcc.h ****    return(result);
 930:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 931:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 932:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif /* ((defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1)) || \
 933:Drivers/CMSIS/Include/cmsis_gcc.h ****            (defined (__ARM_ARCH_8M_BASE__ ) && (__ARM_ARCH_8M_BASE__ == 1))    ) */
 934:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 935:Drivers/CMSIS/Include/cmsis_gcc.h **** /*@}*/ /* end of group CMSIS_Core_InstructionInterface */
 936:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 937:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 938:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 939:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 940:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 941:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 942:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 943:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 944:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 945:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 946:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing special-purpose register PRIMASK.
 947:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 948:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 949:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 950:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 951:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 952:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 953:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 954:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 955:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 956:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 957:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
 958:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 959:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 960:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1412              		.loc 2 960 27 view .LVU260
 1413              	.LBB9:
 961:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 962:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1414              		.loc 2 962 3 view .LVU261
 1415              		.syntax unified
 1416              	@ 962 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
ARM GAS  /tmp/cc4ato7K.s 			page 51


 1417 0000 72B6     		cpsid i
 1418              	@ 0 "" 2
 1419              		.thumb
 1420              		.syntax unified
 1421              	.L46:
 1422              	.LBE9:
 1423              	.LBE8:
 414:Core/Src/main.c ****   while (1)
 1424              		.loc 1 414 3 view .LVU262
 415:Core/Src/main.c ****   {
 416:Core/Src/main.c ****   }
 1425              		.loc 1 416 3 view .LVU263
 414:Core/Src/main.c ****   while (1)
 1426              		.loc 1 414 9 view .LVU264
 1427 0002 FEE7     		b	.L46
 1428              		.cfi_endproc
 1429              	.LFE146:
 1431              		.section	.text.SystemClock_Config,"ax",%progbits
 1432              		.align	1
 1433              		.global	SystemClock_Config
 1434              		.syntax unified
 1435              		.thumb
 1436              		.thumb_func
 1438              	SystemClock_Config:
 1439              	.LFB145:
 360:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1440              		.loc 1 360 1 view -0
 1441              		.cfi_startproc
 1442              		@ args = 0, pretend = 0, frame = 80
 1443              		@ frame_needed = 0, uses_anonymous_args = 0
 1444 0000 10B5     		push	{r4, lr}
 1445              		.cfi_def_cfa_offset 8
 1446              		.cfi_offset 4, -8
 1447              		.cfi_offset 14, -4
 1448 0002 94B0     		sub	sp, sp, #80
 1449              		.cfi_def_cfa_offset 88
 361:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1450              		.loc 1 361 3 view .LVU266
 361:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1451              		.loc 1 361 22 is_stmt 0 view .LVU267
 1452 0004 08AC     		add	r4, sp, #32
 1453 0006 3022     		movs	r2, #48
 1454 0008 0021     		movs	r1, #0
 1455 000a 2046     		mov	r0, r4
 1456 000c FFF7FEFF 		bl	memset
 1457              	.LVL122:
 362:Core/Src/main.c **** 
 1458              		.loc 1 362 3 is_stmt 1 view .LVU268
 362:Core/Src/main.c **** 
 1459              		.loc 1 362 22 is_stmt 0 view .LVU269
 1460 0010 0023     		movs	r3, #0
 1461 0012 0393     		str	r3, [sp, #12]
 1462 0014 0493     		str	r3, [sp, #16]
 1463 0016 0593     		str	r3, [sp, #20]
 1464 0018 0693     		str	r3, [sp, #24]
 1465 001a 0793     		str	r3, [sp, #28]
 366:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
ARM GAS  /tmp/cc4ato7K.s 			page 52


 1466              		.loc 1 366 3 is_stmt 1 view .LVU270
 1467              	.LBB10:
 366:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1468              		.loc 1 366 3 view .LVU271
 1469 001c 0193     		str	r3, [sp, #4]
 366:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1470              		.loc 1 366 3 view .LVU272
 1471 001e 1E4A     		ldr	r2, .L53
 1472 0020 116C     		ldr	r1, [r2, #64]
 1473 0022 41F08051 		orr	r1, r1, #268435456
 1474 0026 1164     		str	r1, [r2, #64]
 366:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1475              		.loc 1 366 3 view .LVU273
 1476 0028 126C     		ldr	r2, [r2, #64]
 1477 002a 02F08052 		and	r2, r2, #268435456
 1478 002e 0192     		str	r2, [sp, #4]
 366:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1479              		.loc 1 366 3 view .LVU274
 1480 0030 019A     		ldr	r2, [sp, #4]
 1481              	.LBE10:
 366:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 1482              		.loc 1 366 3 view .LVU275
 367:Core/Src/main.c **** 
 1483              		.loc 1 367 3 view .LVU276
 1484              	.LBB11:
 367:Core/Src/main.c **** 
 1485              		.loc 1 367 3 view .LVU277
 1486 0032 0293     		str	r3, [sp, #8]
 367:Core/Src/main.c **** 
 1487              		.loc 1 367 3 view .LVU278
 1488 0034 194A     		ldr	r2, .L53+4
 1489 0036 1168     		ldr	r1, [r2]
 1490 0038 41F44041 		orr	r1, r1, #49152
 1491 003c 1160     		str	r1, [r2]
 367:Core/Src/main.c **** 
 1492              		.loc 1 367 3 view .LVU279
 1493 003e 1268     		ldr	r2, [r2]
 1494 0040 02F44042 		and	r2, r2, #49152
 1495 0044 0292     		str	r2, [sp, #8]
 367:Core/Src/main.c **** 
 1496              		.loc 1 367 3 view .LVU280
 1497 0046 029A     		ldr	r2, [sp, #8]
 1498              	.LBE11:
 367:Core/Src/main.c **** 
 1499              		.loc 1 367 3 view .LVU281
 372:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1500              		.loc 1 372 3 view .LVU282
 372:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 1501              		.loc 1 372 36 is_stmt 0 view .LVU283
 1502 0048 0222     		movs	r2, #2
 1503 004a 0892     		str	r2, [sp, #32]
 373:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1504              		.loc 1 373 3 is_stmt 1 view .LVU284
 373:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 1505              		.loc 1 373 30 is_stmt 0 view .LVU285
 1506 004c 0121     		movs	r1, #1
 1507 004e 0B91     		str	r1, [sp, #44]
ARM GAS  /tmp/cc4ato7K.s 			page 53


 374:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1508              		.loc 1 374 3 is_stmt 1 view .LVU286
 374:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1509              		.loc 1 374 41 is_stmt 0 view .LVU287
 1510 0050 1021     		movs	r1, #16
 1511 0052 0C91     		str	r1, [sp, #48]
 375:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1512              		.loc 1 375 3 is_stmt 1 view .LVU288
 375:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 1513              		.loc 1 375 34 is_stmt 0 view .LVU289
 1514 0054 0E92     		str	r2, [sp, #56]
 376:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1515              		.loc 1 376 3 is_stmt 1 view .LVU290
 376:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 8;
 1516              		.loc 1 376 35 is_stmt 0 view .LVU291
 1517 0056 0F93     		str	r3, [sp, #60]
 377:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 1518              		.loc 1 377 3 is_stmt 1 view .LVU292
 377:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 100;
 1519              		.loc 1 377 30 is_stmt 0 view .LVU293
 1520 0058 0823     		movs	r3, #8
 1521 005a 1093     		str	r3, [sp, #64]
 378:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1522              		.loc 1 378 3 is_stmt 1 view .LVU294
 378:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 1523              		.loc 1 378 30 is_stmt 0 view .LVU295
 1524 005c 6423     		movs	r3, #100
 1525 005e 1193     		str	r3, [sp, #68]
 379:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1526              		.loc 1 379 3 is_stmt 1 view .LVU296
 379:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 4;
 1527              		.loc 1 379 30 is_stmt 0 view .LVU297
 1528 0060 1292     		str	r2, [sp, #72]
 380:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1529              		.loc 1 380 3 is_stmt 1 view .LVU298
 380:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1530              		.loc 1 380 30 is_stmt 0 view .LVU299
 1531 0062 0423     		movs	r3, #4
 1532 0064 1393     		str	r3, [sp, #76]
 381:Core/Src/main.c ****   {
 1533              		.loc 1 381 3 is_stmt 1 view .LVU300
 381:Core/Src/main.c ****   {
 1534              		.loc 1 381 7 is_stmt 0 view .LVU301
 1535 0066 2046     		mov	r0, r4
 1536 0068 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1537              	.LVL123:
 381:Core/Src/main.c ****   {
 1538              		.loc 1 381 6 discriminator 1 view .LVU302
 1539 006c 80B9     		cbnz	r0, .L51
 388:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1540              		.loc 1 388 3 is_stmt 1 view .LVU303
 388:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1541              		.loc 1 388 31 is_stmt 0 view .LVU304
 1542 006e 0F23     		movs	r3, #15
 1543 0070 0393     		str	r3, [sp, #12]
 390:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1544              		.loc 1 390 3 is_stmt 1 view .LVU305
ARM GAS  /tmp/cc4ato7K.s 			page 54


 390:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1545              		.loc 1 390 34 is_stmt 0 view .LVU306
 1546 0072 0223     		movs	r3, #2
 1547 0074 0493     		str	r3, [sp, #16]
 391:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1548              		.loc 1 391 3 is_stmt 1 view .LVU307
 391:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1549              		.loc 1 391 35 is_stmt 0 view .LVU308
 1550 0076 0023     		movs	r3, #0
 1551 0078 0593     		str	r3, [sp, #20]
 392:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1552              		.loc 1 392 3 is_stmt 1 view .LVU309
 392:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1553              		.loc 1 392 36 is_stmt 0 view .LVU310
 1554 007a 4FF48052 		mov	r2, #4096
 1555 007e 0692     		str	r2, [sp, #24]
 393:Core/Src/main.c **** 
 1556              		.loc 1 393 3 is_stmt 1 view .LVU311
 393:Core/Src/main.c **** 
 1557              		.loc 1 393 36 is_stmt 0 view .LVU312
 1558 0080 0793     		str	r3, [sp, #28]
 395:Core/Src/main.c ****   {
 1559              		.loc 1 395 3 is_stmt 1 view .LVU313
 395:Core/Src/main.c ****   {
 1560              		.loc 1 395 7 is_stmt 0 view .LVU314
 1561 0082 0321     		movs	r1, #3
 1562 0084 03A8     		add	r0, sp, #12
 1563 0086 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1564              	.LVL124:
 395:Core/Src/main.c ****   {
 1565              		.loc 1 395 6 discriminator 1 view .LVU315
 1566 008a 18B9     		cbnz	r0, .L52
 399:Core/Src/main.c **** 
 1567              		.loc 1 399 1 view .LVU316
 1568 008c 14B0     		add	sp, sp, #80
 1569              		.cfi_remember_state
 1570              		.cfi_def_cfa_offset 8
 1571              		@ sp needed
 1572 008e 10BD     		pop	{r4, pc}
 1573              	.L51:
 1574              		.cfi_restore_state
 383:Core/Src/main.c ****   }
 1575              		.loc 1 383 5 is_stmt 1 view .LVU317
 1576 0090 FFF7FEFF 		bl	Error_Handler
 1577              	.LVL125:
 1578              	.L52:
 397:Core/Src/main.c ****   }
 1579              		.loc 1 397 5 view .LVU318
 1580 0094 FFF7FEFF 		bl	Error_Handler
 1581              	.LVL126:
 1582              	.L54:
 1583              		.align	2
 1584              	.L53:
 1585 0098 00380240 		.word	1073887232
 1586 009c 00700040 		.word	1073770496
 1587              		.cfi_endproc
 1588              	.LFE145:
ARM GAS  /tmp/cc4ato7K.s 			page 55


 1590              		.section	.rodata.main.str1.4,"aMS",%progbits,1
 1591              		.align	2
 1592              	.LC33:
 1593 0000 74656D70 		.ascii	"temp_msb\000"
 1593      5F6D7362 
 1593      00
 1594 0009 000000   		.align	2
 1595              	.LC34:
 1596 000c 74656D70 		.ascii	"temp_lsb\000"
 1596      5F6C7362 
 1596      00
 1597 0015 000000   		.align	2
 1598              	.LC35:
 1599 0018 74656D70 		.ascii	"temp_xlsb\000"
 1599      5F786C73 
 1599      6200
 1600 0022 0000     		.align	2
 1601              	.LC36:
 1602 0024 54656D70 		.ascii	"Temperature: %.2f Celsius\012\012\015\000"
 1602      65726174 
 1602      7572653A 
 1602      20252E32 
 1602      66204365 
 1603 0041 000000   		.align	2
 1604              	.LC37:
 1605 0044 70726573 		.ascii	"press_msb\000"
 1605      735F6D73 
 1605      6200
 1606 004e 0000     		.align	2
 1607              	.LC38:
 1608 0050 70726573 		.ascii	"press_lsb\000"
 1608      735F6C73 
 1608      6200
 1609 005a 0000     		.align	2
 1610              	.LC39:
 1611 005c 70726573 		.ascii	"press_xlsb\000"
 1611      735F786C 
 1611      736200
 1612 0067 00       		.align	2
 1613              	.LC40:
 1614 0068 50726573 		.ascii	"Pressure: %.4f Pa\012\012\015\000"
 1614      73757265 
 1614      3A20252E 
 1614      34662050 
 1614      610A0A0D 
 1615 007d 000000   		.align	2
 1616              	.LC42:
 1617 0080 41636365 		.ascii	"Acceleration: (%0.4f, %0.4f, %0.4f) \012\012\015\000"
 1617      6C657261 
 1617      74696F6E 
 1617      3A202825 
 1617      302E3466 
 1618              		.section	.text.main,"ax",%progbits
 1619              		.align	1
 1620              		.global	main
 1621              		.syntax unified
 1622              		.thumb
ARM GAS  /tmp/cc4ato7K.s 			page 56


 1623              		.thumb_func
 1625              	main:
 1626              	.LFB144:
 260:Core/Src/main.c **** 
 1627              		.loc 1 260 1 view -0
 1628              		.cfi_startproc
 1629              		@ args = 0, pretend = 0, frame = 640
 1630              		@ frame_needed = 0, uses_anonymous_args = 0
 1631 0000 2DE9F043 		push	{r4, r5, r6, r7, r8, r9, lr}
 1632              		.cfi_def_cfa_offset 28
 1633              		.cfi_offset 4, -28
 1634              		.cfi_offset 5, -24
 1635              		.cfi_offset 6, -20
 1636              		.cfi_offset 7, -16
 1637              		.cfi_offset 8, -12
 1638              		.cfi_offset 9, -8
 1639              		.cfi_offset 14, -4
 1640 0004 ADF5257D 		sub	sp, sp, #660
 1641              		.cfi_def_cfa_offset 688
 263:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)data, strlen(data), 1000);
 1642              		.loc 1 263 5 view .LVU320
 263:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)data, strlen(data), 1000);
 1643              		.loc 1 263 10 is_stmt 0 view .LVU321
 1644 0008 B84D     		ldr	r5, .L60
 1645 000a 8BAC     		add	r4, sp, #556
 1646 000c E86C     		ldr	r0, [r5, #76]	@ unaligned
 1647 000e 296D     		ldr	r1, [r5, #80]	@ unaligned
 1648 0010 6A6D     		ldr	r2, [r5, #84]	@ unaligned
 1649 0012 AB6D     		ldr	r3, [r5, #88]	@ unaligned
 1650 0014 0FC4     		stmia	r4!, {r0, r1, r2, r3}
 1651 0016 E86D     		ldr	r0, [r5, #92]	@ unaligned
 1652 0018 296E     		ldr	r1, [r5, #96]	@ unaligned
 1653 001a 03C4     		stmia	r4!, {r0, r1}
 1654 001c 4C22     		movs	r2, #76
 1655 001e 0021     		movs	r1, #0
 1656 0020 2046     		mov	r0, r4
 1657 0022 FFF7FEFF 		bl	memset
 1658              	.LVL127:
 264:Core/Src/main.c **** 
 1659              		.loc 1 264 5 is_stmt 1 view .LVU322
 264:Core/Src/main.c **** 
 1660              		.loc 1 264 48 is_stmt 0 view .LVU323
 1661 0026 8BAC     		add	r4, sp, #556
 1662 0028 2046     		mov	r0, r4
 1663 002a FFF7FEFF 		bl	strlen
 1664              	.LVL128:
 264:Core/Src/main.c **** 
 1665              		.loc 1 264 5 discriminator 1 view .LVU324
 1666 002e 4FF47A73 		mov	r3, #1000
 1667 0032 82B2     		uxth	r2, r0
 1668 0034 2146     		mov	r1, r4
 1669 0036 AE48     		ldr	r0, .L60+4
 1670 0038 FFF7FEFF 		bl	HAL_UART_Transmit
 1671              	.LVL129:
 271:Core/Src/main.c **** 
 1672              		.loc 1 271 3 is_stmt 1 view .LVU325
 1673 003c FFF7FEFF 		bl	HAL_Init
ARM GAS  /tmp/cc4ato7K.s 			page 57


 1674              	.LVL130:
 278:Core/Src/main.c **** 
 1675              		.loc 1 278 3 view .LVU326
 1676 0040 FFF7FEFF 		bl	SystemClock_Config
 1677              	.LVL131:
 285:Core/Src/main.c ****   MX_I2C1_Init();
 1678              		.loc 1 285 3 view .LVU327
 1679 0044 FFF7FEFF 		bl	MX_GPIO_Init
 1680              	.LVL132:
 286:Core/Src/main.c ****   MX_USART1_UART_Init();
 1681              		.loc 1 286 3 view .LVU328
 1682 0048 FFF7FEFF 		bl	MX_I2C1_Init
 1683              	.LVL133:
 287:Core/Src/main.c ****   MX_TIM1_Init();
 1684              		.loc 1 287 3 view .LVU329
 1685 004c FFF7FEFF 		bl	MX_USART1_UART_Init
 1686              	.LVL134:
 288:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1687              		.loc 1 288 3 view .LVU330
 1688 0050 FFF7FEFF 		bl	MX_TIM1_Init
 1689              	.LVL135:
 290:Core/Src/main.c **** 
 1690              		.loc 1 290 3 view .LVU331
 1691 0054 0021     		movs	r1, #0
 1692 0056 A748     		ldr	r0, .L60+8
 1693 0058 FFF7FEFF 		bl	HAL_TIM_PWM_Start
 1694              	.LVL136:
 292:Core/Src/main.c ****   InitBmp();
 1695              		.loc 1 292 3 view .LVU332
 1696 005c FFF7FEFF 		bl	Acc_LSM_Init
 1697              	.LVL137:
 293:Core/Src/main.c ****   Read_Dig_Variables();
 1698              		.loc 1 293 3 view .LVU333
 1699 0060 FFF7FEFF 		bl	InitBmp
 1700              	.LVL138:
 294:Core/Src/main.c **** 
 1701              		.loc 1 294 3 view .LVU334
 1702 0064 FFF7FEFF 		bl	Read_Dig_Variables
 1703              	.LVL139:
 297:Core/Src/main.c ****   UART_Send_HAL_Status(HAL_I2C_Mem_Write(&hi2c1, 0x76 << 1, 0xF4, I2C_MEMADD_SIZE_8BIT, &ctrl_meas,
 1704              		.loc 1 297 3 view .LVU335
 297:Core/Src/main.c ****   UART_Send_HAL_Status(HAL_I2C_Mem_Write(&hi2c1, 0x76 << 1, 0xF4, I2C_MEMADD_SIZE_8BIT, &ctrl_meas,
 1705              		.loc 1 297 11 is_stmt 0 view .LVU336
 1706 0068 4923     		movs	r3, #73
 1707 006a 8DF82B32 		strb	r3, [sp, #555]
 298:Core/Src/main.c **** 
 1708              		.loc 1 298 3 is_stmt 1 view .LVU337
 1709 006e FF23     		movs	r3, #255
 1710 0070 0293     		str	r3, [sp, #8]
 1711 0072 0123     		movs	r3, #1
 1712 0074 0193     		str	r3, [sp, #4]
 1713 0076 0DF22B22 		addw	r2, sp, #555
 1714 007a 0092     		str	r2, [sp]
 1715 007c F422     		movs	r2, #244
 1716 007e EC21     		movs	r1, #236
 1717 0080 9D48     		ldr	r0, .L60+12
 1718 0082 FFF7FEFF 		bl	HAL_I2C_Mem_Write
ARM GAS  /tmp/cc4ato7K.s 			page 58


 1719              	.LVL140:
 298:Core/Src/main.c **** 
 1720              		.loc 1 298 3 is_stmt 0 discriminator 1 view .LVU338
 1721 0086 9D49     		ldr	r1, .L60+16
 1722 0088 FFF7FEFF 		bl	UART_Send_HAL_Status
 1723              	.LVL141:
 1724              	.L58:
 304:Core/Src/main.c ****   {
 1725              		.loc 1 304 3 is_stmt 1 view .LVU339
 1726              	.LBB12:
 306:Core/Src/main.c **** 
 1727              		.loc 1 306 5 view .LVU340
 1728 008c 4FF47A70 		mov	r0, #1000
 1729 0090 FFF7FEFF 		bl	HAL_Delay
 1730              	.LVL142:
 308:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)data, strlen(data), 1000);
 1731              		.loc 1 308 5 view .LVU341
 308:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)data, strlen(data), 1000);
 1732              		.loc 1 308 10 is_stmt 0 view .LVU342
 1733 0094 0DAE     		add	r6, sp, #52
 1734 0096 954C     		ldr	r4, .L60
 1735 0098 04F1640C 		add	ip, r4, #100
 1736 009c 3546     		mov	r5, r6
 1737 009e 9434     		adds	r4, r4, #148
 1738              	.L56:
 1739 00a0 AE46     		mov	lr, r5
 1740 00a2 DCF80000 		ldr	r0, [ip]	@ unaligned
 1741 00a6 DCF80410 		ldr	r1, [ip, #4]	@ unaligned
 1742 00aa DCF80820 		ldr	r2, [ip, #8]	@ unaligned
 1743 00ae DCF80C30 		ldr	r3, [ip, #12]	@ unaligned
 1744 00b2 AEE80F00 		stmia	lr!, {r0, r1, r2, r3}
 1745 00b6 0CF1100C 		add	ip, ip, #16
 1746 00ba 7546     		mov	r5, lr
 1747 00bc A445     		cmp	ip, r4
 1748 00be EFD1     		bne	.L56
 1749 00c0 DCF80000 		ldr	r0, [ip]	@ unaligned
 1750 00c4 CEF80000 		str	r0, [lr]
 1751 00c8 9CF80430 		ldrb	r3, [ip, #4]	@ zero_extendqisi2
 1752 00cc 8EF80430 		strb	r3, [lr, #4]
 1753 00d0 2F22     		movs	r2, #47
 1754 00d2 0021     		movs	r1, #0
 1755 00d4 06F13500 		add	r0, r6, #53
 1756 00d8 FFF7FEFF 		bl	memset
 1757              	.LVL143:
 309:Core/Src/main.c **** 
 1758              		.loc 1 309 5 is_stmt 1 view .LVU343
 309:Core/Src/main.c **** 
 1759              		.loc 1 309 48 is_stmt 0 view .LVU344
 1760 00dc 0DAC     		add	r4, sp, #52
 1761 00de 2046     		mov	r0, r4
 1762 00e0 FFF7FEFF 		bl	strlen
 1763              	.LVL144:
 309:Core/Src/main.c **** 
 1764              		.loc 1 309 5 discriminator 1 view .LVU345
 1765 00e4 DFF80882 		ldr	r8, .L60+4
 1766 00e8 4FF47A73 		mov	r3, #1000
 1767 00ec 82B2     		uxth	r2, r0
ARM GAS  /tmp/cc4ato7K.s 			page 59


 1768 00ee 2146     		mov	r1, r4
 1769 00f0 4046     		mov	r0, r8
 1770 00f2 FFF7FEFF 		bl	HAL_UART_Transmit
 1771              	.LVL145:
 312:Core/Src/main.c ****     temp_raw[0] = temp_raw[1] = temp_raw[2]  = 0;
 1772              		.loc 1 312 5 is_stmt 1 view .LVU346
 313:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFA, I2C_MEMADD_SIZE_8BIT, temp_raw, 
 1773              		.loc 1 313 5 view .LVU347
 313:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFA, I2C_MEMADD_SIZE_8BIT, temp_raw, 
 1774              		.loc 1 313 46 is_stmt 0 view .LVU348
 1775 00f6 04AD     		add	r5, sp, #16
 1776 00f8 4FF00009 		mov	r9, #0
 1777 00fc 8DF81290 		strb	r9, [sp, #18]
 313:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFA, I2C_MEMADD_SIZE_8BIT, temp_raw, 
 1778              		.loc 1 313 31 view .LVU349
 1779 0100 8DF81190 		strb	r9, [sp, #17]
 313:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFA, I2C_MEMADD_SIZE_8BIT, temp_raw, 
 1780              		.loc 1 313 17 view .LVU350
 1781 0104 8DF81090 		strb	r9, [sp, #16]
 314:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFB, I2C_MEMADD_SIZE_8BIT, temp_raw+1
 1782              		.loc 1 314 5 is_stmt 1 view .LVU351
 1783 0108 7B4E     		ldr	r6, .L60+12
 1784 010a FF27     		movs	r7, #255
 1785 010c 0297     		str	r7, [sp, #8]
 1786 010e 0124     		movs	r4, #1
 1787 0110 0194     		str	r4, [sp, #4]
 1788 0112 0095     		str	r5, [sp]
 1789 0114 2346     		mov	r3, r4
 1790 0116 FA22     		movs	r2, #250
 1791 0118 EC21     		movs	r1, #236
 1792 011a 3046     		mov	r0, r6
 1793 011c FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1794              	.LVL146:
 314:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFB, I2C_MEMADD_SIZE_8BIT, temp_raw+1
 1795              		.loc 1 314 5 is_stmt 0 discriminator 1 view .LVU352
 1796 0120 7749     		ldr	r1, .L60+20
 1797 0122 FFF7FEFF 		bl	UART_Send_HAL_Status
 1798              	.LVL147:
 315:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFC, I2C_MEMADD_SIZE_8BIT, temp_raw+2
 1799              		.loc 1 315 5 is_stmt 1 view .LVU353
 1800 0126 0297     		str	r7, [sp, #8]
 1801 0128 0194     		str	r4, [sp, #4]
 1802 012a 0DF11103 		add	r3, sp, #17
 1803 012e 0093     		str	r3, [sp]
 1804 0130 2346     		mov	r3, r4
 1805 0132 FB22     		movs	r2, #251
 1806 0134 EC21     		movs	r1, #236
 1807 0136 3046     		mov	r0, r6
 1808 0138 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1809              	.LVL148:
 315:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xFC, I2C_MEMADD_SIZE_8BIT, temp_raw+2
 1810              		.loc 1 315 5 is_stmt 0 discriminator 1 view .LVU354
 1811 013c 7149     		ldr	r1, .L60+24
 1812 013e FFF7FEFF 		bl	UART_Send_HAL_Status
 1813              	.LVL149:
 316:Core/Src/main.c **** 
 1814              		.loc 1 316 5 is_stmt 1 view .LVU355
ARM GAS  /tmp/cc4ato7K.s 			page 60


 1815 0142 0297     		str	r7, [sp, #8]
 1816 0144 0194     		str	r4, [sp, #4]
 1817 0146 0DF11203 		add	r3, sp, #18
 1818 014a 0093     		str	r3, [sp]
 1819 014c 2346     		mov	r3, r4
 1820 014e FC22     		movs	r2, #252
 1821 0150 EC21     		movs	r1, #236
 1822 0152 3046     		mov	r0, r6
 1823 0154 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1824              	.LVL150:
 316:Core/Src/main.c **** 
 1825              		.loc 1 316 5 is_stmt 0 discriminator 1 view .LVU356
 1826 0158 6B49     		ldr	r1, .L60+28
 1827 015a FFF7FEFF 		bl	UART_Send_HAL_Status
 1828              	.LVL151:
 318:Core/Src/main.c ****     actual_temp = 0;
 1829              		.loc 1 318 5 is_stmt 1 view .LVU357
 318:Core/Src/main.c ****     actual_temp = 0;
 1830              		.loc 1 318 58 is_stmt 0 view .LVU358
 1831 015e 9DF81020 		ldrb	r2, [sp, #16]	@ zero_extendqisi2
 318:Core/Src/main.c ****     actual_temp = 0;
 1832              		.loc 1 318 90 view .LVU359
 1833 0162 9DF81130 		ldrb	r3, [sp, #17]	@ zero_extendqisi2
 318:Core/Src/main.c ****     actual_temp = 0;
 1834              		.loc 1 318 94 view .LVU360
 1835 0166 1B01     		lsls	r3, r3, #4
 318:Core/Src/main.c ****     actual_temp = 0;
 1836              		.loc 1 318 69 view .LVU361
 1837 0168 43EA0233 		orr	r3, r3, r2, lsl #12
 318:Core/Src/main.c ****     actual_temp = 0;
 1838              		.loc 1 318 121 view .LVU362
 1839 016c 9DF81200 		ldrb	r0, [sp, #18]	@ zero_extendqisi2
 1840              	.LVL152:
 319:Core/Src/main.c ****     actual_temp = bmp280_compensate_T_int32(temp_raw_32);
 1841              		.loc 1 319 5 is_stmt 1 view .LVU363
 319:Core/Src/main.c ****     actual_temp = bmp280_compensate_T_int32(temp_raw_32);
 1842              		.loc 1 319 17 is_stmt 0 view .LVU364
 1843 0170 664D     		ldr	r5, .L60+32
 1844 0172 C5F80090 		str	r9, [r5]
 320:Core/Src/main.c **** 
 1845              		.loc 1 320 5 is_stmt 1 view .LVU365
 320:Core/Src/main.c **** 
 1846              		.loc 1 320 19 is_stmt 0 view .LVU366
 1847 0176 43EA1010 		orr	r0, r3, r0, lsr #4
 1848              	.LVL153:
 320:Core/Src/main.c **** 
 1849              		.loc 1 320 19 view .LVU367
 1850 017a FFF7FEFF 		bl	bmp280_compensate_T_int32
 1851              	.LVL154:
 320:Core/Src/main.c **** 
 1852              		.loc 1 320 17 discriminator 1 view .LVU368
 1853 017e 2860     		str	r0, [r5]
 322:Core/Src/main.c ****     sprintf(temp_str, "Temperature: %.2f Celsius\n\n\r", ((float)actual_temp)/100);
 1854              		.loc 1 322 5 is_stmt 1 view .LVU369
 323:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)temp_str, strlen(temp_str), 1000);
 1855              		.loc 1 323 5 view .LVU370
 323:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)temp_str, strlen(temp_str), 1000);
ARM GAS  /tmp/cc4ato7K.s 			page 61


 1856              		.loc 1 323 59 is_stmt 0 view .LVU371
 1857 0180 07EE900A 		vmov	s15, r0	@ int
 1858 0184 F8EEE77A 		vcvt.f32.s32	s15, s15
 323:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)temp_str, strlen(temp_str), 1000);
 1859              		.loc 1 323 5 view .LVU372
 1860 0188 9FED617A 		vldr.32	s14, .L60+36
 1861 018c C7EE877A 		vdiv.f32	s15, s15, s14
 1862 0190 17EE900A 		vmov	r0, s15
 1863 0194 FFF7FEFF 		bl	__aeabi_f2d
 1864              	.LVL155:
 1865 0198 0246     		mov	r2, r0
 1866 019a 0B46     		mov	r3, r1
 1867 019c 26AD     		add	r5, sp, #152
 1868 019e 5D49     		ldr	r1, .L60+40
 1869 01a0 2846     		mov	r0, r5
 1870 01a2 FFF7FEFF 		bl	sprintf
 1871              	.LVL156:
 324:Core/Src/main.c **** 
 1872              		.loc 1 324 5 is_stmt 1 view .LVU373
 324:Core/Src/main.c **** 
 1873              		.loc 1 324 52 is_stmt 0 view .LVU374
 1874 01a6 2846     		mov	r0, r5
 1875 01a8 FFF7FEFF 		bl	strlen
 1876              	.LVL157:
 324:Core/Src/main.c **** 
 1877              		.loc 1 324 5 discriminator 1 view .LVU375
 1878 01ac 4FF47A73 		mov	r3, #1000
 1879 01b0 82B2     		uxth	r2, r0
 1880 01b2 2946     		mov	r1, r5
 1881 01b4 4046     		mov	r0, r8
 1882 01b6 FFF7FEFF 		bl	HAL_UART_Transmit
 1883              	.LVL158:
 326:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xF7, I2C_MEMADD_SIZE_8BIT, pressure_r
 1884              		.loc 1 326 5 is_stmt 1 view .LVU376
 327:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xF8, I2C_MEMADD_SIZE_8BIT, pressure_r
 1885              		.loc 1 327 5 view .LVU377
 1886 01ba 0297     		str	r7, [sp, #8]
 1887 01bc 0194     		str	r4, [sp, #4]
 1888 01be 05AD     		add	r5, sp, #20
 1889 01c0 0095     		str	r5, [sp]
 1890 01c2 2346     		mov	r3, r4
 1891 01c4 F722     		movs	r2, #247
 1892 01c6 EC21     		movs	r1, #236
 1893 01c8 3046     		mov	r0, r6
 1894 01ca FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1895              	.LVL159:
 327:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xF8, I2C_MEMADD_SIZE_8BIT, pressure_r
 1896              		.loc 1 327 5 is_stmt 0 discriminator 1 view .LVU378
 1897 01ce 5249     		ldr	r1, .L60+44
 1898 01d0 FFF7FEFF 		bl	UART_Send_HAL_Status
 1899              	.LVL160:
 328:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xF9, I2C_MEMADD_SIZE_8BIT, pressure_r
 1900              		.loc 1 328 5 is_stmt 1 view .LVU379
 1901 01d4 0297     		str	r7, [sp, #8]
 1902 01d6 0194     		str	r4, [sp, #4]
 1903 01d8 0DF11503 		add	r3, sp, #21
 1904 01dc 0093     		str	r3, [sp]
ARM GAS  /tmp/cc4ato7K.s 			page 62


 1905 01de 2346     		mov	r3, r4
 1906 01e0 F822     		movs	r2, #248
 1907 01e2 EC21     		movs	r1, #236
 1908 01e4 3046     		mov	r0, r6
 1909 01e6 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1910              	.LVL161:
 328:Core/Src/main.c ****     UART_Send_HAL_Status(HAL_I2C_Mem_Read(&hi2c1, 0x76 << 1, 0xF9, I2C_MEMADD_SIZE_8BIT, pressure_r
 1911              		.loc 1 328 5 is_stmt 0 discriminator 1 view .LVU380
 1912 01ea 4C49     		ldr	r1, .L60+48
 1913 01ec FFF7FEFF 		bl	UART_Send_HAL_Status
 1914              	.LVL162:
 329:Core/Src/main.c **** 
 1915              		.loc 1 329 5 is_stmt 1 view .LVU381
 1916 01f0 0297     		str	r7, [sp, #8]
 1917 01f2 0194     		str	r4, [sp, #4]
 1918 01f4 0DF11603 		add	r3, sp, #22
 1919 01f8 0093     		str	r3, [sp]
 1920 01fa 2346     		mov	r3, r4
 1921 01fc F922     		movs	r2, #249
 1922 01fe EC21     		movs	r1, #236
 1923 0200 3046     		mov	r0, r6
 1924 0202 FFF7FEFF 		bl	HAL_I2C_Mem_Read
 1925              	.LVL163:
 329:Core/Src/main.c **** 
 1926              		.loc 1 329 5 is_stmt 0 discriminator 1 view .LVU382
 1927 0206 4649     		ldr	r1, .L60+52
 1928 0208 FFF7FEFF 		bl	UART_Send_HAL_Status
 1929              	.LVL164:
 331:Core/Src/main.c ****     actual_pressure = bmp280_compensate_P_int64(pressure_raw_32);
 1930              		.loc 1 331 5 is_stmt 1 view .LVU383
 331:Core/Src/main.c ****     actual_pressure = bmp280_compensate_P_int64(pressure_raw_32);
 1931              		.loc 1 331 66 is_stmt 0 view .LVU384
 1932 020c 9DF81420 		ldrb	r2, [sp, #20]	@ zero_extendqisi2
 331:Core/Src/main.c ****     actual_pressure = bmp280_compensate_P_int64(pressure_raw_32);
 1933              		.loc 1 331 102 view .LVU385
 1934 0210 9DF81530 		ldrb	r3, [sp, #21]	@ zero_extendqisi2
 331:Core/Src/main.c ****     actual_pressure = bmp280_compensate_P_int64(pressure_raw_32);
 1935              		.loc 1 331 106 view .LVU386
 1936 0214 1B01     		lsls	r3, r3, #4
 331:Core/Src/main.c ****     actual_pressure = bmp280_compensate_P_int64(pressure_raw_32);
 1937              		.loc 1 331 77 view .LVU387
 1938 0216 43EA0233 		orr	r3, r3, r2, lsl #12
 331:Core/Src/main.c ****     actual_pressure = bmp280_compensate_P_int64(pressure_raw_32);
 1939              		.loc 1 331 137 view .LVU388
 1940 021a 9DF81600 		ldrb	r0, [sp, #22]	@ zero_extendqisi2
 1941              	.LVL165:
 332:Core/Src/main.c **** 
 1942              		.loc 1 332 5 is_stmt 1 view .LVU389
 332:Core/Src/main.c **** 
 1943              		.loc 1 332 23 is_stmt 0 view .LVU390
 1944 021e 43EA1010 		orr	r0, r3, r0, lsr #4
 1945              	.LVL166:
 332:Core/Src/main.c **** 
 1946              		.loc 1 332 23 view .LVU391
 1947 0222 FFF7FEFF 		bl	bmp280_compensate_P_int64
 1948              	.LVL167:
 332:Core/Src/main.c **** 
ARM GAS  /tmp/cc4ato7K.s 			page 63


 1949              		.loc 1 332 21 discriminator 1 view .LVU392
 1950 0226 3F4B     		ldr	r3, .L60+56
 1951 0228 1860     		str	r0, [r3]
 334:Core/Src/main.c ****     sprintf(pressure_str, "Pressure: %.4f Pa\n\n\r",  ((float)actual_pressure)/256);
 1952              		.loc 1 334 5 is_stmt 1 view .LVU393
 335:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)pressure_str, strlen(pressure_str), 1000);
 1953              		.loc 1 335 5 view .LVU394
 335:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)pressure_str, strlen(pressure_str), 1000);
 1954              		.loc 1 335 56 is_stmt 0 view .LVU395
 1955 022a 07EE900A 		vmov	s15, r0	@ int
 1956 022e F8EE677A 		vcvt.f32.u32	s15, s15
 335:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)pressure_str, strlen(pressure_str), 1000);
 1957              		.loc 1 335 5 view .LVU396
 1958 0232 9FED3D7A 		vldr.32	s14, .L60+60
 1959 0236 67EE877A 		vmul.f32	s15, s15, s14
 1960 023a 17EE900A 		vmov	r0, s15
 1961 023e FFF7FEFF 		bl	__aeabi_f2d
 1962              	.LVL168:
 1963 0242 0246     		mov	r2, r0
 1964 0244 0B46     		mov	r3, r1
 1965 0246 3FAC     		add	r4, sp, #252
 1966 0248 3849     		ldr	r1, .L60+64
 1967 024a 2046     		mov	r0, r4
 1968 024c FFF7FEFF 		bl	sprintf
 1969              	.LVL169:
 336:Core/Src/main.c **** 
 1970              		.loc 1 336 5 is_stmt 1 view .LVU397
 336:Core/Src/main.c **** 
 1971              		.loc 1 336 56 is_stmt 0 view .LVU398
 1972 0250 2046     		mov	r0, r4
 1973 0252 FFF7FEFF 		bl	strlen
 1974              	.LVL170:
 336:Core/Src/main.c **** 
 1975              		.loc 1 336 5 discriminator 1 view .LVU399
 1976 0256 4FF47A73 		mov	r3, #1000
 1977 025a 82B2     		uxth	r2, r0
 1978 025c 2146     		mov	r1, r4
 1979 025e 4046     		mov	r0, r8
 1980 0260 FFF7FEFF 		bl	HAL_UART_Transmit
 1981              	.LVL171:
 338:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)data1, strlen(data), 1000);
 1982              		.loc 1 338 5 is_stmt 1 view .LVU400
 338:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)data1, strlen(data), 1000);
 1983              		.loc 1 338 10 is_stmt 0 view .LVU401
 1984 0264 0DF5B07C 		add	ip, sp, #352
 1985 0268 204E     		ldr	r6, .L60
 1986 026a 06F19C04 		add	r4, r6, #156
 1987 026e 6746     		mov	r7, ip
 1988 0270 CC36     		adds	r6, r6, #204
 1989              	.L57:
 1990 0272 3D46     		mov	r5, r7
 1991 0274 2068     		ldr	r0, [r4]	@ unaligned
 1992 0276 6168     		ldr	r1, [r4, #4]	@ unaligned
 1993 0278 A268     		ldr	r2, [r4, #8]	@ unaligned
 1994 027a E368     		ldr	r3, [r4, #12]	@ unaligned
 1995 027c 0FC5     		stmia	r5!, {r0, r1, r2, r3}
 1996 027e 1034     		adds	r4, r4, #16
ARM GAS  /tmp/cc4ato7K.s 			page 64


 1997 0280 2F46     		mov	r7, r5
 1998 0282 B442     		cmp	r4, r6
 1999 0284 F5D1     		bne	.L57
 2000 0286 2068     		ldr	r0, [r4]	@ unaligned
 2001 0288 2860     		str	r0, [r5]
 2002 028a 2379     		ldrb	r3, [r4, #4]	@ zero_extendqisi2
 2003 028c 2B71     		strb	r3, [r5, #4]
 2004 028e 2F22     		movs	r2, #47
 2005 0290 0021     		movs	r1, #0
 2006 0292 0CF13500 		add	r0, ip, #53
 2007 0296 FFF7FEFF 		bl	memset
 2008              	.LVL172:
 339:Core/Src/main.c **** 
 2009              		.loc 1 339 5 is_stmt 1 view .LVU402
 339:Core/Src/main.c **** 
 2010              		.loc 1 339 49 is_stmt 0 view .LVU403
 2011 029a 0DA8     		add	r0, sp, #52
 2012 029c FFF7FEFF 		bl	strlen
 2013              	.LVL173:
 339:Core/Src/main.c **** 
 2014              		.loc 1 339 5 discriminator 1 view .LVU404
 2015 02a0 134E     		ldr	r6, .L60+4
 2016 02a2 4FF47A73 		mov	r3, #1000
 2017 02a6 82B2     		uxth	r2, r0
 2018 02a8 58A9     		add	r1, sp, #352
 2019 02aa 3046     		mov	r0, r6
 2020 02ac FFF7FEFF 		bl	HAL_UART_Transmit
 2021              	.LVL174:
 341:Core/Src/main.c ****     Read_Acc(acc_vals);
 2022              		.loc 1 341 5 is_stmt 1 view .LVU405
 342:Core/Src/main.c **** 
 2023              		.loc 1 342 5 view .LVU406
 2024 02b0 06AC     		add	r4, sp, #24
 2025 02b2 2046     		mov	r0, r4
 2026 02b4 FFF7FEFF 		bl	Read_Acc
 2027              	.LVL175:
 344:Core/Src/main.c ****     sprintf(acc_str, "Acceleration: (%0.4f, %0.4f, %0.4f) \n\n\r", acc_vals[0], acc_vals[1], acc_va
 2028              		.loc 1 344 5 view .LVU407
 345:Core/Src/main.c ****     HAL_UART_Transmit(&huart1, (uint8_t*)acc_str, strlen(acc_str), 1000);
 2029              		.loc 1 345 5 view .LVU408
 2030 02b8 71AD     		add	r5, sp, #452
 2031 02ba DDE90A23 		ldrd	r2, [sp, #40]
 2032 02be CDE90223 		strd	r2, [sp, #8]
 2033 02c2 DDE90823 		ldrd	r2, [sp, #32]
 2034 02c6 CDE90023 		strd	r2, [sp]
 2035 02ca DDE90623 		ldrd	r2, [sp, #24]
 2036 02ce 1849     		ldr	r1, .L60+68
 2037 02d0 2846     		mov	r0, r5
 2038 02d2 FFF7FEFF 		bl	sprintf
 2039              	.LVL176:
 346:Core/Src/main.c **** 
 2040              		.loc 1 346 5 view .LVU409
 346:Core/Src/main.c **** 
 2041              		.loc 1 346 51 is_stmt 0 view .LVU410
 2042 02d6 2846     		mov	r0, r5
 2043 02d8 FFF7FEFF 		bl	strlen
 2044              	.LVL177:
ARM GAS  /tmp/cc4ato7K.s 			page 65


 346:Core/Src/main.c **** 
 2045              		.loc 1 346 5 discriminator 1 view .LVU411
 2046 02dc 4FF47A73 		mov	r3, #1000
 2047 02e0 82B2     		uxth	r2, r0
 2048 02e2 2946     		mov	r1, r5
 2049 02e4 3046     		mov	r0, r6
 2050 02e6 FFF7FEFF 		bl	HAL_UART_Transmit
 2051              	.LVL178:
 2052              	.LBE12:
 304:Core/Src/main.c ****   {
 2053              		.loc 1 304 9 is_stmt 1 view .LVU412
 2054 02ea CFE6     		b	.L58
 2055              	.L61:
 2056              		.align	2
 2057              	.L60:
 2058 02ec 00000000 		.word	.LANCHOR0
 2059 02f0 00000000 		.word	huart1
 2060 02f4 00000000 		.word	htim1
 2061 02f8 00000000 		.word	hi2c1
 2062 02fc 0C000000 		.word	.LC23
 2063 0300 00000000 		.word	.LC33
 2064 0304 0C000000 		.word	.LC34
 2065 0308 18000000 		.word	.LC35
 2066 030c 00000000 		.word	actual_temp
 2067 0310 0000C842 		.word	1120403456
 2068 0314 24000000 		.word	.LC36
 2069 0318 44000000 		.word	.LC37
 2070 031c 50000000 		.word	.LC38
 2071 0320 5C000000 		.word	.LC39
 2072 0324 00000000 		.word	actual_pressure
 2073 0328 0000803B 		.word	998244352
 2074 032c 68000000 		.word	.LC40
 2075 0330 80000000 		.word	.LC42
 2076              		.cfi_endproc
 2077              	.LFE144:
 2079              		.global	t_fine
 2080              		.section	.bss.t_fine,"aw",%nobits
 2081              		.align	2
 2084              	t_fine:
 2085 0000 00000000 		.space	4
 2086              		.global	actual_pressure
 2087              		.section	.bss.actual_pressure,"aw",%nobits
 2088              		.align	2
 2091              	actual_pressure:
 2092 0000 00000000 		.space	4
 2093              		.global	actual_temp
 2094              		.section	.bss.actual_temp,"aw",%nobits
 2095              		.align	2
 2098              	actual_temp:
 2099 0000 00000000 		.space	4
 2100              		.global	dig_P9
 2101              		.section	.bss.dig_P9,"aw",%nobits
 2102              		.align	1
 2105              	dig_P9:
 2106 0000 0000     		.space	2
 2107              		.global	dig_P8
 2108              		.section	.bss.dig_P8,"aw",%nobits
ARM GAS  /tmp/cc4ato7K.s 			page 66


 2109              		.align	1
 2112              	dig_P8:
 2113 0000 0000     		.space	2
 2114              		.global	dig_P7
 2115              		.section	.bss.dig_P7,"aw",%nobits
 2116              		.align	1
 2119              	dig_P7:
 2120 0000 0000     		.space	2
 2121              		.global	dig_P6
 2122              		.section	.bss.dig_P6,"aw",%nobits
 2123              		.align	1
 2126              	dig_P6:
 2127 0000 0000     		.space	2
 2128              		.global	dig_P5
 2129              		.section	.bss.dig_P5,"aw",%nobits
 2130              		.align	1
 2133              	dig_P5:
 2134 0000 0000     		.space	2
 2135              		.global	dig_P4
 2136              		.section	.bss.dig_P4,"aw",%nobits
 2137              		.align	1
 2140              	dig_P4:
 2141 0000 0000     		.space	2
 2142              		.global	dig_P3
 2143              		.section	.bss.dig_P3,"aw",%nobits
 2144              		.align	1
 2147              	dig_P3:
 2148 0000 0000     		.space	2
 2149              		.global	dig_P2
 2150              		.section	.bss.dig_P2,"aw",%nobits
 2151              		.align	1
 2154              	dig_P2:
 2155 0000 0000     		.space	2
 2156              		.global	dig_P1
 2157              		.section	.bss.dig_P1,"aw",%nobits
 2158              		.align	1
 2161              	dig_P1:
 2162 0000 0000     		.space	2
 2163              		.global	dig_T3
 2164              		.section	.bss.dig_T3,"aw",%nobits
 2165              		.align	1
 2168              	dig_T3:
 2169 0000 0000     		.space	2
 2170              		.global	dig_T2
 2171              		.section	.bss.dig_T2,"aw",%nobits
 2172              		.align	1
 2175              	dig_T2:
 2176 0000 0000     		.space	2
 2177              		.global	dig_T1
 2178              		.section	.bss.dig_T1,"aw",%nobits
 2179              		.align	1
 2182              	dig_T1:
 2183 0000 0000     		.space	2
 2184              		.section	.rodata
 2185              		.align	2
 2186              		.set	.LANCHOR0,. + 0
 2187              	.LC1:
ARM GAS  /tmp/cc4ato7K.s 			page 67


 2188 0000 424D5020 		.ascii	"BMP READ ERROR\012\015\000"
 2188      52454144 
 2188      20455252 
 2188      4F520A0D 
 2188      00
 2189 0011 000000   		.space	3
 2190              	.LC7:
 2191 0014 0A0D0000 		.ascii	"\012\015\000\000"
 2192              	.LC24:
 2193 0018 41434345 		.ascii	"ACCELEROMETER READ ERROR\012\015\000"
 2193      4C45524F 
 2193      4D455445 
 2193      52205245 
 2193      41442045 
 2194 0033 00000000 		.space	23
 2194      00000000 
 2194      00000000 
 2194      00000000 
 2194      00000000 
 2195 004a 0000     		.space	2
 2196              	.LC31:
 2197 004c 46343131 		.ascii	"F411 says: I'm alive\012\015\000\000"
 2197      20736179 
 2197      733A2049 
 2197      276D2061 
 2197      6C697665 
 2198              	.LC32:
 2199 0064 2D2D2D2D 		.ascii	"------------------------BMP----------------------\012"
 2199      2D2D2D2D 
 2199      2D2D2D2D 
 2199      2D2D2D2D 
 2199      2D2D2D2D 
 2200 0096 0D0000   		.ascii	"\015\000\000"
 2201 0099 000000   		.space	3
 2202              	.LC41:
 2203 009c 2D2D2D2D 		.ascii	"------------------------ACC----------------------\012"
 2203      2D2D2D2D 
 2203      2D2D2D2D 
 2203      2D2D2D2D 
 2203      2D2D2D2D 
 2204 00ce 0D0000   		.ascii	"\015\000\000"
 2205              		.text
 2206              	.Letext0:
 2207              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 2208              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 2209              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 2210              		.file 6 "/usr/lib/gcc/arm-none-eabi/14.2.0/include/stddef.h"
 2211              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 2212              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 2213              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 2214              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 2215              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 2216              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 2217              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 2218              		.file 14 "Core/Inc/i2c.h"
 2219              		.file 15 "Core/Inc/tim.h"
 2220              		.file 16 "Core/Inc/usart.h"
ARM GAS  /tmp/cc4ato7K.s 			page 68


 2221              		.file 17 "/usr/arm-none-eabi/include/stdio.h"
 2222              		.file 18 "Core/Inc/gpio.h"
 2223              		.file 19 "/usr/arm-none-eabi/include/string.h"
 2224              		.file 20 "<built-in>"
 2225              		.file 21 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
ARM GAS  /tmp/cc4ato7K.s 			page 69


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/cc4ato7K.s:21     .text.bmp280_compensate_T_int32:00000000 $t
     /tmp/cc4ato7K.s:27     .text.bmp280_compensate_T_int32:00000000 bmp280_compensate_T_int32
     /tmp/cc4ato7K.s:90     .text.bmp280_compensate_T_int32:0000003c $d
     /tmp/cc4ato7K.s:2182   .bss.dig_T1:00000000 dig_T1
     /tmp/cc4ato7K.s:2175   .bss.dig_T2:00000000 dig_T2
     /tmp/cc4ato7K.s:2168   .bss.dig_T3:00000000 dig_T3
     /tmp/cc4ato7K.s:2084   .bss.t_fine:00000000 t_fine
     /tmp/cc4ato7K.s:98     .text.bmp280_compensate_P_int64:00000000 $t
     /tmp/cc4ato7K.s:104    .text.bmp280_compensate_P_int64:00000000 bmp280_compensate_P_int64
     /tmp/cc4ato7K.s:341    .text.bmp280_compensate_P_int64:0000019c $d
     /tmp/cc4ato7K.s:2126   .bss.dig_P6:00000000 dig_P6
     /tmp/cc4ato7K.s:2133   .bss.dig_P5:00000000 dig_P5
     /tmp/cc4ato7K.s:2140   .bss.dig_P4:00000000 dig_P4
     /tmp/cc4ato7K.s:2147   .bss.dig_P3:00000000 dig_P3
     /tmp/cc4ato7K.s:2154   .bss.dig_P2:00000000 dig_P2
     /tmp/cc4ato7K.s:2161   .bss.dig_P1:00000000 dig_P1
     /tmp/cc4ato7K.s:2105   .bss.dig_P9:00000000 dig_P9
     /tmp/cc4ato7K.s:2112   .bss.dig_P8:00000000 dig_P8
     /tmp/cc4ato7K.s:2119   .bss.dig_P7:00000000 dig_P7
     /tmp/cc4ato7K.s:355    .rodata.InitBmp.str1.4:00000000 $d
     /tmp/cc4ato7K.s:359    .text.InitBmp:00000000 $t
     /tmp/cc4ato7K.s:365    .text.InitBmp:00000000 InitBmp
     /tmp/cc4ato7K.s:464    .text.InitBmp:00000080 $d
     /tmp/cc4ato7K.s:472    .rodata.UART_Send_HAL_Status.str1.4:00000000 $d
     /tmp/cc4ato7K.s:488    .text.UART_Send_HAL_Status:00000000 $t
     /tmp/cc4ato7K.s:494    .text.UART_Send_HAL_Status:00000000 UART_Send_HAL_Status
     /tmp/cc4ato7K.s:516    .text.UART_Send_HAL_Status:0000000c $d
     /tmp/cc4ato7K.s:520    .text.UART_Send_HAL_Status:00000010 $t
     /tmp/cc4ato7K.s:610    .text.UART_Send_HAL_Status:0000006c $d
     /tmp/cc4ato7K.s:621    .rodata.Read_Dig_Variables.str1.4:00000000 $d
     /tmp/cc4ato7K.s:658    .text.Read_Dig_Variables:00000000 $t
     /tmp/cc4ato7K.s:664    .text.Read_Dig_Variables:00000000 Read_Dig_Variables
     /tmp/cc4ato7K.s:869    .text.Read_Dig_Variables:00000148 $d
     /tmp/cc4ato7K.s:898    .rodata.Acc_LSM_Init.str1.4:00000000 $d
     /tmp/cc4ato7K.s:912    .text.Acc_LSM_Init:00000000 $t
     /tmp/cc4ato7K.s:918    .text.Acc_LSM_Init:00000000 Acc_LSM_Init
     /tmp/cc4ato7K.s:1105   .text.Acc_LSM_Init:0000013c $d
     /tmp/cc4ato7K.s:1116   .rodata.Read_Acc.str1.4:00000000 $d
     /tmp/cc4ato7K.s:1135   .text.Read_Acc:00000000 $t
     /tmp/cc4ato7K.s:1141   .text.Read_Acc:00000000 Read_Acc
     /tmp/cc4ato7K.s:1378   .text.Read_Acc:00000170 $d
     /tmp/cc4ato7K.s:1394   .text.Error_Handler:00000000 $t
     /tmp/cc4ato7K.s:1400   .text.Error_Handler:00000000 Error_Handler
     /tmp/cc4ato7K.s:1432   .text.SystemClock_Config:00000000 $t
     /tmp/cc4ato7K.s:1438   .text.SystemClock_Config:00000000 SystemClock_Config
     /tmp/cc4ato7K.s:1585   .text.SystemClock_Config:00000098 $d
     /tmp/cc4ato7K.s:1591   .rodata.main.str1.4:00000000 $d
     /tmp/cc4ato7K.s:1619   .text.main:00000000 $t
     /tmp/cc4ato7K.s:1625   .text.main:00000000 main
     /tmp/cc4ato7K.s:2058   .text.main:000002ec $d
     /tmp/cc4ato7K.s:2098   .bss.actual_temp:00000000 actual_temp
     /tmp/cc4ato7K.s:2091   .bss.actual_pressure:00000000 actual_pressure
     /tmp/cc4ato7K.s:2081   .bss.t_fine:00000000 $d
     /tmp/cc4ato7K.s:2088   .bss.actual_pressure:00000000 $d
     /tmp/cc4ato7K.s:2095   .bss.actual_temp:00000000 $d
ARM GAS  /tmp/cc4ato7K.s 			page 70


     /tmp/cc4ato7K.s:2102   .bss.dig_P9:00000000 $d
     /tmp/cc4ato7K.s:2109   .bss.dig_P8:00000000 $d
     /tmp/cc4ato7K.s:2116   .bss.dig_P7:00000000 $d
     /tmp/cc4ato7K.s:2123   .bss.dig_P6:00000000 $d
     /tmp/cc4ato7K.s:2130   .bss.dig_P5:00000000 $d
     /tmp/cc4ato7K.s:2137   .bss.dig_P4:00000000 $d
     /tmp/cc4ato7K.s:2144   .bss.dig_P3:00000000 $d
     /tmp/cc4ato7K.s:2151   .bss.dig_P2:00000000 $d
     /tmp/cc4ato7K.s:2158   .bss.dig_P1:00000000 $d
     /tmp/cc4ato7K.s:2165   .bss.dig_T3:00000000 $d
     /tmp/cc4ato7K.s:2172   .bss.dig_T2:00000000 $d
     /tmp/cc4ato7K.s:2179   .bss.dig_T1:00000000 $d
     /tmp/cc4ato7K.s:2185   .rodata:00000000 $d

UNDEFINED SYMBOLS
__aeabi_ldivmod
HAL_I2C_Mem_Read
strlen
HAL_UART_Transmit
hi2c1
huart1
strcat
memset
HAL_I2C_Mem_Write
__aeabi_i2d
__aeabi_dmul
__aeabi_ddiv
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
MX_GPIO_Init
MX_I2C1_Init
MX_USART1_UART_Init
MX_TIM1_Init
HAL_TIM_PWM_Start
HAL_Delay
__aeabi_f2d
sprintf
htim1
