# Uchchhash Sarkar

ğŸ“ Sector 14, Uttara, Dhaka 1230, Bangladesh  
ğŸ“ +8801778944122  
ğŸ“§ uchchhash.sarkar@gmail.com  
ğŸ”— [LinkedIn](https://linkedin.com/in/uchchhash) 
ğŸ”— [GitHub](https://github.com/uchchhash)
ğŸ”— [ResearchGate](https://www.researchgate.net/profile/Uchchhash_Sarkar)

---

## ğŸ“ Academic Credentials

**Bachelor of Science (B.Sc.) in Electrical and Electronic Engineering**  
*Ahsanullah University of Science and Technology (AUST), Dhaka, Bangladesh*  
ğŸ“… **Duration:** Nov 2016 â€“ Aug 2021  
ğŸ“Š **CGPA:** 3.584 / 4.00  
ğŸ“ˆ **Last Four Semesters:** 3.854 / 4.00 

<details>
<summary><strong>ğŸ“˜ Relevant Coursework & Grades</strong></summary>

<ul>
  <li>VLSI I & Lab â€“ A+, A+ (4.00)</li>
  <li>VLSI II & Lab â€“ A+, A+ (4.00)</li>
  <li>Computer Architecture â€“ A+ (4.00)</li>
  <li>Microprocessor & System Design & Lab â€“ A+, A+ (4.00)</li>
  <li>Digital Logic Design â€“ A+ (4.00)</li>
  <li>Digital Signal Processing I & Lab â€“ A+, A+ (4.00)</li>
  <li>Analog Integrated Circuit â€“ A (3.75)</li>
  <li>Project & Thesis â€“ A+ (4.00)</li>
</ul>

</details>



---

## ğŸ’¼ Professional Experience

<details>
<summary><strong>Contingent Worker â€“ Contracted to Synopsys, Inc.</strong><br><em>Ulkasemi Private Limited, Dhaka, Bangladesh</em><br><strong>Duration:</strong> Mar 2024 â€“ Present</summary>

<ul>
  <li>Contributing to RTL design verification, focusing on high-speed protocols such as LPDDR and HBM.</li>
  <li>Conducting debugging, coverage analysis, and protocol checks to ensure design compliance with specifications.</li>
  <li>Ensuring design compliance through collaboration with global DV teams.</li>
</ul>

</details>

<br> <!-- Add a visual gap -->

<details>
<summary><strong>Senior Engineer â€“ Design Verification, Silicon Engineering Department</strong><br><em>Ulkasemi Private Limited, Dhaka, Bangladesh</em><br><strong>Duration:</strong> Dec 2021 â€“ Present</summary>

<ul>
  <li>Developing test plans, implementing self-checking testbenches, and conducting debugging, coverage analysis, and protocol verification for IP-level RTL designs using SystemVerilog and UVM.</li>
  <li>Modeling and validating mixed-signal designs by creating self-checking testbenches and verifying schematics against design specifications.</li>
  <li>Designing synthesizable RTL modules and control logic for interface and sequential systems, aligned with protocol specifications.</li>
  <li>Leading technical recruitment and conducting training on HDL, testbench development, and verification methodologies to align new hires with industry standards.</li>
</ul>

</details>




---

## ğŸ“„ Publication

Noman, M. A. N., Majumder, P., **Sarkar, U**., & Karmaker, S. (2023).  
***Optimizing Threshold Voltage Performance in AlGaN/GaN MIS-HEMTs through GaON Integration***.  
Presented at the 9th IEEE International Women in Engineering (WIE) Conference on Electrical and Computer Engineering (WIECON-ECE).  
ğŸ”— [View on IEEE Xplore](https://ieeexplore.ieee.org/document/10456403)

---

## ğŸ§ª Selected Projects

### ğŸ”Œ High-Speed Interface and Protocol Verification

<details>
<summary><strong>âœ… Functional Verification of HBM4 PHY Layer</strong></summary>

<p><strong>Organization:</strong> Synopsys Inc</p>  
<p><strong>Duration:</strong> Jun 2024 â€“ Present</p>  
<p><strong>Objective:</strong> Implement and verify HBM4 PHY initialization and training sequences for mission mode readiness.</p>  

<p><strong>Contributions:</strong></p>  
<ul>
  <li>Implemented key initialization steps, including power-up, clock setup, CSR configuration, and PHY initialization.</li>
  <li>Analyzed specifications to determine correct sequences for lane repair, impedance calibration, and training.</li>
  <li>Debugged and resolved design issues through collaboration with designers.</li>
</ul>

<p><strong>Result:</strong> Successfully implemented PHY initialization sequences, resolved critical bugs, and progressed to advanced training sequences as part of the ongoing project.</p>  

</details>



<details>
<summary><strong>âœ… Functional Coverage Checkers Development for LPDDR54x</strong></summary>

**Organization:** Synopsys Inc | ğŸ“… Duration: Apr 2024 â€“ Present  
**Objective:** Develop a portable functional coverage checker for LPDDR54x interfaces, ensuring protocol compliance and scalability.  

**Contributions:**  
<ul>
  <li>Implemented illegal bin coverage for LPDDR4 and LPDDR5, focusing on critical scenarios such as frequency changes, low power states, snooping, and sideband operations.</li>
  <li>Developed a modular architecture using macros to support incremental updates and compatibility across DDR/LPDDR IPs, including LPDDR6.</li>
  <li>Designed targeted negative test cases to ensure accurate detection of illegal conditions and enhance protocol compliance validation.</li>
  <li>Currently working on extending coverage for additional scenarios as part of the ongoing project.</li>
</ul>

**Result:** Delivered a scalable and reusable coverage checker, significantly improving verification efficiency for multiple DDR/LPDDR designs.

</details>

<details>
<summary><strong>âœ… Functional Verification of OTP and Clock/Reset Modules in a USB PD Controller</strong></summary>

**Organization:** Texas Instruments  
**Objective:** Verify OTP operations and clock/reset functionalities in a USB Power Delivery (PD) controller to ensure compliance with design specifications.  

**Contributions:**  
<ul>
  <li>Verified OTP operations, including read, burn, and standby, achieving comprehensive functional coverage.</li>
  <li>Developed UVM testbench components and implemented SystemVerilog assertions for critical timing and state transitions.</li>
  <li>Debugged clock/reset sequences for power-on reset (POR) and soft reset functionality, resolving design issues collaboratively with the design team.</li>
</ul>

**Result:** Verified OTP and clock/reset functionalities, resolved design bugs, and achieved 100% functional coverage.

</details>

<details>
<summary><strong>âœ… Functional Verification of Standard Bus Protocol IPs </strong></summary>

**Organization:** Ulkasemi Internal  
**Objective:** Develop UVM-based environments to verify protocol-specific IPs.  
**Protocols:** APB, AHB, AXI, I2C, SPI, UART  

**Contributions:**  
<ul>
  <li>Extracted design features from specifications and developed testbenches with protocol-specific agents, BFMs (drivers/monitors), test cases, assertions, and coverage plans.</li>
  <li>Implemented constrained random testing and developed corner-case scenarios to validate all functional aspects.</li>
  <li>Verified protocol sequences using SystemVerilog assertions for robustness and compliance.</li>
</ul>

**Result:** Achieved 100% functional and code coverage, ensuring thorough protocol verification and compliance with design specifications.

</details>

### ğŸ’» Digital Design and Functional Verification

<details>
<summary><strong>âœ… RTL Design and Functional Verification of AHB to APB Bridge</strong></summary>

**Organization:** Ulkasemi Internal  
**Objective:** Design and verify an AHB to APB protocol bridge to enable communication between high-speed AHB and low-speed APB peripherals in SoC systems.  

**Contributions:**  
<ul>
  <li>Developed RTL for AHB slave and APB master using Verilog, with control FSMs and asynchronous dual-clock FIFOs for CDC (400 MHz â†” 100 MHz).</li>
  <li>Built a UVM-based testbench with reusable agents, sequencers, monitors, and config classes.</li>
  <li>Created directed and randomized tests for protocol correctness, invalid accesses, and transfer edge cases.</li>
</ul>

**Result:** Verified protocol conversion and CDC logic via simulation; achieved full code and functional coverage.  
*Synthesis and timing closure were not within the scope of this project.*

</details>

<details>
<summary><strong>âœ… RTL Design and Functional Verification of Foundational Digital Modules </strong></summary>

**Organization:** Ulkasemi Internal  
**Objective:** Design and verify sequential digital modules using Verilog and SystemVerilog.  
**Modules:** Traffic Light Controller, 4-bit Binary Counter, and Universal Shift Register  

**Contributions:**  
<ul>
  <li>Designed synthesizable RTL for a binary counter, shift register, and FSM-based traffic light controller.</li>
  <li>Built modular testbenches with reusable components; verified functionality using directed and randomized tests with full coverage.</li>
</ul>

**Result:** Completed RTL design and functional verification of all modules, reinforcing skills in FSM design, RTL coding, and SV-based verification.

</details>

### ğŸ›ï¸ Mixed-Signal Modeling & AMS Verification

<details>
<summary><strong>âœ… Development and Integration of DMS Models and Testbench for SoC Verification</strong></summary>

**Organization:** Designerâ€™s Guide  
**Objective:** Develop and integrate DMS models for analog-digital co-simulation.  

**Contributions:**  
<ul>
  <li>Built discrete mixed-signal (DMS) models for blocks such as PLL, PMIC, and data converters using Real-Number Modeling (RNM) and User-Defined Nettypes (UDN).</li>
  <li>Validated analog models against schematics using Verilog-AMS testbenches to ensure functional accuracy.</li>
  <li>Integrated DMS models into a UVM-based testbench for seamless analog-digital verification.</li>
</ul>

**Result:** Delivered validated DMS models and reduced simulation time by 90%, enabling efficient co-simulation and verification.  
Recognized for contributions in the paper "**Advanced UVM-Based Chip Verification Methodologies with Full Analog Functionality.**"

</details>

<details>
<summary><strong>âœ… Behavioral Modeling and AMS Verification of SoC Subsystems</strong></summary>

**Organizations:** SigmaSense, ETA Wireless  
**Objective:** To develop and verify analog IPs in a touch controller and a wireless baseband generator using Real-Number Modeling and Verilog-AMS, enabling efficient mixed-signal simulation and seamless integration in SoC subsystems.  

**Contributions:**  
<ul>
  <li>Developed behavioral models for a wide range of analog componentsâ€”including Power-on Reset (POR), Thermal Shutdown Detect (TSD), Ultra-Low Voltage Detect (UVLO), Bias Circuits, LDO, Bandgap Reference (BGR), Data Converters, Oscillators, and Clock Generators using SystemVerilog RNM and Verilog-AMS.</li>
  <li>Created self-checking Verilog-AMS testbenches to validate model behavior against design specifications and schematic functionality.</li>
  <li>Verified power-up sequences and ensured functional accuracy through mixed-signal co-simulation, enabling seamless SoC subsystem integration.</li>
</ul>

**Result:** Delivered validated RNM models, Verilog-AMS testbenches, and verified schematics, ensuring accurate digital-analog integration, improved AMS verification coverage, and significantly reduced simulation time.

</details>

### ğŸ§  Applied Machine Learning & Computer Vision

<details>
<summary><strong>ğŸ¯ Crowd Density Monitoring for COVID-Aware Navigation Using YOLOv4-Based Real-Time Object Detection </strong></summary>

**Organization:** Ahsanullah University of Science and Technology (**Undergrad Capstone Project**)  
**Objective:** Develop a real-time people detection system using YOLOv4 to monitor crowd density in public spaces and promote safer navigation during the COVID-19 pandemic.  

**Contributions:**  
<ul>
  <li>Trained and optimized a YOLOv4-based deep learning model to detect individuals in video streams.</li>
  <li>Integrated the detection system into a web-based interface for real-time visualization of crowd density.</li>
  <li>Implemented a pipeline for data acquisition, model inference, and user-facing visualization to support social distancing.</li>
</ul>

**Result:** Delivered a fully functional prototype combining deep learning, computer vision, and full-stack web integration, gaining hands-on experience in end-to-end AI system deployment.

</details>

<details>
<summary><strong>ğŸ¯ Predictive Modelling Using Supervised Learning Techniques</strong></summary>

**Organization:** Quantum.AI, BD  
**Objective:** Apply supervised machine learning algorithms to solve regression and classification problems using real-world datasets.  

**Contributions:**  
<ul>
  <li>Preprocessed and analyzed datasets (bike sharing, Titanic) using Pandas and Seaborn.</li>
  <li>Built regression and classification models (Linear/Logistic Regression, Random Forest, KNN) with Scikit-learn.</li>
  <li>Evaluated performance with RMSE, RÂ², Accuracy, and visualized model behavior.</li>
</ul>

**Result:** Developed validated ML models and demonstrated end-to-end workflows from data processing to evaluation.

</details>


---

## ğŸ› ï¸ Technical Skills

<details>
<summary>ğŸ§ª <strong>Functional Verification</strong></summary>

<ul>
  <li>Constraint Random Testbenches</li>
  <li>Coverage-Driven Verification</li>
  <li>Assertion-Based Verification (ABV)</li>
  <li>Co-Simulation</li>
  <li>Gate-Level Simulation (GLS)</li>
  <li>Behavioral & Real-Number Modeling (RNM)</li>
  <li>Mixed-Signal Verification</li>
</ul>

</details>



<details>
<summary>ğŸ”§ <strong>RTL Design</strong></summary>

<ul>
  <li>FSM Design</li>
  <li>Sequential & Combinational Logic Design</li>
  <li>High-Level Synthesis (HLS)</li>
</ul>

</details>



<details>
<summary>ğŸ§° <strong>EDA Tools</strong></summary>

<ul>
  <li>Cadence (Xcelium, Virtuoso, IMC, vManager)</li>
  <li>Synopsys (Verdi, VCS)</li>
  <li>Xilinx (Vivado, Vitis-HLS)</li>
</ul>

</details>



<details>
<summary>ğŸ“¡ <strong>Protocols & Interfaces</strong></summary>

<ul>
  <li>AMBA (APB, AHB, AXI)</li>
  <li>SPI, I2C, UART</li>
  <li>DFI, DDR, HBM4 PHY</li>
</ul>

</details>



<details>
<summary>ğŸ’» <strong>Hardware Description Languages</strong></summary>

<ul>
  <li>Verilog</li>
  <li>SystemVerilog</li>
  <li>SystemVerilog Assertions (SVA)</li>
  <li>Verilog-AMS</li>
  <li>UVM</li>
</ul>

</details>



<details>
<summary>ğŸ’¡ <strong>Programming & Scripting</strong></summary>

<ul>
  <li>C++</li>
  <li>Python</li>
  <li>Bash</li>
</ul>

</details>



<details>
<summary>ğŸ¤– <strong>ML & Computer Vision</strong></summary>

<ul>
  <li>Supervised Learning</li>
  <li>Neural Networks</li>
  <li>CNNs (YOLO)</li>
  <li>Scikit-learn, Matplotlib, Seaborn</li>
</ul>

</details>



<details>
<summary>ğŸ“ <strong>Version Control & Collaboration</strong></summary>

<ul>
  <li>Git, Perforce</li>
  <li>JIRA, Confluence</li>
</ul>

</details>



---

## ğŸ§¾ Certifications

<details>
<summary><strong>ğŸ“ High-Level Synthesis for FPGA, Logic Design with Vitis-HLS</strong></summary>

*Udemy, 2024* | [Combinational Circuits Certificate](#) | [Sequential Circuits Certificate](#)  
- Gained expertise in designing, debugging, and implementing combinational and sequential circuits on FPGAs using C++.  
- Utilized Xilinx Vitis-HLS and Vivado to generate RTL IPs, develop C-based testbenches, and simulate designs for functional verification.  

</details>

<details>
<summary><strong>ğŸ¤– Neural Networks and Deep Learning</strong></summary>

*DeepLearning.AI on Coursera, Sept 2020* | [Certificate](#)  
- Covered deep learning fundamentals, artificial neural networks, backpropagation, and network architectures.  

</details>

<details>
<summary><strong>ğŸ“Š Data Science with Python</strong></summary>

*Quantum.ai, Bangladesh, June 2021* | [Certificate](#)  
- Explored Python programming, statistics, web scraping, data preprocessing, analysis, and supervised machine learning.  

</details>


---

## ğŸ§‘â€ğŸ« Mentorship & Training

<details>
<summary>ğŸ“š <strong>Instructor â€“ VLSI Training Academy</strong><br><em>United International University, Dhaka, Bangladesh</em></summary>

<ul>
  <li>Conducted training on HDL, SystemVerilog, and Verilog.</li>
  <li>Taught RTL design flow covering synthesis, simulation, and verification.</li>
  <li>Guided students in testbench development and adoption of industry-standard VLSI methodologies.</li>
</ul>

</details>

<br>

<details>
<summary>ğŸ› ï¸ <strong>Technical Recruitment & Training</strong><br><em>Ulkasemi Private Limited, Dhaka, Bangladesh</em></summary>

<ul>
  <li>Developed recruitment assessments and led technical interviews on SystemVerilog, RTL design, and VLSI fundamentals.</li>
  <li>Conducted structured onboarding sessions covering HDL, testbench development, and verification flows.</li>
</ul>

</details>



---

## ğŸŒ Language Proficiency

- **IELTS (Dec 01, 2024)**  
  ğŸŸ¢ **Overall Band Score:** 7.5  
  ğŸ“– **Reading:** 8â€ƒğŸ§ **Listening:** 8â€ƒâœï¸ **Writing:** 7â€ƒğŸ—£ï¸ **Speaking:** 6.5








