Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto 52c154db0fda4bd1b62744a8ed594afc --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot testFile_behav xil_defaultlib.testFile xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port seg [C:/Users/dnguy105/Desktop/Lab3/project_2/project_2.srcs/sources_1/new/topMod.v:37]
WARNING: [VRFC 10-278] actual bit length 8 differs from formal bit length 7 for port seg [C:/Users/dnguy105/Desktop/Lab3/project_2/project_2.srcs/sources_1/new/topMod.v:38]
WARNING: [VRFC 10-278] actual bit length 7 differs from formal bit length 8 for port o [C:/Users/dnguy105/Desktop/Lab3/project_2/project_2.srcs/sources_1/new/topMod.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=9.125...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.GND
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.XOR2
Compiling module unisims_ver.ffsrce_fdce
Compiling module unisims_ver.FDCE
Compiling module xil_defaultlib.FTCE_MXILINX_clkcntrl4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.AND4
Compiling module unisims_ver.x_lut3_mux4
Compiling module unisims_ver.x_lut3_mux4_reduced_0
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.AND3
Compiling module unisims_ver.AND2
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.CB4CE_MXILINX_clkcntrl4
Compiling module unisims_ver.BUF
Compiling module xil_defaultlib.clkcntrl4
Compiling module unisims_ver.STARTUPE2
Compiling module xil_defaultlib.lab3_digsel
Compiling module xil_defaultlib.m4_1e
Compiling module xil_defaultlib.fullAdd
Compiling module xil_defaultlib.segAdd
Compiling module xil_defaultlib.m2_1x8
Compiling module xil_defaultlib.AddSub8
Compiling module xil_defaultlib.m8_1e
Compiling module xil_defaultlib.hex7seg
Compiling module xil_defaultlib.topMod
Compiling module xil_defaultlib.testFile
Compiling module xil_defaultlib.glbl
Built simulation snapshot testFile_behav
