FN Clarivate Analytics Web of Science
VR 1.0
PT J
AU Wu, W
   Jin, LL
   Yang, J
   Liu, P
   Tan, SXD
AF Wu, Wei
   Jin, Lingling
   Yang, Jun
   Liu, Pu
   Tan, Sheldon X. -D.
TI Efficient power modeling and software thermal sensing for runtime
   temperature monitoring
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 43rd Design Automation Conference
CY JUL 24-28, 2006
CL San Francisco, CA
SP ACM SIGDA, IEEE, CEDA, CASS, CANDE, EDC
DE design; implementation; power; thermal
AB The evolution of microprocessors has been hindered by increasing power consumption and heat dissipation on die. An excessive amount of heat creates reliability problems, reduces the lifetime of a processor, and elevates the cost of cooling and packaging considerably. It is therefore imperative to be able to monitor the temperature variations across the die in a timely and:accurate manner.
   Most current techniques rely on on-chip thermal sensors to report the temperature of the processor. Unfortunately, significant variation in chip temperature both spatially and temporally exposes the limitation of the sensors. We present a compensating approach to tracking chip temperature through an OS resident software module that generates live power and thermal profiles of the processor. We developed such a software thermal sensor (STS) in a Linux system with a Pentium 4 Northwood core. We employed highly efficient numerical methods in our model to minimize the overhead of temperature calculation. We also developed an efficient algorithm for functional unit power modeling. Our power and thermal models are calibrated and validated against on-chip sensor readings, thermal images of the Northwood heat spreader, and the thermometer measurements on the package. The resulting STS offers detailed power and temperature breakdowns of each functional unit at runtime, enabling more efficient online power and thermal monitoring and management at a higher level, such as the operating system.
C1 Univ Calif Riverside, Dept Comp Sci & Engn, Riverside, CA 92521 USA.
   Univ Calif Riverside, Dept Elect Engn, Riverside, CA 92521 USA.
   Nvidia Corp, Santa Clara, CA 95050 USA.
   Univ Pittsburgh, Dept Elect & Comp Engn, Pittsburgh, PA 15261 USA.
C3 University of California System; University of California Riverside;
   University of California System; University of California Riverside;
   Nvidia Corporation; Pennsylvania Commonwealth System of Higher Education
   (PCSHE); University of Pittsburgh
RP Wu, W (corresponding author), Univ Calif Riverside, Dept Comp Sci & Engn, Riverside, CA 92521 USA.
EM junyang@ece.pitt.edu
OI Tan, Sheldon/0000-0003-2119-6869; Yang, Jun/0000-0001-8372-6541
CR Antoulas A. C., 2001, International Journal of Applied Mathematics and Computer Science, V11, P1093
   ARNOLDI WE, 1951, Q APPL MATH, V9, P17, DOI 10.1090/qam/42792
   *ASU, 2007, PRED TECHN MOD
   BELLOSA F, 2003, P WORKSH COLP
   Bellosa Frank, 2000, ACM SIGOPS EUR WORKS
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   Celo D, 2005, IEEE T ADV PACKAGING, V28, P240, DOI 10.1109/TADVP.2005.846942
   DHODAPKAR A, 2000, P WORKSH POW AW COMP
   Donald J, 2006, CONF PROC INT SYMP C, P78, DOI 10.1145/1150019.1136493
   FLOORPLAN N, 2007, PROCEEDINGS
   Ganapathy S, 2003, PROCEEDINGS OF THE 2003 WINTER SIMULATION CONFERENCE, VOLS 1 AND 2, P1013, DOI 10.1109/WSC.2003.1261524
   He L, 2004, DES AUT CON, P12, DOI 10.1145/996566.996572
   Heo S, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P217
   Huang W, 2005, ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P245, DOI 10.1109/LPE.2005.195522
   Huang W, 2004, DES AUT CON, P878
   *INT, 2004, INTEL TECHNOL J  FEB
   *INT, 2002, INT PENT 4 PROC 478
   *INT, 2007, INT MATC KERN LIB 8
   ISCI C, 2003, P 36 ANN INT S MICR
   Isci C, 2006, INT S HIGH PERF COMP, P122, DOI 10.1109/HPCA.2006.1598119
   Joseph R, 2001, ISLPED'01: PROCEEDINGS OF THE 2001 INTERNATIONAL SYMPOSIUM ON LOWPOWER ELECTRONICS AND DESIGN, P135, DOI 10.1109/LPE.2001.945389
   Kursun E., 2006, P 3 WORKSH TEMP AW C
   LEE KJ, 2005, P WORKSH HIGH PERF P
   Li H, 2005, PR IEEE COMP DESIGN, P130
   LI Y, 2006, P 12 IEEE INT S HIGH
   Li YX, 2005, IEEE IC COMP COM NET, P71
   Liu P, 2005, IEEE IC CAD, P639, DOI 10.1109/ICCAD.2005.1560145
   MONFERRER PC, 2005, P 11 INT S HIGH PERF, P61
   PILLAGE LT, 1990, IEEE T COMPUT AID D, V9, P4
   POWELL MD, 2004, P 11 INT C ARCH SUPP, P260
   Rudnyi E.B., 2005, LECT NOTES COMPUTER, P349
   Sherwood T., 2002, SIGPLAN Notices, V37, P45, DOI 10.1145/605432.605403
   Skadron K, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P17
   SRINIVASAN J, 2006, P 31 INT S COMP ARCH, P276
   STOER J, 1991, INTRO NUM ANAL
   TSAI CH, 2000, P 37 DES AUT C
   WANG TY, 2004, P 5 INT S QUAL ELECT, P3557
   Weissel A., 2004, P 1 WORKSH TEMP AW C
   WU W, 2006, P 43 IEEE ACM DES AU
   [No title captured]
NR 40
TC 32
Z9 36
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 3
AR 25
DI 10.1145/1255456.1255462
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 205EB
UT WOS:000249095700006
DA 2024-07-18
ER

PT J
AU Davoodi, A
   Srivastava, A
AF Davoodi, A
   Srivastava, A
TI Effective techniques for the generalized low-power binding problem
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; performance; design; theory; low-power binding; graph
   theory; high level synthesis
AB This article proposes two very fast graph theoretic heuristics for the low power binding problem given fixed number of resources and multiple architectures for the resources. First, the generalized low power binding problem is formulated as an Integer Linear Programming (ILP) problem that happens to be an NP-complete task to solve. Then two polynomial-time heuristics are proposed that provide a speedup of up to 13.7 with an extremely low penalty for power when compared to the optimal ILP solution for our selected benchmarks.
C1 Univ Maryland, College Pk, MD 20783 USA.
C3 University System of Maryland; University of Maryland College Park
RP Univ Maryland, 2356 AV Williams Bldg, College Pk, MD 20783 USA.
EM azade@eng.umd.edu
OI SRIVASTAVA, ANKUR/0000-0002-5445-904X
CR Boppana R., 1990, P 2 SCAND WORKSH ALG, P13
   Bringmann O, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P318, DOI 10.1109/ICCAD.1997.643537
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   Chang JM, 1996, EURO-DAC '96 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL '96 AND EXHIBITION, PROCEEDINGS, P376, DOI 10.1109/EURDAC.1996.558232
   CHANG JM, 1995, DES AUT CON, P29, DOI 10.1109/DAC.1995.250019
   FANG YM, 1994, IEEE IC CAD, P317
   HAFER L, 1982, IEEE T COMPUT    FEB
   HALLDORSSON MM, 1999, LECT NOTES COMPUTER, P261
   Hashimoto A., 1971, P 8 WORKSHOP, P155, DOI DOI 10.1145/800158.805069
   HERRMANN D, 1999, IEEE ACM INT C COMP, P489
   Kruse L, 2001, IEEE T VLSI SYST, V9, P3, DOI 10.1109/92.920813
   LEE C, 1997, P INT S MICR
   NIEDERMEIER R, 2000, P INT S ALG COMP, P180
   OGRENCIMEMIK S, 2001, P INT C COMP AID DES, P391
   RAGHUNATHAN A, 1995, P IEEE S CIRC SYST
   RAJE S, 1977, P INT C COMP AID DES, P326
   SRIVASTAVA A, 2002, P INT C COMP AID DES
   TSENG CJ, 1986, IEEE T COMPUT AI JUL
NR 18
TC 6
Z9 6
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2006
VL 11
IS 1
BP 52
EP 69
DI 10.1145/1124713.1124718
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 033TB
UT WOS:000236871100004
DA 2024-07-18
ER

PT J
AU Fujita, M
AF Fujita, M
TI Equivalence checking between behavioral and RTL descriptions with
   virtual controllers and datapaths
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 9th IEEE International High-Level Design Validation and Test Workshop
CY NOV 10-12, 2004
CL Sonoma Valley, CA
SP IEEE Comp Soc, Test Technol Tech Council, IEEE Comp Soc, Design Automat Tech Comm
DE verification; languages; high-level synthesis; behavior synthesis;
   formal verification; equivalence checking
AB In this article, we present techniques for comparison between behavioral level and register transfer level (RTL) design descriptions by mapping the designs into virtual controllers and virtual datapaths. We also discuss about how the equivalence between behavioral level and RTL designs can be defined precisely using the proposed "attribute statements" in an interactive fashion. Implementation issues as well as considerations on real life industrial design examples are also presented.
C1 Univ Tokyo, VLSI Design & Educ Ctr, Tokyo 1138656, Japan.
C3 University of Tokyo
RP Univ Tokyo, VLSI Design & Educ Ctr, Tokyo 1138656, Japan.
CR ABDI S, 2003, CECSTR0341 U CAL
   Anderson P, 2003, IEEE SOFTWARE, V20, P42, DOI 10.1109/MS.2003.1207453
   BALL T, 2000, P WORKSH ADV VER
   BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
   Clarke E., 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451), P368
   Clarke EM, 1999, LECT NOTES COMPUT SC, V1703, P298
   Currie DW, 2000, DES AUT CON, P130, DOI 10.1145/337292.337339
   Fujita M, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P81, DOI 10.1109/ISSS.2001.957917
   Gajski D.D., 2000, SpecC: Specification Language and Methodology
   JAIN J, 1995, DES AUT CON, P420
   KUEHLMANN A, 1995, P DES AUT C ACM NEW, P263
   MATSUMOTO T, 2004, P IASTED INT C ADV C
   MOSKEWICZ MW, 2001, P DES AUT C ACM NEW
   Ritter G, 1999, LECT NOTES COMPUT SC, V1703, P234
   RITTER G, 2000, THESIS DARMASTADT U
   Séméria L, 2002, DES AUT CON, P123, DOI 10.1109/DAC.2002.1012606
   STUMP A, 2002, LECT NOTES COMPUTER, V2404
   TANABE K, 2004, P IASTED INT C ADV C
   Weiser Mark., 1979, PROGRAM SLICES FORMA
NR 19
TC 18
Z9 19
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2005
VL 10
IS 4
BP 610
EP 626
DI 10.1145/1109118.1109121
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 006TK
UT WOS:000234920000003
DA 2024-07-18
ER

PT J
AU Koushanfar, F
   Hong, IK
   Potkonjak, M
AF Koushanfar, F
   Hong, IK
   Potkonjak, M
TI Behavioral synthesis techniques for intellectual property protection
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE intellectual property protection; watermarking; behavioral synthesis
ID WATERMARKING
AB We introduce dynamic watermarking techniques for protecting the value of intellectual property of CAD and compilation tools and reusable design components. The essence of the new approach is the addition of a set of design and timing constraints which encodes the author's signature. The constraints are selected in such a way that they result in a minimal hardware overhead while embedding a unique signature that is difficult to remove and forge. Techniques are applicable in conjunction with an arbitrary behavioral synthesis task such as scheduling, assignment, allocation, transformation, and template matching.
   On a large set of design examples, studies indicate the effectiveness of the new approach that results in signature data that is highly resilient, difficult to detect and remove, and yet is easy to verify and can be embedded in designs with very low hardware overhead. For example, the probability that the same design with the embedded signature is obtained by any other designers by themselves is less than 1 in 10102, and no register overhead was incurred. The probability of tampering, the probability that part of the embedded signature can be removed by random attempts, is shown to be extremely low, and the watermark is additionally protected from such tampering with error-correcting codes.
C1 Univ Calif Berkeley, Dept EECS, Berkeley, CA 94720 USA.
   Synopsys Inc, Mountain View, CA 94043 USA.
   Univ Calif Los Angeles, CS Dept, Los Angeles, CA 90095 USA.
C3 University of California System; University of California Berkeley;
   Synopsys Inc; University of California System; University of California
   Los Angeles
RP Univ Calif Berkeley, Dept EECS, Berkeley, CA 94720 USA.
EM miodrag@cs.ucla.edu
OI Koushanfar, Farinaz/0000-0003-0798-3794
CR Anderson R, 1996, PROCEEDINGS OF THE SECOND USENIX WORKSHOP ON ELECTRONIC COMMERCE, P1
   [Anonymous], 1994, Synthesis and optimization of digital circuits
   Bender W., 1996, IBM SYST J, V35, DOI DOI 10.1147/SJ.353.0313
   BENEDENS O, 2000, P EUROGRAPHICS COMPU, V19, P199
   Berghel H, 1996, COMPUTER, V29, P101, DOI 10.1109/2.511977
   Boney L, 1996, PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON MULTIMEDIA COMPUTING AND SYSTEMS, P473, DOI 10.1109/MMCS.1996.535015
   Brassil JT, 1999, P IEEE, V87, P1181, DOI 10.1109/5.771071
   Chapman R, 2000, IEEE T SIGNAL PROCES, V48, P854, DOI 10.1109/78.824679
   Charbon E, 1998, IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, P295, DOI 10.1109/CICC.1998.694985
   Cox IJ, 1996, SOUTHCON/96 - CONFERENCE RECORD, P192, DOI 10.1109/SOUTHC.1996.535064
   CRAVER S, 1996, 20509 IBM RC
   CROCHIERE RE, 1975, P IEEE, V63, P581, DOI 10.1109/PROC.1975.9793
   FERNANDEZ DS, 1994, ACM IEEE D, P161
   GIRCZYC E, 1993, ACM IEEE D, P48
   Hada S, 2000, LECT NOTES COMPUT SC, V1976, P443
   Hartung F, 1999, P IEEE, V87, P1079, DOI 10.1109/5.771066
   Irby DL, 2001, 2001 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, P116, DOI 10.1109/SSMSD.2001.914949
   Johnson C. R.  Jr., 1991, IEEE Control Systems Magazine, V11, P3, DOI 10.1109/37.103343
   JOHNSON NF, 2001, INFORMATION HIDING S
   Kahng AB, 2001, IEEE T COMPUT AID D, V20, P1236, DOI 10.1109/43.952740
   KATZENBEISSER S, 2000, INFORMATION HIDING T
   KHANNA S, 2000, ACM SIAM S DISCR ALG, P596
   KIM HJ, 1998, WORKSH SIGN PROC SYS, P73
   Kirovski D, 2003, IEEE T COMPUT AID D, V22, P1277, DOI 10.1109/TCAD.2003.816208
   Kirovski D, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P194, DOI 10.1109/ICCAD.1998.742872
   Kirovski D, 2001, IEEE INT WORKSH MULT
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Kocher Paul, LECT NOTES COMPUTER, V1109, P104
   KOUSHANFAR F, 2001, IHW INF HID WORKSH, V2137, P87
   KOUSHANFAR F, 2003, BEHAV SYNTHESIS TECH
   Kumagai J, 2000, IEEE SPECTRUM, V37, P43, DOI 10.1109/6.880953
   Kutter M, 2002, IEEE T IMAGE PROCESS, V11, P16, DOI 10.1109/83.977879
   Lach J, 2001, IEEE T COMPUT AID D, V20, P1253, DOI 10.1109/43.952741
   Lach J, 1998, LECT NOTES COMPUT SC, V1525, P16
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Lin S., 1983, Error Control Coding: Fundamentals and Applications
   LOFSTROM K, 2000, P IEEE INT SOL STAT, P272
   Meguerdichian S, 2000, DES AUT CON, P108, DOI 10.1145/337292.337328
   Newbould RD, 2002, ELECTRON LETT, V38, P272, DOI 10.1049/el:20020143
   Newbould RD, 2001, 2001 SOUTHWEST SYMPOSIUM ON MIXED-SIGNAL DESIGN, P110, DOI 10.1109/SSMSD.2001.914948
   Ohbuchi R., 2000, Transactions of the Information Processing Society of Japan, V41, P559
   Oliveira AL, 2001, IEEE T COMPUT AID D, V20, P1101, DOI 10.1109/43.945306
   Podilchuk C, 1997, 1997 IEEE FIRST WORKSHOP ON MULTIMEDIA SIGNAL PROCESSING, P363, DOI 10.1109/MMSP.1997.602662
   RABAEY JM, 1991, IEEE DES TEST COMPUT, V8, P40, DOI 10.1109/54.82037
   RASHID A, 1999, CUSTOM INTEGRATED CI, P39
   Schneier B., 1996, Applied Cryptography: Protocols, Algorithms, and Source Code in C
   Swanson MD, 1997, 1997 IEEE FIRST WORKSHOP ON MULTIMEDIA SIGNAL PROCESSING, P369, DOI 10.1109/MMSP.1997.602663
   TORUNOGLU I, 1999, CUSTOM INTEGRATED CI
   VANSCHYNDELL RG, 1994, IEEE IMAGE PROC, P86, DOI 10.1109/ICIP.1994.413536
   WAGNER D, 2000, NETWORK SYSTEM SECUR
   WONG JL, 2001, INF HID WORKSH, V2137, P71
   Yeo BL, 1999, IEEE COMPUT GRAPH, V19, P36, DOI 10.1109/38.736467
   Yeung MM, 1997, 1997 IEEE FIRST WORKSHOP ON MULTIMEDIA SIGNAL PROCESSING, P357, DOI 10.1109/MMSP.1997.602661
NR 53
TC 95
Z9 102
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2005
VL 10
IS 3
BP 523
EP 545
DI 10.1145/1080334.1080338
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 960AL
UT WOS:000231562500004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Kagaris, D
AF Kagaris, D
TI A unified method for phase shifter computation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; reliability; theory; test pattern generation (TPG); built-in
   self-test (BIST); phase shifters; linear finite state machines; linear
   feedback shift registers; cellular automata
ID CELLULAR-AUTOMATA
AB Phase shifters are used to shift the bit sequences produced by the successive stages of a built-in test pattern generator (TPG) based on a linear finite state machine (LFSM) by a specified amount (phase shift) relative to the characteristic sequence. An upper bound on the number of taps to be used for each phase shifter and a lower bound on the phase-shift value between successive stages of the TPG mechanism are the general parameters of the problem. Methods to design such phase shifters have been given in the past separately for Type-1 LFSRs, Type-2 LFSRs, and three-neighborhood cellular automata. In this article, we show how phase shifters can be synthesized uniformly and efficiently for any LFSM, including the aforementioned ones. We demonstrate the method by showing how to obtain phase shifters for two-dimensional cellular automata and for ring generators.
C1 So Illinois Univ, Dept Elect & Comp Engn, Carbondale, IL 62901 USA.
C3 Southern Illinois University System; Southern Illinois University
RP Kagaris, D (corresponding author), So Illinois Univ, Dept Elect & Comp Engn, Carbondale, IL 62901 USA.
EM kagaris@engr.siu.edu
CR [Anonymous], 1966, Linear Sequential CircuitsAnalysis, Synthesis and Applications
   Bardell P.H., 1987, BUILT IN TEST VLSI
   Bellos M, 2002, LECT NOTES COMPUT SC, V2485, P90
   Cattell K, 1999, IEEE T COMPUT, V48, P285, DOI 10.1109/12.754995
   IRELAND B, 1968, ELECTRON LETT, V4, P309, DOI 10.1049/el:19680239
   Kagaris D, 2003, IEEE VLSI TEST SYMP, P365, DOI 10.1109/VTEST.2003.1197676
   Mrugalski G, 2000, IEEE T COMPUT AID D, V19, P878, DOI 10.1109/43.856975
   Rajski J, 2002, INT TEST CONF P, P301, DOI 10.1109/TEST.2002.1041773
   Rajski J, 1999, IEEE VLSI TEST SYMP, P236, DOI 10.1109/VTEST.1999.766671
   Rajski J, 1998, INT TEST CONF P, P1047, DOI 10.1109/TEST.1998.743303
NR 10
TC 8
Z9 8
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2005
VL 10
IS 1
BP 157
EP 167
DI 10.1145/1044111.1044120
PG 11
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 898QX
UT WOS:000227092400009
DA 2024-07-18
ER

PT J
AU Li, H
   Katkoori, S
   Mak, WK
AF Li, H
   Katkoori, S
   Mak, WK
TI Power minimization algorithms for LUT-Based FPGA technology mapping
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; delay minimization; FPGA; power optimization; technology
   mapping
AB We study the technology mapping problem for LUT-based FPGAs targeting at power minimization. The problem has been proved to be NP-hard previously. Therefore, we present an efficient heuristic algorithm to generate low-power mapping solutions. The key idea is to compute and select low-power K-feasible cuts by an efficient incremental network flow computation method. Experimental results show that our algorithm reduces power consumption as well as area over the best algorithms reported in the literature. In addition, we present an extension to compute depth-optimal low-power mappings. Compared with Cutmap, a depth-optimal mapper with simultaneous area minimization, we achieve a 14% power savings on average without any depth penalty.
C1 Univ S Florida, Dept Comp Sci & Engn, Coll Engn, Tampa, FL 33620 USA.
   Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30043, Taiwan.
C3 State University System of Florida; University of South Florida;
   National Tsing Hua University
RP Univ S Florida, Dept Comp Sci & Engn, Coll Engn, 4202 E Fowler Ave,ENB316, Tampa, FL 33620 USA.
EM hli5@csee.usf.edu; katkoori@csee.usf.edu; wkmak@cs.nthu.edu.tw
RI Katkoori, Srinivas/AAY-5931-2020
OI Katkoori, Srinivas/0000-0002-7589-5836
CR Ahuja R. K., 1993, Network flows: theory, algorithms, and applications
   [Anonymous], P INT WORKSH FIELD P
   BROWN SD, 1995, FIELD PROGRAMMABLE G
   CHEN KC, 1992, IEEE DES TEST COMPUT, V9, P7, DOI 10.1109/54.156154
   Cong J., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P137, DOI 10.1109/92.285741
   CONG J, 1995, P INT S FIELD PROGR, P68
   CONGLETON J. D., 1992, Preliminary correlation of continental sediments of the Koum Basin, northern Cameroon, Aspects of non-marine Cretaceous geology, P213
   FARRAHI AH, 1994, IEEE T COMPUT AID D, V13, P1319, DOI 10.1109/43.329262
   FRANCIS R, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P227, DOI 10.1145/127601.127670
   Francis RobertJ., 1990, Proc. 27th ACM/IEEE Design Automation Conf, P613
   Huang JD, 1996, IEEE IC CAD, P13, DOI 10.1109/ICCAD.1996.568903
   KARPLUS K, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P240, DOI 10.1145/127601.127672
   Lu AG, 1995, INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, P409, DOI 10.1109/ICCD.1995.528841
   MURGAI R, 1991, P INT C COMPUTER AID, P572
   MURGAI R, 1991, P INT C COMPUTER AID, P564
   NAJM FN, 1993, IEEE T COMPUT AID D, V12, P310, DOI 10.1109/43.205010
   SAWKAR P, 1993, P 30 ACM IEEE DES AU, P208
   SCHLAG M, 1992, 1992 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, P86, DOI 10.1109/ICCD.1992.276201
   Wang ZH, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P635, DOI 10.1109/ASPDAC.2001.913380
   Weste N.H. E., 1993, Principles of CMOS VLSI Design: A Systems Perspective, Vsecond
   *XIN INC, 1999, PROGR LOG DAT BOOK
NR 21
TC 15
Z9 20
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2004
VL 9
IS 1
BP 33
EP 51
DI 10.1145/966137.966139
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 768UZ
UT WOS:000188554600002
DA 2024-07-18
ER

PT J
AU Li, L
   Chakrabarty, K
   Touba, NA
AF Li, L
   Chakrabarty, K
   Touba, NA
TI Test data compression using dictionaries with selective entries and
   fixed-length indices
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; embedded core testing; reduced pin-count testing;
   SoC testing; test data volume; test application
AB We present a dictionary-based test data compression approach for reducing test data volume in SOCs. The proposed method is based on the use of a small number of ATE channels to deliver compressed test patterns from the tester to the chip and to drive a large number of internal scan chains in the circuit under test. Therefore, it is especially suitable for a reduced pin-count and low-cost DFT test environment, where a narrow interface between the tester and the SOC is desirable. The dictionary-based approach not only reduces test data volume but it also eliminates the need for additional synchronization and handshaking between the SOC and the ATE. The dictionary entries are determined during the compression procedure by solving a variant of the well-known clique partitioning problem from graph theory. Experimental results for the ISCAS-89 benchmarks and representative test data from IBM show that the proposed method outperforms a number of recently-proposed test data compression techniques. Compared to the previously proposed test data compression approach based on selective Huffman coding with variable-length indices, the proposed approach generally provides higher compression for the same amount of hardware overhead.
C1 Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
   Univ Texas, Dept Elect & Comp Engn, Austin, TX 78712 USA.
C3 Duke University; University of Texas System; University of Texas Austin
RP Duke Univ, Dept Elect & Comp Engn, 130 Hudson Hall,Box 90291, Durham, NC 27708 USA.
EM ll@ee.duke.edu; krish@ee.duke.edu
RI Chakrabarty, Krishnendu/J-6086-2012
OI Chakrabarty, Krishnendu/0000-0003-4475-6435
CR Barnhart C, 2001, INT TEST CONF P, P748, DOI 10.1109/TEST.2001.966696
   Bayraktaroglu I, 2001, DES AUT CON, P151, DOI 10.1109/DAC.2001.935494
   Chandra A, 2001, IEEE VLSI TEST SYMP, P42, DOI 10.1109/VTS.2001.923416
   Chandra A, 2001, IEEE T COMPUT AID D, V20, P355, DOI 10.1109/43.913754
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   El-Maleh A, 2002, IEEE VLSI TEST SYMP, P53, DOI 10.1109/VTS.2002.1011111
   El-Maleh A, 2001, IEEE VLSI TEST SYMP, P54, DOI 10.1109/VTS.2001.923418
   El-Maleh AH, 2002, ICES 2002: 9TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS I-111, CONFERENCE PROCEEDINGS, P449, DOI 10.1109/ICECS.2002.1046192
   Garey M. R., 1979, Computers and intractability. A guide to the theory of NP-completeness
   Gonciari PT, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P604, DOI 10.1109/DATE.2002.998363
   Hamzaoglu I, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P283, DOI 10.1109/ICCAD.1998.742885
   Hellebrand S, 2000, INT TEST CONF P, P778, DOI 10.1109/TEST.2000.894274
   Hsu FF, 2001, INT TEST CONF P, P538, DOI 10.1109/TEST.2001.966672
   Iyengar V, 1999, J ELECTRON TEST, V15, P97, DOI 10.1023/A:1008384201996
   Jas A, 1999, IEEE VLSI TEST SYMP, P114, DOI 10.1109/VTEST.1999.766654
   Jas A, 1998, INT TEST CONF P, P458, DOI 10.1109/TEST.1998.743186
   Kajihara S, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P364, DOI 10.1109/ICCAD.2001.968648
   Koenemann B, 2001, 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P325, DOI 10.1109/ATS.2001.990304
   Rajski J, 2002, INT TEST CONF P, P301, DOI 10.1109/TEST.2002.1041773
   Reda S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P387, DOI 10.1109/DATE.2002.998303
   Reddy SM, 2002, IEEE VLSI TEST SYMP, P103, DOI 10.1109/VTS.2002.1011119
   Salomon David., 2000, DATA COMPRESSION COM, V2nd
   Schäfer L, 2002, ETW'02: 7TH IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, P37, DOI 10.1109/ETW.2002.1029637
   Touba NA, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P167, DOI 10.1109/TEST.1996.556959
   Volkerink EH, 2002, INT TEST CONF P, P154, DOI 10.1109/TEST.2002.1041756
   Vranken H, 2001, INT TEST CONF P, P738, DOI 10.1109/TEST.2001.966695
   Wolff FG, 2002, INT TEST CONF P, P331, DOI 10.1109/TEST.2002.1041776
   Wunderlich HJ, 1996, IEEE IC CAD, P337, DOI 10.1109/ICCAD.1996.569803
NR 28
TC 73
Z9 83
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2003
VL 8
IS 4
BP 470
EP 490
DI 10.1145/944027.944032
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 726FB
UT WOS:000185586900005
DA 2024-07-18
ER

PT J
AU Singhal, V
   Pixley, C
   Aziz, A
   Qadeer, S
   Brayton, R
AF Singhal, V
   Pixley, C
   Aziz, A
   Qadeer, S
   Brayton, R
TI Sequential optimization in the absence of global reset
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; sequential logic synthesis; safe replaceability;
   no-reset latches
ID CIRCUITS
AB We study the problem of optimizing synchronous sequential circuits. There have been previous efforts to optimize such circuits. However, all previous attempts make implicit or explicit assumptions about the design or the environment of the design. For example, it is widespread practice to assume the existence of a hardware reset line and consequently a fixed power-up state; in the absence of the same, a common premise is that the design's environment will apply an initializing sequence. We review the concept of safe replaceability which does away with these assumptions and the delay-safe replaceability notion, which is applicable when the design's output is not used for a certain number of cycles after power-up. We then develop procedures for optimizing the combinational next-state and output logic, as well as routines for reencoding the state space and removing state bits under these replaceability criteria. Experimental results demonstrate the effectiveness of our algorithms.
C1 Tempus Fugit, Albany, CA 94706 USA.
   Synopsys, Hillsborough, OR USA.
   Univ Texas, Austin, TX 78712 USA.
   Univ Calif Berkeley, Berkeley, CA 94720 USA.
   Microsoft Corp, Redmond, WA 98052 USA.
C3 Synopsys Inc; University of Texas System; University of Texas Austin;
   University of California System; University of California Berkeley;
   Microsoft
RP Tempus Fugit, Albany, CA 94706 USA.
EM adnan@ece.utexas.edu
CR BERRY G, 1993, INT WORKSH LOG SYNTH
   Berthet C., 1990, Proceedings. 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.90CH2909-0), P224, DOI 10.1109/ICCD.1990.130210
   BRAYTON RK, 1990, P IEEE, V78, P264, DOI 10.1109/5.52213
   Brayton Robert K., 1984, KLUWER INT SERIES EN, V2
   CERNY E, 1977, IEEE T COMPUT, V27, P8
   CHENG KT, 1993, COMPUTAIDED DES INTE, V12, P13
   CHO H, 1990, P INT C COMP AID DES, P134
   COUDERT O, 1990, P INT C COMP AID DES, P126
   ENTRENA L, 1993, P INT C COMP AID DES, P310
   HARTMANIS J, 1966, INT SERIES APPL MAT
   KUNZ W, 1994, IEEE T COMPUT AI SEP
   Lin B., 1993, Proceedings 1993 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.93CH3335-7), P513, DOI 10.1109/ICCD.1993.393324
   LIN B, 1990, P INT C COMP AID DES, P414
   LIN B, 1991, M91105 UCBERL
   Marques Silva J.P., 1996, P INT C COMP AID DES
   Mehrotra A., 1997, P INT C COMP AID DES, P208
   PIXLEY C, 1992, IEEE T COMPUT AID D, V11, P1469, DOI 10.1109/43.180261
   PIXLEY C, 1990, DIMACS SERIES, V3, P293
   PIXLEY C, 1994, P INT C COMP AID DES, P442
   POMERANZ I, 1993, IEEE T COMPUT, V42, P1066, DOI 10.1109/12.241596
   Pomeranz I, 1996, IEEE T COMPUT, V45, P20, DOI 10.1109/12.481483
   QADEER S, 1996, INT C COMP DES OCT
   SALDANHA A, 1994, IEEE T COMPUT AID D, V13, P589, DOI 10.1109/43.277632
   SAVOJ H, 1991, P IEEE INT C COMP AI, P518
   Sentovich E.M., 2002, PROC 1992 IEEE INT C, P328, DOI [10.1109/ICCD.1992.276282, DOI 10.1109/ICCD.1992.276282]
   SHIPLE TR, 1996, P INT S CIRC SYST AT
   SINGHAL V, 1995, EURO-DAC '95 - EUROPEAN DESIGN AUTOMATION CONFERENCE WITH EURO-VHDL, PROCEEDINGS, P54, DOI 10.1109/EURDAC.1995.527389
   SINGHAL V, 1994, COMPUT AIDED VERIF
   SINGHAL V, 1996, P INT C COMP AID DES
   SINGHAL V, 2001, IEEE T COMPUT AIDED, V20
   TOUATI H, 1990, P INT C COMP AID DES, P130
   VILLA T, COMMUNICATION
   [No title captured]
   [No title captured]
NR 34
TC 8
Z9 10
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2003
VL 8
IS 2
BP 222
EP 251
DI 10.1145/762488.762493
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 665NA
UT WOS:000182126100005
DA 2024-07-18
ER

PT J
AU Wu, JS
   Pan, CA
   Liu, YY
AF Wu, Jun-Sheng
   Pan, Chi-An
   Liu, Yi-Yu
TI ILP-based Substrate Routing with Mismatched Via Dimension Consideration
   for Wire-bonding FBGA Package Design
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Package substrate routing; integer linear programming; via mismatch
ID ALGORITHM
AB With the rapidly growing demand for system-level integration, package substrates have become one of the most important carriers in semiconductor industry. Fine pitch ball grid array (FBGA) packaging is a widely used technology thanks to its relative cost-effectiveness compared to other advanced packaging technologies. In addition, it is also widely used in space-constrained applications, such as mobile and handheld devices. These packaging substrate interconnections are usually customized by layout engineers taking many complex and stringent design rules into consideration. However, fully net-by-net manual design for FBGA is time-consuming and error-prone. In this article, we propose an integer linear programming (ILP)-based router for wire-bonding FBGA packaging design. Our ILP formulation not only can handle design-dependent constraints but also take the problem of mismatched via dimension into account, which is caused by the mechanical processes and greatly increases design complexity. In addition to the ILP formulation for substrate routing, three optimization stages and several ILP constraint reduction techniques are also developed to boost the run time of ILP solver. Experimental results indicate that the proposed framework can achieve high routing completion rates, which could effectively reduce the cycle time of substrate layout design. In addition, in combination with the proposed optimization strategies, 278x speedup can be achieved compared to the ILP constraint optimized router.
C1 [Wu, Jun-Sheng; Pan, Chi-An; Liu, Yi-Yu] Natl Taiwan Univ Sci & Technol, 43 Keelung Rd,Sec 4, Keelung 10607, Taiwan.
C3 National Taiwan University of Science & Technology
RP Wu, JS (corresponding author), Natl Taiwan Univ Sci & Technol, 43 Keelung Rd,Sec 4, Keelung 10607, Taiwan.
EM mobetak10778@gmail.com; eric.chianpan@gmail.com; yyliu@mail.ntust.edu.tw
RI Wu, Junsheng/AAE-4911-2019
OI Wu, Junsheng/0000-0003-2942-5830; Liu, Yi-Yu/0000-0002-6703-004X
FU ASE Group ChungLi; MOST of Taiwan [MOST-106-2221-E-011-143-MY3,
   MOST-109-2221-E-011-138, MOST-110-2221-E-011-152-MY2]
FX Yi-Yu Liu was partially supported by ASE Group ChungLi and MOST of
   Taiwan under Grant No's MOST-106-2221-E-011-143-MY3,
   MOST-109-2221-E-011-138, and MOST-110-2221-E-011-152-MY2.
CR [Anonymous], Gurobi Optimizer 8.1
   [Anonymous], Cadence Allegro Package Designer 16.6
   Chen SS, 1999, IEICE T FUND ELECTR, VE82A, P2599
   Fang JW, 2009, IEEE T COMPUT AID D, V28, P98, DOI 10.1109/TCAD.2008.2009151
   Greig W., 2007, INTEGRATED CIRCUIT P
   Jia XT, 2018, IEEE T COMPUT AID D, V37, P217, DOI 10.1109/TCAD.2017.2693270
   Kubo Y, 2006, IEEE T COMPUT AID D, V25, P725, DOI 10.1109/TCAD.2006.870064
   Lee RJ, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442101
   Lin CW, 2012, IEEE T COMPUT AID D, V31, P878, DOI 10.1109/TCAD.2011.2181511
   Tomioka Y, 2009, IEICE T FUND ELECTR, VE92A, P1433, DOI 10.1587/transfun.E92.A.1433
   Tsai CC, 1998, IEEE T COMPUT AID D, V17, P182, DOI 10.1109/43.681268
   Wen Win, 2018, Package Design Engineering
   Yan JT, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/2003695.2003707
NR 13
TC 0
Z9 0
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2023
VL 28
IS 5
AR 77
DI 10.1145/3579843
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM4
UT WOS:001074281700010
DA 2024-07-18
ER

PT J
AU Song, ZR
   Jing, NF
   Liang, XY
AF Song, Zhuoran
   Jing, Naifeng
   Liang, Xiaoyao
TI E<SUP>2</SUP>-VOR: An End-to-End En/Decoder Architecture for Efficient
   Video Object Recognition
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA Spanish
DT Article
DE Video object recognition; neural network; accelerator; end-to-end
AB High-resolution video object recognition (VOR) evolves so fast but is very compute-intensive. This is because VOR leverages compute-intensive deep neural network (DNN) for better accuracy. Although many works have been proposed for speedup, they mostly focus on DNN algorithm and hardware acceleration on the edge side. We observe that most video streams need to be losslessly compressed before going online and an encoder should have all the video information. Moreover, as the cloud should have abundant computing power to handle sophisticated VOR algorithms, we propose to take a one-shot effort for a modified VOR algorithm at the encoding stage in cloud and integrate the full VOR regeneration into a slightly extended decoder on the device. The scheme can enable lightweight VOR with server-class accuracy by simply leveraging the classic and economic video decoder universal to any mobile device. Meanwhile, the scheme can save massive computing power for not repetitively processing the same video on different user devices that makes it extremely sustainable for green computing across the whole network.
   We propose E-2-VOR, an end-to-end encoder and decoder architecture for efficient VOR. We carefully design the scheme to have minimum impact on the video bitstream transmitted. In the cloud, the VOR extended video encoder tracks on a macro-block basis and packs intelligent information into the video stream for increased VOR accuracy and fast regenerating process. On the edge device, we extend the traditional video decoder with a small piece of dedicated hardware to enable the efficient VOR regeneration. Our experiment shows that E-2-VOR can achieve 5.0x performance improvement with less than 0.4% VOR accuracy loss compared to the state-of-the-art FAVOS scheme. On average, E-2-VOR can run over 54 frames-per-second (FPS) for 480P videos on an edge device.
C1 [Song, Zhuoran; Jing, Naifeng; Liang, Xiaoyao] Shanghai Jiao Tong Univ, Sch Elect Informat & Elect Engn, 800 Dongchuan Rd, Shanghai 200240, Peoples R China.
C3 Shanghai Jiao Tong University
RP Jing, NF (corresponding author), Shanghai Jiao Tong Univ, Sch Elect Informat & Elect Engn, 800 Dongchuan Rd, Shanghai 200240, Peoples R China.
EM songzhuoran@sjtu.edu.cn; sjtuj@sjtu.edu.cn; liang-xy@cs.sjtu.edu.cn
RI Song, Zhuoran/AAI-9283-2021
OI Song, Zhuoran/0000-0002-6494-4786
FU National Key Research and Development Program of China [2018YFA0701500];
   National Natural Science Foundation of China [61972242]
FX This research is partly supported by the National Key Research and
   Development Program of China (Grant No. 2018YFA0701500) and National
   Natural Science Foundation of China (Grant No. 61972242).
CR [Anonymous], 2005, SIGARCH Comput. Archit. News
   Aravind R, 1996, IEEE T CIRC SYST VID, V6, P426, DOI 10.1109/76.538925
   Bao P, 2005, IEEE T PATTERN ANAL, V27, P1485, DOI 10.1109/TPAMI.2005.173
   Bertasius G, 2018, LECT NOTES COMPUT SC, V11216, P342, DOI 10.1007/978-3-030-01258-8_21
   Buckler M, 2018, CONF PROC INT SYMP C, P533, DOI 10.1109/ISCA.2018.00051
   Caelles S, 2017, PROC CVPR IEEE, P5320, DOI 10.1109/CVPR.2017.565
   Chakradhar S, 2010, CONF PROC INT SYMP C, P247, DOI 10.1145/1816038.1815993
   Chen Liang-Chieh, 2014, Comput Sci, DOI DOI 10.48550/ARXIV.1412.7062
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Cheng JC, 2018, PROC CVPR IEEE, P7415, DOI 10.1109/CVPR.2018.00774
   Cheng JC, 2017, IEEE I CONF COMP VIS, P686, DOI 10.1109/ICCV.2017.81
   Dosovitskiy A, 2015, IEEE I CONF COMP VIS, P2758, DOI 10.1109/ICCV.2015.316
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   FFmpeg team, 2019, FFMPEG
   Girshick R, 2015, IEEE I CONF COMP VIS, P1440, DOI 10.1109/ICCV.2015.169
   Girshick R, 2014, PROC CVPR IEEE, P580, DOI 10.1109/CVPR.2014.81
   Gokhale V, 2014, IEEE COMPUT SOC CONF, P696, DOI 10.1109/CVPRW.2014.106
   He KM, 2014, LECT NOTES COMPUT SC, V8691, P346, DOI [arXiv:1406.4729, 10.1007/978-3-319-10578-9_23]
   Hetang C, 2017, Arxiv, DOI arXiv:1712.05896
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Karpathy A, 2014, PROC CVPR IEEE, P1725, DOI 10.1109/CVPR.2014.223
   Liao H., 2019, IEEE ICC, P1
   Long J, 2015, PROC CVPR IEEE, P3431, DOI 10.1109/CVPR.2015.7298965
   Whatmough PN, 2019, Arxiv, DOI arXiv:1902.11128
   Ng JYH, 2015, PROC CVPR IEEE, P4694, DOI 10.1109/CVPR.2015.7299101
   Nilsson D, 2018, PROC CVPR IEEE, P6819, DOI 10.1109/CVPR.2018.00713
   Park S, 2015, ISSCC DIG TECH PAP I, V58, P80, DOI 10.1109/ISSCC.2015.7062935
   Peemen M, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P13, DOI 10.1109/ICCD.2013.6657019
   Perazzi F, 2016, PROC CVPR IEEE, P724, DOI 10.1109/CVPR.2016.85
   Pont-Tuset J, 2018, Arxiv, DOI arXiv:1704.00675
   Ren SQ, 2017, IEEE T PATTERN ANAL, V39, P1137, DOI 10.1109/TPAMI.2016.2577031
   Song ZR, 2020, 2020 53RD ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO 2020), P698, DOI 10.1109/MICRO50266.2020.00063
   Sullivan GJ, 2012, IEEE T CIRC SYST VID, V22, P1649, DOI 10.1109/TCSVT.2012.2221191
   Thoziyoor Shyamkumar, 2008, Technical Report. Technical Report HPL-2008-20
   Xu MW, 2018, MOBICOM'18: PROCEEDINGS OF THE 24TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING, P129, DOI 10.1145/3241539.3241563
   Yuan Z, 2020, ISSCC DIG TECH PAP I, P232, DOI 10.1109/ISSCC19947.2020.9063155
   Zhang YJ, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P282, DOI 10.23919/DATE51398.2021.9474075
   Zhou DJ, 2016, ISSCC DIG TECH PAP I, V59, P266, DOI 10.1109/ISSCC.2016.7418009
   Zhu Qiuling, 2018, US Patent, Patent No. [9,965,824, 9965824]
   Zhu XZ, 2017, IEEE I CONF COMP VIS, P408, DOI 10.1109/ICCV.2017.52
   Zhu XZ, 2017, PROC CVPR IEEE, P4141, DOI 10.1109/CVPR.2017.441
   Zhu YH, 2018, Arxiv, DOI arXiv:1803.11232
NR 42
TC 0
Z9 0
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2023
VL 28
IS 1
AR 10
DI 10.1145/3543852
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8B6LG
UT WOS:000917034400010
DA 2024-07-18
ER

PT J
AU Hong, X
   Zhou, XZ
   Li, SJ
   Feng, Y
   Ying, MS
AF Hong, Xin
   Zhou, Xiangzhen
   Li, Sanjiang
   Feng, Yuan
   Ying, Mingsheng
TI A Tensor Network based Decision Diagram for Representation of Quantum
   Circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Tensor network; decision diagram
ID VERIFICATION
AB Tensor networks have been successfully applied in simulation of quantum physical systems for decades. Recently, they have also been employed in classical simulation of quantum computing, in particular, random quantum circuits. This article proposes a decision diagram style data structure, called Tensor Decision Diagram (TDD), for more principled and convenient applications of tensor networks. This new data structure provides a compact and canonical representation for quantum circuits. By exploiting circuit partition, the TDD of a quantum circuit can be computed efficiently. Furthermore, we show that the operations of tensor networks essential in their applications (e.g., addition and contraction) can also be implemented efficiently in TDDs. A proof-of-concept implementation of TDDs is presented and its efficiency is evaluated on a set of benchmark quantum circuits. It is expected that TDDs will play an important role in various design automation tasks related to quantum circuits, including but not limited to equivalence checking, error detection, synthesis, simulation, and verification.
C1 [Hong, Xin; Zhou, Xiangzhen; Li, Sanjiang; Feng, Yuan] Univ Technol Sydney, Sydney, NSW, Australia.
   [Zhou, Xiangzhen] Southeast Univ, Nanjing, Peoples R China.
   [Ying, Mingsheng] Chinese Acad Sci, Inst Software, Beijing, Peoples R China.
   [Ying, Mingsheng] Tsinghua Univ, Beijing, Peoples R China.
C3 University of Technology Sydney; Southeast University - China; Chinese
   Academy of Sciences; Institute of Software, CAS; Tsinghua University
RP Hong, X (corresponding author), Univ Technol Sydney, Sydney, NSW, Australia.
EM xin.hong@student.uts.edu.au; xiangzhen.zhou@uts.edu.au;
   sanjiangli@uts.edu.au; yuan.feng@uts.edu.au; yingms@ios.ac.cn
RI Feng, Yuan/AGN-2907-2022; Ying, Mingsheng/A-8379-2008; Zhou,
   Xiangzhen/AAZ-3381-2020; Zhou, Xiangzhen/L-8091-2018
OI Feng, Yuan/0000-0002-3097-3896; Ying, Mingsheng/0000-0003-4847-702X; Li,
   Sanjiang/0000-0002-3332-2546; Zhou, Xiangzhen/0000-0003-3244-6675
FU National Key R&D Program of China [2018YFA0306701]; Australian Research
   Council [DP180100691, DP210102449, DP220102059]
FX This work is partially supported by the National Key R&D Program of
   China (Grant No.: 2018YFA0306701) and the Australian Research Council
   (Grant No.s: DP180100691, DP210102449, DP220102059).
CR Arute F, 2019, NATURE, V574, P505, DOI 10.1038/s41586-019-1666-5
   Bahar RI, 1997, FORM METHOD SYST DES, V10, P171, DOI 10.1023/A:1008699807402
   Bernstein E, 1997, SIAM J COMPUT, V26, P1411, DOI 10.1137/S0097539796300921
   Biamonte J, 2020, Arxiv, DOI arXiv:1912.10049
   Boixo S, 2018, Arxiv, DOI arXiv:1712.05384
   Brace K. S., 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P40, DOI 10.1109/DAC.1990.114826
   BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
   BRYANT RE, 1995, DES AUT CON, P535
   Burgholzer L, 2021, Arxiv, DOI arXiv:2106.01099
   Burgholzer L, 2021, IEEE T COMPUT AID D, V40, P1810, DOI 10.1109/TCAD.2020.3032630
   Burgholzer L, 2020, ASIA S PACIF DES AUT, P127, DOI 10.1109/ASP-DAC47756.2020.9045153
   Chen JX, 2018, Arxiv, DOI arXiv:1805.01450
   Chen ZY, 2018, SCI BULL, V63, P964, DOI 10.1016/j.scib.2018.06.007
   Gilchrist A, 2005, PHYS REV A, V71, DOI 10.1103/PhysRevA.71.062310
   Gray J, 2021, QUANTUM-AUSTRIA, V5, DOI 10.22331/q-2021-03-15-410
   Hong X, 2021, Arxiv, DOI arXiv:2106.01658
   Hong X, 2021, DES AUT CON, P637, DOI 10.1109/DAC18074.2021.9586214
   Huang CP, 2020, Arxiv, DOI arXiv:2005.06787
   Li RL, 2020, IEEE T PARALL DISTR, V31, P805, DOI 10.1109/TPDS.2019.2947511
   Li SJ, 2021, IEEE T COMPUT, V70, P1777, DOI 10.1109/TC.2020.3023247
   Markov IL, 2008, SIAM J COMPUT, V38, P963, DOI 10.1137/050644756
   Maslov D, 2008, IEEE T COMPUT AID D, V27, P752, DOI 10.1109/TCAD.2008.917562
   Miller DM, 2006, INT SYM MVL, P177
   Molitor P., 2007, EQUIVALENCE CHECKING
   Moll N, 2018, QUANTUM SCI TECHNOL, V3, DOI 10.1088/2058-9565/aab822
   Nielsen Michael A., 2010, Quantum Computation and Quantum Information
   Niemann P, 2016, IEEE T COMPUT AID D, V35, P86, DOI 10.1109/TCAD.2015.2459034
   Pednault Edwin, 2017, arXiv:1710.05867
   Roberts C, 2019, Arxiv, DOI arXiv:1905.01330
   Tsai YH, 2021, DES AUT CON, P439, DOI 10.1109/DAC18074.2021.9586191
   Viamontes GF, 2003, QUANTUM INF PROCESS, V2, P347, DOI 10.1023/B:QINP.0000022725.70000.4a
   Vinkhuijzen L, 2023, Arxiv, DOI [arXiv:2108.00931, DOI 10.48550/ARXIV.2108.00931]
   Wille Robert, 2020, IEEE INT SYMP CIRC S
   Yamashita S, 2008, IEICE T FUND ELECTR, VE91A, P3793, DOI 10.1093/ietfec/e91-a.12.3793
   Zulehner A, 2019, IEEE T COMPUT AID D, V38, P1226, DOI 10.1109/TCAD.2018.2846658
   Zulehner A, 2019, IEEE T COMPUT AID D, V38, P848, DOI 10.1109/TCAD.2018.2834427
NR 36
TC 4
Z9 4
U1 1
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2022
VL 27
IS 6
AR 60
DI 10.1145/3514355
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 6L1JM
UT WOS:000887946700007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Dewan, MI
   Kim, DH
AF Dewan, Monzurul Islam
   Kim, Dae Hyun
TI Design Automation Algorithms for the NP-Separate VLSI Design Methodology
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE NP-Separate; N cell; P cell; design automation algorithms; cell
   overlapping; detailed placement; cell-level routing
ID FINFETS
AB The NP-Separate design methodology for very-large-scale integration (VLSI) design fine-controls the sizes of transistors, thereby achieving significant power, performance, and area improvement compared to the conventional standard-cell-based design methodology. NP-Separate uses NP cells formed by merging and routing N and P cells having only NFETs and PFETs, respectively. The NP cell formation, however, should be automated to design large circuits using the NP-Separate design methodology. In this paper, we propose design automation algorithms to create NP cells automatically. Simulation results show that the automated NP-Separate reduces the design time significantly, decreases the coupling capacitance by 13%, the critical path delay by 6%, and the power consumption by 10% on average compared to the manual NP-Separate designs. We also propose a detailed placement algorithm to generate more compact VLSI layouts with a little wirelength overhead. The combined effect reduces the coupling capacitance by 10%, the critical path delay by 5%, and the power consumption by 10% on average compared to the manual NP-Separate designs.
C1 [Dewan, Monzurul Islam; Kim, Dae Hyun] Washington State Univ, Sch Elect Engn & Comp Sci, 355 NE Spokane St, Pullman, WA 99164 USA.
C3 Washington State University
RP Dewan, MI (corresponding author), Washington State Univ, Sch Elect Engn & Comp Sci, 355 NE Spokane St, Pullman, WA 99164 USA.
EM monzurulislam.dewan@wsu.edu; daehyun.kim@wsu.edu
RI Dewan, MonzurulIslam/KPA-3401-2024
OI /0000-0003-3131-5745
CR Alioto M, 2011, IEEE T VLSI SYST, V19, P751, DOI 10.1109/TVLSI.2010.2040094
   Anatolyevich BochkanovSergey., 2018, ALGLIB
   Dewan MI, 2020, IEEE T COMPUT AID D, V39, P5111, DOI 10.1109/TCAD.2020.2966551
   Guruswamy M, 1997, DES AUT CON, P327, DOI 10.1145/266021.266126
   Hentschke R., 2006, P S INT CIRC SYST DE, P220
   Kahng AB, 1999, PROCEEDINGS OF ASP-DAC '99, P241, DOI 10.1109/ASPDAC.1999.760005
   Kessler A. J., 1985, IEEE Potentials, V4, P33
   Kick B, 1997, IBM J RES DEV, V41, P505, DOI 10.1147/rd.414.0505
   Kim DH, 2012, IEEE J EM SEL TOP C, V2, P240, DOI 10.1109/JETCAS.2012.2193840
   Lee C. Y., 1961, IRE transactions on electronic computers, VEC-10, P346
   Lee D, 2021, IEEE T COMPUT AID D, V40, P2142, DOI 10.1109/TCAD.2020.3037885
   Lihong Zhang, 2005, 2005 48th IEEE International Midwest Symposium on Circuits and Systems (IEEE Cat. No. 05CH37691), P1239
   Lu JW, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2699873
   Mitsuhashi T., 1992, Proceedings. 29th ACM/IEEE Design Automation Conference (Cat. No.92CH3144-3), P524, DOI 10.1109/DAC.1992.227748
   Nam GJ, 2007, INTEGR CIRCUIT SYST, P1, DOI 10.1007/978-0-387-68739-1
   Pan M, 2005, IEEE IC CAD, P48, DOI 10.1109/ICCAD.2005.1560039
   Park D, 2020, IEEE T COMPUT AID D, V39, P5097, DOI 10.1109/TCAD.2020.2977066
   Park D, 2020, ASIA S PACIF DES AUT, P345, DOI 10.1109/ASP-DAC47756.2020.9045729
   Ren HX, 2021, ASIA S PACIF DES AUT, P684, DOI 10.1145/3394885.3431569
   Ryzhenko N, 2012, DES AUT CON, P603
   Sechen C., 1988, 25th ACM/IEEE Design Automation Conference. Proceedings 1988 (Cat. No.88CH2540-3), P73, DOI 10.1109/DAC.1988.14737
   Seo J, 2019, P S COMP ARITHM, P143, DOI 10.1109/ARITH.2019.00036
   Sorokin A, 2019, PR GR LAK SYMP VLSI, P159, DOI 10.1145/3299874.3317965
   Swahn B, 2006, DES AUT CON, P528, DOI 10.1109/DAC.2006.229286
   Wu XH, 1999, PROCEEDINGS OF ASP-DAC '99, P21, DOI 10.1109/ASPDAC.1999.759700
   Zhu ZR, 2018, DES AUT CON, DOI 10.1145/3195970.3196057
NR 26
TC 0
Z9 0
U1 2
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2022
VL 27
IS 5
AR 53
DI 10.1145/3508375
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4Y3SN
UT WOS:000861448500013
OA Bronze
DA 2024-07-18
ER

PT J
AU Wen, CY
   Dong, X
   Chen, BX
   Tida, UR
   Shi, YY
   Zhuo, C
AF Wen, Chenyi
   Dong, Xiao
   Chen, Baixin
   Tida, Umamaheswara Rao
   Shi, Yiyu
   Zhuo, Cheng
TI Magnetic Core TSV-Inductor Design and Optimization for On-chip DC-DC
   Converter
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Magnetic core TSV-inductor; equivalent circuit; air gap; DC-DC converter
ID INTEGRATED VOLTAGE REGULATOR; SOLENOID INDUCTOR; EDDY-CURRENT; MODEL
AB The conventional on-chip spiral inductor consumes a significant top-metal routing area, thereby preventing its popularity in many on-chip applications. Recently through-silicon-via- (TSV) based inductor (also known as a TSV-inductor) with a magnetic core has been proved to be a viable option for the on-chip DC-DC converter. The operating conditions of these inductors play a major role in maximizing the performance and efficiency of the DC-DC converter. However, there is a critical need to study the design and optimization details of magnetic core TSV-inductors with the unique three-dimensional structure embedding magnetic core. This article aims to provide a clear understanding of the modeling details of a magnetic core TSV-inductor and a design and optimization methodology to assist efficient inductor design. Moreover, a machine learning-assisted model combining physical details and artificial neural network is also proposed to extract the equivalent circuit to further facilitate DC-DC converter design. Experimental results show that the optimized TSV-inductor with the magnetic core and air-gap can achieve inductance density improvement of up to 7.7x and quality factor improvements of up to 1.6x for the same footprint compared with the TSVinductor without a magnetic core. For on-chip DC-DC converter applications, the converter efficiency can be improved by up to 15.9% and 6.8% compared with the conventional spiral and TSV-inductor without magnetic core, respectively.
C1 [Wen, Chenyi; Dong, Xiao; Chen, Baixin; Zhuo, Cheng] Zhejiang Univ, Hangzhou 310027, Peoples R China.
   [Tida, Umamaheswara Rao] North Dakota State Univ, Grand Forks, ND 58108 USA.
   [Shi, Yiyu] Univ Notre Dame, South Bend, IN 46556 USA.
C3 Zhejiang University; North Dakota State University Fargo; University of
   Notre Dame
RP Zhuo, C (corresponding author), Zhejiang Univ, Hangzhou 310027, Peoples R China.
EM wwency@zju.edu.cn; xdong@zju.edu.cn; baixinchen@zju.edu.cn;
   umamaheswara.tida@ndsu.edu; yshi4@nd.edu; czhuo@zju.edu.cn
RI Wen, Chenyi/HJA-3697-2022
OI Tida, Umamaheswara Rao/0000-0002-9724-1585
FU National Natural Science Foundation of China [61974133, 62034007]; Key
   Area R&D Program of Guangdong Province [2021B1101270003]
FX The work was supported in part by the National Natural Science
   Foundation of China (Grants No. 61974133 and No. 62034007), and Key Area
   R&D Program of Guangdong Province (Grant No. 2021B1101270003).
CR Balakrishnan A, 1997, IEEE T POWER ELECTR, V12, P654, DOI 10.1109/63.602560
   Bi Y, 1999, IEEE T MAGN, V35, P3517, DOI 10.1109/20.800575
   Bontzios Yiorgos I., 2011, 2011 IEEE/IFIP 19th International Conference on VLSI and System-on-Chip, P90, DOI 10.1109/VLSISoC.2011.6081657
   Brachtendorf HG, 1997, IEEE T MAGN, V33, P723, DOI 10.1109/20.560104
   Burton EA, 2014, APPL POWER ELECT CO, P432, DOI 10.1109/APEC.2014.6803344
   Cao Y, 2007, IEEE T MICROW THEORY, V55, P2473, DOI 10.1109/TMTT.2007.909602
   Chen HH, 2008, IEEE T ELECTRON DEV, V55, P3267, DOI 10.1109/TED.2008.2005131
   Erickson R. W., 2001, FUNDAMENTALS POWER E, DOI 10.1007/b100747
   Esmaeilzadeh H, 2013, COMMUN ACM, V56, P93, DOI 10.1145/2408776.2408797
   Fukuoka T, 2019, APPL POWER ELECT CO, P1561, DOI 10.1109/APEC.2019.8722209
   Gardner DS, 2009, IEEE T MAGN, V45, P4760, DOI 10.1109/TMAG.2009.2030590
   Gaskill SG, 2016, IEEE T MAGN, V52, DOI 10.1109/TMAG.2016.2560140
   Guillod T, 2020, IEEE OPEN J POWER EL, V1, P284, DOI 10.1109/OJPEL.2020.3012777
   Hilal A, 2015, IEEE T POWER ELECTR, V30, P2232, DOI 10.1109/TPEL.2014.2330952
   Le HT, 2019, IEEE T POWER ELECTR, V34, P74, DOI 10.1109/TPEL.2018.2847439
   JILES DC, 1986, J MAGN MAGN MATER, V61, P48, DOI 10.1016/0304-8853(86)90066-1
   Jury JC, 2006, IEEE T MAGN, V42, P3222, DOI 10.1109/TMAG.2006.880106
   Kim J, 2012, J KOREAN PHYS SOC, V61, P1691, DOI 10.3938/jkps.61.1691
   Komma T, 2008, INT POWER ELECT ELEC, P632, DOI 10.1109/SPEEDHAM.2008.4581182
   Krishnamurthy HK, 2017, S VLSI TECH, pC148
   Krishnamurthy HK, 2018, IEEE J SOLID-ST CIRC, V53, P1038, DOI 10.1109/JSSC.2017.2773637
   Krishnamurthy HK, 2017, ISSCC DIG TECH PAP I, P336, DOI 10.1109/ISSCC.2017.7870398
   Lambert WJ, 2016, IEEE T COMP PACK MAN, V6, P3, DOI 10.1109/TCPMT.2015.2505665
   Lee DW, 2008, IEEE T MAGN, V44, P4089, DOI 10.1109/TMAG.2008.2003398
   Li M, 2016, IEEE J EXPLOR SOLID-, V2, P44, DOI 10.1109/JXCDC.2016.2636161
   Lulu Peng, 2019, 2019 Electron Devices Technology and Manufacturing Conference (EDTM), P392, DOI 10.1109/EDTM.2019.8731263
   Mathúna CO, 2012, IEEE T POWER ELECTR, V27, P4799, DOI 10.1109/TPEL.2012.2198891
   Mondal S, 2017, IEEE T VLSI SYST, V25, P308, DOI 10.1109/TVLSI.2016.2568755
   Nieuwoudt A, 2006, IEEE T COMPUT AID D, V25, P2613, DOI 10.1109/TCAD.2006.882475
   Ponomarenko N., 2014, THESIS RIGA TU
   Qian LB, 2021, IEEE T CIRCUITS-II, V68, P1832, DOI 10.1109/TCSII.2020.3048040
   Qu CB, 2021, IEEE T VLSI SYST, V29, P287, DOI 10.1109/TVLSI.2020.3036385
   Rubinacci G, 2008, IEEE T MAGN, V44, P1306, DOI 10.1109/TMAG.2007.915864
   Skutt G., 1996, Ph.D. Thesis
   Snelling E.C., 1988, Soft ferrites: properties and applications
   Sturcken N, 2013, IEEE J SOLID-ST CIRC, V48, P244, DOI 10.1109/JSSC.2012.2221237
   Tannir D, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2890500
   Tida UR, 2020, IEEE INT SOC CONF, P195, DOI 10.1109/SOCC49529.2020.9524756
   Tida UR, 2020, IEEE T COMPUT AID D, V39, P281, DOI 10.1109/TCAD.2018.2887053
   Tida UR, 2019, IEEE T VLSI SYST, V27, P2305, DOI 10.1109/TVLSI.2019.2919606
   Tida UR, 2015, IEEE T VLSI SYST, V23, P1322, DOI 10.1109/TVLSI.2014.2338862
   Tida UR, 2014, ACM J EMERG TECH COM, V11, DOI 10.1145/2637481
   VanAckern Gary., 2011, Design Guide for CMOS Process On-Chip 3D Inductor Using Thru-Wafer Vias
   Wang F., 2019, P IEEE INT C EL DEV, P1
   Wang Y, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/3057274
   Wei JJ, 2010, IEEE ELECTR DEVICE L, V31, P933, DOI 10.1109/LED.2010.2057405
   Xiong W, 2021, IEEE ELECTR DEVICE L, V42, P1559, DOI 10.1109/LED.2021.3107320
   Xu J., 2007, P IEEEMTT S INT MICR
   Yin XK, 2021, MICROELECTRON J, V116, DOI 10.1016/j.mejo.2021.105217
   Zhang Y., 2009, 2009 IEEE Electrical Power Energy Conference (EPEC), P1, DOI 10.1109/EPEC.2009.5420918
   Zhang Y, 2011, IEEE T ENERGY CONVER, V26, P993, DOI 10.1109/TEC.2011.2160866
   ZHU JG, 1993, IEE PROC-A, V140, P317, DOI 10.1049/ip-a-3.1993.0048
   Zhuo C, 2020, IEEE T COMPUT AID D, V39, P1498, DOI 10.1109/TCAD.2019.2917844
NR 53
TC 3
Z9 3
U1 6
U2 30
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2022
VL 27
IS 5
AR 52
DI 10.1145/3507700
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 4Y3SN
UT WOS:000861448500012
DA 2024-07-18
ER

PT J
AU Pomeranz, I
   Amyeen, ME
AF Pomeranz, Irith
   Amyeen, M. Enamul
TI Logic Diagnosis with Hybrid Fail Data
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Defect diagnosis; hybrid fail data; logic diagnosis; multiple faults
ID FAULT-DIAGNOSIS; YIELD; TIME
AB Yield improvement requires information about the defects present in faulty units. This information is derived by applying a logic diagnosis procedure to the fail data collected by a tester from faulty units. It is typical in the early stages of yield learning to find faulty units that produce excessive volumes of fail data. The current practice is to terminate the fail data collection and possibly discard the fail data already collected for the unit. An earlier study shows that a faulty unit may produce excessive volumes of fail data for some tests but not for others. Based on this observation, a possible solution is to collect full fail data only for tests where this is feasible and pass/fail information for other tests. For this approach to be practical, it is necessary to be able to perform logic diagnosis with hybrid fail data that consists of full fail data for some tests and only pass/fail information for other tests. The main challenge in designing such a procedure is to balance the use of the two types of data to produce accurate logic diagnosis results. This article describes a logic diagnosis procedure, from the class of procedures used by commercial tools, that addresses this challenge. Experimental results for benchmark circuits demonstrate the importance of pass/fail information in this scenario.
C1 [Pomeranz, Irith] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
   [Amyeen, M. Enamul] Intel Corp, Hillsboro, OR 97124 USA.
C3 Purdue University System; Purdue University; Intel Corporation
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu; enamul.amyeen@intel.com
FU Semiconductor Research Corporation (SRC) [2020-CT-2967]
FX This work was supported in part by the Semiconductor Research
   Corporation (SRC) under Grant No. 2020-CT-2967.
CR Abramovici M, 2002, DES AUT CON, P713, DOI 10.1109/DAC.2002.1012717
   Abramovici Miron, 1990, LOGICLEVEL DIAGNOSIS, P541, DOI [10.1109/ 9780470544389. ch12, DOI 10.1109/9780470544389.CH12]
   Bartenstein T, 2001, INT TEST CONF P, P287, DOI 10.1109/TEST.2001.966644
   Bodhe Shraddha, 2016, 2016 IEEE 34th VLSI Test Symposium (VTS), P1, DOI 10.1109/VTS.2016.7477280
   Chakravarty S, 1999, IEEE VLSI TEST SYMP, P195, DOI 10.1109/VTEST.1999.766665
   Chen PJ, 2014, IET COMPUT DIGIT TEC, V8, P199, DOI 10.1049/iet-cdt.2013.0104
   Cheng WT, 2008, ASIAN TEST SYMPOSIUM, P179, DOI 10.1109/ATS.2008.44
   Chess B, 1999, IEEE T COMPUT AID D, V18, P346, DOI 10.1109/43.748164
   Constantinides K, 2009, IEEE T COMPUT, V58, P1063, DOI 10.1109/TC.2009.52
   Fan X., 2012, P INT TEST C, P1
   Huang Y., 2006, Proceedings of the 6th IEEE/ACM Int'l Symposium on Cluster, Cloud and Grid Computing CCGRID, P1
   Kundu S, 2015, DES AUT TEST EUROPE, P1285
   Kurimoto M, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159549
   Li JCM, 2005, IEEE T COMPUT, V54, P1467, DOI 10.1109/TC.2005.182
   Liu CS, 2004, IEEE T COMPUT, V53, P775, DOI 10.1109/TC.2004.4
   Meyer FJ, 2003, IEEE T COMPUT, V52, P1470, DOI 10.1109/TC.2003.1244944
   Pomeranz I., 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.92CH03183-1), P272, DOI 10.1109/ICCAD.1992.279361
   Pomeranz I., 2020, IEEE T COMPUT AID D, P1, DOI [10.1109/TCAD.2020.3025091, DOI 10.1109/TCAD.2020.3025091]
   Pomeranz I, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/3065925
   Pomeranz I, 2014, IEEE COMP SOC ANN, P315, DOI 10.1109/ISVLSI.2014.22
   Pomeranz I, 2014, IEEE T COMPUT AID D, V33, P2010, DOI 10.1109/TCAD.2014.2358936
   Ramprasath S, 2015, DES AUT CON, DOI 10.1145/2744769.2744796
   RYAN PG, 1993, 1993 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P508, DOI 10.1109/ICCAD.1993.580105
   Tang X, 2010, ASIAN TEST SYMPOSIUM, P94, DOI 10.1109/ATS.2010.25
   Taouil M, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2699832
   Tsai WL, 2012, IEEE T COMPUT, V61, P928, DOI 10.1109/TC.2011.98
   Venkataraman S, 2000, INT TEST CONF P, P253, DOI 10.1109/TEST.2000.894213
   Wang HF, 2012, DES AUT CON, P567
   Wang N., 2018, P 32 INT C NEUR INF, P7686
   Ye J, 2014, IEEE T VLSI SYST, V22, P824, DOI 10.1109/TVLSI.2013.2256437
   Yu XC, 2010, IEEE T COMPUT AID D, V29, P977, DOI 10.1109/TCAD.2010.2048352
   Zorian Y, 2002, DES AUT CON, P709, DOI 10.1109/DAC.2002.1012716
NR 32
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2021
VL 26
IS 3
AR 19
DI 10.1145/3433929
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QQ1XF
UT WOS:000624319500003
DA 2024-07-18
ER

PT J
AU Roy, U
   Pramanik, T
   Roy, S
   Chatterjee, A
   Register, LF
   Banerjee, SK
AF Roy, Urmimala
   Pramanik, Tanmoy
   Roy, Subhendu
   Chatterjee, Avhishek
   Register, Leonard F.
   Banerjee, Sanjay K.
TI Machine Learning for Statistical Modeling: The Case of Perpendicular
   Spin-Transfer-Torque Random Access Memory
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Spin-transfer-torque random access memory; process variation; machine
   learning; support vector regression
ID MARGIN
AB We propose a methodology to perform process variation-aware device and circuit design using fully physics-based simulations within limited computational resources, without developing a compact model. Machine learning (ML), specifically a support vector regression (SVR) model, has been used. The SVR model has been trained using a dataset of devices simulated a priori, and the accuracy of prediction by the trained SVR model has been demonstrated. To produce a switching time distribution from the trained ML model, we only had to generate the dataset to train and validate the model, which needed similar to 500 hours of computation. On the other hand, if 106 samples were to be simulated using the same computation resources to generate a switching time distribution from micromagnetic simulations, it would have taken similar to 250 days. Spin-transfer-torque random access memory (STTRAM) has been used to demonstrate the method. However, different physical systems may be considered, different ML models can be used for different physical systems and/or different device parameter sets, and similar ends could be achieved by training the ML model using measured device data.
C1 [Roy, Urmimala; Pramanik, Tanmoy; Register, Leonard F.; Banerjee, Sanjay K.] Univ Texas Austin, Microelect Res Ctr, Austin, TX 78758 USA.
   [Roy, Subhendu] Cadence Design Syst, San Jose, CA 95134 USA.
   [Chatterjee, Avhishek] Indian Inst Technol Madras, Dept Elect Engn, Chennai 600036, Tamil Nadu, India.
C3 University of Texas System; University of Texas Austin; Indian Institute
   of Technology System (IIT System); Indian Institute of Technology (IIT)
   - Madras
RP Roy, U (corresponding author), Univ Texas Austin, Microelect Res Ctr, Austin, TX 78758 USA.
EM urmimala@utexas.edu; subhendu@utexas.edu; avhishek@utexas.edu;
   register@austin.utexas.edu; banerjee@ece.utexas.edu
FU University of Texas Microelectronics Research Center; National Science
   Foundation [NNCI-2025227]
FX The authors thank the Texas Advanced Computing Center at the University
   of Texas at Austin for providing high-performance computing resources
   that have contributed substantially to the research results reported
   within this article. TP thanks X. Fong for help with the OOMMF extension
   for non-zero temperature simulations. Experimental work motivating this
   was performed in part at the University of Texas Microelectronics
   Research Center, a member of the National Nanotechnology Coordinated
   Infrastructure (NNCI), which is supported by the National Science
   Foundation (grant NNCI-2025227).
CR Aharoni A, 1998, J APPL PHYS, V83, P3432, DOI 10.1063/1.367113
   Banerjee S, 2010, ICCAD-IEEE ACM INT, P100, DOI 10.1109/ICCAD.2010.5654341
   Butler WH, 2012, IEEE T MAGN, V48, P4684, DOI 10.1109/TMAG.2012.2209122
   Cadence Design Systems, AI MACH LEARN SOL
   Chen YR, 2010, IEEE T VLSI SYST, V18, P1724, DOI 10.1109/TVLSI.2009.2032192
   De Rose R, 2018, IEEE T CIRCUITS-I, V65, P1086, DOI 10.1109/TCSI.2017.2762431
   De Rose R, 2017, IEEE INT SYMP CIRC S, P2484, DOI 10.1109/ISCAS.2017.8050920
   De Rose R, 2017, IEEE T NANOTECHNOL, V16, P160, DOI 10.1109/TNANO.2016.2641681
   Donahue M. J., 1999, 6376 NIST IR
   Dorrance R, 2012, IEEE T ELECTRON DEV, V59, P878, DOI 10.1109/TED.2011.2182053
   Eken E, 2016, DES AUT CON, DOI 10.1145/2897937.2898053
   Evarts ER, 2014, APPL PHYS LETT, V104, DOI 10.1063/1.4879847
   Grollier J, 2003, PHYS REV B, V67, DOI 10.1103/PhysRevB.67.174402
   Harms JD, 2010, IEEE T ELECTRON DEV, V57, P1425, DOI 10.1109/TED.2010.2047073
   Hastie T., 2009, The Elements of Statistical Learning
   Hsu C.-W., 2003, PRACTICAL GUIDE SUPP
   Hu G, 2019, INT EL DEVICES MEET, DOI 10.1109/iedm19573.2019.8993604
   Ikeda S, 2010, NAT MATER, V9, P721, DOI [10.1038/nmat2804, 10.1038/NMAT2804]
   Iwata-Harms JM, 2018, SCI REP-UK, V8, DOI 10.1038/s41598-018-32641-6
   Jan Guenole., 2014, 2014 Symposium on VLSI Technology (VLSI-Technology): Digest of Technical Papers, P1, DOI DOI 10.1109/VLSIT.2014.6894357
   Jiang ZQ, 2015, 2015 IEEE INTERNATIONAL CONFERENCE ON APPLIED SUPERCONDUCTIVITY AND ELECTROMAGNETIC DEVICES (ASEMD), P1, DOI 10.1109/ASEMD.2015.7453437
   Li J, 2008, KEY ENG MAT, V375-376, P278, DOI 10.4028/www.scientific.net/KEM.375-376.278
   Li SY, 2011, ACTA PHYS SIN-CH ED, V60, DOI 10.7498/aps.60.057901
   Mentor Graphics, SOL DES AUT
   Min T, 2010, IEEE T MAGN, V46, P2322, DOI 10.1109/TMAG.2010.2043069
   Mirhoseini Azalia, 2020, ARXIVCSLG200410746
   Nigam A., 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P121, DOI 10.1109/ISLPED.2011.5993623
   Panagopoulos GD, 2013, IEEE T ELECTRON DEV, V60, P2808, DOI 10.1109/TED.2013.2275082
   Paydavosi N, 2013, IEEE ACCESS, V1, P201, DOI 10.1109/ACCESS.2013.2260816
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Perrissin N, 2018, NANOSCALE, V10, P12187, DOI 10.1039/c8nr01365a
   Raychowdhury A., 2009, ELECT DEVICES M IEDM, P1, DOI DOI 10.1109/IEDM.2009.5424242
   Roy U, 2016, IEEE T MAGN, V52, DOI 10.1109/TMAG.2016.2580532
   Siracusano G., 2017, 2017 IEEE International Magnetics Conference (INTERMAG), DOI 10.1109/INTMAG.2017.8007797
   Song YJ, 2018, INT EL DEVICES MEET
   Sun JZ, 2013, PHYS REV B, V88, DOI 10.1103/PhysRevB.88.104426
   Sun JZ, 2000, PHYS REV B, V62, P570, DOI 10.1103/PhysRevB.62.570
   tensorflow.org, TENSORFLOW C REF
   Thomas L, 2018, INT EL DEVICES MEET
   Vansteenkiste A, 2014, AIP ADV, V4, DOI 10.1063/1.4899186
   Vincent AF, 2015, IEEE T ELECTRON DEV, V62, P164, DOI 10.1109/TED.2014.2372475
   Wang GD, 2019, IEEE T ELECTRON DEV, V66, P2431, DOI 10.1109/TED.2019.2906932
   Xue L, 2018, 2018 IEEE SYMPOSIUM ON VLSI TECHNOLOGY, P117, DOI 10.1109/VLSIT.2018.8510642
   Yamanouchi M, 2011, IEEE MAGN LETT, V2, DOI 10.1109/LMAG.2011.2159484
NR 44
TC 3
Z9 3
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2021
VL 26
IS 3
AR 24
DI 10.1145/3440014
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QQ1XF
UT WOS:000624319500008
OA Bronze
DA 2024-07-18
ER

PT J
AU Pui, CW
   Young, EFY
AF Pui, Chak-Wa
   Young, Evangeline F. Y.
TI Lagrangian Relaxation-Based Time-Division Multiplexing Optimization for
   Multi-FPGA Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE EDA; time-division multiplexing; FPGA; routing; Lagrangian relaxation
ID CONNECTIONS; PLACEMENT; GATE
AB To increase the resource utilization in multi-FPGA (field-programmable gate array) systems, time-division multiplexing (TDM) is a widely used technique to accommodate a large number of inter-FPGA signals. However, with this technique, the delay imposed by the inter-FPGA connections becomes significant. Previous research has shown that the TDM ratios of signals can greatly affect the performance of a system. In this article, to minimize the system clock period and support more practical constraints in modern multi-FPGA systems, we propose an analytical framework to optimize the TDM ratios of inter-FPGA nets. A Lagrangian relaxation-based method first gives a continuous result under relaxed constraints. A binary search-based discretization algorithm is then used to assign the TDM ratio of each net such that the resulting maximum displacement is optimal and all the constraints are satisfied. Finally, a swapping-based post refinement is performed to further optimize the TDM ratios. For comparison, we also solve the problem using linear programming (LP)-based methods, which have guaranteed error bounds to the optimal solutions. Experimental results show that our framework can achieve similar quality with much shorter runtime compared to the LP-based methods. Moreover, our framework scales for designs with over 45,000 inter-FPGA nets while the runtime and memory usage of the LP-based methods will increase dramatically as the design scale becomes larger.
C1 [Pui, Chak-Wa; Young, Evangeline F. Y.] Chinese Univ Hong Kong, RM913,Ho Sin Hang Engn Bldg, Hong Kong, Peoples R China.
C3 Chinese University of Hong Kong
RP Pui, CW (corresponding author), Chinese Univ Hong Kong, RM913,Ho Sin Hang Engn Bldg, Hong Kong, Peoples R China.
EM cwpui@cse.cuhk.edu.hk; fyyoung@cse.cuhk.edu.hk
FU Research Grants Council of the Hong Kong Special Administrative Region,
   China [CUHK14202218]
FX The work was supported in part by the Research Grants Council of the
   Hong Kong Special Administrative Region, China, under Project
   CUHK14202218. The preliminary version has been presented at the
   International Conference of Computer Aided Design (ICCAD) in 2019 [1].
CR Babb J, 1997, IEEE T COMPUT AID D, V16, P609, DOI 10.1109/43.640619
   Bazaraa M.S., 2013, NONLINEAR PROGRAMMIN
   Catalyurek U . V., 2011, Encyclopedia of Parallel Computing, P1479
   Chen CP, 1999, IEEE T COMPUT AID D, V18, P1014, DOI 10.1109/43.771182
   Chen GJ, 2018, IEEE T COMPUT AID D, V37, P2022, DOI 10.1109/TCAD.2017.2778058
   Chen S, 2018, FRONT IMMUNOL, V9, DOI 10.3389/fimmu.2018.00004
   Constantinides GA, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P167, DOI 10.1145/3020078.3030014
   Hauck S, 1998, P IEEE, V86, P615, DOI 10.1109/5.663540
   Hung WNN, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P26, DOI 10.1145/3177540.3177542
   I. Gurobi Optimization, 2016, GUROBI OPTIMIZER REF
   Inagi Masato, 2010, IPSJ Transactions on System LSI Design Methodology, V3, P81, DOI 10.2197/ipsjtsldm.3.81
   Inagi M, 2015, IEICE T FUND ELECTR, VE98A, P2572, DOI 10.1587/transfun.E98.A.2572
   Inagi M, 2009, I C FIELD PROG LOGIC, P212, DOI 10.1109/FPL.2009.5272309
   Inagi M, 2008, IEICE T FUND ELECTR, VE91A, P3539, DOI 10.1093/ietfec/e91-a.12.3539
   Khalid M., 1999, THESIS
   Kuo WS, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P106, DOI 10.1145/3177540.3178246
   Lin C., 2006, P ICCAD, P164
   Ling A, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P3, DOI 10.1145/3020078.3030013
   Pui Chak-Wa, 2019, P ICCAD
   Pui Chak-Wa., 2019, P SLIP
   Pui Chak-Wa, 2016, P ICCAD
   Tennakoon H, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P395, DOI 10.1109/ICCAD.2002.1167564
   Wang J, 2009, IEEE T COMPUT AID D, V28, P1071, DOI 10.1109/TCAD.2009.2018872
   Wu G, 2017, IEEE T COMPUT AID D, V36, P2093, DOI 10.1109/TCAD.2017.2697947
   Yang S, 2016, PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), P139, DOI 10.1145/2872334.2886419
   Young F. Y., 2000, Proceedings International Symposium on Physical Design, 2000. ISPD-2000, P174, DOI 10.1145/332357.332396
NR 26
TC 3
Z9 4
U1 2
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2020
VL 25
IS 2
AR 21
DI 10.1145/3377551
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0SA
UT WOS:000583676800009
DA 2024-07-18
ER

PT J
AU Jun, J
   Paik, Y
   Min, GI
   Kim, SW
   Han, Y
AF Jun, Jaeyung
   Paik, Yoonah
   Min, Gyeong Il
   Kim, Seon Wook
   Han, Youngsun
TI Fault Tolerance Technique Offlining Faulty Blocks by Heap Memory
   Management
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE DRAM fault recovery
ID DRAM
AB As dynamic random access memory (DRAM) cells continue to be scaled down for higher density and capacity, they have more faults. Thus, DRAM reliability becomes a major concern in computer systems. Previous studies have proposed many techniques preserving the reliability in various system components, such as DRAM internal, memory controller, caches, and operating systems. By reviewing the techniques, we identified the following two considerations: First, it is possible to recover faults with reasonable overhead at high fault rate only if the recovery unit is fine-grained. Second, since hardware modification requires additional cost in the employment of a technique, a pure software-based recovery technique is preferable. However, in the existing software-based recovery technique, the recovery unit is too coarse-grained to tolerate the high fault rate.
   In this article, we propose a pure software-based recovery technique with fine-granularity. Our key idea is based on heap segments being managed by the system library with variable-sized chunks to handle dynamic allocation in user applications. In our technique, faulty blocks in pages are offlined by marking them as allocated chunks. Thus, not only fault-free pages but also the remaining clean blocks in faulty pages are allowed to be usable space. Our technique is implemented by modifying the operating system and the system library. Since hardware assistance is unnecessary in the implementation, we evaluated our method on a real machine. Our evaluation results show that our technique has negligible performance overhead at high bit error rate (BER) 5.12e-5, which a hardware-based recovery technique could not tolerate without unacceptable area overhead. Also, at the same BER, our method provides 5.22x usable space, compared with page-offline, which is the state-of-the-art pure software-based technique.
C1 [Jun, Jaeyung; Paik, Yoonah; Min, Gyeong Il; Kim, Seon Wook] Korea Univ, 415 New Engn Hall, Seoul 02841, South Korea.
   [Han, Youngsun] Kyungil Univ, 202 2nd Engn Bldg, Gyongsan 38428, South Korea.
C3 Korea University; Kyungil University
RP Kim, SW (corresponding author), Korea Univ, 415 New Engn Hall, Seoul 02841, South Korea.
EM cool92-3@korea.ac.kr; yoonpaik@korea.ac.kr; gyeong9m@korea.ac.kr;
   seon@korea.ac.kr; youngsun@kiu.ac.kr
OI Han, Youngsun/0000-0001-7712-2514; Kim, Seon/0000-0001-6555-1741
FU IT R&D program of MOTIE/KEIT [10052716]
FX This work was supported by the IT R&D program of MOTIE/KEIT [10052716,
   Design technology development of ultra-low voltage operating circuit and
   IP for smart sensor SoC].
CR [Anonymous], P INT C ARCH SUPP PR
   [Anonymous], 2007, Modern operating systems
   [Anonymous], 2013, P 40 ANN INT S COMP, DOI DOI 10.1145/2485922.2485929
   [Anonymous], 1997, WHITE PAPER BENEFITS
   Axelos N, 2012, IEEE T VLSI SYST, V20, P2278, DOI 10.1109/TVLSI.2011.2170593
   Baek S, 2014, IEEE T COMPUT, V63, P3114, DOI 10.1109/TC.2013.164
   Bartholomew Daniel., 2006, Linux J, V2006, P3
   Bautista-Gomez L, 2016, SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, P645, DOI 10.1109/SC.2016.54
   Borucki L, 2008, INT RELIAB PHY SYM, P482, DOI 10.1109/RELPHY.2008.4558933
   Bovet D. P., 2005, Understanding the Linux Kernel: from I/O ports to process management
   CENKER RP, 1979, IEEE T ELECTRON DEV, V26, P853, DOI 10.1109/T-ED.1979.19509
   Gorman M., 2004, Understanding The Linux Virtual Memory Manager
   Horiguchi M, 2011, INTEGR CIRCUIT SYST, P19, DOI 10.1007/978-1-4419-7958-2_2
   Hou C.-S., 2016, ITC 16, P1
   Isen Ciji, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P337, DOI 10.1145/1669112.1669156
   Jun Jaeyung, 2017, ACM T DES AUTOMAT EL, V23
   Kim DW, 2015, INT S HIGH PERF COMP, P439, DOI 10.1109/HPCA.2015.7056053
   Kim K, 2009, IEEE ELECTR DEVICE L, V30, P846, DOI 10.1109/LED.2009.2023248
   Kirihata T, 1999, IEEE J SOLID-ST CIRC, V34, P1580, DOI 10.1109/4.799866
   Lv MJ, 2015, IEEE T CIRCUITS-I, V62, P1362, DOI 10.1109/TCSI.2015.2403031
   Mcelog, ADV HARDW ERR HANDL
   Meaney PJ, 2012, IBM J RES DEV, V56, DOI 10.1147/JRD.2011.2177106
   Music D, 2017, MATER RES EXPRESS, V4, DOI 10.1088/2053-1591/aa8788
   O'Donell Carlos, 2017, GNU C LIB
   Patel M, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P255, DOI 10.1145/3079856.3080242
   Schroeder B, 2009, PERF E R SI, V37, P193
   Son YH, 2015, INT S HIGH PERF COMP, P502, DOI 10.1109/HPCA.2015.7056058
   Sridharan V., 2012, P INT C HIGH PERF CO
   Tang D, 2006, I C DEPEND SYS NETWO, P365
   Venkatesan RK, 2006, INT S HIGH PERF COMP, P157, DOI 10.1109/HPCA.2006.1598122
   Wang R, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2757278
   Zhang XW, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2967609
   Zheng RH, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P214, DOI 10.1145/3079856.3080213
NR 33
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2019
VL 24
IS 4
AR 47
DI 10.1145/3329079
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JL3GP
UT WOS:000495419500010
DA 2024-07-18
ER

PT J
AU Sahoo, D
   Sha, S
   Satpathy, M
   Mutyam, M
   Ramesh, S
   Roop, P
AF Sahoo, Debiprasanna
   Sha, Swaraj
   Satpathy, Manoranjan
   Mutyam, Madhu
   Ramesh, S.
   Roop, Partha
TI Formal Modeling and Verification of a Victim DRAM Cache
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Architectural modeling; communicating state machines; DRAM cache; victim
   cache; GPGPU; model checking
ID PERFORMANCE
AB The emerging Die-stacking technology enables DRAM to be used as a cache to break the "Memory Wall" problem. Recent studies have proposed to use DRAM as a victim cache in both CPU and GPU memory hierarchies to improve performance. DRAM caches are large in size and, hence, when realized as a victim cache, non-inclusive design is preferred. This non-inclusive design adds significant differences to the conventional DRAM cache design in terms of its probe, fill, and writeback policies. Design and verification of a victim DRAM cache can be much more complex than that of a conventional DRAM cache. Hence, without rigorous modeling and formal verification, ensuring the correctness of such a system can be difficult.
   The major focus of this work is to show how formal modeling is applied to design and verify a victim DRAM cache. In this approach, we identify the agents in the victim DRAM cache design and model them in terms of interacting state machines. We derive a set of properties from the specifications of a victim cache and encode them using Linear Temporal Logic. The properties are then proven using symbolic and bounded model checking. Finally, we discuss how these properties are related to the dataflow paths in a victim DRAM cache.
C1 [Sahoo, Debiprasanna; Sha, Swaraj; Satpathy, Manoranjan] Indian Inst Technol Bhubaneswar, Sch Elect Sci, Bhubaneswar 752050, Odisha, India.
   [Mutyam, Madhu] Indian Inst Technol Madras, Dept Comp Sci & Engn, Chennai 600036, Tamil Nadu, India.
   [Ramesh, S.] Gen Motors R&D, Warren, MI 48090 USA.
   [Roop, Partha] Univ Auckland, Dept Elect Comp & Software Engn, Engn Block-1,Bldg 401,20 Symonds St, Auckland 1010, New Zealand.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Bhubaneswar; Indian Institute of Technology System
   (IIT System); Indian Institute of Technology (IIT) - Madras; General
   Motors; University of Auckland
RP Sahoo, D (corresponding author), Indian Inst Technol Bhubaneswar, Sch Elect Sci, Bhubaneswar 752050, Odisha, India.
EM ds12@iitbbs.ac.in; ss24@iitbbs.ac.in; manoranjan@iitbbs.ac.in;
   madhu@cse.iitm.ac.in; ramesh.s@gm.com; p.roop@auckland.ac.nz
RI Roop, Partha/AAL-2839-2020; Mutyam, Madhu/B-1717-2012
OI Sahoo, Debiprasanna/0000-0003-1438-0617
CR Banks CJ, 2017, PROCEEDINGS OF THE 17TH CONFERENCE ON FORMAL METHODS IN COMPUTER AIDED DESIGN (FMCAD 2017), P60, DOI 10.23919/FMCAD.2017.8102242
   Biere A., 2003, ADV COMPUTERS
   Black B, 2006, INT SYMP MICROARCH, P469
   Chen XF, 2010, FORM METHOD SYST DES, V36, P37, DOI 10.1007/s10703-010-0092-y
   Chou C., 2016, IEEEACM INT S MICROA, P1
   Chou CC, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P198, DOI 10.1145/2749469.2750387
   Chou CT, 2004, LECT NOTES COMPUT SC, V3312, P382
   Cimatti A., 2000, Int. J. Softw. Tools for Technol. Transf. (STTT), V2, P410, DOI [DOI 10.1007/S100090050046, 10.1007/s100090050046]
   Conway P, 2010, IEEE MICRO, V30, P16, DOI 10.1109/MM.2010.31
   de Moura L., 2003, SRICSL0102
   Delzanno G, 2003, FORM METHOD SYST DES, V23, P257, DOI 10.1023/A:1026276129010
   Delzanno G., 2000, Computer Aided Verification, V1855, P53
   Dill D. L., 1996, Computer Aided Verification. 8th International Conference, CAV '96. Proceedings, P390
   Emerson EA, 2003, LECT NOTES COMPUT SC, V2860, P247
   Gulur N, 2014, INT SYMP MICROARCH, P38, DOI 10.1109/MICRO.2014.36
   Hammarlund P, 2014, IEEE MICRO, V34, P6, DOI 10.1109/MM.2014.10
   Hassan M., 2018, IEEE T COMPUT AID D, V37, P1
   Huang CC, 2016, SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, P887, DOI 10.1109/SC.2016.75
   Huang CF, 2016, ADV INTEL SYS RES, V128, P1
   Ivanov L., 2001, P INT S CIRC SYST IS, V5
   Jevdjic D, 2014, INT SYMP MICROARCH, P25, DOI 10.1109/MICRO.2014.51
   Jevdjic Djordje., 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, P404, DOI [10.1145/2508148.2485957, DOI 10.1145/2508148.2485957]
   Jha SK, 2009, LECT N BIOINFORMAT, V5688, P218, DOI 10.1007/978-3-642-03845-7_15
   JOUPPI NP, 1990, 17TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P364, DOI 10.1109/ISCA.1990.134547
   Junkins Stephen, 2014, COMPUTE ARCHITECTURE
   Kalla R, 2010, IEEE MICRO, V30, P7, DOI 10.1109/MM.2010.38
   Katelman M, 2008, MEMOCODE'08: SIXTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P89
   Kern C., 1999, ACM Transactions on Design Automation of Electronic Systems, V4, P123, DOI 10.1145/307988.307989
   Khalifa K., 2015, 2015 10th International Conference on Design Technology of Integrated Systems in Nanoscale Era (DTIS), P1, DOI DOI 10.1109/DTIS.2015.7127364
   Kim Y, 2014, INT S HIGH PERF COMP, P546, DOI 10.1109/HPCA.2014.6835963
   Kim Youngsok, 2014, IEEE COMPUTER ARCHIT, V13
   Komuravelli R, 2014, ACM T ARCHIT CODE OP, V11, DOI 10.1145/2663345
   Koo H.-M., 2006, Proceedings of ACM Great Lakes Symposium on VLSI, P362
   Kriouile Abderahman, 2015, THESIS
   Loh GH, 2011, INT SYMP MICROARCH, P454
   Lowe-Power Jason, 2017, THESIS
   McMillan K. L., 2001, Correct Hardware Design and Verification Methods. 11th IFIP WG 10.5 Advanced Research Working Conference, CHARME 2001. Proceedings (Lecture Notes in Computer Science Vol.2144), P179
   McMillan K. L., 1993, Symbolic model checking
   Meswani MR, 2015, INT S HIGH PERF COMP, P126, DOI 10.1109/HPCA.2015.7056027
   Mittal S, 2016, IEEE T PARALL DISTR, V27, P1852, DOI 10.1109/TPDS.2015.2461155
   Motoyoshi M, 2009, P IEEE, V97, P43, DOI 10.1109/JPROC.2008.2007462
   OWICKI S, 1982, ACM T PROGR LANG SYS, V4, P455, DOI 10.1145/357172.357178
   Pape C, 2017, IEEE INT CONF COMP V, P1, DOI 10.1109/ICCVW.2017.7
   PONG F, 1995, IEEE T PARALL DISTR, V6, P773, DOI 10.1109/71.406955
   Pong F, 1997, ACM COMPUT SURV, V29, P82, DOI 10.1145/248621.248624
   Qureshi M. K., 2012, Proceedings of the 2012 45th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO), P235, DOI 10.1109/MICRO.2012.30
   Sahoo D., 2018, P 23 AS S PAC DES AU
   Sahoo D, 2018, IEEE COMPUT ARCHIT L, V17, P213, DOI 10.1109/LCA.2018.2865552
   Sahoo D, 2018, IEEE T COMPUT AID D, V37, P2485, DOI 10.1109/TCAD.2018.2857318
   Sahoo D, 2016, I CONF VLSI DESIGN, P597, DOI 10.1109/VLSID.2016.88
   Sodani A, 2016, IEEE MICRO, V36, P34, DOI 10.1109/MM.2016.25
   Stiliadis D, 1997, IEEE T COMPUT, V46, P603, DOI 10.1109/12.589235
   Wolfe M., 2017, GPU TECHN C GTC NVID
   Young V, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P627, DOI 10.1145/3079856.3080243
NR 54
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2019
VL 24
IS 2
AR 20
DI 10.1145/3306491
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JT2CH
UT WOS:000500803300007
DA 2024-07-18
ER

PT J
AU Amir, M
   Vahid, F
   Givargis, T
AF Amir, Maral
   Vahid, Frank
   Givargis, Tony
TI Switching Predictive Control Using Reconfigurable State-Based Model
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Modeling; switching predictive control; neural networks; linear
   regression; reconfigurable
ID STABILITY
AB Advanced control methodologies have helped the development of modern vehicles that are capable of path planning and path following. For instance, Model Predictive Control (MPC) employs a predictive model to predict the behavior of the physical system for a specific time horizon in the future. An optimization problem is solved to compute optimal control actions while handling model uncertainties and nonlinearities. However, these prediction routines are computationally intensive and the computational overhead grows with the complexity of the model. Switching MPC addresses this issue by combining multiple predictive models, each with a different precision granularity. In this artcle, we proposed a novel switching predictive control method based on a model reduction scheme to achieve various model granularities for path following in autonomous vehicles. A state-based model with tunable parameters is proposed to operate as a reconfigurable predictive model of the vehicle. A runtime switching algorithm is presented that selects the best model using machine learning. We employed a metric that formulates the tradeoff between the error and computational savings due to model reduction. Our simulation results show that the use of the predictive model in the switching scheme as opposed to single granularity scheme, yields a 45% decrease in execution time in tradeoff for a small 12% loss in accuracy in prediction of future outputs and no loss of accuracy in tracking the reference trajectory.
C1 [Amir, Maral; Givargis, Tony] Univ Calif Irvine, Sch Informat & Comp Sci, 6210 Donald Bren Hall, Irvine, CA 92697 USA.
   [Vahid, Frank] Univ Calif Riverside, Dept Comp Sci & Engn, 900 Univ Ave, Riverside, CA 92501 USA.
C3 University of California System; University of California Irvine;
   University of California System; University of California Riverside
RP Amir, M (corresponding author), Univ Calif Irvine, Sch Informat & Comp Sci, 6210 Donald Bren Hall, Irvine, CA 92697 USA.
EM mamir@uci.edu; vahid@cs.ucr.edu; givargis@uci.edu
FU National Science Foundation under NSF [1563652]; Direct For Computer &
   Info Scie & Enginr [1563652] Funding Source: National Science
   Foundation; Division Of Computer and Network Systems [1563652] Funding
   Source: National Science Foundation
FX This work was supported in part by the National Science Foundation under
   NSF grant number 1563652.
CR Aminifar A, 2016, DES AUT TEST EUROPE, P636
   Amir M, 2017, ICCAD-IEEE ACM INT, P185, DOI 10.1109/ICCAD.2017.8203777
   Amir M, 2017, INT HIGH LEVEL DESIG, P31, DOI 10.1109/HLDVT.2017.8167460
   [Anonymous], 1999, P ASME INT MECH ENG
   [Anonymous], 2005, ADV NEURAL INFO PROC
   [Anonymous], 2018, IEEE T SMART GRID
   [Anonymous], IEEE T COMPUT AID DE
   Bengea SC, 2005, AUTOMATICA, V41, P11, DOI 10.1016/j.automatica.2004.08.003
   Droge Greg, 2011, Proceedings of the 2011 American Control Conference, P1843
   Erlien S. M., 2013, IFAC Proc., V46, P831
   Falcone P, 2007, IEEE DECIS CONTR P, P800
   Gao YQ, 2010, PROCEEDINGS OF THE ASME DYNAMIC SYSTEMS AND CONTROL CONFERENCE 2010, VOL 1, P265
   Gorban A.N., 2010, Coping with Complexity: Model Reduction and Data Analysis, V75
   HARTLEY HO, 1961, TECHNOMETRICS, V3, P269, DOI 10.2307/1266117
   Heaton JT, 2008, Introduction to neural networks for java, Vsecond
   Houska B, 2011, OPTIM CONTR APPL MET, V32, P298, DOI 10.1002/oca.939
   Hua Chen, 2011, 8th Asian Control Conference (ASCC 2011), P677
   Jadbabaie A, 2005, IEEE T AUTOMAT CONTR, V50, P674, DOI 10.1109/TAC.2005.846597
   Kelley C.T., 2003, Solving nonlinear equations with Newton's method, DOI DOI 10.1137/1.9780898718898
   Kelley C. T., 1999, Iterative Methods for Optimization
   Khansari-Zadeh SM, 2014, ROBOT AUTON SYST, V62, P752, DOI 10.1016/j.robot.2014.03.001
   Krauthausen P, 2010, IEEE INT C INT ROBOT, P4908, DOI 10.1109/IROS.2010.5651951
   LeCun Y., 1990, NeurIPS, P396
   Lee EA, 2008, ISORC 2008: 11TH IEEE SYMPOSIUM ON OBJECT/COMPONENT/SERVICE-ORIENTED REAL-TIME DISTRIBUTED COMPUTING - PROCEEDINGS, P363, DOI 10.1109/ISORC.2008.25
   Lin X, 2015, ICCAD-IEEE ACM INT, P627, DOI 10.1109/ICCAD.2015.7372628
   Louzoun Y, 2001, PHYSICA A, V297, P242, DOI 10.1016/S0378-4371(01)00201-1
   Mahadevan R, 2003, INT J ROBUST NONLIN, V13, P309, DOI 10.1002/rnc.820
   Mirzaei H, 2017, 2017 IEEE SMARTWORLD, UBIQUITOUS INTELLIGENCE & COMPUTING, ADVANCED & TRUSTED COMPUTED, SCALABLE COMPUTING & COMMUNICATIONS, CLOUD & BIG DATA COMPUTING, INTERNET OF PEOPLE AND SMART CITY INNOVATION (SMARTWORLD/SCALCOM/UIC/ATC/CBDCOM/IOP/SCI)
   More J. J., 1978, Proceedings of the Biennial Conference on numerical analysis, P105
   Smith S.W., 1997, SCI ENG GUIDE DIGITA
   Vatanparvar K, 2015, DES AUT CON, DOI 10.1145/2744769.2744804
   Vatanparvar K, 2017, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3084686
   Zakaria MA, 2014, INT CONF CONNECT VEH, P264, DOI [10.1109/ICCVE.2014.22, 10.1109/ICCVE.2014.7297553]
   Zhang K, 2015, AUTON ROBOT, V39, P503, DOI 10.1007/s10514-015-9469-5
   Zhang L., 2016, Time-Dependent Switched DiscreteTime Linear Systems: Control and Filtering
   Zhang LX, 2016, AUTOMATICA, V67, P8, DOI 10.1016/j.automatica.2016.01.010
NR 36
TC 3
Z9 3
U1 2
U2 21
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2019
VL 24
IS 1
AR 2
DI 10.1145/3267126
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HH7ZW
UT WOS:000455951700002
OA Bronze
DA 2024-07-18
ER

PT J
AU Chen, YK
   Vinco, S
   Macii, E
   Poncino, M
AF Chen, Yukai
   Vinco, Sara
   Macii, Enrico
   Poncino, Massimo
TI SystemC-AMS Thermal Modeling for the Co-simulation of Functional and
   Extra-Functional Properties
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Thermal analysis; Thermal estimation; Simulation; SystemC-AMS
AB Temperature is a critical property of smart systems, due to its impact on reliability and to its inter-dependence with power consumption. Unfortunately, the current design flows evaluate thermal evolution ex-post on offline power traces. This does not allow to consider temperature as a dimension in the design loop, and it misses all the complex inter-dependencies with design choices and power evolution. In this article, by adopting the functional language SystemC-AMS (Analog Mixed Signal), we propose a method to enable thermal/power/functional co-simulation. The system thermal model is built by using state-of-the-art circuit equivalent models, by exploiting the support for electrical linear networks intrinsic of SystemC-AMS. The experimental results will show that the choice of SystemC-AMS is a winning strategy for building a simultaneous simulation of multiple functional and extra-functional properties of a system. The generated code exposes an accuracy comparable to that of the reference thermal simulator HotSpot. Additionally, the initial overhead due to the general purpose nature of SystemC-AMS is compensated by the surprisingly high performance of transient simulation, with speedups as high as two orders of magnitude.
C1 [Chen, Yukai; Vinco, Sara; Poncino, Massimo] Politecn Torino, Dept Control & Comp Engn, Turin, Italy.
   [Macii, Enrico] Politecn Torino, Interuniv, Dept Reg & Urban Studies & Planning, Turin, Italy.
C3 Polytechnic University of Turin; Polytechnic University of Turin
RP Chen, YK (corresponding author), Politecn Torino, Dept Control & Comp Engn, Turin, Italy.
RI Chen, Yukai/S-2926-2019
OI Chen, Yukai/0000-0003-3378-887X
CR [Anonymous], 2015, HOTSPOT 6 0 VALIDATI
   [Anonymous], ACM TODAES
   [Anonymous], 2016, 1849-2016, DOI [10.1109/IEEESTD.2016.7740858, DOI 10.1109/IEEESTD.2016.7740858]
   [Anonymous], 2012, P 5 INT ICST C SIM T
   [Anonymous], 1968, Boundary Value Problems of Heat Conduction, Scranton,
   Beckmann B., 2013, IEEE AER C, P1
   Benini L, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P173, DOI 10.1109/LPE.1998.708184
   Bouhadiba Tayeb, 2013, 2013 IEEE International Symposium on Parallel and Distributed Processing, Workshops and PhD Forum (IPDPSW), P2176, DOI 10.1109/IPDPSW.2013.206
   Bousquet L, 2013, ANN IEEE SYST CONF, P756, DOI 10.1109/SysCon.2013.6549968
   Buttlar Dick., 2013, PThreads Programming: A POSIX Standard for Better Multiprocessing
   Chen YK, 2016, 2016 INTERNATIONAL GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI), P427, DOI 10.1145/2902961.2902975
   Fummi F., 2014, P ACM IEEE DATE, P1
   Hartmann PA, 2009, IEEE INT SOC CONF, P263, DOI 10.1109/SOCCON.2009.5398043
   Huang W., 2007, An improved block-based thermal model in hotspot 4.0 with granularity considerations
   IEEE PATMOS, 2017, IEEE PATMOS
   Intel, 2017, MKL MATH KERN LIB
   Jani L., 2017, P 23 INT WORKSH THER, P1
   Kemper T., 2006, Collection of Papers Presented at the 12th International Workshop on Thermal Investigation of ICs and Systems, P133
   Kumar SS, 2015, 23RD EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP 2015), P674, DOI 10.1109/PDP.2015.56
   Li XYS, 2005, ACM T MATH SOFTWARE, V31, P302, DOI 10.1145/1089014.1089017
   Liu P, 2005, IEEE IC CAD, P639, DOI 10.1109/ICCAD.2005.1560145
   Liu W, 2013, IEEE T COMPUT AID D, V32, P406, DOI 10.1109/TCAD.2012.2228267
   Nayfach-Battilana J, 2009, I SYMPOS LOW POWER E, P327
   Pan X, 2015, FRONT ROBOT AI, DOI 10.3389/frobt.2015.00001
   Pedram M, 2006, P IEEE, V94, P1487, DOI 10.1109/JPROC.2006.879797
   Reuther C., 2012, 2012 Forum on Specification & Design Languages (FDL), P90
   Skadron K, 2003, IEEE MICRO, V23, P52, DOI 10.1109/MM.2003.1261387
   SKADRON K, 2003, CS200308 U VIRG
   Thiele L, 2011, DES AUT CON, P268
   Tiwari V, 1996, J VLSI SIG PROCESS S, V13, P223, DOI 10.1007/BF01130407
   Viehl Alexander, 2008, 2008 Forum on Specification, Verification & Design Languages (FDL), P105, DOI 10.1109/FDL.2008.4641430
   Vincenzi A., 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P151, DOI 10.1109/ISLPED.2011.5993628
   Vinco S, 2017, IEEE T COMPUT AID D, V36, P1702, DOI 10.1109/TCAD.2017.2650980
   Vinco S, 2014, I SYMPOS LOW POWER E, P287, DOI 10.1145/2627369.2627657
   Wang H., 2016, ACM T DES AUTOMAT EL, V22
   Wang H, 2018, IEEE T COMPUT, V67, P617, DOI 10.1109/TC.2017.2778066
   Wang TY, 2004, ISQED 2004: 5TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P357
   Wang Z., 2017, KMUTNB IJAST, V10, P163
   Yang YH, 2007, IEEE T COMPUT AID D, V26, P86, DOI 10.1109/TCAD.2006.882589
   Zhan Y, 2007, FOUND TRENDS ELECTRO, V2, P255, DOI 10.1561/1000000007
NR 40
TC 1
Z9 1
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2019
VL 24
IS 1
AR 4
DI 10.1145/3267125
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HH7ZW
UT WOS:000455951700004
DA 2024-07-18
ER

PT J
AU Choi, J
   Yang, H
   Ha, S
AF Choi, Junchul
   Yang, Hoeseok
   Ha, Soonhoi
TI Optimization of Fault-Tolerant Mixed-Criticality Multi-Core Systems with
   Enhanced WCRT Analysis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Fault-tolerance; mixed-criticality; real-time systems; worst-case
   analysis; scheduling
ID PERFORMANCE ANALYSIS; TASKS
AB This article proposes a novel optimization technique of fault-tolerant mixed-criticality multi-core systems with worst-case response time (WCRT) guarantees. Typically, in fault-tolerant multi-core systems, tasks can be replicated or re-executed in order to enhance the reliability. In addition, based on the policy of mixedcriticality scheduling, low-criticality tasks can be dropped at runtime. Such uncertainties caused by hardening and mixed-criticality scheduling make WCRT analysis very difficult. We show that previous analysis techniques are pessimistic as they consider avoidably extreme cases that can be safely ignored within the given reliability constraint. We improve the analysis in order to tighten the pessimism of WCRT estimates by considering the maximum number of faults to be tolerated. Further, we improve the mixed-criticality scheduling by allowing partial dropping of low-criticality tasks. On top of those, we explore the design space of hardening, task-to-core mapping, and quality-of-service of the multi-core mixed-criticality systems. The effectiveness of the proposed technique is verified by extensive experiments with synthetic and real-life benchmarks.
C1 [Choi, Junchul; Ha, Soonhoi] Seoul Natl Univ, Dept Comp Sci & Engn, Seoul 151744, South Korea.
   [Yang, Hoeseok] Ajou Univ, Dept Elect & Comp Engn, Suwon 16499, South Korea.
C3 Seoul National University (SNU); Ajou University
RP Yang, H (corresponding author), Ajou Univ, Dept Elect & Comp Engn, Suwon 16499, South Korea.
EM hinomk2@iris.snu.ac.kr; hyang@ajou.ac.kr; sha@snu.ac.kr
RI Yang, Hoeseok/AEO-6118-2022
OI Yang, Hoeseok/0000-0002-7929-7470
FU National Research Foundation of Korea (NRF) - Korea government (MSIT)
   [2016R1C1B1015869, NRF-2016R1A2B3012662]
FX This work was supported by the National Research Foundation of Korea
   (NRF) grant funded by the Korea government (MSIT) (No. 2016R1C1B1015869
   and No. NRF-2016R1A2B3012662).
CR Adelson E. H., 1984, RCA engineer, V29, P33, DOI 10.1.1.59.9419.
   Al-Bayati Z, 2016, DES AUT TEST EUROPE, P97
   An HC, 2016, IEEE T COMPUT AID D, V35, P750, DOI 10.1109/TCAD.2016.2527702
   [Anonymous], 2001, EVOLUTIONARY METHODS, DOI DOI 10.3929/ETHZ-A-004284029
   [Anonymous], SCI WORLD J
   [Anonymous], 2013, MIXE CRITICALLY SYST
   Arai B., 2007, VLDB, P914
   Axer P., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P149
   Ayari R, 2016, P IEEE RAP SYST PROT, P121, DOI 10.1145/2990299.2990319
   Baruah S. K., 2011, Proceedings of the 2011 IEEE 32nd Real-Time Systems Symposium (RTSS 2011), P34, DOI 10.1109/RTSS.2011.12
   Baruah S, 2014, REAL TIM SYST SYMP P, P31, DOI 10.1109/RTSS.2014.15
   Baruah S, 2013, IEEE INT CONF EMBED, P237, DOI 10.1109/RTCSA.2013.6732224
   Baruah SK, 2011, LECT NOTES COMPUT SC, V6942, P555, DOI 10.1007/978-3-642-23719-5_47
   Bolchini C, 2013, IEEE T COMPUT, V62, P2489, DOI 10.1109/TC.2012.226
   Burns A., 1996, Proceedings of the Eighth Euromicro Workshop on Real-Time Systems, P29, DOI 10.1109/EMWRTS.1996.557785
   Chantem T, 2011, IEEE T VLSI SYST, V19, P1884, DOI 10.1109/TVLSI.2010.2058873
   Choi J, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2997644
   Constantinescu C, 2003, IEEE MICRO, V23, P14, DOI 10.1109/MM.2003.1225959
   Damschen M, 2017, IEEE T VLSI SYST, V25, P294, DOI 10.1109/TVLSI.2016.2572304
   Deb K, 2002, IEEE T EVOLUT COMPUT, V6, P182, DOI 10.1109/4235.996017
   Gall H, 2008, I C COMP SYST APPLIC, P1027, DOI 10.1109/AICCSA.2008.4493673
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   Hu B., 2016, 2016 8 INT QUAL MULT, P1
   Huang P., 2014, P DESIGN AUTOMATION, P1, DOI DOI 10.1145/2593069.2593169
   International Organization for Standardization, 2011, 26262 INT ORG STAND
   Izosimov V, 2005, DES AUT TEST EUROPE, P864, DOI 10.1109/DATE.2005.116
   Jan M., 2013, Proceedings of the 1st Workshop on Mixed Criticality Systems, P43
   Jhumka A, 2005, DES AUT TEST EUROPE, P372, DOI 10.1109/DATE.2005.10
   Kandasamy N, 2005, RELIAB ENG SYST SAFE, V89, P81, DOI 10.1016/j.ress.2004.08.008
   Kang SH, 2014, DES AUT CON, DOI 10.1145/2593069.2593221
   Kopetz H., 1990, Digest of Papers. Fault-Tolerant Computing: 20th International Symposium (Cat. No.90CH2877-9), P466, DOI 10.1109/FTCS.1990.89384
   Lampka K, 2010, DES AUTOM EMBED SYST, V14, P193, DOI 10.1007/s10617-010-9055-1
   Lin J., 2014, P 2 WORKSH MIX CRIT
   Lukasiewycz M, 2011, GECCO-2011: PROCEEDINGS OF THE 13TH ANNUAL GENETIC AND EVOLUTIONARY COMPUTATION CONFERENCE, P1723
   Madl G., 2006, TECH REP
   Oh N, 2002, IEEE T RELIAB, V51, P111, DOI 10.1109/24.994926
   Pant YV, 2015, REAL TIM SYST SYMP P, P43, DOI 10.1109/RTSS.2015.12
   Shivakumar P, 2002, INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P389, DOI 10.1109/DSN.2002.1028924
   Soulet A., 2016, INT J DATA SCI ANAL, V2, P119, DOI DOI 10.1007/S41060-016-0019-9
   Thekkilakattil Abhilash, 2014, 2014 International Conference on Embedded Systems (ICES), P92, DOI 10.1109/EmbeddedSys.2014.6953097
   Thekkilakattil A, 2015, PROCEDIA COMPUT SCI, V46, P1148, DOI 10.1016/j.procs.2015.01.027
   Vestal S, 2007, RTSS 2007: 28TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, P239, DOI 10.1109/RTSS.2007.47
   Xiang Y, 2014, PR GR LAK SYMP VLSI, P163, DOI 10.1145/2591513.2591527
   Yang H, 2010, IEEE T COMPUT AID D, V29, P1600, DOI 10.1109/TCAD.2010.2061552
   Zeng Luyuan, 2016, P COMP ARCH SYNTH EM, P6
   Zhou JL, 2017, J CIRCUIT SYST COMP, V26, DOI 10.1142/S0218126617500165
   Zhu D, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P35, DOI 10.1109/ICCAD.2004.1382539
   Zilberstein S, 1996, AI MAG, V17, P73
NR 48
TC 7
Z9 8
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2019
VL 24
IS 1
AR 6
DI 10.1145/3275154
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HH7ZW
UT WOS:000455951700006
DA 2024-07-18
ER

PT J
AU Xie, GQ
   Li, ZT
   Yuan, N
   Li, RF
   Li, KQ
AF Xie, Guoqi
   Li, Zhetao
   Yuan, Na
   Li, Renfa
   Li, Keqin
TI Toward Effective Reliability Requirement Assurance for Automotive
   Functional Safety
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Fault-tolerance; functional safety; geometric mean; reliability
   requirement assurance
AB Automotive functional safety requirement includes response time and reliability requirements learning from the functional safety standard ISO 26262. These two requirements must be simultaneously satisfied to assure automotive functional safety requirement. However, increasing reliability increases the response time intuitively. This study proposes a method to find the solution with the minimum response time while assuring reliability requirement. Pre-assigning reliability values to unassigned tasks by transferring the reliability requirement of the function to each task is a useful reliability requirement assurance approach proposed in recent years. However, the pre-assigned reliability values in state-of-the-art studies have unbalanced distribution of the reliability of all tasks, thereby resulting in a limited reduction in response time. This study presents the geometric mean-based non-fault-tolerant reliability pre-assignment (GMNRP) and geometric mean-based fault-tolerant reliability pre-assignment (GMFRP) approaches, in which geometric mean-based reliability values are pre-assigned to unassigned tasks. Geometric mean can make the pre-assigned reliability values of unassigned tasks to the central tendency, such that it can distribute the reliability requirements in a more balanced way. Experimental results show that GMNRP and GMFRP can effectively reduce the response time compared with their individual state-of-the-art counterparts.
C1 [Xie, Guoqi; Yuan, Na; Li, Renfa] Hunan Univ, Coll Comp Sci & Elect Engn, Key Lab Embedded & Network Comp Hunan Prov, Changsha 410082, Hunan, Peoples R China.
   [Li, Zhetao] Xiangtan Univ, Coll Informat Engn, Xiangtan 411105, Peoples R China.
   [Li, Keqin] SUNY Coll New Paltz, Dept Comp Sci, New Paltz, NY 12561 USA.
C3 Hunan University; Xiangtan University; State University of New York
   (SUNY) System; SUNY New Paltz
RP Li, ZT (corresponding author), Xiangtan Univ, Coll Informat Engn, Xiangtan 411105, Peoples R China.
EM xgqman@hnu.edu.cn; liztchina@hotmail.com; yuanna0415@hnu.edu.cn;
   lirenfa@hnu.edu.cn; lik@newpaltz.deu
RI Li, Zhetao/H-1293-2017
FU National Key R&D Program of China [2017YFB0202901, 2017YFB0202905];
   National Natural Science Foundation of China [61702172, 61672217];
   Natural Science Foundation of Hunan Province [2018JJ3076]; CCF-Venustech
   Open Research Fund [CCF-VenustechRP2017012]; Open Research Project of
   the State Key Laboratory of Synthetical Automation for Process
   Industries (SAPI), Northeastern University, China [PAL-N201803];
   Fundamental Research Funds for the Central Universities
FX This work was supported in part by the National Key R&D Program of China
   under Grant 2017YFB0202901, Grant 2017YFB0202905, the National Natural
   Science Foundation of China under Grant 61702172, Grant 61672217, the
   Natural Science Foundation of Hunan Province under Grant 2018JJ3076, the
   CCF-Venustech Open Research Fund under Grant CCF-VenustechRP2017012, the
   Open Research Project of the State Key Laboratory of Synthetical
   Automation for Process Industries (SAPI), Northeastern University, China
   under Grant PAL-N201803, and the Fundamental Research Funds for the
   Central Universities.
CR [Anonymous], 2011, ISO 262622011
   [Anonymous], 2015, TASK GRAPH GENERATOR
   Bernat G, 2002, REAL TIM SYST SYMP P, P279, DOI 10.1109/REAL.2002.1181582
   Chakraborty S, 2016, IEEE DES TEST, V33, P92, DOI 10.1109/MDAT.2016.2573598
   Di Natale M, 2012, UNDERSTANDING AND USING THE CONTROLLER AREA NETWORK COMMUNICATION PROTOCOL: THEORY AND PRACTICE, P121, DOI 10.1007/978-1-4614-0314-2_6
   Dogan A, 2005, COMPUT J, V48, P300, DOI 10.1093/comjnl/bxh086
   Dongarra JJ, 2007, SPAA'07: PROCEEDINGS OF THE NINETEENTH ANNUAL SYMPOSIUM ON PARALLELISM IN ALGORITHMS AND ARCHITECTURES, P280
   Girault A, 2009, IEEE T DEPEND SECURE, V6, P241, DOI 10.1109/TDSC.2008.50
   Hu ML, 2014, IEEE T IND INFORM, V10, P1817, DOI 10.1109/TII.2014.2327389
   Kazeminia A, 2014, J AM ASS PEDIAT OPHT, V18, pE9
   Laiping Zhao, 2010, 2010 IEEE 12th International Conference on High Performance Computing and Communications (HPCC 2010), P434, DOI 10.1109/HPCC.2010.72
   Martorell S., 2014, Safety, Reliability and Risk Analysis: Theory, Methods and Applications
   Mubeen S, 2012, IEEE INT C EMERG
   Navet Nicolas, 2008, AUTO EMBED SYST HDB, V53, P751
   Rolf Ernst, 2011, P 23 INT C COMP AID
   Topcuoglu H, 2002, IEEE T PARALL DISTR, V13, P260, DOI 10.1109/71.993206
   ULLMAN JD, 1975, J COMPUT SYST SCI, V10, P384, DOI 10.1016/S0022-0000(75)80008-0
   Wan J, 2017, IEEE SYST J, V11, P2028, DOI 10.1109/JSYST.2014.2387487
   Xie GQ, 2020, IEEE T SERV COMPUT, V13, P871, DOI 10.1109/TSC.2017.2665552
   Xie GQ, 2017, IEEE T VEH TECHNOL, V66, P9623, DOI 10.1109/TVT.2017.2737035
   Xie GQ, 2017, IEEE T VEH TECHNOL, V66, P6676, DOI 10.1109/TVT.2017.2674302
   Xie GQ, 2017, IEEE T IND INFORM, V13, P1629, DOI 10.1109/TII.2016.2641473
   Zeng HB, 2011, IEEE T IND INFORM, V7, P1, DOI 10.1109/TII.2010.2089465
   Zeng HB, 2009, IEEE T IND INFORM, V5, P388, DOI 10.1109/TII.2009.2032067
   Zhao LP, 2013, PARALLEL COMPUT, V39, P567, DOI 10.1016/j.parco.2013.06.003
   Zhao QL, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2968445
NR 26
TC 10
Z9 10
U1 2
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2018
VL 23
IS 5
AR 65
DI 10.1145/3230620
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GU
UT WOS:000457132900010
DA 2024-07-18
ER

PT J
AU Zoni, D
   Barenghi, A
   Pelosi, G
   Fornaciari, W
AF Zoni, Davide
   Barenghi, Alessandro
   Pelosi, Gerardo
   Fornaciari, William
TI A Comprehensive Side-Channel Information Leakage Analysis of an In-Order
   RISC CPU Microarchitecture
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Applied cryptanalysis; simulation-based side-channel analysis; security
   by design
ID POWER-ANALYSIS; SIMULATION; ATTACKS; MODELS
AB Side-channel attacks are a prominent threat to the security of embedded systems. To perform them, an adversary evaluates the goodness of fit of a set of key-dependent power consumption models to a collection of side-channel measurements taken from an actual device, identifying the secret key value as the one yielding the best-fitting model. In this work, we analyze for the first time the microarchitectural components of a 32-bit in-order RISC CPU, showing which one of them is accountable for unexpected side-channel information leakage. We classify the leakage sources, identifying the data serialization points in the microarchitecture and providing a set of hints that can be fruitfully exploited to generate implementations resistant against side-channel attacks, either writing or generating proper assembly code.
C1 [Zoni, Davide; Barenghi, Alessandro; Pelosi, Gerardo; Fornaciari, William] Politecn Milan, Dept Elect Informat & Bioengn, Via G Ponzio 34-5, I-20133 Milan, Italy.
C3 Polytechnic University of Milan
RP Zoni, D (corresponding author), Politecn Milan, Dept Elect Informat & Bioengn, Via G Ponzio 34-5, I-20133 Milan, Italy.
EM davide.zoni@polimi.it; alessandro.barenghi@polimi.it;
   gerardo.pelosi@polimi.it; william.fomaciari@polimi.it
RI Pelosi, Gerardo/I-4538-2013; ZONI, DAVIDE/AAR-7736-2020; Fornaciari,
   William/U-5352-2018; Barenghi, Alessandro/X-1915-2019
OI Pelosi, Gerardo/0000-0002-3812-5429; ZONI, DAVIDE/0000-0002-9951-062X;
   Fornaciari, William/0000-0001-8294-730X; Barenghi,
   Alessandro/0000-0003-0840-6358
FU European Commission [671668, 688201]
FX This work was partially supported by the European Commission under Grant
   No.: 671668 - H2020 Research and Innovation Programme: "MANGO", and by
   the European Commission under Grant No.: 688201 - H2020 Research and
   Innovation Programme: "M2DC".
CR Agosta G., 2013, DES AUT CON
   Agosta G., 2014, DES AUT CON
   Agosta G, 2015, IEEE T COMPUT AID D, V34, P1320, DOI 10.1109/TCAD.2015.2430320
   Agosta G, 2015, INFORM PROCESS LETT, V115, P292, DOI 10.1016/j.ipl.2014.09.030
   Agosta G, 2012, DES AUT CON, P77
   [Anonymous], P 52 ANN DES AUT C A
   [Anonymous], 2014, P INT C SMART CARD R
   [Anonymous], WISHBONE SYSTEM CHIP
   [Anonymous], OPENRISC REFERENCE P
   [Anonymous], OPENRISC 1000 ARCH M
   [Anonymous], 2016, BARE METAL INTROSPEC
   [Anonymous], P 4 WORKSH HARDW ARC
   [Anonymous], OPENCORES OPENRISC 1
   [Anonymous], 1803332010 ISOIEC IT
   [Anonymous], TECHNICAL REPORT
   Balasch J, 2015, LECT NOTES COMPUT SC, V9293, P599, DOI 10.1007/978-3-662-48324-4_30
   Balasch J, 2012, LECT NOTES COMPUT SC, V7178, P19, DOI 10.1007/978-3-642-27954-6_2
   Barenghi A, 2013, J SYST SOFTWARE, V86, P1864, DOI 10.1016/j.jss.2013.02.021
   Bayrak AG, 2015, IEEE T COMPUT, V64, P329, DOI 10.1109/TC.2013.219
   Becker G. T., 2013, INT CRYPT MOD C
   Brier E, 2004, LECT NOTES COMPUT SC, V3156, P16, DOI 10.1007/978-3-540-28632-5_2
   Bucci M, 2007, IET INFORM SECUR, V1, P128, DOI 10.1049/iet-ifs:20060112
   Cevrero A, 2011, DES AUT CON, P1014
   Chen ZM, 2013, IEEE T COMPUT, V62, P124, DOI 10.1109/TC.2011.225
   Conti F, 2016, J SIGNAL PROCESS SYS, V84, P339, DOI 10.1007/s11265-015-1070-9
   Coron J., 2004, ACM Trans. Embed. Comput. Syst., V3, P492
   Doget J, 2011, J CRYPTOGR ENG, V1, P123, DOI 10.1007/s13389-011-0010-2
   Genkin D, 2016, CCS'16: PROCEEDINGS OF THE 2016 ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P1626, DOI 10.1145/2976749.2978353
   Genkin D, 2016, COMMUN ACM, V59, P70, DOI 10.1145/2851486
   Gilbert Goodwill B. J., 2011, NIST NIAT
   Hennessy John L, 2011, Computer Architecture: A Quantitative Approach
   Heuser A, 2014, LECT NOTES COMPUT SC, V8731, P55, DOI 10.1007/978-3-662-44709-3_4
   Ishai Y, 2003, LECT NOTES COMPUT SC, V2729, P463, DOI 10.1007/978-3-540-45146-4_27
   Kocher P, 2011, J CRYPTOGR ENG, V1, P5, DOI 10.1007/s13389-011-0006-y
   Mangard S, 2008, POWER ANAL ATTACKS R
   Martin T., 2016, The Designer's Guide to the Cortex-M Processor Family
   May D., 2001, Cryptographic Hardware and Embedded Systems - CHES 2001. Third International Workshop. Proceedings (Lecture Notes in Computer Science Vol.2162), P28
   Menichelli F, 2008, IEEE T DEPEND SECURE, V5, P164, DOI 10.1109/TDSC.2007.70234
   Moradi A, 2011, PROCEEDINGS OF THE 18TH ACM CONFERENCE ON COMPUTER & COMMUNICATIONS SECURITY (CCS 11), P111
   OLKIN I, 1958, ANN MATH STAT, V29, P201, DOI 10.1214/aoms/1177706717
   Örs SB, 2004, ITCC 2004: INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY: CODING AND COMPUTING, VOL 2, PROCEEDINGS, P546, DOI 10.1109/ITCC.2004.1286711
   Oswald D, 2011, LECT NOTES COMPUT SC, V6917, P207, DOI 10.1007/978-3-642-23951-9_14
   Paar C, 2009, 2009 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2009), P65, DOI 10.1109/FDTC.2009.44
   Pereira O, 2015, CCS'15: PROCEEDINGS OF THE 22ND ACM SIGSAC CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P96, DOI 10.1145/2810103.2813626
   Regazzoni F, 2009, LECT NOTES COMPUT SC, V5747, P205
   Reparaz O, 2015, LECT NOTES COMPUT SC, V9215, P764, DOI 10.1007/978-3-662-47989-6_37
   Seuschek H, 2016, MICROPROCESS MICROSY, V47, P74, DOI 10.1016/j.micpro.2016.01.004
   Stine JE, 2009, 2009 IEEE INTERNATIONAL CONFERENCE ON MICROELECTRONIC SYSTEMS EDUCATION, P100, DOI 10.1109/MSE.2009.5270820
   Tiri K, 2005, DES AUT CON, P228
   Tiri K, 2006, IEEE T COMPUT AID D, V25, P1197, DOI 10.1109/TCAD.2005.855939
NR 50
TC 11
Z9 12
U1 1
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2018
VL 23
IS 5
AR 57
DI 10.1145/3212719
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GU
UT WOS:000457132900002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Zhao, HY
   Hua, Q
   Chen, HB
   Ye, YY
   Wang, H
   Tan, SXD
   Tlelo-Cuautle, E
AF Zhao, Hengyang
   Hua, Qi
   Chen, Hai-Bao
   Ye, Yaoyao
   Wang, Hai
   Tan, Sheldon X. -D.
   Tlelo-Cuautle, Esteban
TI Thermal-Sensor-Based Occupancy Detection for Smart Buildings Using
   Machine-Learning Methods
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithm; Smart building; support vector regression; neural
   network; indoor temperature; occupancy detection
ID SYSTEMS
AB In this article, we propose a novel approach to detect the occupancy behavior of a building through the temperature and/or possible heat source information. The new method can be used for energy reduction and security monitoring for emerging smart buildings. Our work is based on a building simulation program, EnergyPlus, from the Department of Energy. EnergyPlus can model various time-series inputs to a building such as ambient temperature; heating, ventilation, and air-conditioning (HVAC) inputs; power consumption of electronic equipment; lighting; and number of occupants in a room, sampled each hour, and produce resulting temperature traces of zones (rooms). Two machine-learning-based approaches for detecting human occupancy of a smart building are applied herein, namely support vector regression (SVR) and recurrent neural network (RNN). Experimental results with SVR show that the four-feature model provides accurate detection rates, giving a 0.638 average error and 5.32% error rate, and the five-feature model delivers a 0.317 average error and 2.64% error rate. This indicates that SVR is a viable option for occupancy detection. In the RNN method, Ehnan's RNN can estimate occupancy information of each room of a building with high accuracy. It has local feedback in each layer and, for a five-zone building, it is very accurate for occupancy behavior estimation. The error level, in terms of number of people, can be as low as 0.0056 on average and 0.288 at maximum, considering ambient, room temperatures, and HVAC powers as detectable information. Without knowing HVAC powers, the estimation error can still be 0.044 on average, and only 0.71% estimated points have errors greater than 0.5. Our article further shows that both methods deliver similar accuracy in the occupancy detection. But the SVR model is more stable for adding or removing features of the system, while the RNN method can deliver more accuracy when the features used in the model do not change a lot.
C1 [Zhao, Hengyang; Tan, Sheldon X. -D.] Univ Calif Riverside, Dept Elect & Comp Engn, Riverside, CA 92521 USA.
   [Hua, Qi; Chen, Hai-Bao; Ye, Yaoyao] Shanghai Jiao Tong Univ, Dept Micro Nano Elect, Sch Elect Informat & Elect Engn, Shanghai 200240, Peoples R China.
   [Wang, Hai] Univ Elect Sci & Technol China, State Key Lab Elect Thin Films & Integrated Devic, Chengdu, Sichuan, Peoples R China.
   [Tlelo-Cuautle, Esteban] Natl Inst Astrophys Opt & Elect, Puebla 72840, Mexico.
C3 University of California System; University of California Riverside;
   Shanghai Jiao Tong University; University of Electronic Science &
   Technology of China; Instituto Nacional de Astrofisica, Optica y
   Electronica
RP Chen, HB (corresponding author), Shanghai Jiao Tong Univ, Dept Micro Nano Elect, Sch Elect Informat & Elect Engn, Shanghai 200240, Peoples R China.
EM hzhao@ece.ucr.edu; huaqihappy@gmail.com; haibaochen@sjtu.edu.cn;
   yeyaoyao@sjtu.edu.cn; wanghai@uestc.edu.cn; stan@ece.ucr.edu;
   etlelo@inaoep.mx
RI Chen, Hai-Bao/Q-2368-2017; Tlelo-Cuautle, Esteban/H-3141-2014
OI Tlelo-Cuautle, Esteban/0000-0001-7187-4686; Tan,
   Sheldon/0000-0003-2119-6869
FU UC MEXUS-CONACYT Collaborative Research Grant [CN16-161]; Nature Science
   Foundation of China (NSFC) [61604095]
FX This work was supported in part by UC MEXUS-CONACYT Collaborative
   Research Grant CN16-161 and in part by the Nature Science Foundation of
   China (NSFC) under 61604095.
CR Agarwal Y., 2010, Proceedings Of The USENIX 2010 Annual Technical Conference (USENIX ATC'10), P22
   Agarwal Yuvraj., 2009, P 6 USENIX S NETWORK, P365
   [Anonymous], 2003, PRACTICAL GUIDE SUPP
   [Anonymous], 2002, APPROXIMATION THEORY
   Bias Larry Stephen, 1999, US Patent No, Patent No. 5937942
   Crawley DB, 2001, ENERG BUILDINGS, V33, P319, DOI 10.1016/S0378-7788(00)00114-6
   Delaney D.T., 2009, Proc. 1st ACM Workshop on Embedded Sensing Systems for Energy-Efficiency in Buildings, P61
   Department of Energy, 2016, ANN EN REV
   Dodier RH, 2006, ENERG BUILDINGS, V38, P1033, DOI 10.1016/j.enbuild.2005.12.001
   Dong B, 2014, BUILD SIMUL-CHINA, V7, P89, DOI 10.1007/s12273-013-0142-7
   Ekwevugbe T, 2013, I C DIGIT ECOSYST TE, P114, DOI 10.1109/DEST.2013.6611339
   ELMAN JL, 1990, COGNITIVE SCI, V14, P179, DOI 10.1207/s15516709cog1402_1
   Erickson V.L., Proceedings of the 1st ACM Workshop on Embedded Sensing Systems for Energy-Efficiency in Buildings, New York, NY, USA, 2009, P19, DOI [10.1145/1810279.1810284, DOI 10.1145/1810279.1810284]
   Gao Ge., 2009, BUILDSYS 09, P67, DOI [DOI 10.1145/1810279.1810294, 10.1145/1810279.1810294]
   Haykin S., 2007, Neural networks: a comprehensive foundation
   HECHTNIELSEN R, 1988, NEURAL NETWORKS, V1, P131, DOI 10.1016/0893-6080(88)90015-9
   Hobby JD, 2012, IEEE T SMART GRID, V3, P217, DOI 10.1109/TSG.2011.2167353
   Igel C, 2003, NEUROCOMPUTING, V50, P105, DOI 10.1016/S0925-2312(01)00700-7
   Lam KheePoh., 2009, Eleventh International IBPSA Conference, P1452
   Lu Jiakang, 2010, PROC 8 ACM C EMBEDDE, P211, DOI DOI 10.1145/1869983.1870005
   Lu N, 2012, IEEE T SMART GRID, V3, P1263, DOI 10.1109/TSG.2012.2183649
   Majumdar A., 2014, Green Computing Conference (IGCC), 2014 International, P1
   Mardaljevic J, 2009, LIGHTING RES TECHNOL, V41, P261, DOI 10.1177/1477153509339703
   Mozer M., 1996, Neural Information Processing Systems, P953
   Puskorius GV, 1996, P IEEE, V84, P1407, DOI 10.1109/5.537107
   RIEDMILLER M, 1993, 1993 IEEE INTERNATIONAL CONFERENCE ON NEURAL NETWORKS, VOLS 1-3, P586, DOI 10.1109/ICNN.1993.298623
   Schmidhuber J, 2015, NEURAL NETWORKS, V61, P85, DOI 10.1016/j.neunet.2014.09.003
   Scott J, 2011, UBICOMP'11: PROCEEDINGS OF THE 2011 ACM INTERNATIONAL CONFERENCE ON UBIQUITOUS COMPUTING, P281
   Thomas AG, 2012, IEEE T SMART GRID, V3, P2240, DOI 10.1109/TSG.2012.2215060
   Nguyen TA, 2013, ENERG BUILDINGS, V56, P244, DOI 10.1016/j.enbuild.2012.09.005
   WERBOS PJ, 1990, P IEEE, V78, P1550, DOI 10.1109/5.58337
   Wetter M, 2011, J BUILD PERFORM SIMU, V4, P185, DOI 10.1080/19401493.2010.518631
   Wu CH, 2004, IEEE T INTELL TRANSP, V5, P276, DOI 10.1109/TITS.2004.837813
   Yang JJ, 2016, ENERG BUILDINGS, V121, P344, DOI 10.1016/j.enbuild.2015.12.019
NR 34
TC 25
Z9 26
U1 2
U2 19
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2018
VL 23
IS 4
AR 54
DI 10.1145/3200904
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HH7ZK
UT WOS:000455950300014
DA 2024-07-18
ER

PT J
AU Naderan-Tahan, M
   Sarbazi-Azad, H
AF Naderan-Tahan, Mahmood
   Sarbazi-Azad, Hamid
TI Domino Cache: An Energy-Efficient Data Cache for Modern Applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Computer architecture; energy; cache; prefetching; cloud workloads
ID BIG DATA; PERFORMANCE; BANDWIDTH
AB The energy consumption for processing modern workloads is challenging in data centers. Due to the large datasets of cloud workloads, the miss rate of the L1 data cache is high, and with respect to the energy efficiency concerns, such misses are costly for memory instructions because lower levels of memory hierarchy consume more energy per access than the L1. Moreover, large last-level caches are not performance effective, in contrast to traditional scientific workloads. The aim of this article is to propose a large L1 data cache, called Domino, to reduce the number of accesses to lower levels in order to improve the energy efficiency. In designing Domino, we focus on two components that use the on-chip area and are not energy efficient, which makes them good candidates to use their area for enlarging the L1 data cache. Domino is a highly associative cache that extends the conventional cache by borrowing the prefetcher and last-level-cache storage budget and using it as additional ways for data cache. In Domino, the additional ways are separated from the conventional cache ways; hence, the critical path of the first access is not altered. On a miss in the conventional part, it searches the added ways in a mix of parallel-sequential fashion to compromise the latency and energy consumption. Results on the Cloudsuite benchmark suite show that read and write misses are reduced by 30%, along with a 28% reduction in snoop messages. The overall energy consumption per access is then reduced by 20% on average (maximum 38%) as a result of filtering accesses to the lower levels.
C1 [Naderan-Tahan, Mahmood] Sharif Univ Technol, Tehran, Iran.
   [Sarbazi-Azad, Hamid] Sharif Univ Technol, Dept Comp Engn, Tehran, Iran.
   [Sarbazi-Azad, Hamid] Inst Res Fundamental Sci, Tehran, Iran.
   [Naderan-Tahan, Mahmood] Shahid Chamran Univ, Fac Engn, Dept Comp Engn, Ahvaz, Iran.
   [Sarbazi-Azad, Hamid] Inst Res Fundamental Sci IPM, Sch Comp Sci, 70 Next Kouhe Nour Bldg,Lavasani Av, Tehran, Iran.
C3 Sharif University of Technology; Sharif University of Technology; Shahid
   Chamran University of Ahvaz
RP Naderan-Tahan, M (corresponding author), Sharif Univ Technol, Tehran, Iran.; Naderan-Tahan, M (corresponding author), Shahid Chamran Univ, Fac Engn, Dept Comp Engn, Ahvaz, Iran.
EM mh.naderan@scu.ac.ir; azad@sharif.ir
CR [Anonymous], P INT C INF INT WEB
   [Anonymous], 2009, HP LAB
   [Anonymous], P INT S COMP ARCH
   [Anonymous], P INT S COMP ARCH
   [Anonymous], P IEEE S HIGH PERF C
   Barroso LA, 2007, COMPUTER, V40, P33, DOI 10.1109/MC.2007.443
   BODIN F, 1995, ACM COMP AR, P265, DOI 10.1109/ISCA.1995.524567
   CHEN TF, 1995, IEEE T COMPUT, V44, P609, DOI 10.1109/12.381947
   Chong FT, 2014, IEEE DES TEST, V31, P93, DOI 10.1109/MDAT.2013.2294466
   Clapp R, 2015, I S WORKL CHAR PROC, P213, DOI 10.1109/IISWC.2015.32
   Conway P, 2010, IEEE MICRO, V30, P16, DOI 10.1109/MM.2010.31
   Ekman M, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P243, DOI 10.1109/LPE.2002.1029612
   Ferdman M, 2012, ASPLOS XVII: SEVENTEENTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS, P37
   Flautner K, 2002, CONF PROC INT SYMP C, P148, DOI 10.1109/ISCA.2002.1003572
   Grot B, 2012, IEEE MICRO, V32, P52, DOI 10.1109/MM.2012.71
   Gu B, 2016, CONF PROC INT SYMP C, P153, DOI 10.1109/ISCA.2016.23
   Hu ZG, 2003, NINTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P317, DOI 10.1109/HPCA.2003.1183549
   Jouppi N. P., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P364, DOI 10.1109/ISCA.1990.134547
   Karlsson M., 2000, P INT S HIGH PERFORM, P206, DOI DOI 10.1109/HPCA.2000.824351
   Kharbutli M, 2004, 10TH INTERNATIONAL SYMPOSIUM ON HIGH PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P288, DOI 10.1109/HPCA.2004.10015
   Kim C, 2002, ACM SIGPLAN NOTICES, V37, P211, DOI 10.1145/605432.605420
   KODATA H, 1985, ISSCC DIG TECH PAP I, V28, P42
   Lai AC, 2001, ACM COMP AR, P144, DOI 10.1109/ISCA.2001.937443
   Lotfi-Kamran P, 2012, CONF PROC INT SYMP C, P500, DOI 10.1109/ISCA.2012.6237043
   Mahmoud M., 2016, P INT S WORKLOAD CHA, P1
   Malik M, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P379, DOI 10.1109/ICCD.2015.7357128
   Moshovos A, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P85, DOI 10.1109/HPCA.2001.903254
   Naderan-Tahan M, 2016, COMPUT J, V59, P244, DOI 10.1093/comjnl/bxv112
   Nesbit KJ, 2005, IEEE MICRO, V25, P90, DOI 10.1109/MM.2005.6
   Pugsley SH, 2014, INT S HIGH PERF COMP, P626, DOI 10.1109/HPCA.2014.6835971
   Rolan Dyer, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P529, DOI 10.1145/1669112.1669178
   Sanchez D., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P187, DOI 10.1109/MICRO.2010.20
   Sleiman FM, 2012, PR IEEE COMP DESIGN, P167, DOI 10.1109/ICCD.2012.6378636
   Somogyi S, 2006, CONF PROC INT SYMP C, P252, DOI 10.1145/1150019.1136508
   Srinath S, 2007, INT S HIGH PERF COMP, P63
   Suciu G, 2015, J MED SYST, V39, DOI 10.1007/s10916-015-0327-y
   Wang JJ, 2017, INT SYM PERFORM ANAL, P163, DOI 10.1109/ISPASS.2017.7975288
   Wenisch TF, 2006, IEEE MICRO, V26, P18, DOI 10.1109/MM.2006.79
   Yoaz A, 1999, CONF PROC INT SYMP C, P42, DOI 10.1145/307338.300983
   Zhang C., 2005, ACM T ARCHIT CODE OP, V2, P34
   Zhang QC, 2018, INFORM FUSION, V39, P72, DOI 10.1016/j.inffus.2017.04.002
   Zhang QC, 2017, IEEE T IND INFORM, V13, P1193, DOI 10.1109/TII.2017.2684807
   Zhuang XT, 2003, 2003 INTERNATIONAL CONFERENCE ON PARALLEL PROCESSING, PROCEEDINGS, P286, DOI 10.1109/ICPP.2003.1240591
NR 43
TC 0
Z9 0
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2018
VL 23
IS 3
AR 31
DI 10.1145/3174848
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GH5QE
UT WOS:000433485200005
DA 2024-07-18
ER

PT J
AU Yan, JT
AF Yan, Jin-Tai
TI Direction-Constrained Rectangle Escape Routing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Rectangle escape routing; bus routing; escape direction; layer
   minimization
ID DENSE PCBS; ALGORITHM; BOARDS
AB Given a set of buses with available escape directions inside a chip, a two-phase algorithm is proposed to assign one feasible escape direction onto any bus such that the number of used layers is minimized and to allocate the pin rectangle and the projection rectangle of any escape bus onto the minimized layers in direction-constrained rectangle escape routing. In our proposed algorithm, based on the concept of two-dimensional maximum density inside a chip, the escape directions of the buses can be first assigned to minimize the number of the used layers by iteratively eliminating unnecessary escape directions for any bus inside a chip. Furthermore, based on the construction of the represented intervals and the assignment constraints for the escape buses, a modified left-edge algorithm can be used to allocate all the escape buses onto the minimized layers. Compared with Ma's integer linear program (ILP)-based algorithm [10] using lp_solve and Gurobi in rectangle escape routing, the experimental results show that our proposed algorithm obtains the same results but reduces CPU time by 94.2% and 35.7% when using lp_solve and Gurobi for 16 tested examples with no direction constraint on average, respectively. Compared with the modified algorithm from Ma's ILP-based algorithm [10] using lp solve and Gurobi in direction-constrained rectangle escape routing, the experimental results show that our proposed algorithm obtains the same results but reduces CPU time by 94.3% and 37.7% when using lp_solve and Gurobi for 16 tested examples with direction constraints on average, respectively. Besides that, compared with Yan's iterative algorithm, the experimental results show that our proposed algorithm increases CPU time by 1.0% to reduce the number of used layers 11.1% for 16 tested examples on average.
C1 [Yan, Jin-Tai] Chung Hua Univ, Dept Comp Sci & Informat Engn, 707,Sec 2,WuFu Rd, Hsinchu, Taiwan.
C3 Chung Hua University
RP Yan, JT (corresponding author), Chung Hua Univ, Dept Comp Sci & Informat Engn, 707,Sec 2,WuFu Rd, Hsinchu, Taiwan.
EM yan@chu.edu.tw
RI Yan, Jin-Tai/AAE-9112-2022
OI Yan, Jin-Tai/0000-0002-7614-2545
CR Ahmadinejad A, 2017, IEEE T COMPUT AID D, V36, P412, DOI 10.1109/TCAD.2016.2585761
   [Anonymous], 1980, Algorithmic Graph Theory and Perfect Graphs
   Coombs Clyde., 2007, Printed Circuits Handbook
   Hashimoto A., 1971, P 8 WORKSHOP, P155, DOI DOI 10.1145/800158.805069
   Jin-Tai Yan, 2012, 2012 IEEE 25th International SOC Conference (SOCC), P254, DOI 10.1109/SOCC.2012.6398357
   Kong H, 2007, IEEE IC CAD, P390, DOI 10.1109/ICCAD.2007.4397296
   Kong H, 2010, DES AUT CON, P212
   Kong H, 2009, DES AUT CON, P326
   Ma Q, 2012, IEEE T COMPUT AID D, V31, P1356, DOI 10.1109/TCAD.2012.2193581
   Ozdal MM, 2005, IEEE IC CAD, P759, DOI 10.1109/ICCAD.2005.1560166
   Ozdal MM, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P822, DOI 10.1109/ICCAD.2004.1382689
   Ozdal MM, 2006, IEEE T COMPUT AID D, V25, P2784, DOI 10.1109/TCAD.2006.882584
   Qiang Ma, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P843, DOI 10.1109/ASPDAC.2011.5722308
   Tan Yan, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P245
   Yan J. T., 2011, P ACM GREAT LAK S VL, P205
   Yan J. T., 2012, P ACM GREAT LAK S VL, P275
NR 16
TC 5
Z9 5
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2018
VL 23
IS 3
AR 34
DI 10.1145/3178047
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GH5QE
UT WOS:000433485200008
DA 2024-07-18
ER

PT J
AU Kim, T
   Lim, J
   Kim, J
   Cho, WC
   Chung, EY
   Lee, HJ
AF Kim, Taehyun
   Lim, Jongbum
   Kim, Jinku
   Cho, Woo-Cheol
   Chung, Eui-Young
   Lee, Hyuk-Jun
TI Scalable Bandwidth Shaping Scheme via Adaptively Managed Parallel Heaps
   in Manycore-Based Network Processors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Manycore; network processor; token bucket; heap tree; adaptive control;
   stochastic modeling
ID HIGH-SPEED NETWORKS; BUCKET; ALLOCATION; ALGORITHM; SYSTEMS
AB Scalability of network processor-based routers heavily depends on limitations imposed by memory accesses and associated power consumption. Bandwidth shaping of a flow is a key function, which requires a token bucket per output queue and abuses memory bandwidth. As the number of output queues increases, managing token buckets becomes prohibitively expensive and limits scalability. In this work, we propose a scalable software-based token bucket management scheme that can reduce memory accesses and power consumption significantly. To satisfy real-time and low-cost constraints, we propose novel parallel heap data structures running on a manycore-based network processor. By using cache locking, the performance of heap processing is enhanced significantly and is more predictable. In addition, we quantitatively analyze the performance and memory footprint of the proposed software scheme using stochastic modeling and the Lyapunov central limit theorem. Finally, the proposed scheme provides an adaptive method to limit the size of heaps in the case of oversubscribed queues, which can successfully isolate the queues showing unideal behavior. The proposed scheme reduces memory accesses by up to three orders of magnitude for one million queues sharing a 100Gbps interface of the router while maintaining stability under stressful scenarios.
C1 [Kim, Taehyun; Lim, Jongbum; Kim, Jinku; Cho, Woo-Cheol; Lee, Hyuk-Jun] Sogang Univ, Dept Comp Sci & Engn, Seoul, South Korea.
   [Chung, Eui-Young] Yonsei Univ, Dept Elect & Elect Engn, Seoul, South Korea.
C3 Sogang University; Yonsei University
RP Lee, HJ (corresponding author), Sogang Univ, Dept Comp Sci & Engn, Seoul, South Korea.
EM taebang86@gmail.com; limjongbum@gmail.com; ecl0038@sogang.ac.kr;
   woocheolc@sogang.ac.kr; eychung@yonsei.ac.kr; hyukjunl@sogang.ac.kr
FU ICT RD of MSIP/IITP [B0101-16-0661]; National Research Foundation of
   Korea (NRF) - Korean government (MSIP) [2016 R1A2B4011799]
FX This work was supported by ICT R&D program of MSIP/IITP. [B0101-16-0661,
   The research and development of the self-adaptive software framework for
   various IoT devices].; In addition, this work was supported by the
   National Research Foundation of Korea (NRF) grant funded by the Korean
   government (MSIP; 2016 R1A2B4011799).
CR Aeron A, 2010, INT C COMPUT ENG APP, P170, DOI 10.1109/ICCEA.2010.41
   Agilent, 2007, J INT TEST METH
   AlQahtani SA, 2015, WIRELESS PERS COMMUN, V84, P801, DOI 10.1007/s11277-015-2661-2
   [Anonymous], 2013, ADAPTIVE CONTROL COU
   [Anonymous], P INFOCOM
   Beheshti N, 2010, IEEE ACM T NETWORK, V18, P1599, DOI 10.1109/TNET.2010.2048924
   Billingsley P., 1995, PROBABILITY MEASURE
   Binkert Nathan., 2011, ACM SIGARCH COMPUTER, V39, P1
   C. Networks, 2013, OCTEON 3 CN7820 MULT
   Campoy M., 2001, P IEEE IEE REAL TIM
   Chakravarthi Veena S., 2013, P INT C VLSI COMM AD, P435
   Cisco, 2011, CISC ASR 9000 SER ET
   Cisco, 2014, CISC FLOW PROC CISC
   Ennals R, 2005, LECT NOTES COMPUT SC, V3443, P76, DOI 10.1007/978-3-540-31985-6_6
   Franklin M.A., 2003, Network Processor Design: Issues and Practices, V2
   Giladi R., 2008, Network Processors: Architecture, Programming, and Implementation
   Han S, 2010, ACM SIGCOMM COMP COM, V40, P195, DOI 10.1145/1851275.1851207
   Horowits E., 1992, FUNDAMENTALS DATA ST
   Huang X, 2008, IEEE T PARALL DISTR, V19, P1086, DOI 10.1109/TPDS.2007.70806
   *INT, 2005, INT IXP2800 IXP2850
   Jeon H, 2010, IEEE T COMPUT, V59, P1434, DOI 10.1109/TC.2009.181
   Jeyakumar V., 2013, 10 USENIX S NETW SYS, P297
   Kang W, 2012, IEEE T COMPUT, V61, P45, DOI 10.1109/TC.2010.240
   Kidambi J, 2000, J HIGH SPEED NETW, V9, P67
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Parekh AK, 1993, IEEE ACM T NETWORK, V1, P344, DOI 10.1109/90.234856
   Park EC, 2003, GLOB TELECOMM CONF, P3176, DOI 10.1109/GLOCOM.2003.1258822
   Popa L, 2013, ACM SIGCOMM COMP COM, V43, P351, DOI 10.1145/2534169.2486027
   Puaut I, 2002, REAL TIM SYST SYMP P, P114, DOI 10.1109/REAL.2002.1181567
   Radhakrishnan S., 2014, 11 USENIX S NETW SYS, P475
   Rosenfeld P, 2011, IEEE COMPUT ARCHIT L, V10, P16, DOI 10.1109/L-CA.2011.4
   SHREEDHAR M, 1995, COMPUT COMMUN REV, V25, P231, DOI DOI 10.1145/217391.217453
   Tang PP, 1999, IEEE INFOCOM SER, P51, DOI 10.1109/INFCOM.1999.749252
   The CAIDA, 2008, STAT INF CAIDA AN IN
   Tilera, 2016, NPS400 400 GPBS NPU
   Varghese G., 2010, NETWORK ALGORITHMICS
   Vera X., 2003, ACM SIGMETRICS PERFO, V31, P272
   Zhang RG, 2002, INT CON DISTR COMP S, P301, DOI 10.1109/ICDCS.2002.1022267
NR 38
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2017
VL 22
IS 4
AR 59
DI 10.1145/3065926
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FB9AB
UT WOS:000406430900002
DA 2024-07-18
ER

PT J
AU Gingade, G
   Chen, WY
   Lu, YH
   Allebach, J
   Gutierrez-Vazquez, HI
AF Gingade, Ganesh
   Chen, Wenyi
   Lu, Yung-Hsiang
   Allebach, Jan
   Gutierrez-Vazquez, Hernan Ildefonso
TI Hybrid Power Management for Office Equipment
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Power management; office equipment; printer
ID PREDICTIVE SYSTEM SHUTDOWN; DIRECT SEARCH; OPTIMIZATION
AB Office machines (such as printers, scanners, facsimile machines, and copiers) can consume significant amounts of power. Most office machines have sleep modes to save power. Power management of these machines is usually timeout-based: a machine sleeps after being idle long enough. Setting the time-out duration can be difficult: if it is too long, the machine wastes power during idleness. If it is too short, the machine sleeps too soon and too often-the wake-up delay can significantly degrade productivity. Thus, power management is a tradeoff between saving energy and keeping response time short. Many power management policies have been published and one policy may outperform another in some scenarios. There is no definite conclusion regarding which policy is always better. This article describes two methods for office equipment power management. The first method adaptively reduces power based on a constraint of the wake-up delay. The second is a hybrid method with multiple candidate policies and it selects the most appropriate power management policy. Using 6 months of request traces from 18 different printers, we demonstrate that the hybrid policy outperforms individual policies. We also discover that power management based on business hours does not produce consistent energy savings.
C1 [Gingade, Ganesh; Chen, Wenyi; Lu, Yung-Hsiang; Allebach, Jan] Purdue Univ, Sch Elect & Comp Engn Elect Engn Bldg, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
   [Gutierrez-Vazquez, Hernan Ildefonso] Hewlett Packard Corp, 11311 Chinden Blvd, Boise, ID 83714 USA.
C3 Purdue University System; Purdue University; Hewlett-Packard
RP Gingade, G (corresponding author), Purdue Univ, Sch Elect & Comp Engn Elect Engn Bldg, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
EM gpganesha@gmail.com; wenyichen1613@gmail.com; yunglu@purdue.edu;
   allebach@purdue.edu; hernan_gutierrez@hp.com
FU Hewlett-Packard Company
FX This work is sponsored by Hewlett-Packard Company.
CR [Anonymous], 2006, P 2006 IEEE ACM INT, DOI DOI 10.1145/1233501.1233656
   Benini L, 2000, IEEE T VLSI SYST, V8, P299, DOI 10.1109/92.845896
   Benini L, 2000, ACM T DES AUTOMAT EL, V5, P115, DOI 10.1145/335043.335044
   Blue-Angel, 2013, BLUE ANG BAS CRIT AW
   Chung EY, 2002, IEEE T COMPUT, V51, P1345, DOI 10.1109/TC.2002.1047758
   Ciriza Victor, 2008, 40 JOURN STAT
   Ciriza Victor, 2012, US Patent, Patent No. [8,230,248, 8230248]
   Davidon WC, 1991, SIAM J OPTIMIZ, V1, P1, DOI 10.1137/0801001
   Dhiman G, 2009, IEEE T COMPUT AID D, V28, P676, DOI 10.1109/TCAD.2009.2015740
   DOUGLIS F, 1995, COMPUT SYST, V8, P381
   Durand JB, 2013, J R STAT SOC C-APPL, V62, P151, DOI 10.1111/j.1467-9876.2012.01053.x
   Energy-Star, 2014, EN STAR PROGR REQ IM
   GOLDING R, 1995, PROCEEDINGS OF THE 1995 USENIX TECHNICAL CONFERENCE, P201
   Guo Y, 2008, SASO 2008: Second IEEE International Conference on Self-Adaptive and Self-Organizing Systems, Proceedings, P64, DOI 10.1109/SASO.2008.71
   Helmbold DP, 2000, MOBILE NETW APPL, V5, P285, DOI 10.1023/A:1019129116852
   Hewlett-Packard, 2008, HP COL LASERJET CM35
   Hwang CH, 2000, ACM T DES AUTOMAT EL, V5, P226, DOI 10.1145/335043.335046
   Inc. MathWorks, 2015, MATL GLOB OPT TOOLB
   Irani S, 2005, IEEE T VLSI SYST, V13, P1349, DOI 10.1109/TVLSI.2005.862725
   Irani S., 2005, ACM SIGACT News, V36, P63, DOI DOI 10.1145/1067309.1067324
   KARLIN AR, 1994, ALGORITHMICA, V11, P542, DOI 10.1007/BF01189993
   Kawamoto K, 2004, ENERG BUILDINGS, V36, P915, DOI 10.1016/j.enbuild.2004.02.004
   Khan UA, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2529992
   Knoder J., 2015, Best laser printer reviews and comparisons
   Kolda TG, 2003, SIAM REV, V45, P385, DOI [10.1137/S003614450242889, 10.1137/S0036144502428893]
   Larson Bradley R., 2011, US Patent, Patent No. [7,904,739, 7904739]
   Lewis RM, 2000, J COMPUT APPL MATH, V124, P191, DOI 10.1016/S0377-0427(00)00423-4
   Meier A.K., 1999, One watt initiative: A global effort to reduce leaking electricity
   Nordic-Swan, 2013, NORD EC IM EQ
   Pettis N, 2009, IEEE T COMPUT, V58, P945, DOI 10.1109/TC.2008.180
   Qinru Qiu, 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P555, DOI 10.1109/DAC.1999.781377
   Ramanathan D., 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P606, DOI 10.1109/DATE.2000.840847
   Shen H, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442095
   Shih HC, 2012, COMPUT NETW, V56, P548, DOI 10.1016/j.comnet.2011.10.005
   Srivastava MB, 1996, IEEE T VLSI SYST, V4, P42, DOI 10.1109/92.486080
   TESAURO G, 2007, ADV NEURAL INFORM PR, P1497
   Theocharous G., 2006, Intel Technology journal, V10, P299
   Torczon V, 1997, SIAM J OPTIMIZ, V7, P1, DOI 10.1137/S1052623493250780
   Wang YZ, 2011, DES AUT CON, P41
   Ying Tan, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P461
   Yung-Hsiang Lu, 2000, Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000 (Cat. No. PR00537), P20, DOI 10.1109/DATE.2000.840010
NR 41
TC 0
Z9 0
U1 1
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2016
VL 22
IS 1
AR 14
DI 10.1145/2910582
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EI3WE
UT WOS:000392422300014
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Wang, HF
   Blanton, RD
AF Wang, Hongfei
   Blanton, R. D. (Shawn)
TI Ensemble Reduction via Logic Minimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Ensemble reduction; logic minimization; machine learning
ID NETWORKS
AB An ensemble of machine learning classifiers usually improves generalization performance and is useful for many applications. However, the extra memory storage and computational cost incurred from the combined models often limits their potential applications. In this article, we propose a new ensemble reduction method called CANOPY that significantly reduces memory storage and computations. CANOPY uses a technique from logic minimization for digital circuits to select and combine particular classification models from an initial pool in the form of a Boolean function, through which the reduced ensemble performs classification. Experiments on 20 UCI datasets demonstrate that CANOPY either outperforms or is very competitive with the initial ensemble and one state-of-the-art ensemble reduction method in terms of generalization error, and is superior to all existing reduction methods surveyed for identifying the smallest numbers of models in the reduced ensembles.
C1 [Wang, Hongfei] Carnegie Mellon Univ, China Ship Dev & Design Ctr, Wuhan 430064, Peoples R China.
   [Blanton, R. D. (Shawn)] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University
RP Wang, HF (corresponding author), Carnegie Mellon Univ, China Ship Dev & Design Ctr, Wuhan 430064, Peoples R China.
EM hongfeiw@alumni.cmu.edu
RI Wang, Hongfei/JCF-2357-2023
CR [Anonymous], 1994, Synthesis and optimization of digital circuits
   Bitirgen R, 2008, INT SYMP MICROARCH, P318, DOI 10.1109/MICRO.2008.4771801
   Blanton RD, 2014, INT SYMP INTEGR CIRC, P119, DOI 10.1109/ISICIR.2014.7029574
   Blewitt ME, 2008, NAT GENET, V40, P663, DOI 10.1038/ng.142
   Brayton Robert K., 1984, KLUWER INT SERIES EN, V2
   Breiman L, 2001, MACH LEARN, V45, P5, DOI 10.1023/A:1010933404324
   Breiman L., 2001, Machine Learning, V45, P5, DOI 10.1023/A:1010933404324
   Bucilua C., 2006, P 12 ACM SIGKDD INT, P535, DOI DOI 10.1145/1150402.1150464
   Caruana Rich, 2004, P 21 INT C MACH LEAR, DOI [10.1145/1015330.1015432, DOI 10.1145/1015330.1015432]
   Chou CL, 2010, IEEE T COMPUT AID D, V29, P78, DOI 10.1109/TCAD.2009.2034348
   Domingos Pedro, 1997, ICML 97
   Frank A., 2010, UCI MACHINE LEARNING
   Hernández-Lobato D, 2009, IEEE T PATTERN ANAL, V31, P364, DOI 10.1109/TPAMI.2008.204
   Ipek E, 2008, CONF PROC INT SYMP C, P39, DOI 10.1109/ISCA.2008.21
   Lu Zhenyu, 2010, P 16 ACM SIGKDD INT, P871, DOI [10.1145/1835804.1835914, DOI 10.1145/1835804.1835914]
   Margineantu D.D., 1997, ICML, V97, P211
   Martínez-Muñoz G, 2004, PROCEEDINGS OF THE IASTED INTERNATIONAL CONFERENCE ON ARTIFICIAL INTELLIGENCE AND APPLICATIONS, VOLS 1AND 2, P258
   Martinez-Munoz G., 2006, ICML 06, P609
   MATLAB, 2010, MATLAB STAT TOOLB VE
   Opitz DW, 1996, ADV NEUR IN, V8, P535
   Partalas I, 2008, FRONT ARTIF INTEL AP, V178, P117, DOI 10.3233/978-1-58603-891-5-117
   Peng Zhang, 2010, Proceedings 2010 10th IEEE International Conference on Data Mining (ICDM 2010), P1175, DOI 10.1109/ICDM.2010.125
   Ren XL, 2015, DES AUT TEST EUROPE, P109
   Rizzoni G., 1993, PRINCIPLES APPL ELEC, P616
   Rudell R.L., 1986, Memorandum No. UCB/ERL M86-65
   Salvador R, 2013, IEEE T COMPUT, V62, P1481, DOI 10.1109/TC.2013.78
   Street WN, 2001, P 7 ACM SIGKDD INT C, P377, DOI DOI 10.1145/502512.502568
   Tamon C, 2000, LECT NOTES ARTIF INT, V1810, P404
   Tax DMJ, 2002, INT C PATT RECOG, P124, DOI 10.1109/ICPR.2002.1048253
   Ting KM, 1999, J ARTIF INTELL RES, V10, P271, DOI 10.1613/jair.594
   Van Assche A, 2007, LECT NOTES ARTIF INT, V4701, P418
   Van Essen B, 2012, ANN IEEE SYM FIELD P, P232, DOI 10.1109/FCCM.2012.47
   WOLPERT DH, 1992, NEURAL NETWORKS, V5, P241, DOI 10.1016/S0893-6080(05)80023-1
   Won M, 2014, IEEE ENG MED BIO, P1626, DOI 10.1109/EMBC.2014.6943916
   Xuanle Ren, 2015, 2015 IEEE 33rd VLSI Test Symposium (VTS). Proceedings, P1, DOI 10.1109/VTS.2015.7116280
   Ye FM, 2014, IEEE VLSI TEST SYMP
   Zhang Peng., 2011, Proc. SIGKDD, P177
   Zhang Y, 2006, J MACH LEARN RES, V7, P1315
   Zhou ZH, 2002, ARTIF INTELL, V137, P239, DOI 10.1016/S0004-3702(02)00190-X
NR 39
TC 3
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2016
VL 21
IS 4
AR 67
DI 10.1145/2897515
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX7JR
UT WOS:000384563500013
DA 2024-07-18
ER

PT J
AU Chen, HB
   Li, YC
   Tan, SXD
   Huang, X
   Wang, H
   Wong, N
AF Chen, Hai-Bao
   Li, Ying-Chi
   Tan, Sheldon X. -D.
   Huang, Xin
   Wang, Hai
   Wong, Ngai
TI <i>H</i>-Matrix-Based Finite-Element-Based Thermal Analysis for 3D ICs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithm; Finite element method; integrated circuits; H-matrix;
   thermal analysis
ID POWER; MANAGEMENT; CIRCUITS; SOLVER
AB In this article, we propose an efficient finite-element-based (FE-based) method for both steady and transient thermal analyses of high-performance integrated circuits based on the hierarchical matrix (H-matrix) representation. H-matrix has been shown to provide a data-sparse way to approximate the matrices and their inverses with almost linear-space and time complexities. In this work, we apply the H-matrix concept for solving heating diffusion problems modeled by parabolic partial differential equations (PDEs) based on the finite element method. We show that the matrix from a FE-based steady and transient thermal analysis can be represented by H-matrix without any approximation, and its inverse and Cholesky factors can be evaluated by H-matrix with controlled accuracy. We then show and prove that the memory and time complexities of the solver are bounded by O(k(1) N log N) and O(k(1)(2) N log(2) N), respectively, where k(1) is a small quantity determined by accuracy requirements and N is the number of unknowns in the system. The comparison with existing product-quality LU solvers, CSPARSE and UMFPACK, on a number of 3D IC thermal matrices, shows that the new method is much more memory efficient than these methods, which however prevents CPU time comparison with those methods on large examples. But the proposed method can solve all the given thermal circuits with decent scalabilities, which shows good agreement with the predicted theoretical results.
C1 [Chen, Hai-Bao] Shanghai Jiao Tong Univ, Shanghai 200030, Peoples R China.
   [Li, Ying-Chi; Wong, Ngai] Univ Hong Kong, Hong Kong, Hong Kong, Peoples R China.
   [Tan, Sheldon X. -D.; Huang, Xin] Univ Calif Riverside, Riverside, CA 92521 USA.
   [Wang, Hai] Univ Elect Sci & Technol China, Chengdu, Peoples R China.
C3 Shanghai Jiao Tong University; University of Hong Kong; University of
   California System; University of California Riverside; University of
   Electronic Science & Technology of China
RP Tan, SXD (corresponding author), Univ Calif Riverside, Riverside, CA 92521 USA.
EM stan@ece.ucr.edu
RI Chen, Hai-Bao/Q-2368-2017
OI Tan, Sheldon/0000-0003-2119-6869
FU NSF [CCF-1017090, CCF-1255899, CCF-1527324]; Semiconductor Research
   Corporation (SRC) grant [2013-TJ-2417]; Hong Kong Research Grants
   Council under the GRF Projects [718711E, 718213E]; Nature Science
   Foundation of China (NSFC) [61404024]; Shanghai Jiao Tong University;
   University of Electronic Science and Technology of China
FX This work is supported in part by NSF grant under No. CCF-1017090, in
   part by NSF Grant under No. CCF-1255899, in part by NSF Grant under No.
   CCF-1527324, in part by Semiconductor Research Corporation (SRC) grant
   under No. 2013-TJ-2417, in part by the Hong Kong Research Grants Council
   under the GRF Projects 718711E and 718213E, in part by the Nature
   Science Foundation of China (NSFC) under No. 61404024, in part by 985
   research funds from Shanghai Jiao Tong University and University of
   Electronic Science and Technology of China.
CR [Anonymous], 2003, LECT NOTES
   [Anonymous], 2012, INT TECHNOLOGY ROADM
   Bebendorf M, 2003, NUMER MATH, V95, P1, DOI 10.1007/s00211-002-0445-6
   Bergman T.L., 2011, Introduction to heat transfer, V6th, DOI DOI 10.1016/J.APPLTHERMALENG.2011.03.022
   Brooks D, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P171, DOI 10.1109/HPCA.2001.903261
   Chai W, 2010, IET MICROW ANTENNA P, V4, P1583, DOI 10.1049/iet-map.2009.0229
   Cheng Y.-K., 2000, Electrothermal Analysis of VLSI Systems
   DAVIS T, 2006, DIRECT METHODS SPARS
   Golub G.H., 1989, MATRIX COMPUTATIONS
   Grasedyck L, 2003, COMPUTING, V70, P295, DOI 10.1007/s00607-003-0019-1
   Gunther S. H., 2001, Intel Technology Journal
   Hackbusch W, 1999, COMPUTING, V62, P89, DOI 10.1007/s006070050015
   He K., 2014, P INT S QUAL EL DES
   Kornaros G, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442088
   Lee YN, 2013, KOREAN J MED MYCOL, V18, P1
   Lewis R. W., 2004, Fundamentals of the Finite Element Method for Heat and Fluid Flow
   Li DW, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P221, DOI 10.1109/ICCD.2013.6657046
   Liu H., 2010, H MATRIX BASED FAST
   Liu HX, 2009, IEEE MTT-S, P177, DOI 10.1109/MWSYM.2009.5165661
   Liu HW, 2009, PROCEEDINGS OF THE FIBER SOCIETY 2009 SPRING CONFERENCE, VOLS I AND II, P1
   Liu XX, 2015, IEEE T VLSI SYST, V23, P575, DOI 10.1109/TVLSI.2014.2309617
   Liu Z, 2015, IEEE T VLSI SYST, V23, P397, DOI 10.1109/TVLSI.2014.2309331
   Liu Z, 2014, IEEE T COMPUT AID D, V33, P1490, DOI 10.1109/TCAD.2014.2334321
   Liu Z, 2014, INTEGRATION, V47, P71, DOI 10.1016/j.vlsi.2013.07.003
   Lu KH, 2009, 2009 IEEE 59TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE, VOLS 1-4, P630, DOI 10.1109/ECTC.2009.5074079
   Manoj PDS, 2013, IEEE T COMPUT AID D, V32, P1734, DOI 10.1109/TCAD.2013.2270285
   Necati Ozisik M., 1994, Finite Difference Methods in Heat Transfer, V2nd
   Ni M., 2010, Proceedings of the Design Autom ation and Test in Europe (DATE), P137
   Pedram M, 2006, P IEEE, V94, P1487, DOI 10.1109/JPROC.2006.879797
   Skadron T, 2003, CONF PROC INT SYMP C, P2
   Sridhar A, 2010, ICCAD-IEEE ACM INT, P463, DOI 10.1109/ICCAD.2010.5653749
   Wan T., 2010, P INT C MICR MILL WA
   Wang H, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442099
   Yang JL, 2012, ICCAD-IEEE ACM INT, P653
   Yu H, 2008, IEEE T VLSI SYST, V16, P1609, DOI 10.1109/TVLSI.2008.2001297
   Yu H, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1529255.1529263
   Yu T, 2012, ICCAD-IEEE ACM INT, P647
NR 37
TC 1
Z9 1
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2015
VL 20
IS 4
SI SI
AR 47
DI 10.1145/2714563
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CS8NO
UT WOS:000362344900001
DA 2024-07-18
ER

PT J
AU Huang, LB
   Wang, ZY
   Xiao, N
   Wang, YW
   Dou, Q
AF Huang, Libo
   Wang, Zhiying
   Xiao, Nong
   Wang, Yongwen
   Dou, Qiang
TI ntegrated Coherence Prediction: Towards Efficient Cache Coherence on
   NoC-Based Multicore Architectures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Cache coherence; prediction; multicore;
   network-on-chip
AB Multicore architectures with Network-on-Chips (NoCs) have been widely recognized as the de facto design for the efficient utilization of the continuously increasing density of transistors on a chip. A key challenge in designing such an NoC-based multicore processor is maintaining cache coherence in an efficient manner. Directory-based protocols avoid the bandwidth overhead of snoop-based protocols, therefore scaling to a large number of cores. However, conventional directory structures add significant indirection delay to cache-tocache accesses in larger multicore processor.
   In this article we propose a novel hardware coherence technique, called integrated coherence prediction (ICP). This approach adopts a prediction technique for managing shared data to reduce or eliminate the cache-to-cache delay in coherence accesses. ICP has two unique features that differ from previous coherence prediction techniques. First, ICP introduces a new integrated prediction scheme that combines two kinds of predictors: owner predictor, which predicts the data writers and avoids the indirection through directory, and data predictor, which predicts the access address and prefetches data from remote nodes directly. Second, ICP uses a request replication method to reduce the negative effect of wrong owner prediction operations, thus facilitating overall performance improvement. We present the design and implementation details of the ICP approach. Using detailed full-system simulations, we conclude that the ICP provides a cost-effective solution for designing high-performance multicore processors.
C1 [Huang, Libo; Wang, Zhiying; Xiao, Nong; Wang, Yongwen; Dou, Qiang] Natl Univ Def Technol, State Key Lab High Performance Comp, Changsha 410073, Hunan, Peoples R China.
   [Huang, Libo; Wang, Zhiying; Xiao, Nong; Wang, Yongwen; Dou, Qiang] Natl Univ Def Technol, Sch Comp, Changsha 410073, Hunan, Peoples R China.
C3 National University of Defense Technology - China; National University
   of Defense Technology - China
RP Huang, LB (corresponding author), Natl Univ Def Technol, State Key Lab High Performance Comp, Changsha 410073, Hunan, Peoples R China.
EM libohuang@nudt.edu.cn
RI huang, libo/JMB-4345-2023
FU National Science Foundation of China [61103016, 61025009, 61170045];
   Ministry of Education of China [20114307120010]; Hunan Provincial
   Natural Science Foundation of China [12JJ4070];  [JC120601]
FX This work is supported in part by National Science Foundation of China
   under grant no. 61103016, grant no. 61025009, and grant no. 61170045,
   Doctoral Fund of Ministry of Education of China under grant no.
   20114307120010, Research Project under grant no. JC120601, and Hunan
   Provincial Natural Science Foundation of China under grant no. 12JJ4070.
CR AbdelShafi H, 1997, THIRD INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE - PROCEEDINGS, P204, DOI 10.1109/HPCA.1997.569661
   Acacio M., 2002, P 2002 ACMIEEE C SUP, P1
   Acacio ME, 2002, 2002 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, P155, DOI 10.1109/PACT.2002.1106014
   [Anonymous], 2013, Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA '13, DOI [10.1145/2485922.2485967, DOI 10.1145/2485922.2485967]
   [Anonymous], P 19 ANN INT S COMP
   Atoofian E., 2007, IPDPS 07, P1
   Binkert NL, 2006, IEEE MICRO, V26, P52, DOI 10.1109/MM.2006.82
   CACTI, 2013, INT CACH MEM ACC TIM
   Cheng LQ, 2007, INT S HIGH PERF COMP, P328
   Cheng LQ, 2006, CONF PROC INT SYMP C, P339, DOI 10.1145/1150019.1136515
   Demetriades S, 2012, INT SYMP MICROARCH, P351, DOI 10.1109/MICRO.2012.40
   Dill D. L., 1996, LNCS, P390, DOI DOI 10.1007/3-540-61474-586
   Eisley N, 2006, INT SYMP MICROARCH, P321
   Hossain H, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P155, DOI 10.1145/1454115.1454138
   Huang L, 2012, PROCEEDINGS OF THE ASME MICRO/NANOSCALE HEAT AND MASS TRANSFER INTERNATIONAL CONFERENCE, 2012, P59
   Huang LB, 2013, MICROPROCESS MICROSY, V37, P915, DOI 10.1016/j.micpro.2012.06.013
   Huh Jaehyuk., 2005, ICS 05, P31
   Iyer R, 1999, FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P152, DOI 10.1109/HPCA.1999.744357
   Jerger NDE, 2008, INT SYMP MICROARCH, P35, DOI 10.1109/MICRO.2008.4771777
   Jouppi N. P., 1990, Proceedings. The 17th Annual International Symposium on Computer Architecture (Cat. No.90CH2887-8), P364, DOI 10.1109/ISCA.1990.134547
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Kaxiras S, 1999, FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P161, DOI 10.1109/HPCA.1999.744359
   Kaxiras S, 2000, INT S HIGH PERF COMP, P156
   Kaxiras S, 2010, IEEE MICRO, V30, P54, DOI 10.1109/MM.2010.82
   Kayi Abdullah, 2010, P 2 INT FOR NEXT GEN
   Koufaty DA, 1996, IEEE T PARALL DISTR, V7, P1250, DOI 10.1109/71.553274
   Kuskin J., 1994, Proceedings the 21st Annual International Symposium on Computer Architecture (Cat. No.94CH3397-7), P302, DOI 10.1109/ISCA.1994.288140
   Lai AC, 1999, CONF PROC INT SYMP C, P172
   Laudon J, 1997, ACM COMP AR, P241, DOI 10.1145/384286.264206
   LENOSKI D, 1992, COMPUTER, V25, P63, DOI 10.1109/2.121510
   Leventhal S., 2006, 2006 INT C COMPUTER, P148
   Lodde M, 2013, IET COMPUT DIGIT TEC, V7, P69, DOI 10.1049/iet-cdt.2012.0056
   Lovett T, 1996, 23RD ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, PROCEEDINGS, P308, DOI 10.1145/232974.233006
   Martin MMK, 2003, CONF PROC INT SYMP C, P206, DOI 10.1109/ISCA.2003.1207001
   Michael MM, 1999, FIFTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P142, DOI 10.1109/HPCA.1999.744354
   Mukherjee SS, 1998, CONF PROC INT SYMP C, P179, DOI 10.1109/ISCA.1998.694773
   Palacharla S., 1994, Proceedings the 21st Annual International Symposium on Computer Architecture (Cat. No.94CH3397-7), P24, DOI 10.1109/ISCA.1994.288164
   Ros A., 2008, IPDPS 08, P1
   Stets Robert, 2000, P 6 INT S HIGH PERF, P265
   Wenisch TF, 2005, PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P75
   Wentzlaff D, 2007, IEEE MICRO, V27, P15, DOI 10.1109/MM.2007.4378780
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
NR 42
TC 2
Z9 2
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2014
VL 19
IS 3
AR 24
DI 10.1145/2611756
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AJ6LX
UT WOS:000337808000003
DA 2024-07-18
ER

PT J
AU Lee, J
   Seo, S
   Paek, J
   Choi, K
AF Lee, Jongeun
   Seo, Seongseok
   Paek, Jongkyung
   Choi, Kiyoung
TI Configurable Range Memory for Effective Data Reuse on Programmable
   Accelerators
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; On-chip memory architectures and
   management; scratchpads; compiler-controlled memories; coarse-grained
   reconfigurable architecture; array mapping
AB While programmable accelerators such as application-specific processors and reconfigurable architectures can dramatically speed up compute-intensive kernels of an application, application performance can still be severely limited by the communication between processors. To minimize the communication overhead, a shared memory such as a scratchpad memory may be employed between the main processor and the accelerator coprocessor. However, this setup poses a significant challenge to the main processor, which now must manage data on the scratchpad explicitly, resulting in superfluous data copying due to the inflexibility of a scratchpad. In this article, we present an enhancement of a scratchpad, Configurable Range Memory (CRM), whose address range can be reprogrammed to minimize unnecessary data copying between processors and therefore promote data reuse on the accelerator, and also present a software management algorithm for the CRM. Our experimental results involving detailed simulation of full multimedia applications demonstrate that our CRM architecture can reduce the communication overhead quite effectively, reducing the kernel execution time by up to 28% and the application runtime by up to 12.8%, in addition to considerable system energy reduction, compared to the conventional architecture based on a scratchpad.
C1 [Lee, Jongeun; Seo, Seongseok] Ulsan Natl Inst Sci & Technol, Sch ECE, Ulsan, South Korea.
   [Paek, Jongkyung; Choi, Kiyoung] Seoul Natl Univ, Sch EECS, Seoul, South Korea.
C3 Ulsan National Institute of Science & Technology (UNIST); Seoul National
   University (SNU)
RP Lee, J (corresponding author), Ulsan Natl Inst Sci & Technol, Sch ECE, Ulsan, South Korea.
EM jlee@unist.ac.kr
FU Basic Science Research Program through the National Research Foundation
   of Korea (NRF); Ministry of Science, ICT and Future Planning
   [2013R1A1A1005534]; Ministry of Education, Science and Technology
   [2010-0011534]
FX This research was supported in part by the Basic Science Research
   Program through the National Research Foundation of Korea (NRF) funded
   by the Ministry of Science, ICT and Future Planning (2013R1A1A1005534)
   and the Ministry of Education, Science and Technology (2010-0011534).
CR [Anonymous], 2005, SIGARCH Comput. Archit. News
   ARM, 2005, PRIMECELL AXI CONF I
   ARM, 2003, ARM926EJ S TECHN REF
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Biswas Susmit., 2009, Proceedings of the 10th workshop on Memory performance: Dealing with Applications, systems and architecture, P43
   Bougard B, 2008, IEEE MICRO, V28, P41, DOI 10.1109/MM.2008.49
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   Chang K, 2010, LECT NOTES COMPUT SC, V5992, P400, DOI 10.1007/978-3-642-12133-3_40
   Gonzalez A., 1995, Conference Proceedings of the 1995 International Conference on Supercomputing, P338, DOI 10.1145/224538.224622
   Gschwind M, 2007, INT J PARALLEL PROG, V35, P233, DOI 10.1007/s10766-007-0035-4
   HARTENSTEIN R, 2001, P DES AUT TEST EUR D
   Hou R, 2011, INT S HIGH PERF COMP, P312, DOI 10.1109/HPCA.2011.5749739
   Jablin TB, 2011, ACM SIGPLAN NOTICES, V46, P142, DOI 10.1145/1993316.1993516
   Kim Y, 2005, DES AUT TEST EUROPE, P12
   Kim Y., 2012, ACM T ARCHIT CODE OP, V8
   Kim Y, 2011, IEEE T COMPUT AID D, V30, P1599, DOI 10.1109/TCAD.2011.2161217
   Kim Y, 2010, ACM SIGPLAN NOTICES, V45, P17, DOI 10.1145/1755951.1755892
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lee KW, 2008, DISTRIBUTED EMBEDDED SYSTEMS: DESIGN, MIDDLEWARE AND RESOURCES, P213
   Mei B., 2004, P DES AUT TEST EUR D
   Muralimanohar N, 2007, INT SYMP MICROARCH, P3, DOI 10.1109/MICRO.2007.33
   Naz A, 2007, APPLIED COMPUTING 2007, VOL 1 AND 2, P707, DOI 10.1145/1244002.1244160
   Park H, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P166, DOI 10.1145/1454115.1454140
   Patterson D.A., 2008, COMPUTER ORG DESIGN, V4th
   Prvulovic M., 1999, IEEE TCCA NEWSLETTER, P1
   Shrivastava A., 2005, P 2005 INT C COMPILE, P90
   Singh H, 2000, IEEE T COMPUT, V49, P465, DOI 10.1109/12.859540
   Tomasko M., 1997, P IEEE COMP SOC TECH, P11
   Verma M, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P104
   Waldspurger CA, 2002, USENIX ASSOCIATION PROCEEDINGS OF THE FIFTH SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P181, DOI 10.1145/1060289.1060307
   Witek R, 1996, DIGEST OF PAPERS: COMPCON SPRING 96, FORTY-FIRST IEEE COMPUTER SOCIETY INTERNATIONAL CONFERENCE - INTELLECTUAL LEVERAGE, P188, DOI 10.1109/CMPCON.1996.501767
   Zivojnovic V., 1994, P INT C SIGN PROC TE
NR 32
TC 0
Z9 0
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2014
VL 19
IS 2
AR 13
DI 10.1145/2566662
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AD8ZO
UT WOS:000333554400004
DA 2024-07-18
ER

PT J
AU Jeyapaul, R
   Shrivastava, A
AF Jeyapaul, Reiley
   Shrivastava, Aviral
TI Enabling Energy Efficient Reliability in Embedded Systems Through Smart
   Cache Cleaning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Performance; Reliability; soft error; power
   efficiency; embedded system; smart cache; cache cleaning
AB Incessant and rapid technology scaling has brought us to a point where today's, and future transistors are susceptible to transient errors induced by energy carrying particles, called soft errors. Within a processor, the sheer size and nature of data in the caches render it most vulnerable to electrical interference on data stored in the cache. Data in the cache is vulnerable to corruption by soft errors, for the time it remains actively unused in the cache. Write-through and early-write-back [Li et al. 2004] cache configurations reduce the time for vulnerable data in the cache, at the cost of increased memory writes and thereby energy. We propose a smart cache cleaning methodology, that enables copying of only specific vulnerable cache blocks into the memory at chosen times, thereby ensuring data cache protection with minimal memory writes. In this work, we first propose a hybrid (software-hardware) methodology. We then propose an improved software solution that utilizes cache write-back functionality available in commodity processors; thereby reducing the hardware overhead required to implement smart cache cleaning for such systems. The parameters involved in the implementation of our Smart Cache Cleaning (SCC) technique enable a means to provide for customizable energy-efficient soft error reduction in the L1 data cache. Given the system requirements of reliability, power-budget and runtime priority of the application, appropriate parameters of the SCC can be customized to trade-off power consumption and L1 data cache reliability. Our experiments over LINPACK and Livermore benchmarks demonstrate 26% reduced energy-vulnerability product (energy-efficient vulnerability reduction) compared to that of hardware based cache reliability techniques. Our software-only solution achieves same levels of reliability with an additional 28% performance improvement.
C1 [Jeyapaul, Reiley; Shrivastava, Aviral] Arizona State Univ, Compiler Microarchitecture Lab, Tempe, AZ 85287 USA.
C3 Arizona State University; Arizona State University-Tempe
RP Jeyapaul, R (corresponding author), Arizona State Univ, Compiler Microarchitecture Lab, Tempe, AZ 85287 USA.
EM reiley.jeyapaul@asu.edu
RI Jeyapaul, Reiley/AAA-5424-2020
OI Jeyapaul, Reiley/0000-0002-3774-1916; Shrivastava,
   Aviral/0000-0002-1075-897X
FU National Science Foundation [CCF-0916652, CCF-1055094]; NSF I/UCRC for
   Embedded Systems [IIP-0856090]; Raytheon; Intel; SFAz; Stardust
   Foundation; Division of Computing and Communication Foundations; Direct
   For Computer & Info Scie & Enginr [1055094] Funding Source: National
   Science Foundation; Division of Computing and Communication Foundations;
   Direct For Computer & Info Scie & Enginr [0916652] Funding Source:
   National Science Foundation
FX This work was partially supported by funding from National Science
   Foundation grants CCF-0916652, CCF-1055094 (CAREER), NSF I/UCRC for
   Embedded Systems (IIP-0856090), Raytheon, Intel, SFAz and Stardust
   Foundation.
CR AMD Corporation, 2007, AMD ATHL PROC PROD D
   [Anonymous], 1999, LAPACK USERS GUIDE
   ARM, 2007, ARMV5 ARCH REF MAN
   BAUMANN R, 1995, 1995 IEEE INTERNATIONAL RELIABILITY PHYSICS PROCEEDINGS, 33RD ANNUAL, P297, DOI 10.1109/RELPHY.1995.513695
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   Cannon EH, 2004, 2004 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM PROCEEDINGS, P300, DOI 10.1109/RELPHY.2004.1315341
   Chen G, 2005, ASIA S PACIF DES AUT, P713, DOI 10.1145/1120725.1121000
   HAMMING RW, 1950, BELL SYST TECH J, V29, P147, DOI 10.1002/j.1538-7305.1950.tb00463.x
   Hareland S, 2001, 2001 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, P73, DOI 10.1109/VLSIT.2001.934953
   Hung L.D., P 2007 DES AUT TEST, P1, DOI [10.1109/DATE.2007.364447, DOI 10.1109/DATE.2007.364447]
   Ibe E, 2010, IEEE T ELECTRON DEV, V57, P1527, DOI 10.1109/TED.2010.2047907
   Intel Corporation, 2000, INT XSCALE TECHN OV
   Intel Corporation, 2007, INT IA 32 DEV MAN
   Kayali S, 2000, 2000 PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, P99
   Lee K, 2010, ACM T DES AUTOMAT EL, V15, DOI 10.1145/1835420.1835423
   Lee K, 2009, IEEE T VLSI SYST, V17, P1343, DOI 10.1109/TVLSI.2008.2002427
   Li L, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P132
   MAY TC, 1979, IEEE T ELECTRON DEV, V26, P2, DOI 10.1109/T-ED.1979.19370
   Mukherjee SS, 2004, 10TH IEEE PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, P37, DOI 10.1109/PRDC.2004.1276550
   Naseer R, 2007, IEEE INT SYMP CIRC S, P1879, DOI 10.1109/ISCAS.2007.378282
   Ngo Q, 2005, IEEE INT INTERC TECH, P153, DOI 10.1109/IITC.2005.1499960
   ROCKETT LR, 1992, IEEE T NUCL SCI, V39, P1532, DOI 10.1109/23.173239
   SHRIVASTAVA A, 2010, P ACM SIGPLAN SIGBED, V45, P143, DOI DOI 10.1145/1755888.1755910
   Shrivastava A., 2005, P 2005 INT C COMPILE, P90
   Slayman C., 2010, ALPHA PARTICLE NEUTR
   Sridharan V, 2006, IEEE T DEPEND SECURE, V3, P353, DOI 10.1109/TDSC.2006.55
   Zhang W, 2009, IEEE DES TEST COMPUT, V26, P44, DOI 10.1109/MDT.2009.29
NR 27
TC 7
Z9 7
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2013
VL 18
IS 4
AR 53
DI 10.1145/2505012
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 253WC
UT WOS:000327119100009
DA 2024-07-18
ER

PT J
AU Kim, S
   Chou, PH
AF Kim, Sehwan
   Chou, Pai H.
TI Analysis and Minimization of Power-Transmission Loss in Locally
   Daisy-Chained Systems by Local Energy Buffering
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Power distribution; embedded systems;
   daisy-chaining; power management; sensors; energy storage
AB Power-transmission loss can be a severe problem for low-power embedded systems organized in a daisy-chain topology. The loss can be so high that it can result in failure to power the load in the first place. The first contribution of this article is a recursive algorithm for solving the transmission current on each segment of the daisy chain at a given supply voltage. It enables solving not only the transmission loss but also reports infeasible configurations if the voltage is too low. Using this core algorithm, our second contribution is to find energy-efficient configurations that use local energy buffers (LEBs) to eliminate peak load on the bus without relying on high voltage. Experimental results confirm that our proposed techniques significantly reduce the total energy consumption and enable the deployed system to operate for significantly longer.
C1 [Kim, Sehwan; Chou, Pai H.] Univ Calif Irvine, Dept Elect Engn & Comp Sci, Irvine, CA 92697 USA.
   [Chou, Pai H.] Natl Tsing Hua Univ, Hsinchu, Taiwan.
C3 University of California System; University of California Irvine;
   National Tsing Hua University
RP Kim, S (corresponding author), Univ Calif Irvine, Dept Elect Engn & Comp Sci, Irvine, CA 92697 USA.
EM shawn.kim@uci.edu
FU National Institute of Standards and Technology (NIST) [080058]
FX This study was sponsored by the National Institute of Standards and
   Technology (NIST) grant 080058.
CR [Anonymous], 2009, 8023AT IEEE
   Chan CC, 2002, P IEEE, V90, P247, DOI 10.1109/5.989873
   Ciezki JG, 2000, IEEE T POWER DELIVER, V15, P665, DOI 10.1109/61.853002
   Devadas V., 2010, P INT GREEN COMP C
   KIM S., 2012, IEEE T POWER ELECTR, V28, p[391, 4]
   KIM S., 2011, P SPIE NOND CHAR COM, V7983
   NATHUJI R., 2008, THESIS GEORGIA I TEC
   Rajapandian S, 2006, IEEE J SOLID-ST CIRC, V41, P1400, DOI 10.1109/JSSC.2006.874314
   Rice JA, 2010, SMART STRUCT SYST, V6, P423, DOI 10.12989/sss.2010.6.5_6.423
   Ton M., 2008, DC Power for Improved Data Center Efficiency
   Whittle Andrew J., 2010, P 12 WAT DISTR SYST
   Wolk RH, 1999, IEEE SPECTRUM, V36, P45, DOI 10.1109/6.763203
   Yang B, 2010, IEEE T POWER ELECTR, V25, P992, DOI 10.1109/TPEL.2009.2036432
   ZAMORA N. H., 2007, P INT C DISTR SMART
NR 14
TC 0
Z9 0
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2013
VL 18
IS 3
AR 37
DI 10.1145/2491477.2491481
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 191XY
UT WOS:000322449700004
DA 2024-07-18
ER

PT J
AU Zhao, BX
   Aydin, H
   Zhu, DK
AF Zhao, Baoxian
   Aydin, Hakan
   Zhu, Dakai
TI Shared Recovery for Energy Efficiency and Reliability Enhancements in
   Real-Time Applications with Precedence Constraints
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Performance; DVS; reliability-aware power management;
   real-time systems
ID MANAGEMENT
AB While Dynamic Voltage Scaling (DVS) remains as a popular energy management technique for modern computing systems, recent research has identified significant and negative impacts of voltage scaling on system reliability. To preserve system reliability under DVS settings, a number of reliability-aware power management (RA-PM) schemes have been recently studied. However, the existing RA-PM schemes normally schedule a separate recovery for each task whose execution is scaled down and are rather conservative. To overcome such conservativeness, we study in this article novel RA-PM schemes based on the shared recovery (SHR) technique. Specifically, we consider a set of frame-based real-time tasks with individual deadlines and a common period where the precedence constraints are represented by a directed acyclic graph (DAG). We first show that the earliest deadline first (EDF) algorithm can always yield a schedule where all timing and precedence constraints are met by considering the effective deadlines of tasks derived from as late as possible (ALAP) policy, provided that the task set is feasible. Then, we propose a shared recovery based frequency assignment technique (namely SHR-DAG) and prove its optimality to minimize energy consumption while preserving the system reliability. To exploit additional slack that arises from early completion of tasks, we also study a dynamic extension for SHR-DAG to improve energy efficiency and system reliability at runtime. The results from our extensive simulations show that, compared to the existing RA-PM schemes, SHR-DAG can achieve up to 35% energy savings, which is very close to the maximum achievable energy savings. More interestingly, our extensive evaluation also indicates that the new schemes offer non-trivial improvements on system reliability over the existing RA-PM schemes as well.
C1 [Zhao, Baoxian; Aydin, Hakan] George Mason Univ, Dept Comp Sci, Fairfax, VA 22030 USA.
   [Zhu, Dakai] Univ Texas San Antonio, Dept Comp Sci, San Antonio, TX USA.
C3 George Mason University; University of Texas System; University of Texas
   at San Antonio (UTSA)
RP Zhao, BX (corresponding author), George Mason Univ, Dept Comp Sci, Fairfax, VA 22030 USA.
EM bzhao@gmu.edu; aydin@cs.gmu.edu; dzhu@cs.utsa.edu
RI Zhu, Dakai/L-8034-2015
OI Zhu, Dakai/0000-0002-1938-9947
FU US National Science Foundation [CNS-1016855, CNS-1016974, CNS-0546244,
   CNS-0953005]; Direct For Computer & Info Scie & Enginr; Division Of
   Computer and Network Systems [1116122, 1016855] Funding Source: National
   Science Foundation; Division Of Computer and Network Systems; Direct For
   Computer & Info Scie & Enginr [1016974, 0953005] Funding Source:
   National Science Foundation
FX This work was supported by US National Science Foundation awards
   CNS-1016855, CNS-1016974, and CAREER Awards CNS-0546244 and CNS-0953005.
CR Acharya S, 2008, IEEE T COMPUT, V57, P215, DOI 10.1109/TC.2007.70789
   [Anonymous], 2004, Real-Time Systems Series
   Aydin H, 2004, IEEE T COMPUT, V53, P584, DOI 10.1109/TC.2004.1275298
   AYDIN H, 2006, P IEEE REAL TIM SYST
   AYDIN H., 1999, P IEEE INT C REAL TI
   BARUAH SK, 1990, REAL-TIME SYST, V2, P301, DOI 10.1007/BF01995675
   Benoit Anne, 2011, J SCHEDULING, P1
   Bini E, 2005, REAL-TIME SYST, V30, P129, DOI 10.1007/s11241-005-0507-9
   CACCAMO M., 1998, P IEEE INT C REAL TI
   CASTILLO X, 1982, IEEE T COMPUT, V31, P658, DOI 10.1109/TC.1982.1676063
   CHANDRA V., 2008, P IEEE INT S DEF FAU
   DABIRI F., 2008, P INT S QUAL EL DES
   DICK RP, 1998, P 6 INT WORKSH HARDW
   Ejlali A., 2009, P INT C HARDW SOFTW
   EJLALI A, 2005, P INT S LOW POW EL D
   ELNOZAHY EN, 2002, P WORKSH POW AW COMP
   Ernst D, 2004, IEEE MICRO, V24, P10, DOI 10.1109/MM.2004.85
   Girault A, 2009, IEEE T DEPEND SECURE, V6, P241, DOI 10.1109/TDSC.2008.50
   Hazucha P, 2000, IEEE T NUCL SCI, V47, P2586, DOI 10.1109/23.903813
   IYER RK, 1986, ACM T COMPUT SYST, V4, P214, DOI 10.1145/6420.6422
   IZOSIMOV V., 2010, P 8 IEEE WORKSH EMB
   Jejurikar R, 2004, P INT S LOW POW EL D
   Kung S.Y., 1985, VLSI MODERN SIGNAL P
   LIU Y., 2010, P DES AUT TEST EUR C
   Luenberger DG, 1984, LINEAR NONLINEAR PRO
   MEJIA-ALVAREZ P., 2000, P IEEE INT C REAL TI
   Melhem R, 2004, IEEE T COMPUT, V53, P217, DOI 10.1109/TC.2004.1261830
   PILLAI P, 2001, P ACM S OP SYST PRIN
   Pop P., 2007, P INT C HARDW SOFTW
   Pradhan D.K., 1996, Fault-tolerant computer system design
   Quan G, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1274858.1274867
   WANG Y., 2010, P IEEE REAL TIM EMB
   WEI T., 2006, P IEEE ACM INT C COM
   Weiser M., 1994, P USENIX C OP SYST D
   Yao F., 1995, P ANN S FDN COMP SCI
   Zhang Y., 2003, P C DES AUT TEST EUR
   Zhao B., 2009, P IEEE ACM INT C COM
   ZHAO B., 2011, P DES AUT C
   ZHAO B., 2008, P INT C COMP DES
   Zhu D., 2006, P INT C COMP AID DES
   ZHU D, 2004, P INT C COMP AID DES
   ZHU D, 2006, P IEEE REAL TIM EMB
   Zhu DK, 2009, IEEE T COMPUT, V58, P1382, DOI 10.1109/TC.2009.56
   ZHUO J., 2005, P ANN C DES AUT
   Ziegler J.F., 2004, Trends in Electronic Reliability - Effects of Terrestrial Cosmic Rays
NR 45
TC 53
Z9 58
U1 0
U2 12
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2013
VL 18
IS 2
AR 23
DI 10.1145/2442087.2442094
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 123YD
UT WOS:000317427700007
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Shen, RJ
   Tan, SXD
   Wang, H
   Xiong, JJ
AF Shen, Ruijing
   Tan, Sheldon X. -D.
   Wang, Hai
   Xiong, Jinjun
TI Fast Statistical Full-Chip Leakage Analysis for Nanometer VLSI Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Statistical analysis; spatial correlation; leakage power analysis
AB In this article, we present a new full-chip statistical leakage estimation considering the spatial correlation condition (strong or weak). The new algorithm can deliver linear time, O(N), time complexity, where N is the number of grids on chip. The proposed algorithm adopts a set of uncorrelated virtual variables over grid cells to represent the original physical random variables and the cell size is determined by the spatial correlation length. In this way, each physical variable is always represented by virtual variables locally. We prove the number of neighbor cells for each grid cell is not related to the condition of spatial correlation (from no correlation to 100% correlated), which leads to linear time complexity in terms of number of gates. We compute the gate leakage by the orthogonal polynomials-based collocation method. The total leakage of a whole chip can be computed by simply summing up the coefficients of corresponding orthogonal polynomials in each grid cell. Furthermore, we develop a look-up table to cache statistical information for each type of gate instead of calculating leakage for every single instance of gate on a chip. As a result, a new statistical leakage characterization in Standard Cell Library (SCL) is put forward. Furthermore, an incremental analysis algorithm is proposed to update the chip-level statistical leakage information efficiently after a few changes are made. The proposed method has no restrictions on static leakage models, or types of leakage distributions. The large circuit examples in 45nm CMOS process demonstrate the proposed algorithm is 1000X faster than a recently proposed grid-based method with similar accuracy and many orders of magnitude times speedup over the Monte Carlo method. Experimental results also show the incremental analysis provides about 10X further speedup. We expect the incremental analysis could achieve more speedup over the full leakage analysis for larger problem sizes.
C1 [Shen, Ruijing; Tan, Sheldon X. -D.; Wang, Hai] Univ Calif Riverside, Dept Elect Engn, Riverside, CA 92521 USA.
   [Xiong, Jinjun] IBM Thomas J Watson Res Ctr, Yorktown Hts, NY 10562 USA.
C3 University of California System; University of California Riverside;
   International Business Machines (IBM)
RP Tan, SXD (corresponding author), Univ Calif Riverside, Dept Elect Engn, Riverside, CA 92521 USA.
EM stan@ee.ucr.edu
OI Xiong, Jinjun/0000-0002-2620-4859; Tan, Sheldon/0000-0003-2119-6869
FU NSF [CCF-1017090, OISE-1051797, CCF-1116882, OISE-1130402]
FX This work is funded by NSF grants CCF-1017090, OISE-1051797, CCF-1116882
   and OISE-1130402.
CR Bhardwaj S, 2008, IEEE T COMPUT AID D, V27, P1812, DOI 10.1109/TCAD.2008.927671
   Chang HL, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1230800.1230804
   De V., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P163, DOI 10.1109/LPE.1999.799433
   Dowdy S., 2004, STAT RES
   Duvall SG, 2000, 2000 5TH INTERNATIONAL WORKSHOP ON STATISTICAL METROLOGY, P56, DOI 10.1109/IWSTM.2000.869312
   Heloue KR, 2007, DES AUT CON, P93, DOI 10.1109/DAC.2007.375131
   Kim W, 2010, IEEE T VLSI SYST, V18, P602, DOI 10.1109/TVLSI.2009.2013956
   Li P, 2006, DES AUT CON, P267, DOI 10.1109/DAC.2006.229222
   MCNC, 2012, MCNC BENCHM CIRC PLA
   Mukhopadhyay S, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P172
   Narendra S., 2004, IEEE J SOLID STATE C, V39
   Nassif S., 2000, Proc. ISSCC, P368
   Novak E, 1999, CONSTR APPROX, V15, P499, DOI 10.1007/s003659900119
   Ouma DO, 2002, IEEE T SEMICONDUCT M, V15, P232, DOI 10.1109/66.999598
   Rao R, 2004, IEEE T VLSI SYST, V12, P131, DOI 10.1109/TVLSI.2003.821549
   Roger GGhanem Pol D Spanos., 2003, STOCHASTIC FINITE EL
   Ruiming Chen, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P310
   Shen RJ, 2009, ASIA S PACIF DES AUT, P161, DOI 10.1109/ASPDAC.2009.4796474
   Teodorescu R., 2007, WORKSH ARCH SUPP GIG
   Wang JM, 2005, IEEE IC CAD, P728, DOI 10.1109/ICCAD.2005.1560161
   XIONG J., 2007, IEEE T COMP AID DES, V26, P4
   Zuochang Ye, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P295
NR 22
TC 4
Z9 4
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2012
VL 17
IS 4
DI 10.1145/2348839.2348855
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 025CT
UT WOS:000310163000016
DA 2024-07-18
ER

PT J
AU Foroozannejad, MH
   Hodges, T
   Hashemi, M
   Ghiasi, S
AF Foroozannejad, Mohammad H.
   Hodges, Trevor
   Hashemi, Matin
   Ghiasi, Soheil
TI Postscheduling Buffer Management Trade-Offs in Streaming Software
   Synthesis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Performance; Streaming applications; software synthesis;
   synchronous data flow; postscheduling; buffer management; optimization
ID REQUIREMENTS; ALGORITHMS
AB Streaming applications, which are abundant in many disciplines such as multimedia, networking, and signal processing, require efficient processing of a seemingly infinite sequence of input data. In the context of streaming software synthesis from data flow graphs, we study the inherent trade-off between memory requirement and compilation runtime, under a given task firing schedule. We utilize postscheduling analysis granularity to control the amount of details in characterization of buffer's spatio-temporal footprints. Subsequently, we transform the buffer allocation problem to two-dimensional packing of polygons, where complexity of the packing problem (e. g., polygon shapes) is determined by the analysis granularity. We develop an evolutionary packing optimization algorithm which readily yields buffer allocations. Experimental results highlight the trade-off between complexity of the analysis and the total buffer size of generated implementations. In addition, they show dramatic improvements in total buffer size, if one is willing to pay the additional cost in optimization runtime.
C1 [Foroozannejad, Mohammad H.; Hodges, Trevor; Hashemi, Matin; Ghiasi, Soheil] Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA.
C3 University of California System; University of California Davis
RP Foroozannejad, MH (corresponding author), Univ Calif Davis, Dept Elect & Comp Engn, Davis, CA 95616 USA.
EM mhforoozan@ucdavis.edu
OI Hashemi, Matin/0000-0003-4090-6678
CR [Anonymous], P 2005 INT C COMP AR
   Battacharyya S. S., 1996, Software Synthesis from Dataflow Graphs
   Bhattacharyya SS, 2004, J VLSI SIG PROC SYST, V38, P131, DOI 10.1023/B:VLSI.0000040425.26993.b4
   BILSEN G, 1995, INT CONF ACOUST SPEE, P3255, DOI 10.1109/ICASSP.1995.479579
   Cong J, 2007, FPGA 2007: FIFTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P99
   Eker J, 2003, P IEEE, V91, P127, DOI 10.1109/JPROC.2002.805829
   Foroozannejad MH, 2010, ACM SIGPLAN NOTICES, V45, P27, DOI 10.1145/1755951.1755894
   Geilen Marc, 2004, P 4 ACM INT C EMB SO, P137
   Gordon MI, 2002, ACM SIGPLAN NOTICES, V37, P291, DOI 10.1145/605432.605428
   HASHEMI M., 2010, IEEE T COMPUT AIDED
   Jakobs S, 1996, EUR J OPER RES, V88, P165, DOI 10.1016/0377-2217(94)00166-9
   Karczmarek M, 2003, ACM SIGPLAN NOTICES, V38, P103, DOI 10.1145/780731.780747
   Ko MY, 2007, ACM T EMBED COMPUT S, V6, DOI 10.1145/1234675.1234681
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Lodi A, 2002, EUR J OPER RES, V141, P241, DOI 10.1016/S0377-2217(02)00123-6
   MURTHY P. K., 2001, IEEE T COMPUT AID D, V20, P2
   Murthy PK, 2004, ACM T DES AUTOMAT EL, V9, P212, DOI 10.1145/989995.989999
   Murthy PK, 1997, FORM METHOD SYST DES, V11, P41, DOI 10.1023/A:1008633809454
   PINO JL, 1995, J VLSI SIGNAL PROC, V9, P7, DOI 10.1007/BF02406468
   Stuijk S, 2007, DES AUT CON, P777, DOI 10.1109/DAC.2007.375269
   Stuijk S, 2008, IEEE T COMPUT, V57, P1331, DOI 10.1109/TC.2008.58
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   Thies W., 2003, P 5 WORKSH MED STREA
   Yang Y, 2009, 2009 IEEE/ACM/IFIP 7TH WORKSHOP ON EMBEDDED SYSTEMS FOR REAL-TIME MULTIMEDIA, P96, DOI 10.1109/ESTMED.2009.5336821
   Zitzler E, 2000, IEEE T VLSI SYST, V8, P452, DOI 10.1109/92.863627
NR 26
TC 3
Z9 5
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2012
VL 17
IS 3
AR 27
DI 10.1145/2209291.2209300
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982XP
UT WOS:000307079000009
DA 2024-07-18
ER

PT J
AU Linehan, É
   O'Toole, E
   Clarke, S
AF Linehan, Eamonn
   O'Toole, Eamonn
   Clarke, Siobhan
TI Model-Driven Automation for Simulation-Based Functional Verification
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Languages; Verification; Model-based software engineering;
   theme/UML; code generation; aspect-oriented; e hardware verification
   language; function verification
ID SYSTEM-DESIGN; TRANSFORMATION; METRICS
AB Developing testbenches for dynamic functional verification of hardware designs is a software-intensive process that lies on the critical path of electronic system design. The increasing capabilities of electronic components is contributing to the construction of complex verification environments that are increasingly difficult to understand, maintain, extend, and reuse across projects. Model-driven software engineering addresses issues of complexity, productivity, and code quality through the use of high-level system models and subsequent automatic transformations. Reasoning about verification testbench decomposition becomes simpler at higher levels of abstraction. In particular, the aspect-oriented paradigm, when applied at the model level, can minimize the overlap in functionality between modules, improving maintainability and reusability. This article presents an aspect-oriented model-driven engineering process and toolset for the development of hardware verification testbenches. We illustrate how this process and toolset supports modularized design and automatic transformation to verification environment-specific models and source code through an industry case study.
C1 [Linehan, Eamonn; O'Toole, Eamonn; Clarke, Siobhan] Trinity Coll Dublin, Lero, Dublin, Ireland.
C3 Trinity College Dublin
RP Linehan, É (corresponding author), Trinity Coll Dublin, Lero, Dublin, Ireland.
EM eamonn.linehan@scss.tcd.ie
OI Clarke, Siobhan/0000-0001-5721-9976
FU Science Foundation Ireland [03/CE2/I303-1]
FX This work was supported in part by Science Foundation Ireland grant
   03/CE2/I303-1 to Lero-The Irish Software Engineering Research Centre
   (www.lero.ie).
CR Afonso F., 2008, Proceedings of the AOSD workshop on Aspects, components, and patterns for infrastructure software - ACP4IS, P1
   ALLAN G., 2004, P EUR SYN US GROUP E
   [Anonymous], 2006, Software and Systems Modeling, DOI [10.1007/s10270-006-0027-7, DOI 10.1007/S10270-006-0027-7]
   [Anonymous], E HARDWARE VERIFICAT
   Bartsch M, 2008, SOFTWARE QUAL J, V16, P23, DOI 10.1007/s11219-007-9022-7
   BEN ATITALLAH R., 2007, RT0342 INRIA
   BENING L., 2002, PRINCIPALS VERIFIABL
   Bergeron J, 2003, WRITING TESTBENCHES
   Bergeron Janick., 2005, Verification Methodology Manual for SystemVerilog
   BEZIVIN J., 2010, P 3 WORKSH MOD DRIV, P62
   Bunker A, 2004, ACM T DES AUTOMAT EL, V9, P1, DOI 10.1145/966137.966138
   Bunse C, 2007, EUROMICRO CONF PROC, P121
   CADENCE DESIGN SYSTEMS INC, 2010, EDA360
   Carton A, 2009, LECT NOTES COMPUT SC, V5560, P238, DOI 10.1007/978-3-642-03764-1_7
   CHIDAMBER SR, 1994, IEEE T SOFTWARE ENG, V20, P476, DOI 10.1109/32.295895
   CLARKE S., 2005, OBJECT TECHNOLOGY SE
   Coyle F.P., 2005, P INFORM SYSTEMS NEW, VVolume 1, P88
   COYLE F. P., 2007, P ECSI FOR DES LANG
   Dempster D., 2001, Verification Methodology Manual - Techniques for Verifying HDL Designs
   DIAZ-HERRERA J. L., 2002, P WORKSH ASP OR MOD
   DOUGLASS B. P., 2008, UML C
   Driver C, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880057
   ENGEL M., 2008, P 2008 AOSD WORKSH A, P5
   Filho F.C., 2006, INT C FDN SOFTWARE E, P152
   Foster H., 2010, REDEFINING VERIFICAT
   GALPIN D, 2009, P INT C ASP OR SOFTW, P207
   GERARD S, 2005, MODEL DRIVEN ENG DIS
   Gluska A, 2009, DES AUT CON, P454
   Gomes L., 2009, BEHAV MODELING EMBED
   GREENWOOD P., 2007, P OBJ OR PROGR C ECO
   GROSE D., 2010, P 47 ANN DES AUT C
   HAMID M., 2010, XAPP199 XIL CORP
   Hoffman K, 2008, ICSE'08 PROCEEDINGS OF THE THIRTIETH INTERNATIONAL CONFERENCE ON SOFTWARE ENGINEERING, P91
   Hollander Y, 2001, TOOLS, V38, P41, DOI 10.1109/TOOLS.2001.911754
   IEEE Computer Society, 2008, 16472008 IEEE COMP S
   Jouault F, 2008, SCI COMPUT PROGRAM, V72, P31, DOI 10.1016/j.scico.2007.08.002
   Kiczales G, 1997, LECT NOTES COMPUT SC, V1241, P220, DOI 10.1007/BFb0053381
   Koudri A, 2009, LECT NOTES COMPUT SC, V5562, P277, DOI 10.1007/978-3-642-02674-4_20
   KRISHNA G., 2010, TESTBENCH VERIFICATI
   LI W, 1993, J SYST SOFTWARE, V23, P111, DOI 10.1016/0164-1212(93)90077-B
   LINEHAN E., 2010, LERO TECH REP SERIES
   LINEHAN E., 2011, J SYST ARCHIT
   Loukil S, 2010, LECT NOTES COMPUT SC, V6285, P489, DOI 10.1007/978-3-642-15114-9_47
   McUmber W. E., 1999, Proceedings 4th IEEE International Symposium on High-Assurance Systems Engineering, P56, DOI 10.1109/HASE.1999.809475
   Miller I., 2003, MDA GUIDE VERSION 1
   Munnelly J, 2007, FIFTH ANNUAL IEEE INTERNATIONAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATIONS, PROCEEDINGS, P114, DOI 10.1109/PERCOM.2007.7
   MURA M., 2008, P WORKSH MOD AN REAL
   MURPHY B., 2010, BEST PRACTICES VERIF
   Object Management Group (OMG), 2006, MET FAC COR SPEC VER
   Object Management Group (OMG), 2008, UML PROF MARTE MOD A
   Oliveira MFD, 2007, SBCCI2007: 20TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, P81
   OMG, 2011, OBJ CONSTR LANG V2 3
   OMG, 2011, UML TEST PROF
   OVM WORLD, 2007, OP VER METH
   Pampagnin Pascal, 2008, 2008 Forum on Specification, Verification & Design Languages (FDL), P179, DOI 10.1109/FDL.2008.4641442
   Pilkington NT, 2009, P INT COMP SOFTW APP, P305, DOI 10.1109/COMPSAC.2009.48
   Pimentel AD, 2008, INT J EMBED SYST, V3, P181, DOI 10.1504/IJES.2008.020299
   Porter J, 2009, LECT NOTES COMPUT SC, V5421, P20, DOI 10.1007/978-3-642-01648-6_3
   Riccobene E, 2009, ACM T EMBED COMPUT S, V8, DOI 10.1145/1550987.1550993
   ROBERT T., 2010, P EDA TECH FOR
   Robinson D., 2008, ASPECT ORIENTED PROG
   ROUXEL S., 2005, P SOFTW DEF RAD TECH
   Selic B, 2008, AUTOMAT SOFTW ENG, V15, P379, DOI 10.1007/s10515-008-0035-7
   SENDALL S., 2004, BEST PRACTICES MODEL
   Shokry H, 2009, COMPUTER, V42, P53, DOI 10.1109/MC.2009.125
   SYNAPTICAD, 2010, TESTB PRO
   SYNOPSYS INC., 2008, VCS VER LIB
   Tala D.K., 2010, ASIC WORLD
   The Eclipse Foundation, 2010, ECL MOD PROJ
   THOMPSON K., 2002, P SYN US GROUP
   Varró D, 2002, SCI COMPUT PROGRAM, V44, P205, DOI 10.1016/S0167-6423(02)00039-4
   VAX M., 2010, P DES VER C EXH DVCO
   VERISITY DESIGN INC, 2005, VER REUS METH ESS EL
   Walker R. J., 1999, Proceedings of the 1999 International Conference on Software Engineering (IEEE Cat. No.99CB37002), P120, DOI 10.1109/ICSE.1999.841001
   Wang L.-T., 2009, Electronic design automation: synthesis, verification, and test
   Wehrmeister MA, 2007, 10TH IEEE INTERNATIONAL SYMPOSIUM ON OBJECT AND COMPONENT-ORIENTED REAL-TIME DISTRIBUTED COMPUTING, PROCEEDINGS, P428, DOI 10.1109/ISORC.2007.17
   Yogesh M., 2009, IND ELECT
   YUSUF L., 2006, IMPLEMENT MODEL DRIV
   Zurawski R., 2004, EMBEDDED SYSTEMS HDB
NR 79
TC 1
Z9 1
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2012
VL 17
IS 3
AR 31
DI 10.1145/2209291.2209304
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982XP
UT WOS:000307079000013
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Aksoy, L
   Costa, E
   Flores, P
   Monteiro, J
AF Aksoy, Levent
   Costa, Eduardo
   Flores, Paulo
   Monteiro, Jose
TI Optimization Algorithms for the Multiplierless Realization of Linear
   Transforms
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Constant matrix-vector multiplication; common
   subexpression elimination; 0-1 integer linear programming; numerical
   difference method
ID COMPLEXITY; EFFICIENT; MULTIPLICATION; AREA
AB This article addresses the problem of finding the fewest numbers of addition and subtraction operations in the multiplication of a constant matrix with an input vector-a fundamental operation in many linear digital signal processing transforms. We first introduce an exact common subexpression elimination (CSE) algorithm that formalizes the minimization of the number of operations as a 0-1 integer linear programming problem. Since there are still instances that the proposed exact algorithm cannot handle due to the NP-completeness of the problem, we also introduce a CSE heuristic algorithm that iteratively finds the most common 2-term subexpressions with the minimum conflicts among the expressions. Furthermore, since the main drawback of CSE algorithms is their dependency on a particular number representation, we propose a hybrid algorithm that initially finds promising realizations of linear transforms using a numerical difference method, and then applies the proposed CSE algorithm to utilize the common subexpressions iteratively. The experimental results on a comprehensive set of instances indicate that the proposed approximate algorithms find competitive results with those of the exact CSE algorithm and obtain better solutions than the prominent, previously proposed, heuristics. It is also observed that our solutions yield significant area reductions in the design of linear transforms after circuit synthesis, compared to direct realizations of linear transforms.
C1 [Aksoy, Levent; Flores, Paulo; Monteiro, Jose] Univ Tecn Lisboa, INESC ID, P-1000029 Lisbon, Portugal.
   [Costa, Eduardo] Univ Catolica Pelotas, Pelotas, RS, Brazil.
C3 Universidade de Lisboa; INESC-ID; Universidade Catolica de Pelotas;
   Universidade Federal de Pelotas
RP Aksoy, L (corresponding author), Univ Tecn Lisboa, INESC ID, Rua Alves Redol 9, P-1000029 Lisbon, Portugal.
EM levent@algos.inesc-id.pt
RI Aksoy, Levent/C-7232-2014; Monteiro, Jose/R-5675-2019; Aksoy,
   Levent/ABE-5155-2020; Flores, Paulo/C-2374-2008
OI Aksoy, Levent/0000-0001-6129-9657; Monteiro, Jose/0000-0003-0603-2268;
   Aksoy, Levent/0000-0001-6129-9657; Flores, Paulo/0000-0003-2970-3589; ,
   Eduardo/0000-0003-0521-5898
FU Portuguese Foundation for Science and Technology (FCT)
   [PTDC/EIA-EIA/103532/2008]; FCT through the PIDDAC; Fundação para a
   Ciência e a Tecnologia [PTDC/EIA-EIA/103532/2008] Funding Source: FCT
FX This work was supported in part by the Portuguese Foundation for Science
   and Technology (FCT) research project Multicon - Architectural
   Optimization of DSP Systems with Multiple Constants Multiplications
   PTDC/EIA-EIA/103532/2008 and by FCT through the PIDDAC Program funds.
CR Aksoy L, 2008, IEEE T COMPUT AID D, V27, P1013, DOI 10.1109/TCAD.2008.923242
   Aksoy L, 2007, DES AUT CON, P420, DOI 10.1109/DAC.2007.375200
   Aksoy L, 2010, MICROPROCESS MICROSY, V34, P151, DOI 10.1016/j.micpro.2009.10.001
   ALOUL F., 2002, P INT C COMP AID DES, P450
   Arfaee A, 2009, DES AUT CON, P254
   Avizienis A., 1961, IRE T ELECT COMPUT, VEC-10, P389
   BARTH P, 1995, DAVISPUTNAM BASED EN
   Boullis N, 2005, IEEE T COMPUT, V54, P1271, DOI 10.1109/TC.2005.168
   CAPPELLO PR, 1984, IEEE T ACOUST SPEECH, V32, P1037, DOI 10.1109/TASSP.1984.1164433
   Coudert O, 1996, DES AUT CON, P197, DOI 10.1109/DAC.1996.545572
   Dempster A.G., 2003, P EUR C CIRC THEOR D, P1
   DEMPSTER AG, 1995, IEEE T CIRCUITS-II, V42, P569, DOI 10.1109/82.466647
   Dempster AG, 2000, IEEE T SIGNAL PROCES, V48, P257, DOI 10.1109/78.815498
   En Niklas., 2006, Boolean Modeling and Computation, V2, P1
   Ercegovac Milos Dragutin, 2003, Digital Arithmetic, V1st
   Faust M, 2010, IEEE INT SYMP CIRC S, P457, DOI 10.1109/ISCAS.2010.5537658
   Garner H., 1965, ADV COMPUTING, V6, P131
   Gustafsson O, 2004, HELS UNIV TECHNOL S, V46, P141
   Gustafsson O, 2002, 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, PROCEEDINGS, P73
   Gustafsson O, 2007, IEEE T CIRCUITS-II, V54, P974, DOI 10.1109/TCSII.2007.903212
   Hartley RI, 1996, IEEE T CIRCUITS-II, V43, P677, DOI 10.1109/82.539000
   Hosangadi A, 2005, ASIA S PACIF DES AUT, P523, DOI 10.1145/1120725.1120953
   HOU H., 1987, IEEE T ACOUSTICS SPE, V35, P1444
   LARRABEE T, 1992, IEEE T COMPUT AID D, V11, P4, DOI 10.1109/43.108614
   Lefevre Vincent., 2001, Multiplication by an integer constant
   Muhammad K, 2002, IEEE T COMPUT AID D, V21, P204, DOI 10.1109/43.980259
   Nguyen HT, 2000, IEEE T VLSI SYST, V8, P419, DOI 10.1109/92.863621
   Park IC, 2001, DES AUT CON, P468, DOI 10.1109/DAC.2001.935554
   Potkonjak M, 1996, IEEE T COMPUT AID D, V15, P151, DOI 10.1109/43.486662
   Thong J, 2009, IEEE T VLSI SYST, V17, P1353, DOI 10.1109/TVLSI.2008.2003004
   Voronenko Y, 2007, ACM T ALGORITHMS, V3, DOI 10.1145/1240233.1240234
   Wang Y, 2005, IEEE T CIRCUITS-I, V52, P1845, DOI 10.1109/TCSI.2005.852208
   Yurdakul A, 1999, J VLSI SIG PROCESS S, V22, P163, DOI 10.1023/A:1008125221674
NR 33
TC 11
Z9 12
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2012
VL 17
IS 1
AR 3
DI 10.1145/2071356.2071359
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 892QX
UT WOS:000300301800003
DA 2024-07-18
ER

PT J
AU Leung, MKY
   Chio, EKI
   Young, EFY
AF Leung, Mario K. Y.
   Chio, Eric K. I.
   Young, Evangeline F. Y.
TI Postplacement Voltage Island Generation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Multisupply voltage design; voltage
   island; low power
ID PLACEMENT
AB High power consumption will not only shorten the battery life of handheld devices, but also cause thermal and reliability problems. To lower power consumption, one way is to reduce the supply voltage as in multisupply voltage (MSV) designs. In region-based MSV, a circuit will be partitioned into "voltage islands" where each island occupies a contiguous physical space and operates at one supply voltage. In the work of Wu et al. [2005], this voltage supply problem is addressed, and the input placement is partitioned into a set of rectangular voltage islands by a slicing structure. However, the constraint of using a slicing structure prohibits better solutions in their approach. In the work of Ching et al. [2006], the constraint of obtaining rectangular shapes is relaxed; their method forms islands of very irregular shapes. In this article, we propose a method that focuses on forming rectangular voltage islands to minimize the power consumption, while at the same time favoring the power routing step. It is found that, even with this reduced flexibility on island shapes, we can still perform as well as, or in some cases, even better than the previous work of Ching et al. [2006] that does not control the shapes of the islands, in terms of power saving and island number.
C1 [Leung, Mario K. Y.; Chio, Eric K. I.; Young, Evangeline F. Y.] Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Hong Kong, Peoples R China.
C3 Chinese University of Hong Kong
RP Leung, MKY (corresponding author), Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Hong Kong, Peoples R China.
EM fyyoung@cse.cuhk.edu.hk
FU Research Grants Council of the Hong Kong Special Administrative Region,
   China [418908]
FX This work was supported in part by the Research Grants Council of the
   Hong Kong Special Administrative Region, China, under project 418908.
CR BUURMA J, LOW POWER DESIGN USI
   Cai YC, 2007, IEICE T FUND ELECTR, VE90A, P267, DOI 10.1093/ietfec/e90-a.1.267
   Ching B.L.S., 2006, P INT C COMP AID DES
   DONG S., 2010, P GLSVLSI
   Guo LP, 2007, ASIA S PACIF DES AUT, P666
   Hu JC, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P180
   HUNG W.-L., 2004, P COMP DES, P689
   Lackey DE, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P195, DOI 10.1109/ICCAD.2002.1167534
   Lee WP, 2007, IEEE IC CAD, P650, DOI 10.1109/ICCAD.2007.4397339
   LEE WP, 2006, P ICCAD, P389, DOI DOI 10.1109/ICCAD.2006.320063
   Liu B, 2006, ASIA S PACIF DES AUT, P582
   Liu HY, 2007, DES AUT CON, P887, DOI 10.1109/DAC.2007.375289
   Ma Q, 2007, IEEE IC CAD, P644, DOI 10.1109/ICCAD.2007.4397338
   Mak WK, 2007, ASIA S PACIF DES AUT, P798
   Wu H., 2007, P ACM DES AUT C
   Wu HI, 2006, DES AUT CON, P429, DOI 10.1109/DAC.2006.229227
   Wu HZ, 2005, IEEE IC CAD, P309, DOI 10.1109/ICCAD.2005.1560085
   Yang T, 2006, IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, PROCEEDINGS, P343
NR 18
TC 3
Z9 3
U1 1
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2012
VL 17
IS 1
AR 4
DI 10.1145/2071356.2071360
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 892QX
UT WOS:000300301800004
DA 2024-07-18
ER

PT J
AU Bernasconi, A
   Ciriani, V
AF Bernasconi, Anna
   Ciriani, Valentina
TI Dimension-Reducible Boolean Functions Based on Affine Spaces
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Automatic synthesis; Optimization; logic synthesis;
   regular Boolean functions
ID LOGIC MINIMIZATION; NETWORKS
AB We define and study a new class of regular Boolean functions called D-reducible. A D-reducible function, depending on all its n input variables, can be studied and synthesized in a space of dimension strictly smaller than n. We show that the D-reducibility property can be efficiently tested, in time polynomial in the representation of f, that is, an initial SOP form of f. A D-reducible function can be efficiently decomposed, giving rise to a new logic form, that we have called DredSOP. This form is shown here to be generally smaller than the corresponding minimum SOP form. Our experiments have also shown that a great number of functions of practical importance are indeed D-reducible, thus validating the overall interest of our approach.
C1 [Bernasconi, Anna] Univ Pisa, Dept Comp Sci, I-56100 Pisa, Italy.
   [Ciriani, Valentina] Univ Milan, Dept Informat Technol, I-26013 Crema, CR, Italy.
C3 University of Pisa; University of Milan
RP Bernasconi, A (corresponding author), Univ Pisa, Dept Comp Sci, I-56100 Pisa, Italy.
EM annab@di.unipi.it; valentina.ciriani@unimi.it
RI Ciriani, Valentina/I-3449-2012
OI Ciriani, Valentina/0000-0002-0469-4201; BERNASCONI,
   ANNA/0000-0003-0263-5221
CR Aloul FA, 2002, DES AUT CON, P731, DOI 10.1109/DAC.2002.1012719
   [Anonymous], 1999, SWITCHING THEORY LOG
   [Anonymous], P INT WORKSH LOG SYN
   [Anonymous], 2007, Logic synthesis and verification algorithms
   Bernasconi A, 2003, IEEE T COMPUT AID D, V22, P1005, DOI 10.1109/TCAD.2003.814950
   Bernasconi A, 2002, DES AUT CON, P425, DOI 10.1109/DAC.2002.1012663
   BERNASCONI A, 2008, P 11 EUR C DIG SYST
   BERNASCONI A, 2002, P IEEE ACM 11 INT WO, P345
   BERNASCONI A, 2006, P C DIG SYST DES DSD, P377
   Brayton Robert K., 1984, KLUWER INT SERIES EN, V2
   CARUSO G, 1991, IEEE T COMPUT AID D, V10, P1072, DOI 10.1109/43.85744
   Ciriani V, 2003, IEEE T COMPUT AID D, V22, P1310, DOI 10.1109/TCAD.2003.818121
   COHN P, 1981, ALGEBRA, V1
   COUDERT O, 1994, INTEGRATION, V17, P97, DOI 10.1016/0167-9260(94)00007-7
   COUDERT O, 1995, PROCEEDINGS OF THE SIXTH ANNUAL ACM-SIAM SYMPOSIUM ON DISCRETE ALGORITHMS, P112
   Czajkowski TS, 2008, IEEE T COMPUT AID D, V27, P2236, DOI 10.1109/TCAD.2008.2006144
   Debnath D, 1998, PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, P69, DOI 10.1109/ASPDAC.1998.669404
   Debnath D, 2003, IEEE T COMPUT AID D, V22, P1166, DOI 10.1109/TCAD.2003.816216
   Debnath D, 1997, IEICE T INF SYST, VE80D, P1001
   Debnath D., 1997, Proceedings of the ASP-DAC '97. Asia and South Pacific Design Automation Conference 1997 (Cat. No.97TH8231), P545, DOI 10.1109/ASPDAC.1997.600332
   Debnath D, 1999, INT SYM MVL, P99, DOI 10.1109/ISMVL.1999.779702
   DUBROVA E, 1999, 4 INT WORKSH APPL RE, P37
   DUBROVA EV, 1995, ELECTRON LETT, V31, P541, DOI 10.1049/el:19950377
   EGGERSTEDT M, 1993, P IFIP WG 10 2 WORKS, P142
   Fiser P, 2009, PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, P757, DOI 10.1109/DSD.2009.157
   Ishikawa R, 2004, IEICE T INF SYST, VE87D, P1214
   KRAVETS V, 2001, P INT C DES AUT TEST, P208
   Kravets VN, 2000, ICCAD - 2000 : IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, P526, DOI 10.1109/ICCAD.2000.896526
   Liebler RobertA., 2003, BASIC MATRIX ALGEBRA
   Luccio F, 1999, IEEE T COMPUT, V48, P296, DOI 10.1109/12.754996
   McGeer P. C., 1993, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V1, P432, DOI 10.1109/92.250190
   PERKOWSKI M, 1995, P IFIP WG 10 5 WORKS, P143
   SASAO T, 1995, P INT WORKSH LOG SYN
   Sasao T., 1993, Logic Synthesis and Optimization, chapter Logic Synthesis with EXOR Gates, P259
   Yang S., 1991, LOGIC SYNTHESIS OPTI
NR 35
TC 10
Z9 10
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2011
VL 16
IS 2
AR 13
DI 10.1145/1929943.1929945
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 744CB
UT WOS:000289069700001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Cauley, S
   Balakrishnan, V
   Hu, YC
   Koh, CK
AF Cauley, Stephen
   Balakrishnan, Venkataramanan
   Hu, Y. Charlie
   Koh, Cheng-Kok
TI A Parallel Branch-and-Cut Approach for Detailed Placement
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Theory; Parallel; MIP; detailed placement
AB We introduce a technique that utilizes distributing computing resources for the efficient optimization of a traditional physical design problem. Specifically, we present a detailed placement strategy designed to exploit distributed computing environments, where the additional computing resources are employed in parallel to improve the optimization time. A Mixed Integer Programming (MIP) model and branch-and-cut optimization strategy are employed to solve the standard cell placement problem. By exploiting the problem structure, our algorithm improves upon the solutions afforded by existing optimization algorithms. First, an efficient batch-branching technique can eliminate several integer decision variables during each step of the optimization procedure. This batch-branching scheme can be performed serially or in parallel. In addition, custom cutting-planes are shown to significantly reduce the run time for optimizations as they efficiently refine the feasible region in order to quickly produce integer solutions. Our serial branch-and-cut strategies allow for significant reductions in wirelength, relative to the state-of-the-art commercial software package CPLEX, assuming a fixed allotment of time. Furthermore, we show that distributed computing resources can be used to significantly reduce the time required to achieve reductions in wirelength.
C1 [Cauley, Stephen; Balakrishnan, Venkataramanan; Hu, Y. Charlie; Koh, Cheng-Kok] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Cauley, S (corresponding author), Purdue Univ, Sch Elect & Comp Engn, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
EM stcauley@purdue.edu
RI Cauley, Stephen F/P-1386-2014; Hu, Y. Charlie/F-6455-2017
OI Hu, Y. Charlie/0000-0002-1136-9909; Balakrishnan,
   Venkataramanan/0000-0001-9284-2202
FU SRC [2008-TJ-1822]
FX The authors would like to thank the SRC for its support. This article is
   based on work performed under SRC Contract 2008-TJ-1822.
CR [Anonymous], 1995, 9505 DIMACS
   Chan T., 2005, P ISPD, P185
   Chan T. R., 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design, P212, DOI 10.1145/1123008.1123055
   Chen TC, 2008, IEEE T COMPUT AID D, V27, P1228, DOI 10.1109/TCAD.2008.923063
   Kahng A. B., 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design, P218, DOI 10.1145/1123008.1123057
   Khatkhate A, 2004, P INT S PHYS DES, P84
   KRAVITZ SA, 1987, IEEE T COMPUT AID D, V6, P534, DOI 10.1109/TCAD.1987.1270301
   Li C, 2007, IEEE T COMPUT AID D, V26, P858, DOI 10.1109/TCAD.2006.884575
   Ramachandaran P, 2005, ASIA S PACIF DES AUT, P337, DOI 10.1145/1120725.1120865
   Spindler Peter, 2006, P IEEE ACM INT C COM, P179
   Wagner H.M., 1975, PRINCIPLES OPERATION
   LINAR NONLINEAR PROG
   P INT S CIRC SYST
   CMUCS82136
NR 14
TC 8
Z9 11
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2011
VL 16
IS 2
AR 18
DI 10.1145/1929943.1929950
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 744CB
UT WOS:000289069700006
DA 2024-07-18
ER

PT J
AU Yan, GH
   Han, YH
   Liu, H
   Liang, XY
   Li, XW
AF Yan, Guihai
   Han, Yinhe
   Liu, Hui
   Liang, Xiaoyao
   Li, Xiaowei
TI MicroFix: Using Timing Interpolation and Delay Sensors for Power
   Reduction
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; Power reduction; fine-grained
   adaptability; DVFS; timing interpolation; delay sensor
ID DESIGN; PERFORMANCE; GENERATION
AB Traditional DVFS schemes are oblivious to fine-grained adaptability resulting from path-grained timing imbalance. With the awareness of such fine-grained adaptability, better power-performance efficiency can be obtained. We propose a new scheme, MicroFix, to exploit such fine-grained adaptability. We first show the potential resulted from the path-grained timing imbalance and then present a new technique, Timing Interpolation, to reap the fine-grained adaptability for power reduction. Moreover, to eliminate the conservative margins of traditional DVFS, unlike the previous approaches such as Razor that reactively handle the delay errors (induced by aggressively scaled voltage/frequcncy) by enabling error detection and recovery, we propose a proactive approach by error prediction, thereby obviate the high-cost recovery routines. MicroFix was evaluated based on ISCAS89 benchmarks and the floating-point unit adopted by OpenSPARC T1 processor. Compared to ideal traditional DVFS schemes, the experimental results show that for most of the evaluated circuits, MicroFix can help saving up to 20% power consumption without compromising with frequency, at the expense of less than 5% area overhead. Compared to nonideal DVFS schemes (with 10% voltage margin), the power reduction can even reach up to 38% on average.
C1 [Yan, Guihai; Han, Yinhe; Liu, Hui; Li, Xiaowei] Chinese Acad Sci, ICT, Key Lab Comp Syst & Architecture, Beijing, Peoples R China.
C3 Chinese Academy of Sciences
RP Yan, GH (corresponding author), Chinese Acad Sci, ICT, Key Lab Comp Syst & Architecture, Beijing, Peoples R China.
EM yan_guihai@ict.ac.cn; yinhes@ict.ac.cn; liuhui@ict.ac.cn;
   xliang@nvidia.com; lxw@ict.ac.cn
RI Li, Xiaowei/L-7446-2019; Liang, Xiaoyao/C-1359-2013; lan,
   lan/JWO-3679-2024
FU National Basic Research Program of China (973) [2011CB302503]; National
   Natural Science Foundation of China (NSFC) [60806014, 61076037,
   60906018, 60921002, 60831160526, 60633060]; Hi-Tech Research and
   Development Program of China (863) [2009AA01Z126]
FX The work was supported in part by National Basic Research Program of
   China (973) under grant No. 2011CB302503; in part by National Natural
   Science Foundation of China (NSFC) under grants No. 60806014, 61076037,
   60906018, 60921002, 60831160526, and 60633060; and in part by Hi-Tech
   Research and Development Program of China (863) under grant No.
   2009AA01Z126.
CR Agarwal M, 2007, IEEE VLSI TEST SYMP, P277, DOI 10.1109/vts.2007.22
   AGGARWAL A, 1999, P INT S LOW POW EL D
   *AMD, 2000, AMD POWRNOW TECHN DY
   BORCH E, 2002, P INT S HIGH PERF CO
   Brooks DM, 2000, IEEE MICRO, V20, P26, DOI 10.1109/40.888701
   Das S, 2006, IEEE J SOLID-ST CIRC, V41, P792, DOI 10.1109/JSSC.2006.870912
   Dorsey J., 2007, IEEE INT SOL STAT CI, P102
   DRAGONE N, 2000, P INT S LOW POW EL D, P20
   Duarte DE, 2002, IEEE T VLSI SYST, V10, P844, DOI 10.1109/TVLSI.2002.808433
   ELKAN C, 2003, P INT C MACH LEAR IC
   Ernst D, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P7
   GEROSA G, 1994, IEEE J SOLID-ST CIRC, V29, P1440, DOI 10.1109/4.340417
   Gronowski PE, 1998, IEEE J SOLID-ST CIRC, V33, P676, DOI 10.1109/4.668981
   Herbert S, 2007, ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P38, DOI 10.1145/1283780.1283790
   *INTEL, 2004, ENH INT SPEEDSTEP TE
   Isci C, 2006, INT SYMP MICROARCH, P347
   JAMES N, 2007, P IEEE INT SOL STAT, P298
   JEON Y, 2004, JSSC, P2087
   Joshi V, 2007, IEEE IC CAD, P667, DOI 10.1109/ICCAD.2007.4397342
   MAHONEY P, 2005, P IEEE INT SOL STAT, P292
   McGowen R, 2006, IEEE J SOLID-ST CIRC, V41, P229, DOI 10.1109/JSSC.2005.859902
   Minami K., 2000, 2000 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.00CH37056), P350, DOI 10.1109/ISSCC.2000.839811
   RABAEY JM, 2004, DIGITAL INTEGRATED C, pCH9
   SAKURAI T, 1990, IEEE J SOLID-ST CIRC, V25, P584, DOI 10.1109/4.52187
   *SUB MICR INC, 2006, OPENSPARC T1 MICR SP
   Tiwari A, 2007, CONF PROC INT SYMP C, P323, DOI 10.1145/1273440.1250703
   Tsai JL, 2005, IEEE IC CAD, P575, DOI 10.1109/ICCAD.2005.1560132
   Usami K, 1998, IEEE J SOLID-ST CIRC, V33, P463, DOI 10.1109/4.661212
   XANTHOPOULOS T, 2001, P IEEE INT SOL STAT, P402
   Yan GH, 2009, I SYMPOS LOW POWER E, P395
   Yan GH, 2009, DES AUT TEST EUROPE, P496
   Zhao W, 2006, IEEE T ELECTRON DEV, V53, P2816, DOI 10.1109/TED.2006.884077
NR 32
TC 1
Z9 1
U1 1
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2011
VL 16
IS 2
AR 16
DI 10.1145/1929943.1929948
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 744CB
UT WOS:000289069700004
DA 2024-07-18
ER

PT J
AU Wu, MC
   Lu, MC
   Chen, HM
   Jou, JY
AF Wu, Meng-Chen
   Lu, Ming-Ching
   Chen, Hung-Ming
   Jou, Jing-Yang
TI Performance-Constrained Voltage Assignment in Multiple Supply Voltage
   SoC Floorplanning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design
ID PLACEMENT
AB Using voltage island methodology to reduce power consumption for System-on-a-Chip (SoC) designs has become more and more popular recently. Currently this approach has been considered either in system-level architecture or postplacement stage. Since hierarchical design and reusable intellectual property (IP) are widely used, it is necessary to optimize floorplanning/placement methodology considering voltage islands generation to solve power and critical path delay problems. In this article, we propose a floorplanning methodology considering voltage islands generation and performance constraints. Our method is flexible and can be extended to hierarchical design. The experimental results on some MCNC benchmarks show that our method is effective in meeting performance constraints and can simultaneously consider the tradeoff between power routing cost and total power dissipation.
C1 [Wu, Meng-Chen; Chen, Hung-Ming; Jou, Jing-Yang] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan.
   [Lu, Ming-Ching] SpringSoft Inc, Hsinchu, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Wu, MC (corresponding author), Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan.
EM hmchen@mail.nctu.edu.tw
CR CARBALLO BJ, 2003, P IEEE INT S LOW POW, P60
   Chang YC, 2000, DES AUT CON, P458
   CHING L, 2006, P IEEE ACM INT C COM, P641
   Coussy P, 2002, PROCEEDINGS OF THE IEEE 2002 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P307, DOI 10.1109/CICC.2002.1012825
   Guo P.-N., 1999, Proc. of ACM/IEEE Design Automation Conf, P268, DOI DOI 10.1145/309847.309928
   Hu JC, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P180
   Hung WL, 2005, PR IEEE COMP DESIGN, P689, DOI 10.1109/ICCD.2005.103
   Hwang W, 2003, IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, P422
   Lackey DE, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P195, DOI 10.1109/ICCAD.2002.1167534
   LEE WP, 2006, P IEEE ACM INT C COM, P398
   MEINDL JD, 1995, P IEEE, V83, P619, DOI 10.1109/5.371970
   Tang XP, 2002, DES AUT CON, P848, DOI 10.1109/DAC.2002.1012740
   Vörg A, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P996, DOI 10.1109/DATE.2004.1269023
   Wu GM, 2003, ACM T DES AUTOMAT EL, V8, P188, DOI 10.1145/762488.762490
   Wu HZ, 2005, IEEE IC CAD, P309, DOI 10.1109/ICCAD.2005.1560085
   Wu MC, 2004, PR IEEE COMP DESIGN, P568
NR 16
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2009
VL 15
IS 1
AR 3
DI 10.1145/1640457.1640460
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 540IA
UT WOS:000273323600003
DA 2024-07-18
ER

PT J
AU Kwon, S
   Kim, Y
   Jeun, WC
   Ha, S
   Paek, Y
AF Kwon, Seongnam
   Kim, Yongjoo
   Jeun, Woo-Chul
   Ha, Soonhoi
   Paek, Yunheung
TI A retargetable parallel-programming framework for MPSoC
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 44th ACM/IEEE Design Automation Conference
CY JUN 04-08, 2007
CL San Diego, CA
SP ACM, IEEE
DE design; experimentation; embedded software; multiprocessor system on
   chip; software generation; design-space exploration;
   parallel-programming
AB As more processing elements are integrated in a single chip, embedded software design becomes more challenging: It becomes a parallel programming for nontrivial heterogeneous multiprocessors with diverse communication architectures, and design constraints such as hardware cost, power, and timeliness. In the current practice of parallel programming with MPI or OpenMP, the programmer should manually optimize the parallel code for each target architecture and for the design constraints. Thus, the design-space exploration of MPSoC (multiprocessor systems-on-chip) costs become prohibitively large as software development overhead increases drastically. To solve this problem, we develop a parallel-programming framework based on a novel programming model called common intermediate code (CIC). In a CIC, functional parallelism and data parallelism of application tasks are specified independently of the target architecture and design constraints. Then, the CIC translator translates the CIC into the final parallel code, considering the target architecture and design constraints to make the CIC retargetable. Experiments with preliminary examples, including the H. 263 decoder, show that the proposed parallel-programming framework increases the design productivity of MPSoC software significantly.
C1 [Kwon, Seongnam; Jeun, Woo-Chul; Ha, Soonhoi] Seoul Natl Univ, Codesign & Parallel Proc Lab, Sch Elect Engn & Comp Sci, Seoul 151744, South Korea.
   [Kim, Yongjoo; Paek, Yunheung] Seoul Natl Univ, Software Optimizat & Restructuring Grp, Sch Elect Engn & Comp Sci, Seoul 151744, South Korea.
C3 Seoul National University (SNU); Seoul National University (SNU)
RP Kwon, S (corresponding author), Seoul Natl Univ, Codesign & Parallel Proc Lab, Sch Elect Engn & Comp Sci, Shinlim Dong, Seoul 151744, South Korea.
EM sha@iris.snu.ac.kr
CR [Anonymous], 1998, OPENMP C C APPL PROG
   Balasubramanian K, 2006, COMPUTER, V39, P33, DOI 10.1109/MC.2006.54
   DONGARRA J, 1994, INT J SUPERCOMPUT AP, V8, P165, DOI 10.1177/109434209400800301
   Ha S, 2007, ASIA S PACIF DES AUT, P330
   Ha S, 2006, 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P207
   HOTTA Y, 2004, P EUR WORKSH OPENMP
   Jerraya A., 2005, MULTIPROCESSOR SYSTE
   Jerraya AA, 2006, DES AUT CON, P280, DOI 10.1109/DAC.2006.229246
   Jeun WC, 2007, ASIA S PACIF DES AUT, P44
   KOELBEL C, 1991, IEEE T PARALL DISTR, V2, P440, DOI 10.1109/71.97901
   LIU F, 2003, P WORKSH OPENMP APPL, P54
   Maeng JC, 2006, 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P363
   Martin G, 2006, DES AUT CON, P274, DOI 10.1109/DAC.2006.229245
   Paulin PG, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P48
   SATO M, 1999, P EUR WORKSH OPENMP
   van der Wolf P, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P206
NR 16
TC 31
Z9 35
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2008
VL 13
IS 3
AR 39
DI 10.1145/1367045.1367048
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 334EU
UT WOS:000258205900003
DA 2024-07-18
ER

PT J
AU Sehgal, A
   Bahukudumbi, S
   Chakrabarty, K
AF Sehgal, Anuja
   Bahukudumbi, Sudarshan
   Chakrabarty, Krishnendu
TI Power-aware SoC test planning for effective utilization of port-scalable
   testers
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 44th ACM/IEEE Design Automation Conference
CY JUN 04-08, 2007
CL San Diego, CA
SP ACM, IEEE
DE algorithms; design; reliability; SoC test; port-scalable testers; test
   access architecture; integer linear programming
ID A-CHIP TEST; SYSTEM; OPTIMIZATION; ARCHITECTURES; DESIGN
AB Many system-on-chip (SoC) integrated circuits contain embedded cores with different scan frequencies. To better meet the test requirements for such heterogeneous SoCs, leading tester companies have recently introduced port-scalable testers, which can simultaneously drive groups of channels at different data rates. However, the number of tester channels available for scan testing is limited; therefore, a higher shift frequency can increase the test time for a core if the resulting test access architecture reduces the bit-width used to access it. We present a scalable test planning technique that exploits port scalability of testers to reduce SoC test time. We compare the proposed heuristic optimization method to two baseline methods based on prior works that use a single scan data rate for all embedded cores. We also propose a power-aware test planning technique to effectively utilize port-scalable testers under constraints of test power consumption. Experimental results are presented for power-aware test scheduling to illustrate the impact of power constraints on overall test time.
C1 [Sehgal, Anuja] NVIDIA Corp, Santa Clara, CA 95050 USA.
   [Bahukudumbi, Sudarshan; Chakrabarty, Krishnendu] Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
C3 Nvidia Corporation; Duke University
RP Sehgal, A (corresponding author), NVIDIA Corp, 2701 San Tomas Expressway, Santa Clara, CA 95050 USA.
EM asehgal@nvidia.com; spb@ee.duke.edu; krish@ee.duke.edu
RI Chakrabarty, Krishnendu/J-6086-2012
OI Chakrabarty, Krishnendu/0000-0003-4475-6435
CR *AG 93000, 2008, AG 93000 MULT TEST U
   *AG TECHN, 2002, WINN SOC MARK
   Chakrabarty K, 2001, ACM T DES AUTOMAT EL, V6, P26, DOI 10.1145/371254.371258
   Chou RM, 1997, IEEE T VLSI SYST, V5, P175, DOI 10.1109/92.585217
   Dorsch R, 2002, INT TEST CONF P, P1169, DOI 10.1109/TEST.2002.1041875
   Gallagher P, 2001, INT TEST CONF P, P111, DOI 10.1109/TEST.2001.966624
   Goel SK, 2004, DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P108
   Goel SK, 2002, INT TEST CONF P, P529, DOI 10.1109/TEST.2002.1041803
   Gonciari PT, 2003, IEEE T COMPUT AID D, V22, P1568, DOI 10.1109/TCAD.2003.818376
   Huang Y, 2002, INT TEST CONF P, P74, DOI 10.1109/TEST.2002.1041747
   Iyengar V, 2003, IEEE T COMPUT, V52, P1619, DOI 10.1109/TC.2003.1252857
   Iyengar V, 2003, IEEE T COMPUT AID D, V22, P635, DOI 10.1109/TCAD.2003.810737
   Iyengar V, 2002, IEEE T COMPUT AID D, V21, P1088, DOI 10.1109/TCAD.2002.801102
   Iyengar V, 2002, J ELECTRON TEST, V18, P213, DOI 10.1023/A:1014916913577
   KHOCHE A, 2001, COMMUNICATION
   Larsson E, 2006, IEEE T COMPUT, V55, P227, DOI 10.1109/TC.2006.28
   Larsson E, 2001, 10TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P259, DOI 10.1109/ATS.2001.990292
   Larsson E, 2002, J ELECTRON TEST, V18, P385, DOI 10.1023/A:1016589322936
   Lin XJ, 2003, DES AUT CON, P662, DOI 10.1109/DAC.2003.1219101
   Marinissen EJ, 2002, INT TEST CONF P, P519, DOI 10.1109/TEST.2002.1041802
   Marinissen EJ, 1998, INT TEST CONF P, P284, DOI 10.1109/TEST.1998.743166
   Samii S., 2006, P INT TEST C
   Schmid J, 1999, IEEE VLSI TEST SYMP, P106, DOI 10.1109/VTEST.1999.766653
   Sehgal A, 2004, IEEE T VLSI SYST, V12, P1263, DOI 10.1109/TVLSI.2004.834228
   Sehgal A, 2007, IEEE T COMPUT, V56, P120, DOI 10.1109/TC.2007.250628
   Su CP, 2004, J ELECTRON TEST, V20, P45, DOI 10.1023/B:JETT.0000009313.23362.fd
   *TER TECHN, 2008, TIG ADV DIG SIL GERM
   Vranken H, 2003, INT TEST CONF P, P1069, DOI 10.1109/TEST.2003.1271095
   Xu Q, 2005, IEE P-COMPUT DIG T, V152, P67, DOI 10.1049/ip-cdt:20045019
   Xu Q, 2004, INT TEST CONF P, P1196
   Xu Q, 2004, ASIAN TEST SYMPOSIUM, P2
   Yoneda T, 2007, DES AUT TEST EUROPE, P231
   Yu TE, 2007, IEEE VLSI TEST SYMP, P369, DOI 10.1109/VTS.2007.86
   Zhao D, 2003, IEEE VLSI TEST SYMP, P273, DOI 10.1109/VTEST.2003.1197663
   Zorian Y, 1999, COMPUTER, V32, P52, DOI 10.1109/2.769444
NR 35
TC 4
Z9 5
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2008
VL 13
IS 3
AR 53
DI 10.1145/1367045.1367062
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 334EU
UT WOS:000258205900017
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lee, KS
   Chang, NY
   Zhuo, JL
   Chakrabarti, C
   Kadri, S
   Vrudhula, S
AF Lee, Kyungsoo
   Chang, Naehyuck
   Zhuo, Jianli
   Chakrabarti, Chaitali
   Kadri, Sudheendra
   Vrudhula, Sarma
TI Fuel-cell-battery hybrid for portable embedded systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; performance; measurement; simulation; battery; fuel cell; hybrid
   systems; DPM; simulator
ID POWER; PERFORMANCE
AB This article presents our work on the development of a fuel cell (FC) and battery hybrid (FC-Bh) system for use in portable microelectronic systems. We describe the design and control of the hybrid system, as well as a dynamic power management (DPM)-based energy management policy that extends its operational lifetime. The FC is of the proton exchange membrane (PEM) type, operates at room I temperature, and has an energy density which is 4-6 times that of a Li-ion battery. The FC cannot respond to sudden changes in the load, and so a system powered solely by the FC is not economical. An FC-Bh power source, on the other hand, can provide the high energy density of the FC and the high power density of a battery.
   In this work we first describe the prototype FC-Bh system that we have built. Such a prototype helps to characterize the performance of a hybrid power source, and also helps explore new energy management strategies for embedded systems powered by hybrid sources. Next we describe a Matlab/Simulink-based FC-Bh system simulator which serves as an alternate experimental platform and that enables quick evaluation of system-level control policies. Finally, we present an optimization framework that explicitly considers the characteristics of the FC-Bh system and is aimed at minimizing the fuel consumption. This optimization framework is applied on top of a prediction-based DPM policy and is used to derive a new fuel-efficient DPM scheme. The proposed scheme demonstrates up to 32% system lifetime extension compared to a competing scheme when run on a real trace-based MPEG encoding example.
C1 [Lee, Kyungsoo; Chang, Naehyuck] Seoul Natl Univ, Dept Comp Sci & Engn, Seoul, South Korea.
   [Zhuo, Jianli; Chakrabarti, Chaitali] Arizona State Univ, Dept Elect Engn, Tempe, AZ 85287 USA.
   [Kadri, Sudheendra; Vrudhula, Sarma] Arizona State Univ, Dept Comp Sci & Engn, Tempe, AZ 85287 USA.
C3 Seoul National University (SNU); Arizona State University; Arizona State
   University-Tempe; Arizona State University; Arizona State
   University-Tempe
RP Lee, KS (corresponding author), Seoul Natl Univ, Dept Comp Sci & Engn, 599 Kwanak Rd, Seoul, South Korea.
EM naehyuck@elpl.snu.ac.kr
RI Vrudhula, Sarma/ADN-6012-2022
OI Vrudhula, Sarma/0000-0001-9278-2959
CR Akbari M., 2005, P INT HYDR EN C EXH
   AMPHLETT JC, 1995, J ELECTROCHEM SOC, V142, P1, DOI 10.1149/1.2043866
   [Anonymous], 2005, R D REV TOYOTA CRDL
   *BCS, 2006, 1020 BCS
   Benini L, 2000, IEEE T VLSI SYST, V8, P299, DOI 10.1109/92.845896
   BENINI L, 1998, DYNAMICS POWER MANAG
   Burd TD, 2000, IEEE J SOLID-ST CIRC, V35, P1571, DOI 10.1109/4.881202
   CHANDRASENA LH, 2000, P INT S CIRC SYST, P525
   Cho YJ, 2006, DES AUT CON, P568, DOI 10.1109/DAC.2006.229292
   Choi K, 2004, DES AUT CON, P544, DOI 10.1145/996566.996718
   CHUNG EY, 1999, P INT C COMP AID DES, P274
   Dicks A, 2013, Fuel cell systems explained, DOI DOI 10.1002/9781118878330
   *FCEXPO, 2007, JSW MET HYDR STOR
   Gao LJ, 2005, IEEE T AERO ELEC SYS, V41, P346, DOI 10.1109/TAES.2005.1413766
   Gao WZ, 2005, IEEE T VEH TECHNOL, V54, P846, DOI 10.1109/TVT.2005.847229
   Gervasio D, 2005, J POWER SOURCES, V149, P15, DOI 10.1016/j.jpowsour.2005.01.054
   Gielniak MJ, 2004, VTC2004-FALL: 2004 IEEE 60TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-7, P4422
   Guezennec Y, 2003, P AMER CONTR CONF, P2055
   Guzzella L., 1999, Presentation in NSF Workshop on the Inte-gration of Modeling and Control for Automotive Systems
   Hwang CH, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P28, DOI 10.1109/ICCAD.1997.643266
   Ishihara T, 1998, 1998 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - PROCEEDINGS, P197, DOI 10.1109/LPE.1998.708188
   Jarvis LP, 2002, SEVENTEENTH ANNUAL BATTERY CONFERENCE ON APPLICATIONS AND ADVANCES, PROCEEDINGS, P69, DOI 10.1109/BCAA.2002.986371
   Jejurikar R, 2004, DES AUT CON, P275, DOI 10.1145/996566.996650
   Jiang ZH, 2005, IEEE T POWER ELECTR, V20, P244, DOI 10.1109/TPEL.2004.839782
   KELLEY L, 2004, LOW POWER ELECT DESI
   KIPPLEY RH, 2004, Patent No. 20040004402A1
   Kordesch K., 1996, FUEL CELLS THEIR APP
   Lee JH, 1998, J POWER SOURCES, V70, P258, DOI 10.1016/S0378-7753(97)02683-9
   Lu Y., 2000, P INT WORKSH HARDW S, P39
   Lu YH, 2002, IEEE T COMPUT AID D, V21, P1284, DOI 10.1109/TCAD.2002.804087
   Lu YH, 2000, PROC INT SYMP SYST, P18, DOI 10.1109/ISSS.2000.874024
   Macii E, 2004, ULTRA LOW-POWER ELECTRONICS AND DESIGN, pXIII
   Maynard HL, 2002, J VAC SCI TECHNOL B, V20, P1287, DOI 10.1116/1.1488641
   MCGRATH K, 2006, IMPROVED LOW TEMPERA
   Nasiri A, 2004, IEEE INT POWER ELEC, P491
   NASIRI A, 2004, P INT POW EL MOT CON, V2, P491
   Newman J. S., 2004, Fortran Programs for Simulation of Electrochemical Systems, Dualfoil. F Program for Lithium Battery Simulation
   Ozatay E, 2004, P AMER CONTR CONF, P4716
   Palo DR, 2002, J POWER SOURCES, V108, P28, DOI 10.1016/S0378-7753(01)01010-2
   Pedram M., 2002, POWER AWARE DESIGN M
   PERROT P I E R, 1998, A to Z of Thermodynamics
   Pukrushpan JT, 2004, ADV IND CON
   Rabaey JanM., 1995, LOW POWER DESIGN MET
   Rong P, 2006, IEEE T COMPUT AID D, V25, P1337, DOI 10.1109/TCAD.2005.855975
   Simjee F, 2006, ISLPED '06: PROCEEDINGS OF THE 2006 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P197, DOI 10.1109/LPE.2006.4271835
   Simunic T, 2001, DES AUT CON, P524, DOI 10.1109/DAC.2001.935564
   Srivastava MB, 1996, IEEE T VLSI SYST, V4, P42, DOI 10.1109/92.486080
   *STAR, 2007, STAR PROT DIAPHR MIC
   Vahidi A, 2005, P AMER CONTR CONF, P3865, DOI 10.1109/ACC.2005.1470577
   Vahidi A, 2004, P AMER CONTR CONF, P834
   XIE C, 2002, 37 INT EN CONV ENG C
   Yan L, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P30
   Zheng JP, 2001, IEEE T AERO ELEC SYS, V37, P288, DOI 10.1109/7.913688
   ZHUO J, 2006, P IEEE DES AUT C DAC
   ZHUO J, 2007, P INT S LOW POW EL D
   ZHUO J, 2006, P ISLPED OCT, P424
   Zhuo JL, 2007, DES AUT CON, P871, DOI 10.1109/DAC.2007.375286
NR 57
TC 9
Z9 9
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 1
AR 19
DI 10.1145/1297666.1297685
PG 34
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 259SZ
UT WOS:000252962500018
DA 2024-07-18
ER

PT J
AU Chang, HL
   Sapatnekar, SS
AF Chang, Hongliang
   Sapatnekar, Sachin S.
TI Prediction of leakage power under process uncertainties
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; performance; circuit; leakage; yield; process
   variation
AB In this article, we present a method to analyze the total leakage current of a circuit under process variations, considering interdie and intradie variations as well as the effect of the spatial correlations of intradie variations. The approach considers both the subthreshold and gate tunneling leakage power, as well as their interactions. With process variations, each leakage component is approximated by a lognormal distribution, and the total chip leakage is computed as a sum of the correlated lognormals. Since the lognormals to be summed are large in number and have complicated correlation structures due to both spatial correlations and the correlation among different leakage mechanisms, we propose an efficient method to reduce the number of correlated lognormals for summation to a manageable quantity We do so by identifying dominant states of leakage currents and taking advantage of the spatial correlation model and input states at the gates. An improved approach utilizing the principal components computed from spatially correlated process parameters is also proposed to further improve runtime efficiency. We show that the proposed methods are effective in predicting the probability distribution of total chip leakage, and that ignoring spatial correlations can underestimate the standard deviation of full-chip leakage power.
C1 Cadence Design Syst, San Jose, CA 95134 USA.
   Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA.
C3 University of Minnesota System; University of Minnesota Twin Cities
RP Chang, HL (corresponding author), Cadence Design Syst, 555 River Oaks Pkwy,Bldg 2, San Jose, CA 95134 USA.
EM hchang@cadence.com; sachin@umn.edu
OI Sapatnekar, Sachin/0000-0002-5353-2364
CR ABUDAYYA AA, 1994, VTC 1994 - 1994 IEEE 44TH VEHICULAR TECHNOLOGY CONFERENCE, VOLS 1-3, P175, DOI 10.1109/VETEC.1994.345143
   Acar E, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P96
   Agarwal A, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P271, DOI 10.1109/ASPDAC.2003.1195028
   [Anonymous], 1998, Fundamentals of Modern VLSI Devices
   Bowman KA, 2001, IEEE T ELECTRON DEV, V48, P1800, DOI 10.1109/16.936710
   CALDWELL A, 2000, CAPO LARGE SCALE FIX
   Chang H, 2005, DES AUT CON, P523, DOI 10.1109/DAC.2005.193865
   Chang HL, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P621
   Friedberg P, 2005, 6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P516, DOI 10.1109/ISQED.2005.82
   Ketkar M, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P375, DOI 10.1109/ICCAD.2002.1167561
   Lee D, 2003, DES AUT CON, P175
   Mukhopadhyay S, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P172
   Najm F. N., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P446, DOI 10.1109/92.335013
   *NAN INT MOD GROUP, 2005, BERK PRED TECHN MOD
   Narendra S., 2002, International Symposium on Low Power Electronics and Design, P19
   Papoulis A., 1965, PROBABILITY RANDOM V
   Rao R, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P84
   Rao RR, 2004, DES AUT CON, P442, DOI 10.1145/996566.996693
   *SEM IND ASS, 1997, INT TECHN ROADM SEM
   Sirichotiyakul S., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P436, DOI 10.1109/DAC.1999.781356
   Srivastava A, 2005, DES AUT CON, P535
   Srivastava A, 2002, ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P64, DOI 10.1109/LPE.2002.1029544
   Stine BE, 1997, IEEE T SEMICONDUCT M, V10, P24, DOI 10.1109/66.554480
   Sultania AK, 2004, DES AUT CON, P761, DOI 10.1145/996566.996773
   Xiong J., 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design, P2, DOI 10.1145/1123008.1123011
NR 25
TC 29
Z9 29
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2007
VL 12
IS 2
AR 12
DI 10.1145/1230800.1230804
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 170VC
UT WOS:000246693300004
DA 2024-07-18
ER

PT J
AU You, YP
   Lee, C
   Lee, JK
AF You, YP
   Lee, C
   Lee, JK
TI Compilers for leakage power reduction
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; experimentation; languages; compilers for low power;
   leakage-power reduction; power gating mechanisms
ID OPTIMIZATION
AB Power leakage constitutes an increasing fraction of the total power consumption in modern semiconductor technologies. Recent research efforts indicate that architectures, compilers, and software can be optimized so as to reduce the switching power (also known as dynamic power) in microprocessors. This has lead to interest in using architecture and compiler optimization to reduce leakage power (also known as static power) in microprocessors. In this article, we investigate compiler-analysis techniques that are related to reducing leakage power. The architecture model in our design is a system with an instruction set to support the control of power gating at the component level. Our compiler provides an analysis framework for utilizing instructions to reduce the leakage power. We present a framework for analyzing data flow for estimating the component activities at fixed points of programs whilst considering pipeline architectures. We also provide equations that can be used by the compiler to determine whether employing power-gating instructions in given program blocks will reduce the total energy requirements. As the duration of power gating on components when executing given program routines is related to the number and complexity of program branches, we propose a set of scheduling policies and evaluate their effectiveness. We performed experiments by incorporating our compiler analysis and scheduling policies into SUIF compiler tools and by simulating the energy consumptions on Wattch toolkits. The experimental results demonstrate that our mechanisms are effective in reducing leakage power in microprocessors.
C1 Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30013, Taiwan.
C3 National Tsing Hua University
RP Natl Tsing Hua Univ, Dept Comp Sci, 101,Sect 2 Kuang Fu Rd, Hsinchu 30013, Taiwan.
EM ypyou@pllab.cs.nthu.edu.tw; crlee@pllab.cs.nthu.edu.tw;
   jklee@cs.nthu.edu.tw
OI You, Yi-Ping/0000-0002-4455-3147
CR ABURTO A, 1997, COMP BENCHMARKS FAQ
   Aho A.V., 1986, COMPILERS PRINCIPLES
   Alidina M., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P426, DOI 10.1109/92.335011
   Bellas N, 2000, IEEE T VLSI SYST, V8, P317, DOI 10.1109/92.845897
   BENINI L, 1995, IEEE J SOLID-ST CIRC, V30, P258, DOI 10.1109/4.364440
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Butts JA, 2000, INT SYMP MICROARCH, P191, DOI 10.1109/MICRO.2000.898070
   CHANDRAKASAN AP, 1992, IEEE J SOLID-ST CIRC, V27, P473, DOI 10.1109/4.126534
   CHANG JM, 1995, DES AUT CON, P29, DOI 10.1109/DAC.1995.250019
   Chang RG, 2001, PROC INT CONF PARAL, P61
   CHANG RG, 1998, P ACM INT C SUP MELB, P13
   Chen PS, 2004, IEEE T PARALL DISTR, V15, P893, DOI 10.1109/TPDS.2004.56
   Compaq Computer Corporation, 1999, ALPH 21264 MICR HARD
   De V., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P163, DOI 10.1109/LPE.1999.799433
   Doyle B., 2002, Intel Technology Journal, V6, P42
   HACHTEL GD, 1994, IEEE IC CAD, P70
   Hong I, 1999, IEEE T COMPUT AID D, V18, P1702, DOI 10.1109/43.811318
   Hwang GH, 1998, J PARALLEL DISTR COM, V54, P1, DOI 10.1006/jpdc.1998.1481
   Hwang YS, 2003, LECT NOTES COMPUT SC, V2624, P290, DOI 10.1007/3-540-35767-X_19
   Kao JT, 2000, IEEE J SOLID-ST CIRC, V35, P1009, DOI 10.1109/4.848210
   Kaxiras S, 2001, ACM COMP AR, P240, DOI 10.1109/ISCA.2001.937453
   Lee CR, 2003, ACM T DES AUTOMAT EL, V8, P252, DOI 10.1145/762488.762494
   Lee MTC, 1997, IEEE T VLSI SYST, V5, P123, DOI 10.1109/92.555992
   Powell M, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P90, DOI 10.1109/LPE.2000.876763
   PRASAD SC, 1993, P EDAC 93 EURO ASIC, P368
   Rele S, 2002, LECT NOTES COMPUT SC, V2304, P261
   ROY K, 1992, 1992 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, P464, DOI 10.1109/ICCD.1992.276316
   Roy K., 1998, P IEEE INT C CIRCUIT, P167
   SIDIROPOULOS S, 1994, 1994 SYMPOSIUM ON VLSI CIRCUITS, P43
   SMITH MD, 1998, SUIF MACHINE LIB
   *STANF COMP GROUP, 1995, SUIF LIB
   SU CL, 1995, P HAW INT C SYST SCI, P306
   THOMPSON S, 1998, INTEL TECH J Q, V3
   Tiwari V, 1997, TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P185, DOI 10.1109/ICVD.1997.568074
   Tiwari V, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P732, DOI 10.1109/DAC.1998.724568
   TSUI CY, 1993, ACM IEEE D, P68
   You Y. P., 2002, LECT NOTES COMPUTER, V2481, P45
   YOU YP, 2001, P IEEE WORKSH POW MA, P5
NR 38
TC 33
Z9 38
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2006
VL 11
IS 1
BP 147
EP 164
DI 10.1145/1124713.1124723
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 033TB
UT WOS:000236871100009
DA 2024-07-18
ER

PT J
AU Feng, T
   Lin, CC
AF Feng, T
   Lin, CC
TI Using 2-domain partitioned OBDD data structure in an enhanced symbolic
   simulator
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 9th IEEE International High-Level Design Validation and Test Workshop
CY NOV 10-12, 2004
CL Sonoma Valley, CA
SP IEEE Comp Soc, Test Technol Tech Council, IEEE Comp Soc, Design Automat Tech Comm
DE verification; formal verification; symbolic simulation; equivalence
   checking
ID COMPLEXITY
AB In this article, we propose a symbolic simulation method where Boolean functions can be efficiently manipulated through a 2-domain partitioned OBDD data structure. The functional partition is applied by automatically exploring the key decision points implicitly built inside a circuit. The partition can help to significantly reduce the OBDD sizes, solving problems that could not be solved with monolithic OBDD data structure. We demonstrate the performance of the approach through the symbolic simulation of several benchmark circuits with complex control logics and datapath. The symbolic simulation based on 2-domain partitioned OBDD can be also applied in equivalence checking. It can generate the signature of functions to identify the critical partition points in the optimized gate-level netlist.
C1 Cadence Design Syst, San Jose, CA 95134 USA.
   Univ Calif Santa Barbara, Santa Barbara, CA 93106 USA.
C3 University of California System; University of California Santa Barbara
RP Cadence Design Syst, 555 River Oaks, San Jose, CA 95134 USA.
EM taof@cadence.com; andylin@cadence.com
OI Wang, Li-C./0000-0003-4851-8004; Cheng, Kwang-Ting
   Tim/0000-0002-3885-4912
CR Aagaard M. D., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P402, DOI 10.1109/DAC.1999.781349
   BRYANT RE, 1991, IEEE T COMPUT, V40, P205, DOI 10.1109/12.73590
   BRYANT RE, 1992, COMPUT SURV, V24, P293, DOI 10.1145/136035.136043
   CABODI G, 1987, P INT C COMP AID DES, P354
   Chang K.C., 1999, Digital Systems Design with VHDL and Synthesis: An Integrated Approach
   Cheng K., 1996, ACM Transactions on Design Automation of Electronic Systems, V1, P57
   Feng T, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P42
   Feng T, 2004, ASIA S PACIF DES AUT, P634
   FENG T, 2003, P AS S PAC DES AUT C, P21
   Hansen MC, 1999, IEEE DES TEST COMPUT, V16, P72, DOI 10.1109/54.785838
   Hu AJ, 1997, IEEE PACIF, P677, DOI 10.1109/PACRIM.1997.620351
   Huang S., 1998, Formal Equivalence Checking and Design Debugging
   Jain J, 2000, DES AUT CON, P681, DOI 10.1145/337292.337613
   KAZUYUKI, 2003, DISC APPL MATH, V126, P3
   Markov A.A., 1958, J. ACM, V5, P331, DOI [10.1145/320941.320945, DOI 10.1145/320941.320945]
   NARAJAN A, 1997, P IEEE ACM ICCAD 97, P547
   Pandey M, 1997, DES AUT CON, P167, DOI 10.1145/266021.266056
   Parthasarathy G, 2002, INT TEST CONF P, P203, DOI 10.1109/TEST.2002.1041762
   PONZIO SJ, 1996, THESIS MIT CAMBRIDGE
   SEGER CJH, 1995, FORM METHOD SYST DES, V6, P147, DOI 10.1007/BF01383966
   Somenzi F., 2003, CUDD CU DECISION DIA
   TARDOS E, 1988, COMBINATORICA, V8, P141, DOI 10.1007/BF02122563
   UMIT M, 1997, P MIL COMM C MONT CA, P740
   Wang LC, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P534, DOI 10.1109/DAC.1998.724529
NR 24
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2005
VL 10
IS 4
BP 627
EP 650
DI 10.1145/1109118.1109122
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 006TK
UT WOS:000234920000004
DA 2024-07-18
ER

PT J
AU Neuberger, G
   De Lima, F
   Carro, L
   Reis, R
AF Neuberger, G
   De Lima, F
   Carro, L
   Reis, R
TI A multiple bit upset tolerant SRAM memory
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; reliability; fault tolerant memory; Hamming and Reed-Solomon
   codes; fault injection; protection against radiation; high-level
   protection technique
AB SRAMs are used nowadays in almost every electronic product. However, as technology shrinks transistor sizes, single and multiple bit upsets only observable in space applications previously are now reported at ground level. This article presents a high level technique to protect SRAM memories against multiple upsets based on correcting codes. The proposed technique combines Reed Solomon code and Hamming code to assure reliability in presence of multiple bit flips with reduced area and performance penalties. Multiple upsets were randomly injected in various combinations of memory cells to evaluate the robustness of the method. The experiment was emulated in a Virtex FPGA platform. Results show that 100% of the injected double faults and a large amount of multiple faults were corrected by the method.
C1 Univ Fed Rio Grande Sul, Inst Informat, BR-91501970 Porto Alegre, RS, Brazil.
   Univ Estadual Rio Grande Sul, BR-92500000 Porto Alegre, RS, Brazil.
   Univ Fed Rio Grande Sul, Dept Elect Engn, BR-90035190 Porto Alegre, RS, Brazil.
C3 Universidade Federal do Rio Grande do Sul; Universidade Federal do Rio
   Grande do Sul; Universidade Estadual do Rio Grande do Sul (UERGS);
   Universidade Federal do Rio Grande do Sul
RP Neuberger, G (corresponding author), Univ Fed Rio Grande Sul, Inst Informat, BR-91501970 Porto Alegre, RS, Brazil.
RI Carro, Luigi/I-4144-2013; Reis, Ricardo/AAS-3125-2021; Carro,
   Luigi/AAR-8819-2020
OI Reis, Ricardo/0000-0001-5781-5858; Carro, Luigi/0000-0002-7402-4780
CR BUCHNER S, 2000, IEEE T NUC SCI   JUN
   HENTSCHKE R, 2002, P S INT CIRC SYST DE
   Houghton A.D., 1997, ENG ERROR CODING HDB
   JOHANSSON K, 1999, IEEE T NUC SCI   DEC
   Johnston Allan H., 2000, SCALING TECHNOLOGY I
   LIMA F, 2002, P LAT AM TEST WORKSH
   *MENT, 2001, MOD SE US MAN
   NEUBERGER G, 2002, P 17 S S MICR JUN
   REDINBO G, 1993, IEEE T COMPUT, V42
   Reed R., 1997, P IEEE NUCL SPAC RAD
   Shirvani PP, 2000, IEEE T RELIAB, V49, P273, DOI 10.1109/24.914544
   WROBEL F, 2001, IEEE T NUC SCI   DEC
   *XIL INC, 2000, XIL US MAN 0401884 V
   *XIL INC, 2000, XIL DAT DS003 V2 4
NR 14
TC 30
Z9 38
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1515 BROADWAY, NEW YORK, NY 10036 USA
SN 1084-4309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2003
VL 8
IS 4
BP 577
EP 590
DI 10.1145/944027.944038
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 726FB
UT WOS:000185586900011
DA 2024-07-18
ER

PT J
AU Pinar, A
   Liu, CL
AF Pinar, A
   Liu, CL
TI Compacting sequences with invariant transition frequencies
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; performance; sequence compaction; power estimation; graph
   algorithms
AB Simulation-based power estimation is commonly used for its high accuracy despite excessive computation times. Techniques have been proposed to speed it up by compacting an input sequence while preserving its power-consumption characteristics. We propose a novel method to compact a sequence that preserves transition frequencies. We prove the problem is NP-complete, and propose a graph model to reduce it to that of finding a heaviest-weighted trail, and a heuristic utilizing this model. We also propose using multiple sequences for better accuracy with even shorter sequences. Experiments show that power dissipation can be estimated with an error of only 2.3%, while simulation times are reduced by 10. Proposed methods generate solutions that effectively preserve transition frequencies and that are very close to optimal. Experiments also show that multiple sequences grant more accurate results with even shorter sequences.
C1 Univ Calif Berkeley, Lawrence Berkeley Lab, Berkeley, CA 94720 USA.
   Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30043, Taiwan.
C3 University of California System; University of California Berkeley;
   United States Department of Energy (DOE); Lawrence Berkeley National
   Laboratory; National Tsing Hua University
RP Univ Calif Berkeley, Lawrence Berkeley Lab, 1 Cyclotron Rd,MS 50F, Berkeley, CA 94720 USA.
EM apinar@lbl.gov; liucl@mx.nthu.edu.tw
RI Pinar, Ali/AAA-8335-2019
CR Cormen T.H., 1990, Introduction to Algorithms
   Marculescu R, 1997, IEICE T FUND ELECTR, VE80A, P1924
   Marculescu R, 1999, IEEE T COMPUT AID D, V18, P973, DOI 10.1109/43.771179
   Marculescu R, 1997, DES AUT CON, P570, DOI 10.1145/266021.266287
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
   [No title captured]
NR 9
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2003
VL 8
IS 2
BP 214
EP 221
DI 10.1145/762488.762492
PG 8
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 665NA
UT WOS:000182126100004
DA 2024-07-18
ER

PT J
AU Chang, YW
   Zhu, K
   Wu, GM
   Wong, DF
   Wong, CK
AF Chang, YW
   Zhu, K
   Wu, GM
   Wong, DF
   Wong, CK
TI Analysis of FPGA/FPIC switch modules
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; experimentation; measurement; performance
ID PROGRAMMABLE GATE ARRAYS
AB Switch modules are the most important component of the routing resources in FPGAs/FPICs. Previous works have shown that switch modules with higher routability result in better area performance for practical applications. We consider in this paper an FPGA/FPIC switch-module analysis problem: the inputs consist of a switch-module description and the number of nets required to be routed through the switch module; the question is to determine if there exists a feasible routing for the routing requirements on the switch module. As a fundamental problem for the analysis of switch modules, this problem is applicable to the design and routability evaluation of FPGA/FPIC switch modules and FPGA/FPIC routing. We present a network-flow-based approximation algorithm for this problem. Based on mathematical analyses, we show that this algorithm has provably good performance with the bounds 5 and 5/4 away from the optima for two types of switch modules, respectively. Extensive experiments show that this algorithm is highly accurate and runs very efficiently.
C1 Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan.
   Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan.
   Nan Hua Univ, Dept Informat Management, Chiayi, Taiwan.
   Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA.
   Chinese Univ Hong Kong, Dept Comp Sci & Engn, Hong Kong, Hong Kong, Peoples R China.
C3 National Taiwan University; National Taiwan University; Nanhua
   University; University of Illinois System; University of Illinois
   Urbana-Champaign; Chinese University of Hong Kong
RP Chang, YW (corresponding author), Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan.
RI Wong, Dean/ADW-5225-2022
OI Wong, Martin DF/0000-0001-8274-9688; CHANG, YAO-WEN/0000-0002-0564-5719
CR *ACT CORP, 1995, FPGA DAT BOOK DES GU
   [Anonymous], IEEE J SOLID STATE C
   [Anonymous], 1992, Field-Programmable Gate Arrays
   *APT INC, 1992, FPIC AX1024D PREL DA
   BETZ V, 2000, P ACM SIGDA INT S FI, P175
   Betz V., 1999, Architecture and CAD for Deep-Submicron FPGAs
   Bhat N.B., P 1992 IEEE INT C CO, DOI [10.1109/ICCD.1992.276199, DOI 10.1109/ICCD.1992.276199]
   BROWN S, 1992, IEEE T COMPUT AID D, V11, P620, DOI 10.1109/43.127623
   BROWN SD, 1993, IEEE T COMPUT AID D, V12, P1827, DOI 10.1109/43.251146
   Chang Yao-Wen., 1996, ACM Trans. Design Autom. Electron. Syst.
   CHANG YW, 1994, P 1994 IEEE ACM INT, P356
   CHANG YW, 1995, P IEEE INT C COMP DE, P394
   CHANG YW, 1996, P ACM INT S FPGAS, P80
   CHANG YW, 1995, P IEEE INT C COMP DE, P372
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Graham RL., 1989, Concrete Mathematics
   GUO, 1992, P IEEE CUST INT CIRC
   Hennessy J. L., 2012, Computer Architecture A Quantitative Approach, V5th
   Lemieux G., 1997, INT S PHYS DESIGN, P60
   LEMIEUX GG, 1993, P ACM SIGDA PHYS DES, P215
   *LUC TECHN, 1996, FIELD PROGR GAT ARR
   MARPLE D, 1992, P 1 INT ACM SIGDA WO, P39
   ROSE J, 1991, IEEE J SOLID-ST CIRC, V26, P277, DOI 10.1109/4.75006
   Shyu M, 2000, IEEE T COMPUT, V49, P348, DOI 10.1109/12.844347
   SLEATOR DD, 1983, J COMPUT SYST SCI, V26, P362, DOI 10.1016/0022-0000(83)90006-5
   Thakur S, 1997, IEEE T COMPUT AID D, V16, P32, DOI 10.1109/43.559330
   TRIMBERGER S, 1992, P IEEE INT C COMP DE, P91
   Trimberger S.M., 1994, FIELD PROGRAMMABLE G
   Wilton S. J. E., 1997, THESIS U TORONTO TOR
   Wu G.-M., 1998, P ACM INT S PHYS DES, P158
   Wu GM, 1999, IEEE T COMPUT, V48, P1107, DOI 10.1109/12.805159
   Wu YL, 1996, IEEE T COMPUT AID D, V15, P33, DOI 10.1109/43.486270
   *XIL INC, 1996, PROGR LOG DAT BOOK
   ZHU K, 1993, P IEEE ACM INT C COM, P481
NR 34
TC 3
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1515 BROADWAY, NEW YORK, NY 10036 USA
SN 1084-4309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2003
VL 8
IS 1
BP 11
EP 37
DI 10.1145/606603.606605
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 645CX
UT WOS:000180959600002
DA 2024-07-18
ER

PT J
AU Hou, TS
   Zhen, PN
   Ji, ZG
   Chen, HB
AF Hou, Tianshu
   Zhen, Peining
   Ji, Zhigang
   Chen, Hai-Bao
TI A Deep Learning Framework for Solving Stress-based Partial Differential
   Equations in Electromigration Analysis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Electromigration; hydrostatic stress; interconnect tree; neural network
ID NEURAL-NETWORKS; EVOLUTION
AB The electromigration-induced reliability issues (EM) in very large scale integration (VLSI) circuits have attracted continuous attention due to technology scaling. Traditional EM methods lead to inaccurate results incompatible with the advanced technology nodes. In this article, we propose a learning-based model by enforcing physical constraints of EM kinetics to solve the EM reliability problem. The method aims at solving stress-based partial differential equations (PDEs) to obtain the hydrostatic stress evolution on interconnect trees during the void nucleation phase, considering varying atom diffusivity on each segment, which is one of the EM random characteristics. The approach proposes a crafted neural network-based framework customized for the EM phenomenon and provides mesh-free solutions benefiting from the employment of automatic differentiation (AD). Experimental results obtained by the proposed model are compared with solutions obtained by competing methods, showing satisfactory accuracy and computational savings.
C1 [Hou, Tianshu; Zhen, Peining; Ji, Zhigang; Chen, Hai-Bao] Shanghai Jiao Tong Univ, Dept Micro Nano Elect, Shanghai 200240, Peoples R China.
C3 Shanghai Jiao Tong University
RP Chen, HB (corresponding author), Shanghai Jiao Tong Univ, Dept Micro Nano Elect, Shanghai 200240, Peoples R China.
EM houtianshu@sjtu.edu.cn; zhenpn@sjtu.edu.cn; zhigangji@sjtu.edu.cn;
   haibaochen@sjtu.edu.cn
RI Chen, Hai-Bao/Q-2368-2017; Tianshu, Hou/KDM-5423-2024
OI Tianshu, Hou/0000-0001-5349-1825; Zhen, Peining/0000-0002-8439-876X
FU National Key Research and Development Program of China [2019YFB2205005]
FX This work is supported by the National Key Research and Development
   Program of China under grant 2019YFB2205005.
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Alam Syed Mohiul, 2004, THESIS MIT
   Baydin A. G., 2015, arXiv, DOI [DOI 10.48550/ARXIV.1502.05767, 10.48550/arXiv.1502.05767]
   BLACK JR, 1969, IEEE T ELECTRON DEV, VED16, P338, DOI 10.1109/T-ED.1969.16754
   BLECH IA, 1976, J APPL PHYS, V47, P1203, DOI 10.1063/1.322842
   Chatterjee S, 2018, IEEE T COMPUT AID D, V37, P1317, DOI 10.1109/TCAD.2017.2666723
   Chen HB, 2016, IEEE T COMPUT AID D, V35, P1811, DOI 10.1109/TCAD.2016.2523898
   Chen L, 2021, IEEE T COMPUT AID D, V40, P350, DOI 10.1109/TCAD.2020.2994271
   Chen L, 2020, IEEE T VLSI SYST, V28, P421, DOI 10.1109/TVLSI.2019.2940197
   FORNBERG B, 1981, ACM T MATH SOFTWARE, V7, P512, DOI 10.1145/355972.355979
   Grabmeier Johannes, 2003, COMPUTER ALGEBRA HIS, P1
   Hau-Riege SP, 2000, J MATER RES, V15, P1797, DOI 10.1557/JMR.2000.0259
   Hauschildt M, 2013, INT RELIAB PHY SYM
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   HORNIK K, 1989, NEURAL NETWORKS, V2, P359, DOI 10.1016/0893-6080(89)90020-8
   Hou TS, 2022, IEEE T COMPUT AID D, V41, P5501, DOI 10.1109/TCAD.2022.3166103
   Huang X, 2016, IEEE T COMPUT AID D, V35, P1848, DOI 10.1109/TCAD.2016.2524540
   Huang X, 2014, DES AUT CON, DOI 10.1145/2593069.2593180
   Jin WT, 2021, DES AUT CON, P919, DOI 10.1109/DAC18074.2021.9586239
   Jin WT, 2021, PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), P1382, DOI 10.23919/DATE51398.2021.9474231
   KORHONEN MA, 1993, J APPL PHYS, V73, P3790, DOI 10.1063/1.354073
   Lagaris IE, 1998, IEEE T NEURAL NETWOR, V9, P987, DOI 10.1109/72.712178
   Li ZY, 2021, Arxiv, DOI [arXiv:2010.08895, DOI 10.48550/ARXIV.2010.08895]
   Lloyd JR, 2008, IPFA 2008: PROCEEDINGS OF THE 15TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL & FAILURE ANALYSIS OF INTEGRATED CIRCUITS, P297
   Meng XH, 2019, Arxiv, DOI arXiv:1909.10145
   Nassif SR, 2008, ASIA S PACIF DES AUT, P317
   Ohring M., 1998, Reliability and Failure of Electronic Material and Devices
   Paszke Adam, 2017, P NIPSWORKSHOP
   Pei KX, 2017, Arxiv, DOI arXiv:1705.06640
   Raissi M, 2019, J COMPUT PHYS, V378, P686, DOI 10.1016/j.jcp.2018.10.045
   Ruthotto L, 2018, Arxiv, DOI arXiv:1804.04272
   Shu C, 2003, COMPUT METHOD APPL M, V192, P941, DOI 10.1016/S0045-7825(02)00618-7
   Sukharev V, 2016, IEEE T DEVICE MAT RE, V16, P50, DOI 10.1109/TDMR.2015.2508447
   Sun ZY, 2020, IEEE T DEVICE MAT RE, V20, P376, DOI 10.1109/TDMR.2020.2981628
   Wang XY, 2021, IEEE T COMPUT AID D, V40, P507, DOI 10.1109/TCAD.2020.3001264
   Wu GZ, 2021, CHAOS SOLITON FRACT, V152, DOI 10.1016/j.chaos.2021.111393
   Zang YH, 2020, J COMPUT PHYS, V411, DOI 10.1016/j.jcp.2020.109409
NR 37
TC 0
Z9 0
U1 4
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2023
VL 28
IS 4
AR 57
DI 10.1145/3567424
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N3CU6
UT WOS:001035842400010
DA 2024-07-18
ER

PT J
AU Zhang, Q
   Huang, HJ
   Li, JZ
   Zhang, YH
   Li, YF
AF Zhang, Qing
   Huang, Huajie
   Li, Jizuo
   Zhang, Yuhang
   Li, Yongfu
TI CmpCNN: CMP Modeling with Transfer Learning CNN Architecture
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Physical verification; chemical mechanical polishing; tranfer learning;
   convolutional neural network
ID CHEMICAL-MECHANICAL PLANARIZATION; MATERIAL REMOVAL RATE; FRAMEWORK;
   PATTERN
AB Performing chemical mechanical polishing (CMP) modeling for physical verification on an integrated circuit (IC) chip is vital to minimize its manufacturing yield loss. Traditional CMP models calculate post-CMP topography height of the IC's layout based on physical principles and empirical experiments, which is computationally costly and time-consuming. In this work, we propose a CmpCNN framework based on convolutional neural networks (CNNs) with a transfer learning method to accelerate the CMP modeling process. It utilizes a multi-input strategy by feeding the binary image of layout and its density into our CNN-based model to extract features more efficiently. The transfer learning method is adopted to different CMP process parameters and different categories of circuits to further improve its prediction accuracy and convergence speed. Experimental results show that our CmpCNN framework achieves a competitive root mean square error (RMSE) of 2.7733 angstrom with 1.89x reduction compared to the prior work, and a 57x speedup compared to the commercial CMP simulation tool.
C1 [Zhang, Qing; Huang, Huajie; Li, Jizuo; Zhang, Yuhang; Li, Yongfu] Shanghai Jiao Tong Univ, Dept Micro Nano Elect, 800 Dongchuan Rd, Shanghai 200240, Peoples R China.
   [Zhang, Qing; Huang, Huajie; Li, Jizuo; Zhang, Yuhang; Li, Yongfu] Shanghai Jiao Tong Univ, MoE Key Lab Artificial Intelligence, 800 Dongchuan Rd, Shanghai 200240, Peoples R China.
C3 Shanghai Jiao Tong University; Shanghai Jiao Tong University
RP Li, YF (corresponding author), Shanghai Jiao Tong Univ, Dept Micro Nano Elect, 800 Dongchuan Rd, Shanghai 200240, Peoples R China.; Li, YF (corresponding author), Shanghai Jiao Tong Univ, MoE Key Lab Artificial Intelligence, 800 Dongchuan Rd, Shanghai 200240, Peoples R China.
EM yongfu.li@sjtu.edu.cn
OI Huang, Huajie/0000-0003-1541-5412; Zhang, Yuhang/0000-0002-4101-6207
FU National Natural Science Foundation of China [62141414]
FX This research is supported the National Natural Science Foundation of
   China under Grant No. 62141414.
CR Alawieh MB, 2021, IEEE T COMPUT AID D, V40, P373, DOI 10.1109/TCAD.2020.2995338
   Banerjee G., 2008, ECS Transactions, V13, P1, DOI [10.1149/1.2912973, DOI 10.1149/1.2912973]
   Bao H, 2020, IEEE T COMP PACK MAN, V10, P723, DOI 10.1109/TCPMT.2020.2979472
   Bao Han, 2020, ELECTRONICS, V9, P7
   Branco P, 2019, NEUROCOMPUTING, V343, P76, DOI 10.1016/j.neucom.2018.11.100
   Cai Hong, 2007, THESIS MIT
   Cai JZ, 2021, DES AUT CON, P187, DOI 10.1109/DAC18074.2021.9586325
   Cai JZ, 2021, IEEE T COMPUT AID D, V40, P603, DOI 10.1109/TCAD.2020.3001380
   Chen XC, 2012, APPL SURF SCI, V258, P8469, DOI 10.1016/j.apsusc.2012.04.079
   Dong Y, 2018, J MATER SCI, V53, P10732, DOI 10.1007/s10853-018-2357-6
   Francisco L, 2019, PROC SPIE, V10962, DOI 10.1117/12.2514467
   Gbondo-Tugbawa Tamba Edward, 2002, THESIS MIT
   Ghulghazaryan R., 2017, ICPT 2017 INT C PLAN, P1
   Ghulghazaryan R, 2019, ECS J SOLID STATE SC, V8, pP3154, DOI 10.1149/2.0231905jss
   Ghulghazaryan R, 2015, 2015 INTERNATIONAL CONFERENCE ON PLANARIZATION/CMP TECHNOLOGY (ICPT)
   GREENWOOD JA, 1966, PROC R SOC LON SER-A, V295, P300, DOI 10.1098/rspa.1966.0242
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He X, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3372044
   Huang GY, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3451179
   Hui Colin, 2009, DESIGN MANUFACTURABI, V7275, P495
   Jiang YY, 2022, ACM T DES AUTOMAT EL, V27, DOI 10.1145/3517130
   Katakamsetty U, 2017, PROC SPIE, V10148, DOI 10.1117/12.2262076
   Katakamsetty Ushasree, 2018, P INT C PLANARIZATIO
   Katakamsetty Ushasree, 2016, P DESIGNPROCESSTECHN, P173
   Kingma Diederik P., 2015, P 3 INT C LEARN
   Lee HS, 2013, PRECIS ENG, V37, P483, DOI 10.1016/j.precisioneng.2012.12.006
   Li YB, 2019, IEEE T COMPUT AID D, V38, P1900, DOI 10.1109/TCAD.2018.2864251
   Liu CW, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2886097
   Liu MY, 2022, IEEE T COMPUT AID D, V41, P762, DOI 10.1109/TCAD.2021.3065919
   Lu YC, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942063
   Luo JF, 2001, IEEE T SEMICONDUCT M, V14, P112, DOI 10.1109/66.920723
   Mentor Graphics, 2021, CAL CMPANALYZER US M
   Netto R, 2022, IEEE T COMPUT AID D, V41, P1481, DOI 10.1109/TCAD.2021.3079126
   Onto Innovation, 2021, OPT CRIT DIM OCD MET
   Ouma Dennis Okumu, 1998, THESIS MIT
   Ouyang C, 2000, IEEE T SEMICONDUCT M, V13, P286, DOI 10.1109/66.857937
   Pan SJ, 2010, IEEE T KNOWL DATA EN, V22, P1345, DOI 10.1109/TKDE.2009.191
   Park Tae Hong, 2002, Ph. D. Dissertation.
   Paszke Adam, 2017, NIPS W
   Riou Gregory, 2010, P IEEE INT 3D SYSTEM, P1
   Rokni SA, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3414062
   Ruan WB, 2012, J SEMICOND, V33, DOI 10.1088/1674-4926/33/8/086001
   Samy Aravind Narayana, 2013, P EUROPEAN MASK LITH, V8886, P45
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Seongbo Shim, 2017, Proceedings of the SPIE, V10147, DOI 10.1117/12.2257904
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Suzuki Shuhei, 2018, IEICE TECHNICAL REPO, V117, P103
   Talebi H, 2018, IEEE T IMAGE PROCESS, V27, P3998, DOI 10.1109/TIP.2018.2831899
   Vasilev B, 2012, MICROELECTRON ENG, V91, P159, DOI 10.1016/j.mee.2011.09.007
   Vasilev B, 2011, IEEE T SEMICONDUCT M, V24, P338, DOI 10.1109/TSM.2011.2107756
   Wang HR, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218757
   Wang Naixing, 2019, ACM T DES AUTOMAT EL, V24, P1
   Wang YG, 2015, MICROELECTRON ENG, V134, P54, DOI 10.1016/j.mee.2015.02.012
   Weiss Karl, 2016, Journal of Big Data, V3, DOI 10.1186/s40537-016-0043-6
   Yosinski J., 2014, Adv Neural Inf Process Syst, V2, P3320, DOI DOI 10.48550/ARXIV.1411.1792
   Yosinski J, 2014, ADV NEUR IN, V27
   YukiWatanabe Taiki Kimura, 2017, P OPTICAL MICROLITHO, V10147, P137
   Zantye PB, 2004, MAT SCI ENG R, V45, P89, DOI 10.1016/j.mser.2004.06.002
   Zhang Q, 2022, INTEGRATION, V85, P10, DOI 10.1016/j.vlsi.2022.02.010
   Zhao GY, 2020, NANOTECHNOL REV, V9, P182, DOI 10.1515/ntrev-2020-0016
NR 60
TC 0
Z9 0
U1 8
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2023
VL 28
IS 4
AR 58
DI 10.1145/3569941
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA N3CU6
UT WOS:001035842400011
DA 2024-07-18
ER

PT J
AU Huang, YZ
   Wen, K
   Lin, LM
   Xu, L
   Hsieh, SY
AF Huang, Yanze
   Wen, Kui
   Lin, Limei
   Xu, Li
   Hsieh, Sun-Yuan
TI Component Fault Diagnosability of Hierarchical Cubic Networks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Fault diagnosis; component diagnosability; reliability; hierarchical
   cubic network
ID NEIGHBOR CONDITIONAL DIAGNOSABILITY; CROSSED CUBES; CONNECTIVITY;
   RELIABILITY; DIAGNOSIS; TOLERANCE; (N
AB The fault diagnosability of a network indicates the self-diagnosis ability of the network, thus it is an important measure of robustness of the network. As a neoteric feature for measuring fault diagnosability, the r-component diagnosability ct(r) (G) of a network G imposes the restriction that the number of components is at least r in the remaining network of G by deleting faulty set X, which enhances the diagnosability of G. In this article, we establish the r-component diagnosability for n-dimensional hierarchical cubic network HCNn, and we show that, under both PMC model and MM* model, the r-component diagnosability of HCNn is rn - 1/2 (r - 1)r + 1 for n >= 2 and 1 <= r <= n - 1. Moreover, we introduce the concepts of 0-PMC subgraph and 0-MM* subgraph of HCNn. Then, we make use of 0-PMC subgraph and 0-MM* subgraph of HCNn to design two algorithms under PMC model and MM* model, respectively, which are practical and efficient for component fault diagnosis of HCNn. Besides, we compare the r-component diagnosability of HCNn with the extra conditional diagnosability, diagnosability, good-neighbor diagnosability, pessimistic diagnosability, and conditional diagnosability, and we verify that the r-component diagnosability of HCNn is higher than the other types of diagnosability.
C1 [Huang, Yanze; Wen, Kui] Fujian Univ Technol, Sch Comp Sci & Math, Fujian Prov Key Lab Big Data Min & Applicat, 3 Xueyuan Rd, Fuzhou 350118, Fujian, Peoples R China.
   [Lin, Limei; Xu, Li] Fujian Normal Univ, Coll Comp & Cyber Secur, 8 Xuefu South Rd, Fuzhou 350117, Fujian, Peoples R China.
   [Hsieh, Sun-Yuan] Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, 1 Univ Rd, Tainan 70101, Taiwan.
C3 Fujian University of Technology; Fujian Normal University; National
   Cheng Kung University
RP Hsieh, SY (corresponding author), Natl Cheng Kung Univ, Dept Comp Sci & Informat Engn, 1 Univ Rd, Tainan 70101, Taiwan.
EM yzhuang@fjut.edu.cn; 782065203@qq.com; linlimei@fjnu.edu.cn;
   xuli@fjnu.edu.cn; hsiehsy@mail.ncku.edu.tw
RI Hsieh, Sun-Yuan/AAE-1087-2022
OI XU, Li/0000-0002-8972-3373; Hsieh, Sun-Yuan/0000-0003-4746-3179; Huang,
   Yanze/0000-0002-9468-8701
FU National Natural Science Foundation of China [62102088, 62171132,
   U1905211, 61771140, 61773415]; Fok Ying Tung Education Foundation
   [171061]; Natural Science Foundation of Fujian Province [2021J05228,
   2019J05113, 2020J01891]; Fujian University of Technology [GJ-YB-20-06]
FX This work was supported in part by the National Natural Science
   Foundation of China under Grant 62102088, Grant 62171132, Grant
   U1905211, Grant 61771140, Grant 61773415, in part by the Fok Ying Tung
   Education Foundation under Grant 171061, in part by the Natural Science
   Foundation of Fujian Province under Grant 2021J05228, Grant 2019J05113,
   Grant 2020J01891, in part by the Fujian University of Technology under
   Grant GJ-YB-20-06.
CR Bondy J.A., 2008, GRAPH THEORY
   Chang Guey-Yun, 2005, IEEE TRAN PARALLEL D, V16, P341
   Chang NW, 2018, IEEE T DEPEND SECURE, V15, P207, DOI 10.1109/TDSC.2016.2562620
   Chattopadhyay S, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3460004
   Chen CA, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442091
   Cheng ED, 2019, THEOR COMPUT SCI, V757, P56, DOI 10.1016/j.tcs.2018.07.018
   Cheng E, 2015, J INTERCONNECT NETW, V15, DOI 10.1142/S0219265915500073
   Fan JX, 2002, IEEE T PARALL DISTR, V13, P687, DOI 10.1109/TPDS.2002.1019858
   GHOSE K, 1995, IEEE T PARALL DISTR, V6, P427, DOI 10.1109/71.372797
   Gu MM, 2019, THEOR COMPUT SCI, V776, P138, DOI 10.1016/j.tcs.2019.01.020
   Guo J, 2019, THEOR COMPUT SCI, V755, P81, DOI 10.1016/j.tcs.2018.06.046
   Han W., 2015, APPL MATH SCI, V9, P7247, DOI [10.12988/ams.2015.510679, DOI 10.12988/AMS.2015.510679]
   Lai PL, 2005, IEEE T COMPUT, V54, P165, DOI 10.1109/TC.2005.19
   Lee CW, 2011, IEEE T DEPEND SECURE, V8, P246, DOI 10.1109/TDSC.2009.52
   Li XY, 2019, THEOR COMPUT SCI, V766, P16, DOI 10.1016/j.tcs.2018.09.014
   Lin LM, 2019, IEEE T DEPEND SECURE, V16, P1086, DOI 10.1109/TDSC.2017.2726541
   Lin LM, 2018, IEEE T DEPEND SECURE, V15, P542, DOI 10.1109/TDSC.2016.2593446
   Lin LM, 2018, IEEE T RELIAB, V67, P285, DOI 10.1109/TR.2017.2760905
   [林丽美 Lin Limei], 2013, [山东大学学报. 理学版, Journal of Shandong University. Natural Science], V48, P85
   Liu HQ, 2019, THEOR COMPUT SCI, V790, P66, DOI 10.1016/j.tcs.2019.04.028
   Liu JF, 2022, J PARALLEL DISTR COM, V162, P17, DOI 10.1016/j.jpdc.2021.12.004
   Lv MJ, 2019, THEOR COMPUT SCI, V757, P44, DOI 10.1016/j.tcs.2018.07.017
   Maeng J., 1981, FTCS-11. The Eleventh Annual International Symposium on Fault-Tolerant Computing, P173
   Peng SL, 2012, APPL MATH COMPUT, V218, P10406, DOI 10.1016/j.amc.2012.03.092
   Pomeranz I, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3433929
   PREPARATA FP, 1967, IEEE TRANS ELECTRON, VEC16, P848, DOI 10.1109/PGEC.1967.264748
   SENGUPTA A, 1992, IEEE T COMPUT, V41, P1386, DOI 10.1109/12.177309
   Sun XL, 2021, THEOR COMPUT SCI, V883, P44, DOI 10.1016/j.tcs.2021.06.001
   Xu X, 2017, THEOR COMPUT SCI, V659, P53, DOI 10.1016/j.tcs.2016.11.007
   Yuan J, 2015, IEEE T PARALL DISTR, V26, P1165, DOI 10.1109/TPDS.2014.2318305
   Zhang SR, 2022, COMPUT J, V65, P1129, DOI 10.1093/comjnl/bxaa155
   Zhang SR, 2016, INT J COMPUT MATH, V93, P482, DOI 10.1080/00207160.2015.1020796
   Zhao SL, 2018, Arxiv, DOI arXiv:1812.00004
   Zhou SM, 2016, THEOR COMPUT SCI, V609, P421, DOI 10.1016/j.tcs.2015.10.030
   Zhu Q, 2013, IEEE T COMPUT, V62, P2337, DOI 10.1109/TC.2012.106
   Zhuang HB, 2022, INT J FOUND COMPUT S, V33, P67, DOI 10.1142/S0129054121500374
   Zhuang HB, 2021, THEOR COMPUT SCI, V896, P145, DOI 10.1016/j.tcs.2021.10.011
NR 37
TC 1
Z9 1
U1 2
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2023
VL 28
IS 3
AR 39
DI 10.1145/3577018
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA G2NH9
UT WOS:000987582800010
DA 2024-07-18
ER

PT J
AU Song, LY
   Chou, CY
   Kuo, TC
   Liu, CN
   Huang, JD
AF Song, Ling-Yen
   Chou, Chih-Yun
   Kuo, Tung-Chieh
   Liu, Chien-Nan
   Huang, Juinn-Dar
TI Machine Learning Assisted Circuit Sizing Approach for Low-Voltage Analog
   Circuits with Efficient Variation-Aware Optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Process variation; low power analog circuit sizing; evolutionary
   algorithm; machine learning
ID YIELD OPTIMIZATION; DESIGN; DRIVEN; CMOS; GENERATION; SURFACES
AB Low-power analog design is a hot topic for various power efficient applications. Sizing low-power analog circuits is not easy because the increasing uncertainties from low-voltage techniques magnify process variation effects on the design yield. Simulation-based approaches are often adopted for analog circuit sizing because of its high accuracy and adaptability in different cases. However, if process variation is also considered, the huge number of simulations becomes almost infeasible for large circuits. Although there are some recent works that adopt machine learning (ML) techniques to speed up the optimization process, the process variation effects are still hard to be considered in those approaches. Using the popular evolutionary algorithm (EA) as an example, this paper proposes an ML-assisted prediction model to speed up the variation-aware circuit sizing technique for low-voltage analog circuits. By predicting the likelihood for a design that has worse performance, the enhanced EA process is able to skip many unnecessary simulations to reduce the convergence time. Moreover, a novel force-directed model is proposed to guide the optimization toward better yield. Based on the performance of prior circuit samples in the EA optimization, the proposed force model is able to predict the likelihood of a design that has better yield without time-consuming Monte Carlo simulations. Compared with prior works, the proposed approach significantly reduces the number of simulations in the yield-aware EA optimization, which helps to generate practical low-voltage designs with high reliability and low cost.
C1 [Song, Ling-Yen; Chou, Chih-Yun; Kuo, Tung-Chieh; Liu, Chien-Nan; Huang, Juinn-Dar] Natl Yang Ming Chiao Tung Univ, Inst Elect, 1001 Univ Rd, Hsinchu 300, Taiwan.
C3 National Yang Ming Chiao Tung University
RP Song, LY (corresponding author), Natl Yang Ming Chiao Tung Univ, Inst Elect, 1001 Univ Rd, Hsinchu 300, Taiwan.
EM audrey1535.ee07g@nctu.edu.tw; yun20030829@gmail.com;
   tonykuo86@gmail.com; jimmyliu@nctu.edu.tw; jdhuang@mail.nctu.edu.tw
OI Liu, Chien-Nan/0000-0002-4907-898X; Huang, Juinn-Dar/0000-0001-5961-7863
CR Abel I, 2019, PR IEEE COMP DESIGN, P413, DOI 10.1109/ICCD46524.2019.00065
   Alpaydin G, 2003, IEEE T EVOLUT COMPUT, V7, P240, DOI 10.1109/TEVC.2003.808914
   ANTREICH KJ, 1994, IEEE T COMPUT AID D, V13, P57, DOI 10.1109/43.273749
   Bhunia S, 2011, LOW-POWER VARIATION-TOLERANT DESIGN IN NANOMETER SILICON, P433, DOI 10.1007/978-1-4419-7418-1
   Chatterjee B, 2017, IEEE T NANOTECHNOL, V16, P406, DOI 10.1109/TNANO.2017.2656161
   Dani LM, 2021, IEEE T COMPUT AID D, V40, P2117, DOI 10.1109/TCAD.2020.3037881
   De Smedt B., 2003, IEEE Design, Automation and Test in Europe
   Eick M, 2012, IEEE T COMPUT AID D, V31, P1145, DOI 10.1109/TCAD.2012.2190069
   Fakhfakh M, 2010, ANALOG INTEGR CIRC S, V63, P71, DOI 10.1007/s10470-009-9361-3
   Gielen Georges, 1989, ESSCIRC '89: Proceedings of the 15th European Solid-State Circuits Conference, P252
   Gonzalez R, 1997, IEEE J SOLID-ST CIRC, V32, P1210, DOI 10.1109/4.604077
   Guerra-Gomez I, 2013, 2013 IEEE CONGRESS ON EVOLUTIONARY COMPUTATION (CEC), P3161
   Haga Y, 2005, IEEE INT SYMP CIRC S, P220, DOI 10.1109/ISCAS.2005.1464564
   Hakhamaneshi K, 2019, ICCAD-IEEE ACM INT, DOI 10.1109/iccad45719.2019.8942062
   Kuo C, 2010, IEEE ACM DESIGN AUTO
   Li Y, 2009, DES AUT CON, P599
   Li ZY, 2006, 2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, P1591
   Liu B, 2011, IEEE T COMPUT AID D, V30, P793, DOI 10.1109/TCAD.2011.2106850
   Lyu WL, 2018, IEEE T CIRCUITS-I, V65, P1954, DOI 10.1109/TCSI.2017.2768826
   Markovic D, 2010, P IEEE, V98, P237, DOI 10.1109/JPROC.2009.2035453
   Massier T, 2008, IEEE T COMPUT AID D, V27, P2209, DOI 10.1109/TCAD.2008.2006143
   McConaghy T, 2009, IEEE T COMPUT AID D, V28, P1627, DOI 10.1109/TCAD.2009.2030351
   Meissner M, 2015, IEEE T COMPUT AID D, V34, P213, DOI 10.1109/TCAD.2014.2376987
   Mueller-Gritschneder D, 2010, DES AUT TEST EUROPE, P1088
   Near-threshold and subthreshold logic, 2014, GUID TECH DES FOR TE
   Phower, 2020, AN INV COEFF DES MET
   Sayed A, 2019, INT C MICROELECTRON, P316, DOI [10.1109/ICM48031.2019.9021474, 10.1109/icm48031.2019.9021474]
   Settaluri K, 2022, IEEE T COMPUT AID D, V41, P2794, DOI 10.1109/TCAD.2021.3120547
   Singh Pratibha, 2021, 2021 6th International Conference on Communication and Electronics Systems (ICCES), P237, DOI 10.1109/ICCES51350.2021.9488996
   Stopjakova V, 2018, RADIOENGINEERING, V27, P171, DOI 10.13164/re.2018.0171
   Svensson C, 2010, ANALOG INTEGR CIRC S, V65, P171, DOI 10.1007/s10470-010-9491-7
   Tiwary SK, 2006, DES AUT CON, P31, DOI 10.1109/DAC.2006.229172
   Uygur A, 2013, RADIOENGINEERING, V22, P458
   Wang MS, 2018, IEEE T COMPUT AID D, V37, P1929, DOI 10.1109/TCAD.2017.2778061
   Xu Y, 2005, DES AUT CON, P632, DOI 10.1109/DAC.2005.193888
   Zhang Q., 2020, IEEE INT C CAD
   Zhang XG, 2004, IEEE T CIRCUITS-II, V51, P571, DOI 10.1109/TCSII.2004.834536
   Zhao W, 2006, IEEE T ELECTRON DEV, V53, P2816, DOI 10.1109/TED.2006.884077
NR 38
TC 0
Z9 0
U1 4
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2023
VL 28
IS 2
AR 18
DI 10.1145/3567422
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA C8BO2
UT WOS:000964108900012
DA 2024-07-18
ER

PT J
AU Ebrahimi-Azandaryani, F
   Akbari, O
   Kamal, M
   Afzali-Kusha, A
   Pedram, M
AF Ebrahimi-Azandaryani, Farhad
   Akbari, Omid
   Kamal, Mehdi
   Afzali-Kusha, Ali
   Pedram, Massoud
TI Accuracy Configurable Adders with Negligible Delay Overhead in Exact
   Operating Mode
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Approximate adder; accuracy configurable; carry propagate adder;
   parallel prefix adder
ID APPROXIMATE ADDER; DESIGN; POWER
AB In this paper, two accuracy configurable adders capable of operating in approximate and exact modes are proposed. In the adders, which include a block-based carry propagate and a parallel prefix structure, the carry chains are cut off in the approximate mode limiting the carry chain depth to two blocks. In the case of parallel prefix adder, we propose a special carry generate tree equipped with a power gating means. In both of the proposed structures, the critical paths of the adders are not increased in the exact operating mode. Thus, the main objective of proposing these approximate adder structures is to present an accuracy configurable adder structure whose delay in the exact mode is almost the same as an exact adder. The efficacies of the proposed accuracy configurable adders are compared with some state-of-the-art adder structures using a 15nm CMOS technology. In addition, their efficacies are evaluated in two error-resilient applications. These studies show that the proposed carry-propagate adder has 22% (51%) lower energy consumption (error rate) compared to the best prior works. Also, the proposed parallel prefix adder provides, on average, 20% lower energy consumption compared to the exact parallel prefix adders.
C1 [Ebrahimi-Azandaryani, Farhad; Kamal, Mehdi; Afzali-Kusha, Ali] Univ Tehran, Sch Elect & Comp Engn, North Kargar St, Tehran 14395515, Iran.
   [Akbari, Omid] Tarbiat Modares Univ, Dept Elect & Comp Engn, Tehran 14115111, Iran.
   [Pedram, Massoud] Univ Southern Calif, Dept Elect & Comp Engn, 3740 McClintock Ave, Los Angeles, CA 90089 USA.
C3 University of Tehran; Tarbiat Modares University; University of Southern
   California
RP Ebrahimi-Azandaryani, F (corresponding author), Univ Tehran, Sch Elect & Comp Engn, North Kargar St, Tehran 14395515, Iran.
EM farhadebrahimi@ut.ac.ir; o.akbari@modares.ac.ir; mehdi.kamal@usc.edu;
   afzali@ut.ac.ir; pedram@usc.edu
RI Akbari, Omid/T-3846-2019; Kamal, Mehdi/I-3522-2018
OI Kamal, Mehdi/0000-0001-7098-6440; EbrahimiAzandaryani,
   Farhad/0000-0002-2991-2471; Akbari, Omid/0000-0003-4022-663X
CR Afzali-Kusha H, 2020, INT SYM QUAL ELECT, P67, DOI [10.1109/ISQED48828.2020.9137039, 10.1109/isqed48828.2020.9137039]
   Akbari O, 2018, IEEE T CIRCUITS-II, V65, P1089, DOI 10.1109/TCSII.2016.2633307
   Amanollahi S, 2020, P IEEE
   Angizi S, 2018, IEEE T NANOTECHNOL, V17, P795, DOI 10.1109/TNANO.2018.2836918
   [Anonymous], 2016, NANGATE STANDARD CEL
   Balasubramanian P, 2021, IEEE ACCESS, V9, P4518, DOI 10.1109/ACCESS.2020.3047651
   Camus V, 2015, IEEE INT SYMP CIRC S, P45, DOI 10.1109/ISCAS.2015.7168566
   Chen G, 2021, IEEE T COMPUT AID D, V40, P1489, DOI 10.1109/TCAD.2020.3015414
   Dimitrakopoulos G, 2021, IEEE T EMERG TOP COM, V9, P1479, DOI 10.1109/TETC.2021.3068729
   Ebrahimi-Azandaryani F, 2020, IEEE T CIRCUITS-II, V67, P137, DOI 10.1109/TCSII.2019.2901060
   Efstathiou C, 2013, IEEE T CIRCUITS-II, V60, P667, DOI 10.1109/TCSII.2013.2278088
   Frustaci F, 2019, IEEE T VLSI SYST, V27, P964, DOI 10.1109/TVLSI.2018.2881326
   Harris D, 2003, CONF REC ASILOMAR C, P2213
   Jiang HL, 2020, P IEEE, V108, P2108, DOI 10.1109/JPROC.2020.3006451
   Kamal M, 2014, DES AUT TEST EUROPE
   Kanani A, 2020, IEEE COMP SOC ANN, P434, DOI 10.1109/ISVLSI49217.2020.00085
   Lee J, 2021, IEEE ACCESS, V9, P119939, DOI 10.1109/ACCESS.2021.3108443
   Mahdiani HR, 2010, IEEE T CIRCUITS-I, V57, P850, DOI 10.1109/TCSI.2009.2027626
   Mohanty BK, 2014, IEEE T CIRCUITS-II, V61, P418, DOI 10.1109/TCSII.2014.2319695
   Mohapatra D, 2011, DES AUT TEST EUROPE, P950
   Myler HR., 2009, The pocket handbook of image processing algorithms in C
   Sato T, 2019, IEICE T ELECTRON, VE102C, P260, DOI 10.1587/transele.2018CDP0001
   Shafique M, 2015, DES AUT CON, DOI 10.1145/2744769.2744778
   Yang TX, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8350930
   Ye R, 2013, ICCAD-IEEE ACM INT, P48, DOI 10.1109/ICCAD.2013.6691096
   Zervakis G., 2018, IEEE T CIRCUITS SYST, VII
NR 26
TC 2
Z9 2
U1 1
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2023
VL 28
IS 1
AR 13
DI 10.1145/3549936
PG 14
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8B6LG
UT WOS:000917034400013
OA Bronze
DA 2024-07-18
ER

PT J
AU Liu, YJ
   Qu, TZ
   Dai, ZB
AF Liu, Yanjiang
   Qu, Tongzhou
   Dai, Zibin
TI A Low-Overhead and High-Security Cryptographic Circuit Design Utilizing
   the TIGFET-Based Three-Phase Single-Rail Pulse Register against
   Side-Channel Attacks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Side-channel attack; secure flip-flop design; three-phase single-rail
   pulse register; three-independent-gate field effect transistor
ID FLIP-FLOP; LOGIC; DPA; PRECHARGE; EFFICIENT
AB Side-channel attack (SCA) reveals confidential information by statistically analyzing physical manifestations, which is the serious threat to cryptographic circuits. Various SCA circuit-level countermeasures have been proposed as fundamental solutions to reduce the side-channel vulnerabilities of cryptographic implementations; however, such approaches introduce non-negligible power and area overheads. Among all of the circuit components, flip-flops are the main source of information leakage. This article proposes a three-phase single-rail pulse register (TSPR) based on the three-independent-gate field effect transistor (TIGFET) to achieve all desired properties with improved metrics of area and security. TIGFET-based TSPR consumes a constant power (MCV is 0.25%), has a low delay (12 ps), and employs only 10 TIGFET devices, which is applicable for the low-overhead and high-security cryptographic circuit design compared to the existing flip-flops. In addition, a set of TIGFET-based combinational basic gates are designed to reduce the area occupation and power consumption as much as possible. As a proof of concept, a simplified advanced encryption algorithm (AES), SM4 block cipher algorithm (SM4), and light-weight cryptographic algorithm (PRESENT) are built with the TIGFET-based library. SCA is implemented on the cryptographic implementations to prove its SCA resilience, and the SCA results show that the correct key of cryptographic circuits with TIGFET-based TSPRs is not guessed within 2,000 power traces.
C1 [Liu, Yanjiang; Qu, Tongzhou; Dai, Zibin] Informat Engn Univ, Zhengzhou, Peoples R China.
C3 PLA Information Engineering University
RP Liu, YJ (corresponding author), Informat Engn Univ, Zhengzhou, Peoples R China.
EM liuyj_1013@126.com; qutongzhou@outlook.com; daizb2004@126.com
RI Liu, Yanjiang/GQI-0311-2022
OI Liu, Yanjiang/0000-0003-1806-6748
CR Bellizia D, 2020, IEEE T CIRCUITS-I, V67, P2317, DOI 10.1109/TCSI.2020.2979831
   Bellizia D, 2018, IEEE T VLSI SYST, V26, P1368, DOI 10.1109/TVLSI.2018.2816914
   Bi Y, 2017, IEEE T EMERG TOP COM, V5, P340, DOI 10.1109/TETC.2016.2559159
   Bi Y, 2016, ACM J EMERG TECH COM, V13, DOI 10.1145/2816818
   Bi Y, 2016, DES AUT TEST EUROPE, P1538
   Bi Y, 2014, ASIAN TEST SYMPOSIUM, P342, DOI 10.1109/ATS.2014.69
   Bucci M, 2012, IEEE T VLSI SYST, V20, P2128, DOI 10.1109/TVLSI.2011.2165862
   Bucci M, 2011, IEEE T VLSI SYST, V19, P1147, DOI 10.1109/TVLSI.2010.2046505
   Choudary MO, 2018, IEEE T INF FOREN SEC, V13, P490, DOI 10.1109/TIFS.2017.2757440
   De P, 2019, IEEE T VLSI SYST, V27, P1080, DOI 10.1109/TVLSI.2019.2896377
   Delledonne L, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3241047
   Gaillardon PE, 2016, IEEE INT SYMP CIRC S, P405, DOI 10.1109/ISCAS.2016.7527256
   Giacomin E, 2018, IEEE INT CONF VLSI, P107, DOI 10.1109/VLSI-SoC.2018.8644747
   Hu X. S., 2017, SECURITY OPPORTUNITI, P143
   Kocher P. C., 1996, Advances in Cryptology - CRYPTO'96. 16th Annual International Cryptology Conference. Proceedings, P104
   Kumar SD, 2019, IEEE T EMERG TOP COM, V7, P281, DOI 10.1109/TETC.2016.2645128
   Levi I, 2017, IEEE ACCESS, V5, P24797, DOI 10.1109/ACCESS.2017.2766243
   Masoumi M, 2020, IEEE T CIRCUITS-II, V67, P1314, DOI 10.1109/TCSII.2019.2932337
   Nassar M, 2010, DES AUT TEST EUROPE, P849
   Romero-González J, 2018, IEEE J EXPLOR SOLID-, V4, P35, DOI 10.1109/JXCDC.2018.2821638
   Sharifi MM, 2020, DES AUT TEST EUROPE, P1253, DOI 10.23919/DATE48585.2020.9116554
   Shen JZ, 2017, ELECTRON LETT, V53, P1236, DOI 10.1049/el.2017.2415
   Tang XF, 2014, IEEE INT SYMP CIRC S, P1660, DOI 10.1109/ISCAS.2014.6865471
   Tiri K., 2002, ESSCIRC 2002. Proceedings of the 28th European Solid-State Circuit Conference, P403
   Tiri K, 2003, LECT NOTES COMPUT SC, V2779, P125, DOI 10.1007/978-3-540-45238-6_11
   Vaquie B, 2012, IET CIRC DEVICE SYST, V6, P347, DOI 10.1049/iet-cds.2011.0345
   Wang XY, 2013, DES AUT CON
   Yellu P, 2021, ACM T DES AUTOMAT EL, V26, DOI 10.1145/3442380
   Zhang J, 2014, IEEE T CIRCUITS-I, V61, P2851, DOI 10.1109/TCSI.2014.2333675
NR 29
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2022
VL 27
IS 4
AR 36
DI 10.1145/3498339
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q7GY
UT WOS:000802852900008
DA 2024-07-18
ER

PT J
AU Bu, TC
   Yan, KG
   Tan, JWJ
AF Bu, Tiancong
   Yan, Kaige
   Tan, Jingweijia
TI Towards Fine-Grained Online Adaptive Approximation Control for Dense
   SLAM on Embedded GPUs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Approximate computing; dense SLAM; embedded GPUs; online adaptive
   control
ID SIMULTANEOUS LOCALIZATION; ALGORITHMS
AB Dense SLAM is an important application on an embedded environment. However, embedded platforms usually fail to provide enough computation resources for high-accuracy real-time dense SLAM, even with high-parallelism architecture such as GPUs. To tackle this problem, one solution is to design proper approximation techniques for dense SLAM on embedded GPUs. In this work, we propose two novel approximation techniques, critical data identification and redundant branch elimination. We also analyze the error characteristics of the other two techniques loop skipping and thread approximation. Then, we propose SLaPP, an online adaptive approximation controller, which aims to control the error to be under an acceptable threshold. The evaluation shows SLaPP can achieve 2.0x performance speedup and 30% energy saving on average compared to the case without approximation.
C1 [Bu, Tiancong; Yan, Kaige] Jilin Univ, Coll Commun Engn, 5372 Nanhu St, Changchun 130012, Peoples R China.
   [Tan, Jingweijia] Jilin Univ, Coll Comp Sci & Technol, 2699 Qianjin St, Changchun, Peoples R China.
C3 Jilin University; Jilin University
RP Yan, KG (corresponding author), Jilin Univ, Coll Commun Engn, 5372 Nanhu St, Changchun 130012, Peoples R China.
EM butc19@mails.jlu.edu.cn; yankaige@jlu.edu.cn; jtan@jlu.edu.cn
FU National Natural Science Foundation of China (NSFC) [61902142,
   61802143]; Jilin Scientific and Technological Development Program
   [20200403130SF, 20190701016GH, 20190201189JC]
FX The work is supported by National Natural Science Foundation of China
   (NSFC) under Grant No. 61902142, No. 61802143, Jilin Scientific and
   Technological Development Program under Grant No. 20200403130SF, No.
   20190701016GH and No. 20190201189JC.
CR Abouzahir M, 2018, ROBOT AUTON SYST, V100, P14, DOI 10.1016/j.robot.2017.10.019
   Adarsh P, 2020, INT CONF ADVAN COMPU, P687, DOI [10.1109/icaccs48705.2020.9074315, 10.1109/ICACCS48705.2020.9074315]
   Angeli A, 2008, IEEE INT CONF ROBOT, P1842, DOI 10.1109/ROBOT.2008.4543475
   [Anonymous], 2020, IEEE WINT CONF APPL
   [Anonymous], 2016, INT SYMP MICROARCH
   Bailey T, 2006, IEEE ROBOT AUTOM MAG, V13, P108, DOI 10.1109/MRA.2006.1678144
   Bodin B, 2018, IEEE INT CONF ROBOT, P3637
   Bodin B, 2016, 2016 INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURE AND COMPILATION TECHNIQUES (PACT), P57, DOI 10.1145/2967938.2967963
   Boikos K, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577365
   Bresson G, 2017, IEEE T INTELL VEHICL, V2, P194, DOI 10.1109/TIV.2017.2749181
   Cadena C, 2016, IEEE T ROBOT, V32, P1309, DOI 10.1109/TRO.2016.2624754
   Chen HX, 2018, PR IEEE COMP DESIGN, P397, DOI 10.1109/ICCD.2018.00066
   Choudhary S, 2015, IEEE INT CONF ROBOT, P4620, DOI 10.1109/ICRA.2015.7139839
   Curless B., 1996, Computer Graphics Proceedings. SIGGRAPH '96, P303, DOI 10.1145/237170.237269
   Davison AJ, 2007, IEEE T PATTERN ANAL, V29, P1052, DOI 10.1109/TPAMI.2007.1049
   Delmerico J, 2018, IEEE INT CONF ROBOT, P2502
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Fang WK, 2017, 2017 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY (ICFPT), P275, DOI 10.1109/FPT.2017.8280159
   Gupta V., 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P409, DOI 10.1109/ISLPED.2011.5993675
   Handa A, 2014, IEEE INT CONF ROBOT, P1524, DOI 10.1109/ICRA.2014.6907054
   Henry P., 2014, RGB-D Mapping: Using Depth Cameras for Dense 3D Modeling of Indoor Environments, P477, DOI [DOI 10.1007/978-3-642-28572-1_33, DOI 10.1007/978-3-642-28572-1, 10.1007/978-3-642-28572-133]
   Khalufa Abdullah., 2019, P INT C PAR DISTR PR, P3
   Khudia DS, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P554, DOI 10.1145/2749469.2750371
   Klein George, 2007, P1
   Kotselidis Christos, 2015, ARXIV PREPRINT ARXIV
   Lee D, 2012, 2012 9TH INTERNATIONAL CONFERENCE ON UBIQUITOUS ROBOTS AND AMBIENT INTELLIGENCE (URAL), P46, DOI 10.1109/URAI.2012.6462927
   Li S, 2018, INTERNATIONAL CONFERENCE ON SUPERCOMPUTING (ICS 2018), P341, DOI 10.1145/3205289.3205317
   Lin TY, 2014, LECT NOTES COMPUT SC, V8693, P740, DOI 10.1007/978-3-319-10602-1_48
   Liu ZH, 2017, INT S HIGH PERF COMP, P601, DOI 10.1109/HPCA.2017.51
   Low KL, 2007, 3DIM 2007: SIXTH INTERNATIONAL CONFERENCE ON 3-D DIGITAL IMAGING AND MODELING, PROCEEDINGS, P73
   Low Kok-Lim, 2006, THESIS U N CAROLINA
   Ma J., 2017, P DIGITAL TV WIRELES, P224
   Mahajan D, 2016, CONF PROC INT SYMP C, P66, DOI 10.1109/ISCA.2016.16
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Mur-Artal R, 2015, IEEE T ROBOT, V31, P1147, DOI 10.1109/TRO.2015.2463671
   Nardi L, 2015, IEEE INT CONF ROBOT, P5783, DOI 10.1109/ICRA.2015.7140009
   Newcombe RA, 2011, INT SYM MIX AUGMENT, P127, DOI 10.1109/ISMAR.2011.6092378
   Nistér D, 2004, PROC CVPR IEEE, P652
   Pei Y, 2020, INT CONFER PARA, P373, DOI 10.1145/3410463.3414636
   Pei Yan, 2019, 2019 28 INT C PAR AR
   Prisacariu V. A., 2017, ARXIV170800783
   RafaelWeilharter Fabian Schenk, 2018, OAGM WORKSH 2018, P120
   Rahimi A, 2013, IEEE T CIRCUITS-II, V60, P847, DOI 10.1109/TCSII.2013.2281934
   Ratter A, 2013, IEEE INT C INT ROBOT, P540, DOI 10.1109/IROS.2013.6696404
   Redmon J., 2018, IEEE C COMPUTER VISI
   Rusinkiewicz S, 2001, THIRD INTERNATIONAL CONFERENCE ON 3-D DIGITAL IMAGING AND MODELING, PROCEEDINGS, P145, DOI 10.1109/IM.2001.924423
   Saeedi Sajad, 2017, 2017 IEEE International Conference on Robotics and Automation (ICRA), P5716, DOI 10.1109/ICRA.2017.7989673
   Samadi Mehrzad, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P13, DOI 10.1145/2540708.2540711
   Samadi M, 2014, ACM SIGPLAN NOTICES, V49, P35, DOI 10.1145/2541940.2541948
   Sartori J, 2013, IEEE T MULTIMEDIA, V15, P279, DOI 10.1109/TMM.2012.2232647
   Schmitt M, 2019, PROCEEDINGS OF THE 28TH INTERNATIONAL CONFERENCE ON COMPILER CONSTRUCTION (CC '19), P170, DOI 10.1145/3302516.3307348
   Sidiroglou-Douskos Stelios, 2011, P ACM SIGSOFT S EUR, P124, DOI 10.1145/2025113.2025133
   Sturm J, 2012, IEEE INT C INT ROBOT, P573, DOI 10.1109/IROS.2012.6385773
   Tang SJ, 2020, PHOTOGRAMM ENG REM S, V86, P359, DOI 10.14358/PERS.86.6.359
   Wong D, 2016, INT S HIGH PERF COMP, P176, DOI 10.1109/HPCA.2016.7446063
   Yazdanbakhsh A, 2015, PROCEEDINGS OF THE 48TH ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO-48), P482, DOI 10.1145/2830772.2830810
   Zhang H, 2014, PLANT BIOTECHNOL J, V12, P797, DOI 10.1111/pbi.12200
   Zhang Q, 2014, DES AUT CON
   Zhang Q, 2015, DES AUT TEST EUROPE, P701
   Zia MZ, 2016, IEEE INT CONF ROBOT, P1292, DOI 10.1109/ICRA.2016.7487261
NR 60
TC 0
Z9 0
U1 1
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2022
VL 27
IS 2
AR 11
DI 10.1145/3486612
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZF1EO
UT WOS:000759317300007
DA 2024-07-18
ER

PT J
AU Park, H
   Ku, BW
   Chang, K
   Shim, D
   Lim, SK
AF Park, Heechun
   Ku, Bon Woong
   Chang, Kyungwook
   Shim, Da Eun
   Lim, Sung Kyu
TI Pseudo-3D Physical Design Flow for Monolithic 3D ICs: Comparisons and
   Enhancements
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Monolithic 3D IC; pseudo-3D approach; computer-aided design; 3D
   placement; timing closure
ID ANALYTICAL PLACEMENT
AB Studies have shown that monolithic 3D (M3D) ICs outperform the existing through-silicon-via (TSV) -based 3D ICs in terms of power, performance, and area (PPA) metrics, primarily due to the orders of magnitude denser vertical interconnections offered by the nano-scale monolithic inter-tier vias. In order to facilitate faster industry adoption of the M31) technologies, physical design tools and methodologies are essential. Recent academic efforts in developing an EDA algorithm for 3D ICs, mainly targeting placement using TSVs, are inadequate to provide commercial-quality GDS layouts. Lately, pseudo-3D approaches have been devised, which utilize commercial 2D IC EDA engines with tricks that help them operate as an efficient 3D IC CAD tool. In this article, we provide thorough discussions and fair comparisons (both qualitative and quantitative) of the state-of-the-art pseudo-3D design flows, with analysis of limitations in each design flow and solutions to improve their PPA metrics. Moreover, we suggest a hybrid pseudo-3D design flow that achieves both benefits. Our enhancements and the inter-mixed design flow, provide up to an additional 26% wirelength, 10% power consumption, and 23% of power-delay-product improvements.
C1 [Park, Heechun] Seoul Natl Univ, 1 Gwanak Ro, Seoul 08826, South Korea.
   [Ku, Bon Woong] Synopsys Inc, 690 E Middlefield Rd, Mountain View, CA 94043 USA.
   [Chang, Kyungwook] Sungkyunkwan Univ, 2066 Seobu Ro, Suwon 16419, Gyeonggi Do, South Korea.
   [Shim, Da Eun; Lim, Sung Kyu] Georgia Inst Technol, 266 Ferst Dr, Atlanta, GA 30332 USA.
C3 Seoul National University (SNU); Synopsys Inc; Sungkyunkwan University
   (SKKU); University System of Georgia; Georgia Institute of Technology
RP Park, H (corresponding author), Seoul Natl Univ, 1 Gwanak Ro, Seoul 08826, South Korea.
EM phcss10112@gmail.com; bon.ku@synopsys.com; k.chang@skku.edu;
   daeun@gatech.edu; limsk@ece.gatech.edu
OI Lim, Sung Kyu/0000-0002-2267-5282
FU BK21 FOUR program of the Education and Research Program for Future ICT
   Pioneers, Seoul National University in 2021
FX This work was supported by the BK21 FOUR program of the Education and
   Research Program for Future ICT Pioneers, Seoul National University in
   2021.
CR [Anonymous], 2009, P INT EL DEV M BALT
   Asanovic K., 2016, The Rocket Chip Generator
   Chan T. R., 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design, P212, DOI 10.1145/1123008.1123055
   Chang YC, 2016, PROCEEDINGS OF THE IEEE INTERNATIONAL CONFERENCE ON ADVANCED MATERIALS FOR SCIENCE AND ENGINEERING (IEEE-ICAMSE 2016), P1, DOI 10.1109/ICAMSE.2016.7840215
   Chen TC, 2008, IEEE T COMPUT AID D, V27, P1228, DOI 10.1109/TCAD.2008.923063
   Cong J, 2004, IEEE T COMPUT AID D, V23, P346, DOI 10.1109/TCAD.2004.823353
   Cong J, 1997, 1997 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN - DIGEST OF TECHNICAL PAPERS, P441, DOI 10.1109/ICCAD.1997.643573
   Cong J, 2007, ASIA S PACIF DES AUT, P780
   Cong J, 2009, ASIA S PACIF DES AUT, P361, DOI 10.1109/ASPDAC.2009.4796507
   Dae Hyun Kim, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P674
   Fiduccia C. M., 1982, DES AUT C P, P175, DOI DOI 10.1109/DAC.1982.1585498
   Goplen B, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P86, DOI 10.1109/ICCAD.2003.1257591
   Goplen B, 2007, DES AUT CON, P626, DOI 10.1109/DAC.2007.375239
   Hsu MK, 2011, DES AUT CON, P664
   Ku BW, 2018, PROCEEDINGS OF THE 2018 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'18), P90, DOI 10.1145/3177540.3178244
   Lu JW, 2016, PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), P11, DOI 10.1145/2872334.2872361
   Lu JW, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2699873
   Panth S, 2014, I SYMPOS LOW POWER E, P171, DOI 10.1145/2627369.2627642
   Pentapati S. S. K., 2020, P INT C COMPUTER AID, P1
   Samal SK, 2016, 2016 IEEE SOI-3D-SUBTHRESHOLD MICROELECTRONICS TECHNOLOGY UNIFIED CONFERENCE (S3S)
   Shi JJ, 2016, INT EL DEVICES MEET
   Shulaker MM, 2017, NATURE, V547, P74, DOI 10.1038/nature22994
   Shulaker MM, 2014, INT EL DEVICES MEET, DOI 10.1109/IEDM.2014.7047120
   Spindler P, 2008, IEEE T COMPUT AID D, V27, P1398, DOI 10.1109/TCAD.2008.925783
   Wong S, 2007, 2007 INTERNATIONAL SYMPOSIUM ON VLSI TECHNOLOGY, SYSTEMS AND APPLICATIONS (VLSI-TSA), PROCEEDINGS OF TECHNICAL PAPERS, P66
   Zhang J, 2012, IEEE T COMPUT AID D, V31, P453, DOI 10.1109/TCAD.2012.2187527
NR 26
TC 2
Z9 2
U1 1
U2 9
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2021
VL 26
IS 5
AR 37
DI 10.1145/3453480
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZA5KB
UT WOS:000756201200005
DA 2024-07-18
ER

PT J
AU Luo, YY
   Zhao, JC
   Aggarwal, A
   Ogrenci-Memik, S
   Yoshii, K
AF Luo, Yingyi
   Zhao, Joshua C.
   Aggarwal, Arnav
   Ogrenci-Memik, Seda
   Yoshii, Kazutomo
TI Thermal Management for FPGA Nodes in HPC Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Thermal modeling; high performance computing; task placement;
   thermal-aware design
ID PLACEMENT
AB The integration of FPGAs into large-scale computing systems is gaining attention. In these systems, real-time data handling for networking, tasks for scientific computing, and machine learning can be executed with customized datapaths on reconfigurable fabric within heterogeneous compute nodes. At the same time, thermal management, particularly battling the cooling cost and guaranteeing the reliability, is a continuing concern. The introduction of new heterogeneous components into HPC nodes only adds further complexities to thermal modeling and management. The thermal behavior of multi-FPGA systems deployed within large compute clusters is less explored. In this article, we first show that the thermal behaviors of different FPGAs of the same generation can vary due to their physical locations in a rack and process variation, even though they are running the same tasks. We present amachine learning-based model to capture the thermal behavior of each individual FPGA in the cluster. We then propose two thermal management strategies guided by our thermal model. First, we mitigate thermal variation and hotspots across the cluster by proactive thermala-ware task placement. Under the tested system and benchmarks, we achieve up to 26.4 degrees C and on average 13.3 degrees C system temperature reduction with no performance penalty. Second, we utilize this thermal model to guide HLS parameter tuning at the task design stage to achieve improved thermal response after deployment.
C1 [Luo, Yingyi; Zhao, Joshua C.; Ogrenci-Memik, Seda] Northwestern Univ, 2145 Sheridan Rd, Evanston, IL 60208 USA.
   [Aggarwal, Arnav] William Fremd High Sch, 1000 S Quentin Rd, Palatine, IL 60067 USA.
   [Yoshii, Kazutomo] Argonne Natl Lab, 9700 South Cass Ave, Argonne, IL 60439 USA.
C3 Northwestern University; United States Department of Energy (DOE);
   Argonne National Laboratory
RP Luo, YY (corresponding author), Northwestern Univ, 2145 Sheridan Rd, Evanston, IL 60208 USA.
EM yingyi.luo@eecs.northwestern.edu; joshuazhao2021@u.northwestern.edu;
   arnavaggarwal093@gamil.com; seda@eecs.northwestern.edu;
   kazutomo@mcs.anl.gov
FU National Science Foundation; U.S. Department of Energy Office of Science
   [DE-AC02-06CH11357]
FX Results presented in this article were obtained using the Chameleon
   testbed supported by the National Science Foundation. This material was
   based upon work supported in part by the U.S. Department of Energy
   Office of Science, under contract DE-AC02-06CH11357.
CR Agne A, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2617596
   Alkalay S, 2016, PROCEEDINGS OF THE 2016 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS (FPGA'16), P15, DOI 10.1145/2847263.2847287
   Asanovic Krste, 2006, The Landscape of Parallel Computing Research: A View from Berkeley
   Azure DevOps, 2018, VS MARK OUT
   Cadenelli N, 2019, FUTURE GENER COMP SY, V94, P148, DOI 10.1016/j.future.2018.11.028
   Christoforakis I, 2015, PROCEEDINGS IEEE/IFIP 13TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING 2015, P173, DOI 10.1109/EUC.2015.18
   Dai J., 2014, Optimum Cooling of Data Centers, P1
   Ebrahimi K, 2014, RENEW SUST ENERG REV, V31, P622, DOI 10.1016/j.rser.2013.12.007
   [郝树林 HAO Shulin], 2011, [高分子通报, Polymer Bulletin], P1
   Intel, 2019, INT FPGA SDK OPENCL
   Intel Corporation, 2020, INT QUART PRIM PRO E
   Intel Corporation, 2017, TECHNICAL REPORT
   Intel Corporation, 2019, INT ARR 10 DEV DAT
   Jing C, 2013, MICROPROCESS MICROSY, V37, P590, DOI 10.1016/j.micpro.2013.05.001
   Kornaros G, 2014, ACM T RECONFIG TECHN, V7, DOI 10.1145/2567658
   Lee B, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1562514.1562518
   Lu WN, 2017, IEEE T VLSI SYST, V25, P2525, DOI 10.1109/TVLSI.2017.2707120
   Luo YY, 2018, PR IEEE COMP DESIGN, P537, DOI 10.1109/ICCD.2018.00086
   Mambretti J, 2015, 2015 INTERNATIONAL CONFERENCE ON CLOUD COMPUTING RESEARCH AND INNOVATION (ICCCRI), P73, DOI 10.1109/ICCCRI.2015.10
   Mangalagiri Prasanth, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P722, DOI 10.1109/ICCAD.2008.4681656
   Mbakoyiannis D, 2018, ACM T ARCHIT CODE OP, V15, DOI 10.1145/3180263
   METROPOLIS N, 1953, J CHEM PHYS, V21, P1087, DOI 10.1063/1.1699114
   Mondal Somsubhra, 2006, P IEEE INT S CIRC SY
   Mukherjee R., 2006, ERSA, P56
   Mukherjee R., 2006, IEEE INT C COMP AID, P437
   Nowroz AN, 2011, FPGA 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P111
   Pedregosa F, 2011, J MACH LEARN RES, V12, P2825
   Pelley S., 2009, P WORKSH EN EFF DES, V11, P1
   Siozios K, 2007, IEEE COMP SOC ANN, P55, DOI 10.1109/ISVLSI.2007.11
   Soifer J, 2019, PROCEEDINGS OF THE 2019 USENIX CONFERENCE ON OPERATIONAL MACHINE LEARNING, P15
   Spitaels Jim, 2005, AM POW CONVERS
   Stott EA, 2010, FPGA 10, P229
   Tang QH, 2008, IEEE T PARALL DISTR, V19, P1458, DOI 10.1109/TPDS.2008.111
   Wang Shuo., 2017, 2017 54 ACMEDACIEEE, P1
   Wang ZK, 2016, INT S HIGH PERF COMP, P114, DOI 10.1109/HPCA.2016.7446058
   Xilinx, 2019, VIV DES SUIT US GUID
   Zhang KC, 2015, INT PARALL DISTRIB P, P1139, DOI 10.1109/IPDPS.2015.37
   Zhang Kaicheng, 2017, IEEE T PARALL DISTR, V29, P2
   Zohouri HR, 2016, SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, P409, DOI 10.1109/SC.2016.34
NR 39
TC 0
Z9 0
U1 1
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2021
VL 26
IS 2
AR 14
DI 10.1145/3423494
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QL3HV
UT WOS:000620972000006
OA Green Submitted
DA 2024-07-18
ER

PT J
AU He, X
   Deng, Y
   Zhou, SZ
   Li, R
   Wang, Y
   Guo, Y
AF He, Xu
   Deng, Yu
   Zhou, Shizhe
   Li, Rui
   Wang, Yao
   Guo, Yang
TI Lithography Hotspot Detection with FFT-based Feature Extraction and
   Imbalanced Learning Rate
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design for manufacturability; lithography hotspot; deep learning
AB With the increasing gap between transistor feature size and lithography manufacturing capability, the detection of lithography hotspots becomes a key stage of physical verification flow to enhance manufacturing yield. Although machine learning approaches are distinguished for their high detection efficiency, they still suffer from problems such as large-scale layout and class imbalance. In this article, we develop a hotspot detection model based on machine learning with high performance. In the proposed model, we first apply an Fast Fourier Transform-based feature extraction method that can compress large-scale layout to a multi-dimensional representation with much smaller size while preserving the discriminative layout pattern information to improve the detection efficiency. Second, addressing the class imbalance problem, we propose a new technique called imbalanced learning rate and embed it into the convolutional neural network model to further reduce false alarms without accuracy decay. Compared with the results of current state-of-the-art approaches on ICCAD 2012 Contest benchmarks, our proposed model can achieve better solutions in many evaluation metrics, including the official metrics.
C1 [He, Xu; Deng, Yu; Zhou, Shizhe; Li, Rui] Hunan Univ, Changsha, Hunan, Peoples R China.
   [Wang, Yao; Guo, Yang] Natl Univ Def Technol, Changsha, Hunan, Peoples R China.
C3 Hunan University; National University of Defense Technology - China
RP He, X (corresponding author), Hunan Univ, Changsha, Hunan, Peoples R China.
EM dawn.hx@gmail.com; dengyu@hnu.edu.cn; shizhe@hnu.edu.cn; rui@hnu.edu.cn;
   wangyaobsz@nudt.edu.cn; guoyang@nudt.edu.cn
FU National Natural Science Foundation of China [61872136]
FX This work is supported by the National Natural Science Foundation of
   China under grant 61872136.
CR Abadi Martin, 2016, TENSORFLOW LARGE SCA, V16, P265
   Boughorbel S, 2017, PLOS ONE, V12, DOI 10.1371/journal.pone.0177678
   Bouvrie J, 2006, MITCBCLTECH REPORT
   Ding D, 2009, 2009 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, P219, DOI 10.1109/ICICDT.2009.5166300
   Drmanac DG, 2009, DES AUT CON, P545
   Duo Ding, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P775, DOI 10.1109/ASPDAC.2011.5722294
   Gao Jhih-Rong, 2014, DESIGN PROCESS TECHN
   Gennari F. E., 2014, U.S. Patent, Patent No. [8 832 621, 8832621]
   Goodfellow I, 2016, ADAPT COMPUT MACH LE, P1
   Jiang Yiyang, 2019, P 56 ANN DES AUT C
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Lin SY, 2013, DES AUT CON
   Lin Tsung-Yi, 2020, IEEE Trans Pattern Anal Mach Intell, V42, P318, DOI 10.1109/TPAMI.2018.2858826
   Matsunawa T, 2016, J MICRO-NANOLITH MEM, V15, DOI 10.1117/1.JMM.15.2.021009
   Matsunawa T, 2015, PROC SPIE, V9427, DOI 10.1117/12.2085790
   Matsunawa Tetsuaki, 2016, DESIGN PROCESS TECHN, V9781
   Nagase N, 2007, P SOC PHOTO-OPT INS, V6607, pB6071, DOI 10.1117/12.728959
   Shin M, 2016, J MICRO-NANOLITH MEM, V15, DOI 10.1117/1.JMM.15.4.043507
   Torres JA, 2012, ICCAD-IEEE ACM INT, P349
   Wang DD, 2019, MATH PROBL ENG, V2019, DOI 10.1155/2019/5368013
   Wang SJ, 2016, IEEE IJCNN, P4368, DOI 10.1109/IJCNN.2016.7727770
   Wen WY, 2014, IEEE T COMPUT AID D, V33, P1671, DOI 10.1109/TCAD.2014.2351273
   Wuu JY, 2011, ASIA S PACIF DES AUT
   Wuu JY, 2009, PROC SPIE, V7275, DOI 10.1117/12.814316
   Xiao T, 2016, PROC CVPR IEEE, P1249, DOI 10.1109/CVPR.2016.140
   Xu Jingyu, 2007, P IEEE ACM INT C COM
   Yang HY, 2017, DES AUT CON, DOI 10.1145/3061639.3062270
   Yang HY, 2017, 2017 30TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), P233
   Yang HY, 2017, J MICRO-NANOLITH MEM, V16, DOI 10.1117/1.JMM.16.3.033504
   Ye W, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P292, DOI 10.1145/3287624.3288746
   Yu YT, 2012, DES AUT CON, P1163
   Zhang H, 2016, AISEC'16: PROCEEDINGS OF THE 2016 ACM WORKSHOP ON ARTIFICIAL INTELLIGENCE AND SECURITY, P47, DOI 10.1145/2996758.2996760
   Zhang Wangyang, 2013, P DES AUT C
NR 33
TC 7
Z9 7
U1 7
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2020
VL 25
IS 2
AR 15
DI 10.1145/3372044
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA OJ0SA
UT WOS:000583676800003
DA 2024-07-18
ER

PT J
AU Pan, RJ
   Tao, J
   Su, YF
   Zhou, D
   Zeng, X
   Li, X
AF Pan, Renjian
   Tao, Jun
   Su, Yangfeng
   Zhou, Dian
   Zeng, Xuan
   Li, Xin
TI Analog/RF Post-silicon Tuning via Bayesian Optimization
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Post-silicon tuning; Bayesian optimization; Gaussian process
   classification
ID CIRCUIT-DESIGN; EFFICIENT
AB Tunable analog/RF circuit has emerged as a promising technique to address the significant performance uncertainties caused by process variations. To optimize these tunable circuits after fabrication, most existing post-silicon programming methods are developed by using real-valued performance metrics. However, when measuring a performance of interest on silicon, it is often substantially more expensive to obtain a real-valued measurement than a binary testing outcome (i.e., pass or fail). In this article, we propose a Gaussian Process Classification model to capture the binary performance metrics of tunable analog/RF circuits. Based on these models, post-silicon programming is cast into an optimization problem that can be solved by a novel Bayesian optimization algorithm. Moreover, measurement noises are further incorporated into our proposed post-silicon programming to produce a robust circuit. Two circuit examples demonstrate that the proposed approach can efficiently program tunable circuits with binary performance metrics while other conventional methods are not applicable.
C1 [Pan, Renjian; Tao, Jun; Zhou, Dian; Zeng, Xuan] Fudan Univ, Sch Microelect, State Key Lab ASIC & Syst, Shanghai 200433, Peoples R China.
   [Su, Yangfeng] Fudan Univ, Sch Math Sci, Shanghai 200433, Peoples R China.
   [Zhou, Dian] Univ Texas Dallas, Dept Elect Engn, Richardson, TX 75080 USA.
   [Li, Xin] Duke Kunshan Univ, Inst Appl Phys Sci & Engn, Kunshan 215316, Jiangsu, Peoples R China.
C3 Fudan University; Fudan University; University of Texas System;
   University of Texas Dallas; Duke Kunshan University
RP Tao, J; Zeng, X (corresponding author), Fudan Univ, Sch Microelect, State Key Lab ASIC & Syst, Shanghai 200433, Peoples R China.; Tao, J (corresponding author), Fudan Univ, Sch Math Sci, Shanghai 200433, Peoples R China.; Li, X (corresponding author), Duke Kunshan Univ, Inst Appl Phys Sci & Engn, Kunshan 215316, Jiangsu, Peoples R China.
EM taojun@fudan.edu.cn; yfsu@fudan.edu.cn; zhoud@utdallas.edu;
   xzeng@fudan.edu.cn; xinli.ece@dukekunshan.edu.cn
RI zeng, xuan/KFR-4309-2024
FU National Natural Science Foundation of China (NSFC) [61874032]; National
   Key Research and Development Program of China [2016YFB0201304]; NSFC
   [61574046, 61774045, 61574044, 61929102, 91730303, 91330201]; State Key
   Lab. of ASIC and System [2018MS005]; Laboratory of Mathematics for
   Nonlinear Science at Fudan University
FX This work is supported partly by National Natural Science Foundation of
   China (NSFC) research projects 61874032, partly by National Key Research
   and Development Program of China 2016YFB0201304, partly by NSFC research
   projects 61574046, 61774045, 61574044, 61929102, 91730303, and 91330201,
   partly by the project 2018MS005 from the State Key Lab. of ASIC and
   System, partly by the Laboratory of Mathematics for Nonlinear Science at
   Fudan University.
CR [Anonymous], 2001, A family of algorithms for approximate Bayesian inference
   Biswas S, 2008, IEEE VLSI TEST SYMP, P299, DOI 10.1109/VTS.2008.35
   Brochu Eric, 2009, TR200923 U BRIT COL
   Fedder G. K., 2005, 2005 IEEE International Solid-State Circuits Conference (IEEE Cat. No. 05CH37636), P390
   Gelbart MA, 2014, UNCERTAINTY IN ARTIFICIAL INTELLIGENCE, P250
   Hershenson MD, 2001, IEEE T COMPUT AID D, V20, P1, DOI 10.1109/43.905671
   Keskin G., 2010, P IEEE CUST INT CIRC
   Kuss M, 2005, J MACH LEARN RES, V6, P1679
   Li X, 2007, IEEE IC CAD, P450, DOI 10.1109/ICCAD.2007.4397306
   Li X, 2007, IEEE T COMPUT AID D, V26, P2, DOI 10.1109/TCAD.2006.882513
   Li X, 2013, ICCAD-IEEE ACM INT, P795, DOI 10.1109/ICCAD.2013.6691204
   Liu B, 2014, IEEE T EVOLUT COMPUT, V18, P180, DOI 10.1109/TEVC.2013.2248012
   Liu B, 2011, IEEE T COMPUT AID D, V30, P793, DOI 10.1109/TCAD.2011.2106850
   Lyu WL, 2018, IEEE T CIRCUITS-I, V65, P1954, DOI 10.1109/TCSI.2017.2768826
   Nassif SR, 2001, PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, P223, DOI 10.1109/CICC.2001.929760
   Plouchart JO, 2014, IEEE DES TEST, V31, P8, DOI 10.1109/MDAT.2014.2343192
   Rasmussen CE, 2005, ADAPT COMPUT MACH LE, P1
   Rutenbar RA, 2007, P IEEE, V95, P640, DOI 10.1109/JPROC.2006.889371
   Shahriari B, 2016, P IEEE, V104, P148, DOI 10.1109/JPROC.2015.2494218
   Tao J, 2014, ASIA S PACIF DES AUT, P256, DOI 10.1109/ASPDAC.2014.6742899
   Wang MS, 2017, DES AUT CON, DOI 10.1145/3061639.3062234
   Woods WH, 2013, IEEE CUST INTEGR CIR
NR 22
TC 1
Z9 1
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2020
VL 25
IS 1
AR 7
DI 10.1145/3365577
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LR5DP
UT WOS:000535715700007
DA 2024-07-18
ER

PT J
AU Parane, K
   Prasad, BMP
   Talawar, B
AF Parane, Khyamling
   Prasad, Prabhu B. M.
   Talawar, Basavaraj
TI LBNoC: Design of Low-latency Router Architecture with Lookahead Bypass
   for Network-on-Chip Using FPGA
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Network-on-Chip; FPGA-based simulation framework; Low latency; NoC
   Router architecture; System-on-Chip; Xilinx Zynq 7000
AB An FPGA-based Network-on-Chip (NoC) using a low-latency router with a look-ahead bypass (LBNoC) is discussed in this article. The proposed design targets the optimized area with improved network performance. The techniques such as single-cycle router bypass, adaptive routing module, parallel Virtual Channel (VC), and Switch allocation, combined virtual cut through and wormhole switching, have been employed in the design of the LBNoC router. The LBNoC router is parameterizable with the network topology, traffic patterns, routing algorithms, buffer depth, buffer width, number of VCs, and I/O ports being configurable. A table-based routing algorithm has been employed to support the design of custom topologies. The input buffer modules of NoC router have been mapped on the FPGA Block RAM hard blocks to utilize resources efficiently. The LBNoC architecture consumes 4.5% and 27.1% fewer hardware resources than the ProNoC and CONNECT NoC architectures. The average packet latency of the LBNoC NoC architecture is 30% and 15% lower than the CONNECT and ProNoC architectures. The LBNoC architecture is 1.15x and 1.18x faster than the ProNoC and CONNECT NoC frameworks.
C1 [Parane, Khyamling; Prasad, Prabhu B. M.; Talawar, Basavaraj] NIT Karnataka, SPARK Lab, Dept CSE, Mangalore, India.
C3 National Institute of Technology (NIT System); National Institute of
   Technology Karnataka
RP Parane, K (corresponding author), NIT Karnataka, SPARK Lab, Dept CSE, Mangalore, India.
EM khyamlingcs15fv05@nitk.edu.in; prabhu.cs15f10@nitk.edu.in;
   basavaraj@nitk.edu.in
RI Talawar, Basavaraj/AAA-7371-2019; parane, pkhyamling@gmail.com
   A/H-5351-2016
FU Ministry of Electronics and Information Technology (MeitY), Government
   of India
FX The authors thank Ministry of Electronics and Information Technology
   (MeitY), Government of India, for their support in part of the research.
CR [Anonymous], 2012, P 2012 8 SO C PROGR
   [Anonymous], 2010, PROC 3 INT WORKSHOPN
   [Anonymous], 2012, EFFICIENT MICROARCHI
   Becker DU, 2012, PR IEEE COMP DESIGN, P419, DOI 10.1109/ICCD.2012.6378673
   DALLY WJ, 1992, IEEE T PARALL DISTR, V3, P194, DOI 10.1109/71.127260
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Galles M, 1997, IEEE MICRO, V17, P34, DOI 10.1109/40.566196
   Hayenga Mitchell, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P244, DOI 10.1145/1669112.1669144
   Kamali HM, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577377
   Kumar A, 2007, CONF PROC INT SYMP C, P150, DOI 10.1145/1273440.1250681
   Lu Y, 2011, IEEE INT SOC CONF, P302, DOI 10.1109/SOCC.2011.6085089
   Michelogiannakis George, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P9, DOI 10.1109/NOCS.2010.10
   Monemi A., 2015, INT J RECONFIGR COMP, V2015, P1
   Monemi A, 2017, MICROPROCESS MICROSY, V54, P60, DOI 10.1016/j.micpro.2017.08.007
   Moscibroda T, 2009, CONF PROC INT SYMP C, P196, DOI 10.1145/1555815.1555781
   Mullins R, 2004, CONF PROC INT SYMP C, P188
   Naruko T., 2015, P 3 INT WORKSH MAN C, P25
   Nicopoulos CA, 2006, INT SYMP MICROARCH, P333
   Papamichael MK, 2015, COMPUTER, V48, P72, DOI 10.1109/MC.2015.378
   Parane K, 2018, IEEE INT CONF ELECT
   Parane Prabhu Prasad Khyamling, 2019, J CIRCUIT SYST COMP, V28, P12
   Peh L.-S., 2000, P INT S HIGH PERFORM, P73, DOI [10.1109/HPCA.2000.824340, DOI 10.1109/HPCA.2000.824340]
   Peh LS, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P255, DOI 10.1109/HPCA.2001.903268
   Pellauer M, 2011, INT S HIGH PERF COMP, P406, DOI 10.1109/HPCA.2011.5749747
   Prasad BMP, 2019, INT SYM QUAL ELECT, P163, DOI 10.1109/ISQED.2019.8697444
   Prasad BMP, 2018, I CONF VLSI DESIGN, P67, DOI 10.1109/VLSID.2018.39
   Prasanth P. S., 2019, P INDICON, P1
   Ramanujam Rohit Sunkam, 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P69, DOI 10.1109/NOCS.2010.17
   Ramanujam RS, 2011, IEEE T COMPUT AID D, V30, P548, DOI 10.1109/TCAD.2011.2110550
   Sangeetha GS, 2018, PROCEEDINGS OF THE 2018 8TH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2018), P129, DOI 10.1109/ISED.2018.8703884
   Shen Z, 2011, IEEE INT C INTELL TR, P145, DOI 10.1109/ITSC.2011.6083080
   Soteriou V, 2009, IEEE COMPUT ARCHIT L, V8, P21, DOI 10.1109/L-CA.2009.5
   Stanford Concurrent VLSI Architecture Group, 2012, OP SOURC NETW ON CHI
   Chu TV, 2015, I C FIELD PROG LOGIC
   Yan PZ, 2018, INT SOC DESIGN CONF, P290, DOI 10.1109/SOCC.2018.8618484
   Yan PZ, 2015, 2015 28TH IEEE INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (SOCC), P160, DOI 10.1109/SOCC.2015.7406932
NR 36
TC 5
Z9 5
U1 1
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2020
VL 25
IS 1
AR 9
DI 10.1145/3365994
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LR5DP
UT WOS:000535715700009
DA 2024-07-18
ER

PT J
AU Islam, MN
   Kundu, S
AF Islam, Md Nazmul
   Kundu, Sandip
TI Enabling IC Traceability via Blockchain Pegged to Embedded PUF
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Blockchain; smart contract; traceability; supply chain; physically
   unclonable function; ownership transfer
ID PHYSICAL UNCLONABLE FUNCTIONS; SUPPLY-CHAIN; AUTHENTICATION; INFORMATION
AB Globalization of IC supply chain has increased the risk of counterfeit, tampered, and re-packaged chips in the market. Counterfeit electronics poses a security risk in safety critical applications like avionics, SCADA systems, and defense. It also affects the reputation of legitimate suppliers and causes financial losses. Hence, it becomes necessary to develop traceability solutions to ensure the integrity of supply chain, from the time of fabrication to the end of product-life, which allows a customer to verify the provenance of a device or a system. In this article, we present an IC traceability solution based on blockchain. A blockchain is a public immutable database that maintains a continuously growing list of data records secured from tampering and revision. Over the lifetime of an IC, all ownership transfer information is recorded and archived in a blockchain. This safe, verifiable method prevents any party from altering or challenging the legitimacy of the information being exchanged. However, a chain of sales record is not enough to ensure provenance of an IC. There is a need for clone-proof method for securely binding the identity of an IC to the blockchain information. In this article, we propose a method of IC supply chain traceability via blockchain pegged to embedded physically unclonable function (PUF). The blockchain provides ownership transfer record, while the PUF provides unique identification for an IC allowing it to be linked uniquely to a blockchain. Our proposed solution automates hardware and software protocols using blockchain-powered Smart Contract that allows supply chain participants to authenticate, track, trace, analyze, and provision chips throughout their entire life cycle.
C1 [Islam, Md Nazmul; Kundu, Sandip] Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA.
C3 University of Massachusetts System; University of Massachusetts Amherst
RP Islam, MN (corresponding author), Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA.
EM mislam@umass.edu; kundu@umass.edu
OI Kundu, Sandip/0000-0001-8221-3824
CR Alkabani YM, 2007, USENIX ASSOCIATION PROCEEDINGS OF THE 16TH USENIX SECURITY SYMPOSIUM, P291
   Alvarez AB, 2016, IEEE J SOLID-ST CIRC, V51, P763, DOI 10.1109/JSSC.2015.2506641
   Anandh N, 2017, PROCEEDINGS OF THE 2017 INTERNATIONAL CONFERENCE ON SMART TECHNOLOGIES FOR SMART NATION (SMARTTECHCON), P1, DOI 10.1109/SmartTechCon.2017.8358333
   [Anonymous], INQ COUNT EL PARTS D
   [Anonymous], 2016, ENERGY BLOCKCHAIN BI
   [Anonymous], CISC VIS NETW IND GL
   [Anonymous], ACM T DESIGN AUTOMAT, V24
   Augot Daniel, 2017, ARXIV171002951
   Back Adam, 2014, Enabling blockchain innovations with pegged sidechains
   Bhargava M., 2014, Proceedings of the conference on Design, Automation Test in Europe, P70
   Buterin V., 2014, ETHEREUM NEXT GENERA, V3, P2
   Buterin V., 2015, On public and private blockchains
   Castro M, 1999, USENIX ASSOCIATION PROCEEDINGS OF THE THIRD SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION (OSDI '99), P173, DOI 10.1145/571637.571640
   Che WJ, 2015, ICCAD-IEEE ACM INT, P337, DOI 10.1109/ICCAD.2015.7372589
   Che WJ, 2014, ICCAD-IEEE ACM INT, P148, DOI 10.1109/ICCAD.2014.7001345
   DARPA, 2014, MICR TECHN OFF MTO B
   Delmolino K, 2016, LECT NOTES COMPUT SC, V9604, P79, DOI 10.1007/978-3-662-53357-4_6
   Delvaux J, 2015, IEEE T COMPUT AID D, V34, P889, DOI 10.1109/TCAD.2014.2370531
   Devadas S, 2008, 2008 IEEE INTERNATIONAL CONFERENCE ON RFID, P58, DOI 10.1109/RFID.2008.4519377
   Deyati Sabyasachi, 2017, U. S. Patent App, Patent No. [15/336,895, 15336895]
   Dodis Y, 2008, SIAM J COMPUT, V38, P97, DOI 10.1137/060651380
   Dorri Ali, 2017, 2017 IEEE/ACM Second International Conference on Internet-of-Things Design and Implementation (IoTDI), P173, DOI 10.1145/3054977.3055003
   Elkhiyaoui K., 2012, P 5 ACM C SEC PRIV W, P173
   Farhad SM, 2017, 2017 5TH INTERNATIONAL CONFERENCE ON CLOUD COMPUTING RESEARCH AND INNOVATION (ICCCRI), P1, DOI 10.1109/ICCCRI.2017.8
   Fay T., 2016, U.S. Patent Application, Patent No. [15/086,801, 15086801]
   Gligoroski Danilo, 2010, INT C ICT INN, P5, DOI DOI 10.1007/978-3-642-19325-5_2
   Guajardo J, 2007, I C FIELD PROG LOGIC, P189, DOI 10.1109/FPL.2007.4380646
   Guardtime and IntrinsicID, INT THINGS AUTH BLOC
   Guin U, 2014, P IEEE, V102, P1207, DOI 10.1109/JPROC.2014.2332291
   Haider SK, 2019, IEEE T DEPEND SECURE, V16, P18, DOI 10.1109/TDSC.2017.2654352
   Handschuh H., 2011, uS Patent App., Patent No. [13/574,311, 13574311]
   Helfmeier C, 2013, 2013 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE-ORIENTED SECURITY AND TRUST (HOST), P1, DOI 10.1109/HST.2013.6581556
   Helo P, 2005, IND MANAGE DATA SYST, V105, P5, DOI 10.1108/02635570510575153
   Holcomb DE, 2009, IEEE T COMPUT, V58, P1198, DOI 10.1109/TC.2008.212
   Huh S, 2017, INT CONF ADV COMMUN, P464, DOI 10.23919/ICACT.2017.7890132
   Islam M., 2017, 2017 IEEE Power Energy Society General Meeting, P1, DOI DOI 10.1109/EICT.2017.8275230
   Islam MM, 2019, PUBLIC HEALTH NUTR, V22, P95, DOI [10.1017/S1368980018002963, 10.1017/s1368980018002963]
   Islam MN, 2016, ASIAN TEST SYMPOSIUM, P240, DOI 10.1109/ATS.2016.29
   Islam Md Nazmul, 2018, IEEE T CIRCUITS-I, V65, P3
   Islam Md Nazmul, 2018, BLOCKCHAIN IC TRACEA
   ISO, 1995, 84921995 ISO EN
   Iyer K., 2018, Building Games withEthereum Smart Contracts, P19, DOI DOI 10.1007/978-1-4842-3492-1_2
   Jansen-Vullers MH, 2003, INT J INFORM MANAGE, V23, P395, DOI 10.1016/S0268-4012(03)00066-5
   Johnson D., 2001, International Journal of Information Security, V1, P36, DOI 10.1007/s102070100002
   Kar I, 2016, ESTONIAN CITIZENS WI
   Kelly J., 2016, FORTY BIG BANKS TEST
   Kempe Shannon, 2015, DATA QUALITY ITS SUP
   Kessler L., 2010, Faked Parts Detection
   Kuemin C, 2012, ADV FUNCT MATER, V22, P702, DOI 10.1002/adfm.201101760
   Kun Yang, 2015, 2015 IEEE International Symposium on Technologies for Homeland Security (HST), P1, DOI 10.1109/THS.2015.7225279
   Lamport Leslie, 2005, Generalized Consensus and Paxos
   Lee JW, 2004, 2004 SYMPOSIUM ON VLSI CIRCUITS, DIGEST OF TECHNICAL PAPERS, P176, DOI 10.1109/VLSIC.2004.1346548
   MADSON C, 1998, USE HMAC MD5 96 ESP
   Miller Mitchell, 2012, TRACEABILITY AGE GLO
   Mizrahi A., 2015, A blockchain-based property ownership recording system. A Blockchain-based Property Ownership Recording System
   Nakamoto S, 2008, BITCOIN PEER TO PEER, DOI DOI 10.1007/S10838-008-9062-0
   Ninlawan C, 2010, LECT NOTES ENG COMP, P1563
   Ongaro Diego, 2014, 2014 USENIX ANN TECH, P305, DOI DOI 10.1007/0-387-34805-0_21
   Pecht M, 2006, IEEE SPECTRUM, V43, P37, DOI 10.1109/MSPEC.2006.1628506
   Pointcheval D, 2000, J CRYPTOL, V13, P361, DOI 10.1007/s001450010003
   Rahman MT, 2014, INT SYM DEFEC FAU TO, P46, DOI 10.1109/DFT.2014.6962096
   Ranasinghe Damith, 2004, P AUT ID LABS RES WO
   Rizzo Pete, 2015, BLOCKCHAIN IDENTITY
   Robon N, 2007, IEEE CUST INTEGR CIR, P799, DOI 10.1109/CICC.2007.4405850
   Rogers Katelyn, 2013, WHO IS HIDING BARCOD
   Roy JA, 2010, COMPUTER, V43, P30, DOI 10.1109/MC.2010.284
   Rührmair U, 2014, DES AUT TEST EUROPE
   Rührmair U, 2013, IEEE T INF FOREN SEC, V8, P1876, DOI 10.1109/TIFS.2013.2279798
   Rührmair U, 2010, PROCEEDINGS OF THE 17TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY (CCS'10), P237, DOI 10.1145/1866307.1866335
   Russell J, 2017, IBM IS USING BLOCKCH
   Sagstetter F, 2013, DES AUT TEST EUROPE, P458
   Shi J, 2014, 2014 IEEE INTERNATIONAL CONFERENCE ON RFID (IEEE RFID), P118, DOI 10.1109/RFID.2014.6810721
   Shirriiff Ken, 2014, BITCOINS HARD WAY US
   Skudlarek JP, 2016, COMPUTER, V49, P28, DOI 10.1109/MC.2016.243
   Staake Thorsten., 2005, SAC 05, P1607
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Swan Melanie, 2015, BLOCKCHAIN BLUEPRINT
   Szabo N., 1997, First Monday, V2
   Tapscott D., 2018, Blockchain Revolution: how the technology behind bitcoin is changing money, business, and the world
   Tuyls P, 2006, LECT NOTES COMPUT SC, V3860, P115
   Tuyls P., 2007, SECURITY PRIVACY TRU, P133, DOI [DOI 10.1007/978-3-540-69861-6_10, 10.1007/978-3-540-69861-6_10]
   Uddin N, 2018, INT CONF ELECTR ENG, P296, DOI 10.1109/CEEICT.2018.8628057
   Vijayakumar A, 2016, PROCEEDINGS OF THE 2016 IEEE INTERNATIONAL SYMPOSIUM ON HARDWARE ORIENTED SECURITY AND TRUST (HOST), P19, DOI 10.1109/HST.2016.7495550
   Walport MGCSA, 2016, DISTR LEDG TECHN BLO
   Wasicek A, 2014, SAE INT J PASSENG CA, V7, P201, DOI 10.4271/2014-01-0338
   Wattenhofer R, 2016, The science of the blockchain
   Yang K, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3174850
   Yang Xie, 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC), DOI 10.1145/3061639.3062226
   Yu MD, 2017, COMMUN ACM, V60, P32, DOI 10.1145/3024922
   Yuan Liu, 2017, P C PRIV SEC TRUST P
NR 90
TC 47
Z9 52
U1 1
U2 27
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2019
VL 24
IS 3
AR 36
DI 10.1145/3315669
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA IE0HM
UT WOS:000472067700010
OA Bronze
DA 2024-07-18
ER

PT J
AU Bhowmik, B
   Deka, JK
   Biswas, S
   Bhattacharya, BB
AF Bhowmik, Biswajit
   Deka, Jatindra Kumar
   Biswas, Santosh
   Bhattacharya, Bhargab B.
TI Performance-Aware Test Scheduling for Diagnosing Coexistent Channel
   Faults in Topology-Agnostic Networks-on-Chip
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Channels in NoC; testing stuck-at and short faults
ID PERMANENT FAULTS; SHORTS; NOC; INTERCONNECTS; ARCHITECTURE; PROCESSORS;
   SCHEME
AB High-performance multiprocessor SoCs used in practice require a complex network-on-chip (NoC) as communication architecture, and the channels therein often suffer from various manufacturing defects. Such physical defects cause a multitude of system-level failures and subsequent degradation of reliability, yield, and performance of the computing platform. Most of the existing test approaches consider mesh-based NoC channels only and do not perform well for other regular topologies such as octagons or spidergons, with regard to test time and overhead issues. This article proposes a topology-agnostic test mechanism that is capable of diagnosing on-line, coexistent channel-short, and stuck-at faults in these special NoCs as well as in traditional mesh architectures. We introduce a new test model called Daman, to decompose the network and present an efficient scheduling scheme to reduce test time without compromising resource utilization during testing. Additionally, the proposed scheduling scheme scales well with network size, channel width, and topological diversity. Simulation results show that the method achieves nearly 92% fault coverage and improves area overhead by almost 60% and test time by 98% compared to earlier approaches. As a sequel, packet latency and energy consumption are also improved by 67.05% and 54.69%, respectively, and they are further improved with increasing network size.
C1 [Bhowmik, Biswajit] Indian Inst Informat Technol Kurnool, Dept Comp Sci & Engn, Jagannathagattu Hill, Kurnool 518007, Andhra Pradesh, India.
   [Deka, Jatindra Kumar] Indian Inst Technol Guwahati, Dept Comp Sci & Engn, Gauhati 781039, Assam, India.
   [Biswas, Santosh] Indian Inst Technol Bhilai, Dept Elect Engn & Comp Sci, GEC Campus, Raipur 492015, Chhattisgarh, India.
   [Bhattacharya, Bhargab B.] Indian Stat Inst Kolkata, Adv Comp & Microelect Unit, 203 B T Rd, Kolkata 700108, W Bengal, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Guwahati; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) Bhilai; Indian Statistical
   Institute; Indian Statistical Institute Kolkata
RP Bhowmik, B (corresponding author), Indian Inst Informat Technol Kurnool, Dept Comp Sci & Engn, Jagannathagattu Hill, Kurnool 518007, Andhra Pradesh, India.
EM brb@iiitk.ac.in; jatin@iitg.ac.in; santosh@iitbhilai.ac.in;
   bhargab@isical.ac.in
RI Bhowmik, Biswajit R/U-3922-2018; Bhattacharya, Bhargab/AAE-6130-2020;
   Bhowmik, Biswajit/HZK-1280-2023
OI Bhowmik, Biswajit R/0000-0001-7923-9767; biswas,
   santosh/0000-0003-3020-4154
CR Abdel-Khalek R, 2014, ACM T EMBED COMPUT S, V13, DOI 10.1145/2567936
   Abdel-Khalek R, 2012, ICCAD-IEEE ACM INT, P557
   Abdelfattah MohamedS., 2015, FPGA, P98, DOI [DOI 10.1145/2684746.2689074, 10.1145/2684746.2689074]
   Abed S., 2017, P 6 INT C SOFTW COMP, P233
   Aghaei B, 2017, J ELECTRON TEST, V33, P501, DOI 10.1007/s10836-017-5666-9
   Alshraiedeh J, 2016, 2016 IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT), P127, DOI 10.1109/DFT.2016.7684083
   Bertozzi D., 2004, IEEE Circuits and Systems Magazine, V4, P18, DOI 10.1109/MCAS.2004.1330747
   Bhowmik B., 2015, P IEEE 12 IND C INDI, P1
   Bhowmik B, 2018, IEEE T VLSI SYST, V26, P1026, DOI 10.1109/TVLSI.2018.2803478
   Bhowmik B, 2017, DES AUT TEST EUROPE, P214, DOI 10.23919/DATE.2017.7926985
   Bhowmik B, 2017, J ELECTRON TEST, V33, P227, DOI 10.1007/s10836-017-5655-z
   Bhowmik B, 2016, IEEE SYS MAN CYBERN, P4561, DOI 10.1109/SMC.2016.7844950
   Bhowmik B, 2016, IEEE SYS MAN CYBERN, P4567, DOI 10.1109/SMC.2016.7844951
   Bhowmik B, 2016, IEEE INT ON LINE, P9, DOI 10.1109/IOLTS.2016.7604660
   Caselli N., 2012, 2012 IEEE 6th International Symposium on Embedded Multicore SoCs (MCSoC), P159, DOI 10.1109/MCSoC.2012.13
   Catania V, 2016, ACM T MODEL COMPUT S, V27, DOI 10.1145/2953878
   Chatterjee N, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3055512
   Cheng H, 2013, 2013 IEEE INTERNATIONAL CONFERENCE ON APPLIED SUPERCONDUCTIVITY AND ELECTROMAGNETIC DEVICES (ASEMD), P371, DOI 10.1109/ASEMD.2013.6780797
   Choi W., 2016, 2016 International Conference on Compliers, Architectures, and Synthesis of Embedded Systems (CASES), Pittsburgh, PA, P1
   Choi W, 2018, IEEE T COMPUT, V67, P672, DOI 10.1109/TC.2017.2777863
   Concatto C, 2011, J PARALLEL DISTR COM, V71, P664, DOI 10.1016/j.jpdc.2010.10.014
   Coppola M, 2004, DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P174, DOI 10.1109/DATE.2004.1269226
   Coppola M., 2004, P INT S SYST ON CHIP, V15
   Cota É, 2008, IEEE T COMPUT, V57, P1202, DOI 10.1109/TC.2008.62
   Dalirsani A, 2016, ASIAN TEST SYMPOSIUM, P246, DOI 10.1109/ATS.2016.18
   Feng CC, 2013, IEEE T VLSI SYST, V21, P1053, DOI 10.1109/TVLSI.2012.2204909
   Gao Y., 2013, 31st IEEE VLSI Test Symposium VTS, P1
   Ghofrani A, 2012, IEEE VLSI TEST SYMP, P44, DOI 10.1109/VTS.2012.6231078
   Ghoshal B, 2016, IEEE T VLSI SYST, V24, P393, DOI 10.1109/TVLSI.2015.2393714
   Guo DF, 2018, ASIA S PACIF DES AUT, P387, DOI 10.1109/ASPDAC.2018.8297354
   Hervé MB, 2011, J ELECTRON TEST, V27, P635, DOI 10.1007/s10836-011-5246-3
   Holsmark R, 2005, Norchip 2005, Proceedings, P40
   Huang LT, 2016, IEEE T COMPUT, V65, P679, DOI 10.1109/TC.2015.2489216
   Hyungjun Kim, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P136, DOI 10.1145/2540708.2540721
   Kakoee MR, 2014, IEEE T COMPUT, V63, P703, DOI 10.1109/TC.2013.202
   Kapre N, 2015, IEEE INT CONF ASAP, P9, DOI 10.1109/ASAP.2015.7245698
   Karim F, 2002, IEEE MICRO, V22, P36, DOI 10.1109/MM.2002.1044298
   Karim F, 2001, DES AUT CON, P678, DOI 10.1109/DAC.2001.935593
   Kundu S., 2014, Network-on-Chip: The Next Generation of System-on-Chip Integration
   Lan F, 2016, IEEE T COMPUT AID D, V35, P447, DOI 10.1109/TCAD.2015.2474401
   Lehtonen T, 2010, IEEE T VLSI SYST, V18, P527, DOI 10.1109/TVLSI.2009.2013711
   Liu JX, 2014, J PARALLEL DISTR COM, V74, P1984, DOI 10.1016/j.jpdc.2013.09.001
   Papamichael MK, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P37
   Pasricha S, 2008, MORG KAUF SER SYST, P1
   Runge Armin, 2015, PEDAGOGIA Y SABERES, DOI DOI 10.17227/01212494.43PYS9.28
   Shamshiri S., 2011, Test Conference (ITC), 2011 IEEE International, P1
   Tamhankar RR, 2005, ASIA S PACIF DES AUT, P749, DOI 10.1145/1120725.1121009
   Werner S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2886781
   Xiang D, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2821506
   Xiang J, 2016, 2016 IEEE INTERNATIONAL WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), P1, DOI 10.1109/SiPS.2016.8
   Yang YM, 2012, IEEE INT SYMP CIRC S, P2713, DOI 10.1109/ISCAS.2012.6271868
   Zeferino CA, 2004, DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P198, DOI 10.1109/DATE.2004.1269230
NR 52
TC 10
Z9 11
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2019
VL 24
IS 2
AR 17
DI 10.1145/3291532
PG 29
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JT2CH
UT WOS:000500803300004
DA 2024-07-18
ER

PT J
AU Gupta, A
   Huang, JD
   Yamashita, S
   Roy, S
AF Gupta, Ankur
   Huang, Juinn-Dar
   Yamashita, Shigeru
   Roy, Sudip
TI Design Automation for Dilution of a Fluid Using Programmable
   Microfluidic Device-Based Biochips
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Microfluidics; biochip; continuous-flow; programmable microfluidic
   device
ID SAMPLE PREPARATION; REACTANT MINIMIZATION; ALGORITHM; TARGET
AB Microfluidic lab-on-a-chip has emerged as a new technology for implementing biochemical protocols on small-sized portable devices targeting low-cost medical diagnostics. Among various efforts of fabrication of such chips, a relatively new technology is a programmable microfluidic device (PMD) for implementation of flow-based lab-on-a-chip. A PMD chip is suitable for automation due to its symmetric nature. In order to implement a bioprotocol on such a reconfigurable device, it is crucial to automate a sample preparation on-chip as well. In this article, we propose a dilution PMD algorithm (namely DPMD) and its architectural mapping scheme (namely generalized architectural mapping algorithm (GAMA)) for addressing fluidic cells of such a device to perform dilution of a reagent fluid on-chip. We used an optimization function that first minimizes the number of mixing steps and then reduces the waste generation and further reagent requirement. Simulation results show that the proposed DPMD scheme is comparative to the existing state-of-the-art dilution algorithm. The proposed design automation using the architectural mapping scheme reduces the required chip area and, hence, minimizes the valve switching that, in turn, increases the life span of the PMD-chip.
C1 [Gupta, Ankur; Roy, Sudip] IIT Roorkee, Dept CSE, Comp & Design Automat CoDA Lab, Roorkee 247667, Uttar Pradesh, India.
   [Huang, Juinn-Dar] Natl Chiao Tung Univ, Dept Elect Engn, Hsinchu, Taiwan.
   [Yamashita, Shigeru] Ritsumeikan Univ, Kyoto, Shiga, Japan.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Roorkee; National Yang Ming Chiao Tung University;
   Ritsumeikan University
RP Gupta, A (corresponding author), IIT Roorkee, Dept CSE, Comp & Design Automat CoDA Lab, Roorkee 247667, Uttar Pradesh, India.
EM ankursynon@gmail.com; jdhuang@mail.nctu.edu.tw; ger@cs.ritsumei.ac.jp;
   sudiproy.fcs@iitr.ac.in
RI GUPTA, ANKUR/ABE-7986-2020; Yamashita, Shigeru/AAM-1563-2020
OI Gupta, Ankur/0000-0002-6515-2596; Huang, Juinn-Dar/0000-0001-5961-7863
FU SERB, Govt. of India [ECR/2016/001921]; Indo-Japan joint research
   project - DST, Govt. of India [DST/INT/JSPS/P-256/2017]; Bilateral Joint
   Research Project - JSPS, Govt. of Japan
FX This work by S. Roy was supported partially by the early career research
   award (grant #: ECR/2016/001921) sponsored by SERB, Govt. of India and
   the Indo-Japan joint research project (grant #: DST/INT/JSPS/P-256/2017)
   sponsored by DST, Govt. of India. This work by S. Yamashita was
   supported partially by the Bilateral Joint Research Project sponsored by
   JSPS, Govt. of Japan.
CR [Anonymous], 2015, P DAC
   [Anonymous], 2013, CHRON INFL MOL PATH
   Bhattacharjee S, 2017, IEEE T COMPUT AID D, V36, P614, DOI 10.1109/TCAD.2016.2597225
   Butler JM, 2010, FUNDAMENTALS OF FORENSIC DNA TYPING, P1
   Chakrabarty K, 2010, DIGITAL MICROFLUIDIC BIOCHIPS: DESIGN AUTOMATION AND OPTIMIZATION, P1, DOI 10.1201/9781439819166-f
   Chen H, 2015, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2755558
   Chiang T.-W., 2013, P IEEE INT S VLSI DE, P1
   Chin CD, 2011, NAT MED, V17, P1015, DOI 10.1038/nm.2408
   Einav S, 2008, NAT BIOTECHNOL, V26, P1019, DOI 10.1038/nbt.1490
   Fair RB, 2007, MICROFLUID NANOFLUID, V3, P245, DOI 10.1007/s10404-007-0161-8
   Fidalgo LM, 2011, LAB CHIP, V11, P1612, DOI 10.1039/c0lc00537a
   Hsieh YL, 2012, IEEE T COMPUT AID D, V31, P1656, DOI 10.1109/TCAD.2012.2202396
   Huang CM, 2015, DES AUT TEST EUROPE, P1114
   Huang JD, 2013, IEEE T COMPUT AID D, V32, P1484, DOI 10.1109/TCAD.2013.2263035
   Huang JD, 2012, ICCAD-IEEE ACM INT, P377
   Kalanick K. A., 2011, PHLEBOTOMY TECHNICIA
   Karns K, 2011, ANAL CHEM, V83, P8115, DOI 10.1021/ac202061v
   Kumar S, 2016, PR IEEE COMP DESIGN, P273, DOI 10.1109/ICCD.2016.7753290
   Kumar S, 2013, IEEE INT SYMP DESIGN, P205, DOI 10.1109/DDECS.2013.6549817
   Li ZW, 2017, INT CONF MANIP MANU, P146, DOI 10.1109/3M-NANO.2017.8286263
   Li ZP, 2017, IEEE T BIOMED CIRC S, V11, P1380, DOI 10.1109/TBCAS.2017.2742548
   Liu CH, 2015, IEEE T COMPUT AID D, V34, P1918, DOI 10.1109/TCAD.2015.2440312
   Liu CH, 2013, ICCAD-IEEE ACM INT, P615, DOI 10.1109/ICCAD.2013.6691180
   Liu CF, 2017, DES AUT TEST EUROPE, P91, DOI 10.23919/DATE.2017.7926964
   Mitra D, 2014, IEEE T COMPUT AID D, V33, P1131, DOI 10.1109/TCAD.2014.2323200
   Roy S, 2015, INTEGRATION, V51, P194, DOI 10.1016/j.vlsi.2014.12.004
   Roy S, 2014, ACM J EMERG TECH COM, V11, DOI 10.1145/2629578
   Roy S, 2010, IEEE T COMPUT AID D, V29, P1696, DOI 10.1109/TCAD.2010.2061790
   Su YS, 2016, ASIA S PACIF DES AUT, P605, DOI 10.1109/ASPDAC.2016.7428078
   Thies William, 2008, Natural Computing, V7, P255, DOI 10.1007/s11047-006-9032-6
   Dinh TA, 2014, ASIA S PACIF DES AUT, P225, DOI 10.1109/ASPDAC.2014.6742894
   Wang G, 2011, IET NANOBIOTECHNOL, V5, P152, DOI 10.1049/iet-nbt.2011.0018
   Wang Q, 2017, ASIA S PACIF DES AUT, P524, DOI 10.1109/ASPDAC.2017.7858376
   Yao HL, 2015, IEEE DES TEST, V32, P60, DOI 10.1109/MDAT.2015.2449180
NR 34
TC 5
Z9 5
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2019
VL 24
IS 2
AR 21
DI 10.1145/3306492
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JT2CH
UT WOS:000500803300008
DA 2024-07-18
ER

PT J
AU Elmandouh, EM
   Wassal, AG
AF Elmandouh, Eman M.
   Wassal, Amr G.
TI Guiding Formal Verification Orchestration Using Machine Learning Methods
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Formal verification; classification ML; algorithm selection
ID SYMBOLIC MODEL CHECKING; ALGORITHM SELECTION; SAT
AB Typical modem HW designs include many blocks associated with thousands of design properties. Having today's commercial formal verifiers utilize a complementary set of state-of-art formal algorithms is a key in enabling the formal verification tools to successfully cope with verification problems of different sizes, types, and complexities. Formal engines orchestration is the methodology used to pick the most appropriate formal engine for a specific verification problem. It assures proper scheduling of the formal engines to minimize the time consumed to solve individual design verification problems, hence highly impacts the time required to verify the overall design properties. This work proposes the utilization of supervised machine learning classification techniques to guide the orchestration step by predicting the formal engines that should be assigned to a design property. Up to 16,500 formal verification runs on RTL designs and their properties are used to train the classifier to create a prediction model. The classifier assigns any new verification problem to an appropriate list of formal engines associated with a probability distribution over the set of engines classes. Our results indicate how the proposed model is able to improve the formal suite total run-time by up to 59% of its maximum allowable time improvement using multi-classification-based orchestration and to nominate with 88% accuracy the appropriate formal engines for new-to-verify HW designs.
C1 [Elmandouh, Eman M.] Siemens Business, Mentor Graph, Cairo, Egypt.
   [Wassal, Amr G.] Cairo Univ, Comp Engn Dept, Giza, Egypt.
C3 Mentor Graphics Inc; Egyptian Knowledge Bank (EKB); Cairo University
RP Elmandouh, EM (corresponding author), Siemens Business, Mentor Graph, Cairo, Egypt.
EM eman_mandouh@mentor.com; wassal@eng.cu.edu.eg
CR Amadini R, 2014, THEOR PRACT LOG PROG, V14, P509, DOI 10.1017/S1471068414000179
   [Anonymous], 2018, Algorithm selection
   [Anonymous], 2012, 28 INT C LOG PROGR I
   [Anonymous], STANFORD DEEP LEARNI
   Arlot S, 2010, STAT SURV, V4, P40, DOI 10.1214/09-SS054
   Bengio Yoshua, 2012, Neural Networks: Tricks of the Trade. Second Edition: LNCS 7700, P437, DOI 10.1007/978-3-642-35289-8_26
   Biere A, 1999, LECT NOTES COMPUT SC, V1579, P193
   Bischl B, 2016, ARTIF INTELL, V237, P41, DOI 10.1016/j.artint.2016.04.003
   Bradley AR, 2011, LECT NOTES COMPUT SC, V6538, P70, DOI 10.1007/978-3-642-18275-4_7
   Brownlee J., 2014, Classification accuracy is not enough: more performance measures you can use
   BRYANT RE, 1986, IEEE T COMP, V35
   Burch J.R., 1990, Symbolic model checking: 10 20 states and beyond
   BURCH JR, 1994, IEEE T COMPUT AID D, V13, P401, DOI 10.1109/43.275352
   Carchrae T., 2004, P NAT C ART INT, P4954
   Clarke E., 2002, Computer Aided Verification. 14th International Conference, CAV 2002. Proceedings (Lecture Notes in Computer Science Vol.2404), P265
   El Mandouh E, 2016, INT HIGH LEVEL DESIG, P121, DOI 10.1109/HLDVT.2016.7748265
   El-Mandouh E., 2010, P IEEE INT S CIRC SY, P2317
   Fox E., 2015, MACHINE LEARNING CLA
   Friedman J., 2014, R Package Version, P1
   Gagliolo M., 2007, ANNAL MATH ARTIFICIA, V47, P295
   Goldberg E, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P886
   Guerri A, 2004, FRONT ARTIF INTEL AP, V110, P475
   Handover M., 2015, BACK BASICS DOING FO
   Held L., 2014, APPL STAT INFERENCE, P13, DOI [10.1007/978-3-642-37887-4-2, DOI 10.1007/978-3-642-37887-4-2]
   Ho CR, 2008, DES AUT CON, P268
   Hogan J., 2016, DEEP CHIP
   Hoos H, 2015, THEOR PRACT LOG PROG, V15, P117, DOI 10.1017/S1471068414000015
   Hoos H, 2014, THEOR PRACT LOG PROG, V14, P569, DOI 10.1017/S1471068414000210
   Hoskote Y., P 36 ANN ACM IEEE DE, P300
   Jain A., 2016, COMPLETE TUTORIAL RI
   Jain R., 2007, DES AUT C DAC
   Kadioglu Serdar, 2011, Principles and Practice of Constraint Programming - CP 2011. Proceedings of the 17th International Conference (CP 2011), P454, DOI 10.1007/978-3-642-23786-7_35
   Kohavi R, 1997, ARTIF INTELL, V97, P273, DOI 10.1016/S0004-3702(97)00043-X
   Kottho L., 2013, ARXIV13061031
   Kotthoff L, 2014, AI MAG, V35, P48, DOI 10.1609/aimag.v35i3.2460
   Lindauer M, 2015, LECT NOTES COMPUT SC, V8994, P1, DOI 10.1007/978-3-319-19084-6_1
   Lindauer Marius, 2017, PMLR, V79, P1
   Marques-Silva JP, 1999, IEEE T COMPUT, V48, P506, DOI 10.1109/12.769433
   Nudelman E, 2004, LECT NOTES COMPUT SC, V3258, P438
   Prasad M. R., 2005, International Journal on Software Tools for Technology Transfer, V7, P156, DOI 10.1007/s10009-004-0183-4
   Rice J. R., 1976, Advances in computers, vol.15, P65, DOI 10.1016/S0065-2458(08)60520-3
   Sachan L., 2015, LOGISTIC REGRESSION
   Sanghavi Alok, 2010, EE TIMES ASIA
   Sheeran M, 2000, LECT NOTES COMPUT SC, V1954, P108
   SISTLA AP, 1985, J ACM, V32, P733, DOI 10.1145/3828.3837
   Smith-Miles KA, 2008, ACM COMPUT SURV, V41, DOI 10.1145/1456650.1456656
   Wang L. C., 2003, P 1 INT WORKSH BOUND
   Xu L., 2011, P INT JOINT C ART IN
   Xu L, 2008, J ARTIF INTELL RES, V32, P565, DOI 10.1613/jair.2490
   Yu J., 2013, Patent US, Patent No. 20140330758
   Zhu J, 2009, STAT INTERFACE, V2, P349
NR 51
TC 2
Z9 2
U1 1
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2018
VL 23
IS 5
AR 62
DI 10.1145/3224206
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GU
UT WOS:000457132900007
DA 2024-07-18
ER

PT J
AU Darav, NK
   Bustany, IS
   Kennings, A
   Westwick, D
   Behjat, L
AF Darav, Nima Karimpour
   Bustany, Ismail S.
   Kennings, Andrew
   Westwick, David
   Behjat, Laleh
TI Eh?Legalizer: A High Performance Standard-Cell Legalizer Observing
   Technology Constraints
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM on International Symposium on Physical Design (ISPD)
CY MAR 19-22, 2017
CL Portland, OR
SP ACM
DE Legalization; placement; network flows; fence regions; target density
AB The legalization step is performed after global placement where wire length and routability are optimized or during timing optimization where buffer insertion or gate sizing are applied to meet timing requirements. Therefore, an ideal legalization approach must preserve the quality of the input placement in terms of routability, wire length, and timing constraints. These requirements indirectly impose maximum and average cell movement constraints during legalization. In addition, the legalization step should effectively manage white space availability with a highly efficient runtime in order to be used in an iterative process such as timing optimization. In this article, a robust and fast legalization method called Eh?Legalizer for standard-cell placement is presented. Eh?Legalizer legalizes input placements while minimizing the maximum and average cell movements using a highly efficient novel network flow-based approach. In contrast to the traditional network flow-based legalizers, areas with high cell utilizations are effectively legalized by finding several candidate paths and there is no need for a post-process step. The experimental results conducted on several benchmarks show that Eh?Legalizer results in 2.5 times and 3.3 times less the maximum and average cell movement, respectively, while its runtime is significantly (18x) lower compared to traditional legalizers. In addition, the experimental results illustrate the scalability and robustness of Eh?Legalizer with respect to the floorplan complexity. Finally, the detailed-routing results show detailed-routing violations are reduced on average by 23% when Eh?Legalizer is used to generate legal solutions.
C1 [Darav, Nima Karimpour] Univ Calgary, Dept Elect & Comp Engn, ICT 446,2500 Univ Dr NW, Calgary, AB T2N 1N4, Canada.
   [Bustany, Ismail S.] Xilinx, 2100 Log Dr, San Jose, CA 95124 USA.
   [Kennings, Andrew] Univ Waterloo, Dept Elect & Comp Engn, 200 Univ Ave West, Waterloo, ON N2L 3G1, Canada.
   [Westwick, David] Univ Calgary, Dept Elect & Comp Engn, ICT 402,2500 Univ Dr NW, Calgary, AB T2N 1N4, Canada.
   [Behjat, Laleh] Univ Calgary, Dept Elect & Comp Engn, ICT 453,2500 Univ Dr NW, Calgary, AB T2N 1N4, Canada.
C3 University of Calgary; Xilinx; University of Waterloo; University of
   Calgary; University of Calgary
RP Darav, NK (corresponding author), Univ Calgary, Dept Elect & Comp Engn, ICT 446,2500 Univ Dr NW, Calgary, AB T2N 1N4, Canada.
EM nkarimpo@ucalgary.ca; ISMAILB@xilinx.com; akenning@uwaterloo.ca;
   dwestwic@ucalgary.ca; laleh@ucalgary.ca
RI Bustany, Ismail/HSG-4434-2023
OI Karimpour Darav, Nima/0000-0003-2935-3558; Behjat,
   Laleh/0000-0002-8122-0990; Westwick, David/0000-0002-1470-6800
FU Mentor Graphics Corporation; Natural Sciences and Engineering Council of
   Canada (NSERC); Alberta Innovates-Technology Futures (AITF)
FX This work has been supported by Mentor Graphics Corporation, the Natural
   Sciences and Engineering Council of Canada (NSERC), and Alberta
   Innovates-Technology Futures (AITF), and computing resources for this
   work have been provided by Compute/Calcul Canada and the Canadian
   Microelectronics Corporation (CMC).
CR Ahuja R. K., 1993, Network flows: theory, algorithms, and applications
   [Anonymous], 2020, The Algorithm Design Manual
   [Anonymous], TECHNICAL REPORT
   [Anonymous], LEF DEF VERS 5 3 5 7
   Brenner U, 2013, IEEE T COMPUT AID D, V32, P1215, DOI 10.1109/TCAD.2013.2253834
   Bustany I. S., 2015, P ISPD, P157
   Cho M, 2010, DES AUT CON, P286
   Chow W.-K., 2014, P 2014 INT S PHYS DE, P3
   Darav NK, 2016, ACM T DES AUTOMAT EL, V21, DOI 10.1145/2899381
   Darav NK, 2015, ICCAD-IEEE ACM INT, P514, DOI 10.1109/ICCAD.2015.7372613
   Dijkstra EW., 1959, NUMER MATH, V1, P269, DOI [10.1007/BF01386390, DOI 10.1007/BF01386390]
   Gi-Joon Nam, 2006, Proceedings of ISPD'06. 2006 International Symposium on Physical Design
   Hill D., 2002, U.S. Patent, Patent No. 6370673
   Huang CC, 2015, ICCAD-IEEE ACM INT, P508, DOI 10.1109/ICCAD.2015.7372612
   Kahng A.B., 2004, PROC ACM GREAT LAKES, P214
   Kennedy A., 2014, Implementation of a self-management support approach (WISE) across a health system: a process evaluation explaining what did and did not work for organisations, clinicians and patients, P1, DOI [DOI 10.1186/S13012-014-0129-5, 10.1186/s13012-014-0129-5]
   Kim MC, 2013, ICCAD-IEEE ACM INT, P268, DOI 10.1109/ICCAD.2013.6691130
   Kim MC, 2012, IEEE T COMPUT AID D, V31, P50, DOI 10.1109/TCAD.2011.2170567
   Lin T, 2015, IEEE T COMPUT AID D, V34, P447, DOI 10.1109/TCAD.2015.2394383
   Ren HX, 2005, DES AUT CON, P515, DOI 10.1109/DAC.2005.193863
   Spindler P, 2008, ISPD'08: PROCEEDINGS OF THE 2008 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P47
   Viswanathan N, 2007, ASIA S PACIF DES AUT, P135
   Wang C.-K., 2015, P 2015 ACM INT S PHY, P149
   Yutsis Vladimir., 2014, ISPD '14, P161, DOI DOI 10.1145/2560519.2565877
NR 24
TC 6
Z9 6
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2018
VL 23
IS 4
AR 43
DI 10.1145/3158215
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA HH7ZK
UT WOS:000455950300003
DA 2024-07-18
ER

PT J
AU Yang, K
   Forte, D
   Tehranipoor, M
AF Yang, Kun
   Forte, Domenic
   Tehranipoor, Mark
TI ReSC: An RFID-Enabled Solution for Defending IoT Supply Chain
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Radio frequency identification (RFID); Internet of things (IoT); supply
   chain security; traceability; authentication
ID AUTHENTICATION; INTERNET; SECURITY; PRIVACY
AB The Internet of Things (IoT), an emerging global network of uniquely identifiable embedded computing devices within the existing Internet infrastructure, is transforming how we live and work by increasing the connectedness of people and things on a scale that was once unimaginable. In addition to facilitated information and service exchange between connected objects, enhanced computing power and analytic capabilities of individual objects, and increased interaction between objects and their environments, the IoT also raises new security and privacy challenges. Hardware trust across the IoT supply chain is the foundation of IoT security and privacy. Two major supply chain issues-disappearance/theft of authentic loT devices and appearance of inauthentic ones-have to be addressed to secure the IoT supply chain and lay the foundation for further security and privacy-defensive measures. Comprehensive solutions that enable IoT device authentication and traceability across the entire supply chain (i.e., during distribution and after being provisioned) need to be established. Existing hardware, software, and network protection methods, however, do not address IoT supply chain issues. To mitigate this shortcoming, we propose an RFID-enabled solution called ReSC that aims at defending the IoT supply chain. By incorporating three techniques-one-to-one mapping between RFID tag identity and control chip identity; unique tag trace, which records tag provenance and history information; and neighborhood attestation of IoT devices-ReSC is resistant to split attacks (i.e., separating tag from product, swapping tags), counterfeit injection, product theft throughout the entire supply chain, device recycling, and illegal network service access (e.g., Internet, cable TV, online games, remote firmware updates). Simulations, theoretical analysis, and experimental results based on a printed circuit board (PCB) prototype demonstrate the effectiveness of ReSC. Finally, we evaluate the security of our proposed scheme against various attacks.
C1 [Yang, Kun; Forte, Domenic; Tehranipoor, Mark] Univ Florida, Florida Inst Cybersecur Res, Elect & Comp Engn Dept, 601 Gale Lemerand Dr,POB 116550, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida
RP Yang, K (corresponding author), Univ Florida, Florida Inst Cybersecur Res, Elect & Comp Engn Dept, 601 Gale Lemerand Dr,POB 116550, Gainesville, FL 32611 USA.
EM k.yang@ufl.edu; dforte@ufl.edu; tehranipoor@ufl.edu
CR Al-Fuqaha A, 2015, IEEE COMMUN SURV TUT, V17, P2347, DOI 10.1109/COMST.2015.2444095
   [Anonymous], P ACM IEEE 51 DES AU
   [Anonymous], BLACK HAT US
   [Anonymous], 2014, PROOFP UNC INT THING
   [Anonymous], 2008, The transport layer security (TLS) protocol version 1.2
   [Anonymous], 2007, Secur. Distrib., Grid, mobile, Pervasive Comput.
   [Anonymous], 1997, HMAC KEYED HASHING M, DOI DOI 10.17487/RFC2104
   [Anonymous], 2013, NDSS
   [Anonymous], 2011, CISCO VISUAL NETWORK
   Atzori L, 2010, COMPUT NETW, V54, P2787, DOI 10.1016/j.comnet.2010.05.010
   Aysu A, 2016, DES AUT TEST EUROPE, P1517
   Bahl P., 2000, Proceedings IEEE INFOCOM 2000. Conference on Computer Communications. Nineteenth Annual Joint Conference of the IEEE Computer and Communications Societies (Cat. No.00CH37064), P775, DOI 10.1109/INFCOM.2000.832252
   Bassett E.K., 2006, IMC 06 P 6 ACM SIGCO, P71
   Bernstein Kerry, 2014, SUPPLY CHAIN HARDWAR
   Carnegie Mellon University, 1982, ONL COK MACH INT
   Chien HY, 2007, COMPUT STAND INTER, V29, P254, DOI 10.1016/j.csi.2006.04.004
   Cicerchi Tim, 2014, HIGH CAPACITY RFID T
   Cisco, 2014, CISC TRANSF ITS SUPP
   Coyle J., 2012, Supply chain management: a logistics perspective
   Daemen J., 1999, AES proposal: Rijndael
   Dahnert A., 2011, Cybersecurity Summit (WCS), 2011 Second Worldwide, P1
   Dong ZQ, 2012, COMPUT NETW, V56, P85, DOI 10.1016/j.comnet.2011.08.011
   Doss R, 2012, COMPUT NETW, V56, P3401, DOI 10.1016/j.comnet.2012.06.018
   FUJITSU, 2014, WORLDS LARG CAP 64KB
   Gueye B, 2006, IEEE ACM T NETWORK, V14, P1219, DOI 10.1109/TNET.2006.886332
   Ha J, 2008, LECT NOTES COMPUT SC, V5283, P267
   Henrici D, 2004, SECOND IEEE ANNUAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATIONS WORKSHOPS, PROCEEDINGS, P149
   Holcomb DE, 2009, IEEE T COMPUT, V58, P1198, DOI 10.1109/TC.2008.212
   Holmes Christopher, 2015, DESIGNING IMPLEMENTI
   Hosey A, 2014, ASIAN TEST SYMPOSIUM, P348, DOI 10.1109/ATS.2014.70
   Ishai Y, 2006, LECT NOTES COMPUT SC, V4004, P308
   Johnson D., 2001, International Journal of Information Security, V1, P36, DOI 10.1007/s102070100002
   Kanuparthi A., 2013, CYCAR 13 P 2013 ACM, P61
   Katz J., 2014, INTRO MODERN CRYPTOG
   Koushanfar F, 2014, MIDWEST SYMP CIRCUIT, P350, DOI 10.1109/MWSCAS.2014.6908424
   Kovacs Eduard, 2015, ATTACKERS USE STOLEN
   Lehtonen M, 2009, LECT NOTES COMPUT SC, V5538, P291, DOI 10.1007/978-3-642-01516-8_20
   Ling Hu, 2010, 2010 8th IEEE International Conference on Pervasive Computing and Communications Workshops (PERCOM Workshops), P613, DOI 10.1109/PERCOMW.2010.5470509
   Muir JA, 2009, ACM COMPUT SURV, V42, DOI 10.1145/1592451.1592455
   NXP Semiconductors, 2014, I2C BUS SPEC US MAN
   Padmanabhan VN, 2001, ACM SIGCOMM COMP COM, V31, P173, DOI 10.1145/964723.383073
   Perrig A, 2004, COMMUN ACM, V47, P53, DOI 10.1145/990680.990707
   Rajendran J, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P84, DOI 10.1109/ISVLSI.2012.40
   Raza S, 2013, AD HOC NETW, V11, P2661, DOI 10.1016/j.adhoc.2013.04.014
   Robinson Donald G., 1996, US Patent, Patent No. [5,589,820, 5589820]
   Roman R, 2013, COMPUT NETW, V57, P2266, DOI 10.1016/j.comnet.2012.12.018
   Shannon Steven, 2001, US Patent, Patent No. [6,233,618, 6233618]
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Sunar B, 2007, IEEE T COMPUT, V56, P109, DOI 10.1109/TC.2007.250627
   Tehranipoor M, 2010, IEEE DES TEST COMPUT, V27, P10, DOI 10.1109/MDT.2010.7
   Wang CG, 2009, IEEE T WIREL COMMUN, V8, P2592, DOI 10.1109/TWC.2009.080437
   Xiao K, 2016, ACM T DES AUTOMAT EL, V22, DOI 10.1145/2906147
   Xiao K, 2014, IEEE T COMPUT AID D, V33, P1778, DOI 10.1109/TCAD.2014.2356453
   Yang B, 2004, INT TEST CONF P, P339
   Yang Jeongkyu, 2005, WORKSH RFID LIGHTW C
   Yang K, 2015, LECT NOTES COMPUT SC, V9440, P32, DOI 10.1007/978-3-319-24837-0_3
   Yang L, 2014, PROCEEDINGS OF THE 20TH ANNUAL INTERNATIONAL CONFERENCE ON MOBILE COMPUTING AND NETWORKING (MOBICOM '14), P237, DOI 10.1145/2639108.2639111
   Ye N, 2014, APPL MATH INFORM SCI, V8, P1617, DOI 10.12785/amis/080416
   YU S., 2007, IEEE MIL COMM C, P1
   Zanetti Davide, 2010, 2010 IEEE International Conference on RFID (IEEE RFID 2010), P37, DOI 10.1109/RFID.2010.5467257
NR 60
TC 7
Z9 8
U1 1
U2 29
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2018
VL 23
IS 3
AR 29
DI 10.1145/3174850
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA GH5QE
UT WOS:000433485200003
DA 2024-07-18
ER

PT J
AU Shafiee, M
   Beohar, N
   Bakliwal, P
   Roy, S
   Mandal, D
   Bakkaloglu, B
   Ozev, S
AF Shafiee, M.
   Beohar, N.
   Bakliwal, P.
   Roy, S.
   Mandal, D.
   Bakkaloglu, B.
   Ozev, S.
TI A Disturbance-Free Built-In Self-Test and Diagnosis Technique for DC-DC
   Converters
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Built-In Self-Test; DC DC buck converter; PRBS test method; stability;
   diagnosis method
ID POWER CONVERTERS; IDENTIFICATION
AB Complex electronic systems include multiple power domains and drastically varying dynamic power consumption patterns, requiring the use of multiple power conversion and regulation units. High-frequency switching converters have been gaining prominence in the DC-DC converter market due to their high efficiency and smaller form factor. Unfortunately, they are also subject to higher process variations, and faster in-field degradation, jeopardizing stable operation of the power supply. This article presents a technique to track changes in the dynamic loop characteristics of DC-DC converters without disturbing the normal mode of operation using a white noise-based excitation and correlation. Using multiple points for injection and analysis, we show that the degraded part can be diagnosed to take remedial action. White noise excitation is generated via a pseudo-random disturbance at reference, load current, and pulse-width modulation (PWM) nodes of the converter with the test signal energy being spread over a wide bandwidth, without significantly affecting the converter noise and ripple floor. The impulse response is extracted by correlating the random input sequence with the disturbed output generated. Test signal analysis is achieved by correlating the pseudo-random input sequence with the output response and thereby accumulating the desired behavior over time and pulling it above the noise floor of the measurement set-up. An off-the-shelf power converter, LM27402, is used as the device-under-test (DUT) for experimental verification. Experimental results show that the proposed technique can estimate converter natural frequency and quality factor (Q-factor) within +/- 2.5% and +/- 0.7% error margin respectively, over changes in load inductance and capacitance. For the diagnosis purpose, a measure of inductor's DC resistance (DCR) value, which is the inductor's series resistance and indicative of the degradation in inductor's Q-factor, is estimated within less than +/- 1.6% error margin.
C1 [Shafiee, M.; Beohar, N.; Mandal, D.; Bakkaloglu, B.; Ozev, S.] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
   [Bakliwal, P.; Roy, S.] Intel Corp, Hillsboro, OR 97124 USA.
C3 Arizona State University; Arizona State University-Tempe; Intel
   Corporation
RP Shafiee, M (corresponding author), Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
EM mshafiei@asu.edu; nvb@asu.edu; priyanka.bakliwal@intel.com;
   sidhanto.roy@intel.com; debashis.mandal@asu.edu;
   bertan.bakkaloglu@asu.edu; sule.ozev@asu.edu
RI shafiee, maryam/KVB-8618-2024
OI Bakkaloglu, Bertan/0000-0003-4135-7367
FU Semiconductor Research Corporation; National Science Foundation; Space
   Micro Inc.
FX This work is jointly supported by Semiconductor Research Corporation,
   National Science Foundation, and Space Micro Inc. Authors wish to thank
   Philippe Adell from Nasa Jet Propulsion and Bert Vermeire from Space
   Micro Inc. for their support and providing insight and expertise that
   greatly assisted the research.
CR Aggarwal V, 2006, AHS 2006: FIRST NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, P12
   Ahmadi Reza, 2010, IECON 2010 - 36th Annual Conference of IEEE Industrial Electronics, P2311, DOI 10.1109/IECON.2010.5675123
   [Anonymous], AN1992 TEX INSTR
   [Anonymous], P IEEE 26 POW EL SPE
   ASTROM KJ, 1987, P IEEE, V75, P185, DOI 10.1109/PROC.1987.13721
   Barkley A, 2009, IEEE T POWER ELECTR, V24, P2021, DOI 10.1109/TPEL.2009.2020588
   Beohar N, 2018, IEEE T CIRCUITS-I, V65, P818, DOI 10.1109/TCSI.2017.2739479
   Beohar N, 2015, IEEE VLSI TEST SYMP, DOI 10.1109/VTS.2015.7116250
   Boyer A, 2014, IEEE INT SYMP ELEC, P77
   Costabeber A, 2011, IEEE T POWER ELECTR, V26, P2915, DOI 10.1109/TPEL.2011.2122271
   Erickson R.W., 2001, FUNDAMENTALS POWER E, DOI [10.1007/978-0-306-48048-5, DOI 10.1007/978-0-306-48048-5]
   Franklin GF, 1997, DIGITAL CONTROL DYNA, V3rd
   GODFREY KR, 1991, IEE CONF PUBL, P161
   Huang H, 2015, MICROELECTRON RELIAB, V55, P2061, DOI 10.1016/j.microrel.2015.06.058
   Hurley WG, 2013, TRANSFORMERS AND INDUCTORS FOR POWER ELECTRONICS: THEORY, DESIGN AND APPLICATIONS, P1, DOI 10.1002/9781118544648
   Johansson B, 2000, INTELEC(R): TWENTY-SECOND INTERNATIONAL TELECOMMUNICATIONS ENERGY CONFERENCE, P65, DOI 10.1109/INTLEC.2000.884229
   KARNOPP BH, 1990, J FRANKLIN I, V327, P611, DOI 10.1016/0016-0032(90)90034-G
   Kurd N, 2015, IEEE J SOLID-ST CIRC, V50, P49, DOI [10.1109/JSSC.2014.2368126, 10.1109/ISSCC.2014.6757361]
   Liu T., 2014, Proc. IEEE VLSI Test Symp, P1
   Ljung L, 1999, PRENTICE HALL INFORM, P503
   Maksimovic D, 2000, IEEE T POWER ELECTR, V15, P1183, DOI 10.1109/63.892833
   Miao B, 2005, IEEE T POWER ELECTR, V20, P1093, DOI 10.1109/TPEL.2005.854035
   Pazouki E., 2016, P IEEE EN CONV C EXP, P1
   Roinila T, 2009, SIMUL MODEL PRACT TH, V17, P1043, DOI 10.1016/j.simpat.2009.03.006
   Shirazi M, 2009, IEEE T POWER ELECTR, V24, P2578, DOI 10.1109/TPEL.2009.2029691
   Wang HB, 2004, INT TEST CONF P, P1340
   Wang XD, 2014, J APPL MATH, DOI 10.1155/2014/875319
   Yao K, 2015, IEEE T POWER ELECTR, V30, P6993, DOI 10.1109/TPEL.2014.2383436
NR 28
TC 4
Z9 4
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2018
VL 23
IS 2
AR 25
DI 10.1145/3152157
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT9JS
UT WOS:000423468900013
DA 2024-07-18
ER

PT J
AU Zhou, HX
   Sham, CW
   Yao, HL
AF Zhou, Hongxia
   Sham, Chiu-Wing
   Yao, Hailong
TI Revisiting Routability-Driven Placement for Analog and Mixed-Signal
   Circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Routing; analog and mixed signal circuits; congestion
ID SYMMETRY CONSTRAINTS; DESIGN
AB The exponential increase in scale and complexity of very large-scale integrated circuits (VLSIs) poses a great challenge to current electronic design automation (EDA) techniques. As an essential step in the whole EDA layout synthesis, placement is attracting more and more attention, especially for analog and mixed-signal integrated circuits. Recently, experts in this field have observed a variety of analog-specific layout constraints to obtain high-performance placement solutions. These constraints include symmetry, alignment, boundary, preplace, abutment, range and maximum separation, and routability of the placement solutions. In this article, the effectiveness of slicing and nonslicing representation is investigated. Additionally, the technique of congestion-based virtual sizing is proposed. Experimental results show that the routability can be improved significantly by applying congestion-based virtual sizing. Results also show that the slicing representation can improve the regularity of the placement solutions and hence improve the routability with higher efficiency compared to the nonslicing representation.
C1 [Zhou, Hongxia] Hong Kong Polytech Univ, Hong Kong, Hong Kong, Peoples R China.
   [Sham, Chiu-Wing] Univ Auckland, Auckland, New Zealand.
   [Yao, Hailong] Tsinghua Univ, Beijing, Peoples R China.
C3 Hong Kong Polytechnic University; University of Auckland; Tsinghua
   University
RP Zhou, HX (corresponding author), Hong Kong Polytech Univ, Hong Kong, Hong Kong, Peoples R China.
EM njuzhx@163.com; b.sham@auckland.ac.nz; hailongyao@mail.tsinghua.edu.cn
RI Sham, Chiu-Wing/C-3819-2014
OI Sham, Chiu-Wing/0000-0001-7007-6746
CR Balasa F, 2004, IEEE T COMPUT AID D, V23, P177, DOI 10.1109/TCAD.2003.822132
   Chou PY, 2011, ICCAD-IEEE ACM INT, P512, DOI 10.1109/ICCAD.2011.6105378
   Gielen GGE, 2000, P IEEE, V88, P1825, DOI 10.1109/5.899053
   Hongxia Zhou, 2013, Fifth Asia Symposium on Quality Electronic Design (ASQED 2013), P97, DOI 10.1109/ASQED.2013.6643571
   Li C, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P394, DOI 10.1109/ICCAD.2004.1382607
   Lin CW, 2012, ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P71
   Lin JM, 2005, ASIA S PACIF DES AUT, P1135
   Lin PH, 2007, DES AUT CON, P465, DOI 10.1109/DAC.2007.375210
   Ma Q, 2007, IEEE IC CAD, P579, DOI 10.1109/ICCAD.2007.4397327
   Ma QA, 2011, IEEE T COMPUT AID D, V30, P85, DOI 10.1109/TCAD.2010.2064490
   Murata H, 1996, IEEE T COMPUT AID D, V15, P1518, DOI 10.1109/43.552084
   Nakatake Shigetoshi, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P305, DOI 10.1109/ASPDAC.2010.5419878
   Toumazou C., 2002, TRADE OFFS ANALOG CI
   Wong D. F., 1986, 23rd ACM/IEEE Design Automation Conference. Proceedings 1986 (Cat. No.86CH2288-9), P101, DOI 10.1145/318013.318030
   Xiao LF, 2010, ICCAD-IEEE ACM INT, P675, DOI 10.1109/ICCAD.2010.5654239
   Xiao LF, 2009, ASIA S PACIF DES AUT, P353, DOI 10.1109/ASPDAC.2009.4796506
   Xu Y, 2009, ASIA S PACIF DES AUT, P576, DOI 10.1109/ASPDAC.2009.4796542
   Young FY, 1999, IEEE T COMPUT AID D, V18, P1385, DOI 10.1109/43.784129
   Yuen W. S., 2003, IEEE T COMPUTER AIDE, V22
   Zhou HX, 2014, IEEE COMP SOC ANN, P113, DOI 10.1109/ISVLSI.2014.62
NR 20
TC 4
Z9 4
U1 1
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2018
VL 23
IS 2
AR 17
DI 10.1145/3131849
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FT9JS
UT WOS:000423468900005
DA 2024-07-18
ER

PT J
AU Pomeranz, I
AF Pomeranz, Irith
TI Generation of Transparent-Scan Sequences for Diagnosis of Scan Chain
   Faults
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Diagnostic test generation; full-scan circuits; scan chain faults;
   transparent-scan
ID CIRCUITS; DEFECTS
AB Diagnosis of scan chain faults is important for yield learning and improvement. Procedures that generate tests for diagnosis of scan chain faults produce scan-based tests with one or more functional capture cycles between a scan-in and a scan-out operation. The approach to test generation referred to as transparents-can has several advantages in this context. (1) It allows functional capture cycles and scan shift cycles to be interleaved arbitrarily. This increases the flexibility to assign to the scan cells values that are needed for diagnosis. (2) Test generation under transparent-scan considers a circuit model where the scan logic is included explicitly. Consequently, the test generation procedure takes into consideration the full effect of a scan chain fault. It thus produces accurate tests. (3) For the same reason, it can also target faults inside the scan logic. (4) Transparent-scan results in compact test sequences. Compaction is important because of the large volumes of fail data that scan chain faults create. The cost of transparent-scan is that it requires simulation procedures for sequential circuits, and that arbitrary sequences would be applicable to the scan select input. Motivated by the advantages of transparent-scan, and the importance of diagnosing scan chain faults, this article describes a procedure for generating transparent-scan sequences for diagnosis of scan chain faults. The procedure is also applied to produce transparent-scan sequences for diagnosis of faults inside the scan logic.
C1 [Pomeranz, Irith] Purdue Univ, Sch Elect & Comp Engn, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, 465 Northwestern Ave, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu
CR Abramovici M, 2002, DES AUT CON, P713, DOI 10.1109/DAC.2002.1012717
   Abramovici M., 1995, DIGITAL SYSTEMS TEST
   Adapa R, 2008, ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P242, DOI 10.1109/ISQED.2008.79
   CAMURATI P, 1990, PROCEEDINGS : INTERNATIONAL TEST CONFERENCE 1990, P52, DOI 10.1109/TEST.1990.114000
   Chen HJ, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P613, DOI 10.1109/ICCD.2015.7357172
   Chen M., 2011, ADV NEURAL INFORM PR, P2456
   Chen YH, 2012, IET COMPUT DIGIT TEC, V6, P186, DOI 10.1049/iet-cdt.2011.0121
   Chen Z, 2011, ASIAN TEST SYMPOSIUM, P297, DOI 10.1109/ATS.2011.61
   Chuang WS, 2008, IEEE T COMPUT AID D, V27, P1104, DOI 10.1109/TCAD.2008.923258
   Chun S, 2010, IEEE T COMPUT AID D, V29, P2051, DOI 10.1109/TCAD.2010.2061110
   CORNO F, 1995, EUR CONF DESIG AUTOM, P267, DOI 10.1109/EDTC.1995.470385
   Guo R., 2007, 2007 IEEE INT TEST C, P1
   Guo RF, 2001, INT TEST CONF P, P268, DOI 10.1109/TEST.2001.966642
   Guo RF, 2010, 2010 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN AUTOMATION AND TEST (VLSI-DAT), P224, DOI 10.1109/VDAT.2010.5496730
   Higami Y., 2009, Proc. International Test Conf, P1
   Huang Y, 2007, AM SOC TEST MATER, V1486, P1
   Huang Y., 2006, Proceedings of the 6th IEEE/ACM Int'l Symposium on Cluster, Cloud and Grid Computing CCGRID, P1
   Huang YG, 2013, EURASIP J WIREL COMM, DOI 10.1186/1687-1499-2013-92
   Huang Y, 2008, PROC EUR TEST SYMP, P105, DOI 10.1109/ETS.2008.20
   Jing Ye, 2010, Proceedings 2010 19th Asian Test Symposium (ATS 2010), P192, DOI 10.1109/ATS.2010.42
   Kao Y.-L., 2006, P INT TEST C, P1
   Kundu S., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P512, DOI 10.1109/92.335019
   Kundu S., 2013, P DES AUT C, P1
   Kundu S, 2015, IEEE T VLSI SYST, V23, P1185, DOI 10.1109/TVLSI.2014.2333691
   Kurimoto M, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159549
   Li JF, 2007, IEEE INT SOC CONF, P273
   Lo WH, 2014, IEEE T VLSI SYST, V22, P2766, DOI 10.1109/TVLSI.2013.2294712
   Makar SR, 1995, PROCEEDINGS - INTERNATIONAL TEST CONFERENCE 1995, P606, DOI 10.1109/TEST.1995.529889
   Narayanan S, 1997, INT TEST CONF P, P704, DOI 10.1109/TEST.1997.639683
   Pomeranz I, 2003, IEEE T COMPUT AID D, V22, P1663, DOI 10.1109/TCAD.2003.819424
   Pomeranz I, 1998, INT TEST CONF P, P1074, DOI 10.1109/TEST.1998.743306
   Pomeranz I, 2011, 2011 IEEE 17TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING (PRDC), P45, DOI 10.1109/PRDC.2011.15
   Prabhu S, 2012, IEEE VLSI TEST SYMP, P215, DOI 10.1109/VTS.2012.6231105
   Ramprasath S., 2015, P DES AUT C
   Shukoor MA, 2009, PROC EUR TEST SYMP, P115, DOI 10.1109/ETS.2009.33
   Tang X, 2009, ASIAN TEST SYMPOSIUM, P41, DOI 10.1109/ATS.2009.21
   Tsai WL, 2012, IEEE T COMPUT, V61, P928, DOI 10.1109/TC.2011.98
   Veneris A, 2005, J ELECTRON TEST, V21, P495, DOI 10.1007/s10836-005-1543-z
   Wu YJ, 1998, INT SYM DEFEC FAU TO, P217, DOI 10.1109/DFTVS.1998.732169
   Ye J, 2015, IEEE T VLSI SYST, V23, P466, DOI 10.1109/TVLSI.2014.2313563
   Zhang Y., 2010, International Workshop on Emerging Techniques and Challenges for Hand-Based Biometrics (ETCHB), P1
   Zorian Y, 2002, DES AUT CON, P709, DOI 10.1109/DAC.2002.1012716
NR 42
TC 3
Z9 3
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2017
VL 22
IS 3
AR 43
DI 10.1145/3007207
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA1NT
UT WOS:000405207200004
DA 2024-07-18
ER

PT J
AU Santos, R
   Venkataraman, S
   Kumar, A
AF Santos, Rui
   Venkataraman, Shyamsundar
   Kumar, Akash
TI Scrubbing Mechanism for Heterogeneous Applications in Reconfigurable
   Devices
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Fault-tolerance; heterogeneous applications; reconfigurable devices;
   scrubbing mechanisms
AB Commercial off-the-shelf (COTS) reconfigurable devices have been recognized as one of the most suitable processing devices to be applied in nano-satellites, since they can satisfy and combine their most important requirements, namely processing performance, reconfigurability, and low cost. However, COTS reconfigurable devices, in particular Static-RAM Field Programmable Gate Arrays, can be affected by cosmic radiation, compromising the overall nano-satellite reliability. Scrubbing has been proposed as a mechanism to repair faults in configuration memory. However, the current scrubbing mechanisms are predominantly static, unable to adapt to heterogeneous applications and their runtime variations. In this article, a dynamically adaptive scrubbing mechanism is proposed. Through a window-based scrubbing scheduling, this mechanism adapts the scrubbing process to heterogeneous applications (composed of periodic/sporadic and streaming/DSP (Digital Signal Processing) tasks), as well as their reconfigurations and modifications at runtime. Conducted simulation experiments show the feasibility and the efficiency of the proposed solution in terms of system reliability metric and memory overhead.
C1 [Santos, Rui; Venkataraman, Shyamsundar] Natl Univ Singapore, Dept Elect & Comp Engn, Signal Proc & VLSI Lab, 4 Engn Dr 3, Singapore 117583, Singapore.
   [Kumar, Akash] Tech Univ Dresden, Ctr Adv Elect Dresden, D-01062 Dresden, Germany.
C3 National University of Singapore; Technische Universitat Dresden
RP Santos, R (corresponding author), Natl Univ Singapore, Dept Elect & Comp Engn, Signal Proc & VLSI Lab, 4 Engn Dr 3, Singapore 117583, Singapore.
EM elergvds@nus.edu.sg; shyam@nus.edu.sg; akash.kumar@tu-dresden.de
RI Kumar, Akash/JDM-8672-2023; Kumar, Akash/ABB-4676-2020; Kumar,
   Akash/KHU-7452-2024
OI Kumar, Akash/0000-0001-7125-1737; Kumar, Akash/0000-0001-7125-1737
FU Singapore Ministry of Education Academic Research Fund Tier 1
   [R-263-000-B02-112]
FX This work was supported by the Singapore Ministry of Education Academic
   Research Fund Tier 1, under the project grant R-263-000-B02-112.
CR [Anonymous], 2015, SDF3 FRAMEWORK
   Argyrides C, 2011, IEEE T VLSI SYST, V19, P420, DOI 10.1109/TVLSI.2009.2036362
   Axer P., 2011, IEEE ACM IFIP INT C
   Baruah S., 2010, IEEE REAL TIM EMB TE
   Bolchini C, 2014, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2676551
   Bolchini Cristiana., 2007, DEFECT FAULT TOLERAN
   Bridgford B., 2008, SINGLE EVENT UPSET M
   Brosser F., 2014, IEEE INT C FIELD PRO
   BURNS A, 1995, REAL TIM SAF CRIT SY, V3, P3
   Cannella E, 2014, DES AUT TEST EUROPE
   Carmichael C., 2000, TECHNICAL REPORT
   Cheatham JA, 2006, ACM T DES AUTOMAT EL, V11, P501, DOI 10.1145/1142155.1142167
   CHETTO H, 1989, IEEE T SOFTWARE ENG, V15, P1261, DOI 10.1109/TSE.1989.559777
   Das T, 2013, IEEE ICC
   Dobrin R., 2008, INT C EMB REAL TIM C
   Forget J., 2010, IEEE REAL TIM EMB TE
   Ghamarian Amir Hossein, 2006, INT C APPL CONC SYST
   Guan N, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1391962.1391964
   Heiner J., 2009, IEEE INT C FIELD PRO
   Holzenspies P., 2008, C DES AUT TEST EUR D
   Hoque K. A., 2014, ACM IEEE INT C FORM
   Jeffay K., 1991, IEEE INT REAL TIM SY
   Jing NF, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2390191.2390204
   Johnson J., 2008, IEEE INT AER C AEROC
   KAVI KM, 1986, IEEE T COMPUT, V35, P940, DOI 10.1109/TC.1986.1676696
   Koren Israel, 2007, Fault-Tolerant Systems
   Kumar A, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1367045.1367049
   Lanuzza M, 2010, PROC IEEE INT SYMP, P1989, DOI 10.1109/ISIE.2010.5637493
   Leung J., 1980, INFORM PROCESS LETT
   Liu DJ, 2013, DES AUT CON
   Liu DJ, 2015, IEEE T VLSI SYST, V23, P2581, DOI 10.1109/TVLSI.2014.2371854
   McMurtrey Daniel, 2008, TECHNICAL REPORT
   Nazar G. L., 2013, INT C COMP ARCH SYNT
   Nazar GL, 2013, I C FIELD PROG LOGIC
   Neuberger G, 2003, ACM T DES AUTOMAT EL, V8, P577, DOI 10.1145/944027.944038
   Park SP, 2012, IEEE T VLSI SYST, V20, P248, DOI 10.1109/TVLSI.2010.2095435
   Pratt B., 2006, IEEE INT REL PHYS S
   Santos R., 2014, IEEE INT C FIELD PRO
   Santos R, 2015, DES AUT CON, DOI 10.1145/2744769.2744827
   Sari A., 2011, IEEE INT C FIELD PRO
   Sari A, 2013, IEEE VLSI TEST SYMP
   Sarkar A, 2009, LCTES'09: PROCEEDINGS OF THE 2009 ACM SIGPLAN/SIGBED CONFERENCE ON LANGUAGES, COMPILERS, AND TOOLS FOR EMBEDDED SYSTEMS, P80
   Siegle F, 2015, ACM COMPUT SURV, V47, DOI 10.1145/2671181
   Venkataraman S., 2014, FIELD PROGRAMMABLE L
   Xilinx Corp, 2012, PART REC US GUID UG7
   Xilinx Corporation, 2015, VIRT 6 FPGA CONF US
NR 46
TC 12
Z9 12
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2017
VL 22
IS 2
AR 33
DI 10.1145/2997646
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ER9CH
UT WOS:000399120800014
DA 2024-07-18
ER

PT J
AU Zhu, D
   Yue, SY
   Pedram, M
   Chen, LZ
AF Zhu, Di
   Yue, Siyu
   Pedram, Massoud
   Chen, Lizhong
TI CALM: Contention-Aware Latency-Minimal Application Mapping for Flattened
   Butterfly On-Chip Networks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Network on chip; application mapping; contention awareness
ID NOC; PERFORMANCE; GRAPHS
AB With the emergence of many-core multiprocessor system-on-chips (MPSoCs), on-chip networks are facing serious challenges in providing fast communication among various tasks and cores. One promising on-chip network design approach shown in recent studies is to add express channels to traditional mesh network as shortcuts to bypass intermediate routers, thereby reducing packet latency. This approach not only changes the packet latency models, but also greatly affects network traffic behaviors, both of which have not been fully exploited in existing mapping algorithms. In this article, we explore the opportunities in optimizing application mapping for flattened butterfly, a popular express channel-based on-chip network. Specifically, we identify the unique characteristics of flattened butterfly, analyze the opportunities and new challenges, and propose an efficient heuristic mapping algorithm. The proposed algorithm Contention-Aware Latency Minimal (CALM) is able to reduce unnecessary turns that would otherwise impose additional router pipeline latency to packets, as well as adjust forwarding traffic to reduce network contention latency. Simulation results show that the proposed algorithm can achieve, on average, 3.4X reduction in the number of turns, 24.8% reduction in contention latency, and 14.12% reduction in the overall packet latency.
C1 [Zhu, Di; Yue, Siyu; Pedram, Massoud] Univ Southern Calif, Dept Elect Engn, Los Angeles, CA 90089 USA.
   [Chen, Lizhong] Oregon State Univ, Coll Engn, Corvallis, OR 97331 USA.
C3 University of Southern California; Oregon State University
RP Zhu, D (corresponding author), Univ Southern Calif, Dept Elect Engn, Los Angeles, CA 90089 USA.
EM dizhu@usc.edu; siyu-yue@usc.edu; pedram@usc.edu;
   chenliz@eecs.oregonstate.edu
RI Pedram, Massoud/M-9584-2017
OI Pedram, Massoud/0000-0002-2677-7307
FU Software and Hardware Foundations program of the NSF's Directorate for
   Computer & Information Science Engineering
FX This work was supported in part by the Software and Hardware Foundations
   program of the NSF's Directorate for Computer & Information Science &
   Engineering.
CR Abts D, 2010, CONF PROC INT SYMP C, P338, DOI 10.1145/1816038.1816004
   Abts D, 2009, CONF PROC INT SYMP C, P451, DOI 10.1145/1555815.1555810
   Agarwal N, 2009, INT SYM PERFORM ANAL, P33, DOI 10.1109/ISPASS.2009.4919636
   Al Faruque MA, 2008, DES AUT CON, P760
   [Anonymous], 2013, QUADRATIC ASSIGNMENT
   [Anonymous], P IEEE ACM DES AUT T
   [Anonymous], P IEEE ACM DES AUT T
   [Anonymous], P IEEE ACM INT S NET
   [Anonymous], P IEEE ACM DES AUT T
   [Anonymous], 2001, Introduction to algorithms
   Balfour J., 2006, ICS '06: Proceedings of the 20th annual international conference on Supercomputing, P187
   Bogdan P, 2011, IEEE T COMPUT AID D, V30, P508, DOI 10.1109/TCAD.2011.2111270
   Chen GY, 2008, DES AUT CON, P620
   Chen Sun, 2012, 2012 Sixth IEEE/ACM International Symposium on Networks-on-Chip (NoCS), P201, DOI 10.1109/NOCS.2012.31
   Choi J, 2012, DES AUT CON, P664
   Dick RP, 1998, HARDW SOFTW CODES, P97, DOI 10.1109/HSC.1998.666245
   Garey M.R., 1979, COMPUTERS INTRACTABI
   Grot B, 2009, INT S HIGH PERF COMP, P163, DOI 10.1109/HPCA.2009.4798251
   Howard Jason, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P108, DOI 10.1109/ISSCC.2010.5434077
   Hu JC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P233, DOI 10.1109/ASPDAC.2003.1195022
   Jang W, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2209291.2209299
   Kernighan B. W., 1970, Bell System Technical Journal, V49, P291
   Kim J, 2007, INT SYMP MICROARCH, P172, DOI 10.1109/MICRO.2007.29
   Kuhn HW, 2005, NAV RES LOG, V52, P7, DOI 10.1002/nav.20053
   Kumar A, 2007, CONF PROC INT SYMP C, P150, DOI 10.1145/1273440.1250681
   Ogras UY, 2006, IEEE T VLSI SYST, V14, P693, DOI 10.1109/TVLSI.2006.878263
   Ou P, 2013, ISSCC DIG TECH PAP I, V56, P56, DOI 10.1109/ISSCC.2013.6487635
   Park S, 2012, DES AUT CON, P398
   Sahu PK, 2014, IEEE T VLSI SYST, V22, P300, DOI 10.1109/TVLSI.2013.2240708
   Sahu PK, 2013, J SYST ARCHITECT, V59, P60, DOI 10.1016/j.sysarc.2012.10.004
   Zhu D, 2015, DES AUT TEST EUROPE, P1241
NR 31
TC 1
Z9 2
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2017
VL 22
IS 2
AR 21
DI 10.1145/2950045
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ER9CH
UT WOS:000399120800002
DA 2024-07-18
ER

PT J
AU Chang, YM
   Hsiu, PC
   Chang, YH
   Chen, CH
   Kuo, TW
   Wang, CYM
AF Chang, Yu-Ming
   Hsiu, Pi-Cheng
   Chang, Yuan-Hao
   Chen, Chi-Hao
   Kuo, Tei-Wei
   Wang, Cheng-Yuan Michael
TI Improving PCM Endurance with a Constant-Cost Wear Leveling Design
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Phase change memory; wear leveling; endurance; Algorithms; Management;
   Performance
ID PHASE-CHANGE MEMORY; MAIN MEMORY; ENHANCEMENT; LIFETIME; HARD
AB Improving PCMendurance is a fundamental issue when it is considered as an alternative to replace DRAM as main memory. Memory-based wear leveling (WL) is an effective way to improve PCM endurance, but its major challenge is how to efficiently determine the appropriate memory pages for allocation or swapping. In this article, we present a constant-cost WL design that is compatible with existing memory management. Two implementations, namely bucket-based and array-based WL, with constant-time (or nearly zero) search cost are proposed to be integrated into the OS layer and the hardware layer, respectively, as well as to trade between time and space complexity. The results of experiments conducted based on an implementation in Android, as well as simulations with popular benchmarks, to evaluate the effectiveness of the proposed design are very encouraging.
C1 [Chang, Yu-Ming; Wang, Cheng-Yuan Michael] Macronix, Hsinchu, Taiwan.
   [Hsiu, Pi-Cheng; Kuo, Tei-Wei] Acad Sinica, Res Ctr Informat Technol Innovat, Taipei, Taiwan.
   [Chang, Yuan-Hao] Acad Sinica, Inst Informat Sci, Taipei, Taiwan.
   [Chen, Chi-Hao; Kuo, Tei-Wei] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei, Taiwan.
   [Chang, Yu-Ming; Wang, Cheng-Yuan Michael] Macronix Int Co Ltd, Hsinchu, Taiwan.
C3 Macronix International Company; Academia Sinica - Taiwan; Academia
   Sinica - Taiwan; National Taiwan University; Macronix International
   Company
RP Hsiu, PC (corresponding author), Acad Sinica, Res Ctr Informat Technol Innovat, Taipei, Taiwan.
EM pchsiu@citi.sinica.edu.tw
RI Hsiu, Pi-Cheng/ABC-3210-2020; Chang, Yuan-Hao/ABA-6935-2020; Hsiu,
   Pi-Cheng/GSJ-1102-2022
OI Hsiu, Pi-Cheng/0000-0001-8035-4033; Chang, Yuan-Hao/0000-0002-1282-2111;
   KUO, TEI-WEI/0000-0003-1974-0394
CR [Anonymous], J APPL MATH
   Asadinia M, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2699867
   Chang HS, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2699831
   Chang LP, 2007, APPLIED COMPUTING 2007, VOL 1 AND 2, P1126, DOI 10.1145/1244002.1244248
   Chang LP, 2002, EIGHTH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P187, DOI 10.1109/RTTAS.2002.1137393
   Chang YH, 2007, DES AUT CON, P212, DOI 10.1109/DAC.2007.375155
   Chen CH, 2012, DES AUT CON, P453
   Chen Jie., 2012, ACM SIGOPS Operating Systems Review, V45, P48
   Dong JB, 2011, DES AUT CON, P972
   Ferreira Alexandre Peixoto, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P153, DOI 10.1109/RTAS.2010.40
   Ferreira AP, 2010, DES AUT TEST EUROPE, P914
   Gal E, 2005, ACM COMPUT SURV, V37, P138, DOI 10.1145/1089733.1089735
   Hu JT, 2013, DES AUT TEST EUROPE, P599
   Hu JT, 2014, IEEE T COMPUT, V63, P2039, DOI 10.1109/TC.2013.11
   Hu JT, 2010, DES AUT CON, P350
   Jiang L, 2011, I C DEPEND SYS NETWO, P221, DOI 10.1109/DSN.2011.5958221
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Liu D, 2014, IEEE T COMPUT AID D, V33, P1450, DOI 10.1109/TCAD.2014.2341922
   Liu D, 2012, DES AUT TEST EUROPE, P1447
   Murugan Muthukumar., 2011, P 2011 IEEE 27 S MAS, P1
   Qureshi Moinuddin K., 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P14, DOI 10.1145/1669112.1669117
   Qureshi MK, 2011, INT S HIGH PERF COMP, P478, DOI 10.1109/HPCA.2011.5749753
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Sangyeun Cho, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P347
   Schechter S, 2010, CONF PROC INT SYMP C, P141
   Wang TZ, 2015, ACM T EMBED COMPUT S, V14, DOI 10.1145/2697394
   Wangyuan Zhang, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P2
   Yoon DH, 2011, INT S HIGH PERF COMP, P466, DOI 10.1109/HPCA.2011.5749752
   Yu HL, 2014, IEEE T COMPUT, V63, P1157, DOI 10.1109/TC.2012.292
   Zhang WY, 2009, INT CONFER PARA, P101, DOI 10.1109/PACT.2009.30
   Zhao MY, 2014, PR IEEE COMP DESIGN, P16, DOI 10.1109/ICCD.2014.6974656
   Zhao MY, 2015, IEEE T COMPUT AID D, V34, P227, DOI 10.1109/TCAD.2014.2376989
   Zhong K, 2014, 2014 INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), DOI 10.1145/2656045.2656049
   Zhou P, 2009, CONF PROC INT SYMP C, P14, DOI 10.1145/1555815.1555759
NR 34
TC 18
Z9 21
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2016
VL 22
IS 1
AR 9
DI 10.1145/2905364
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA EI3WE
UT WOS:000392422300009
DA 2024-07-18
ER

PT J
AU Ewetz, R
   Koh, CK
AF Ewetz, Rickard
   Koh, Cheng-Kok
TI Construction of Reconfigurable Clock Trees for MCMM Designs Using Mode
   Separation and Scenario Compression
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Clock networks; clock skew; reconfigurable
AB The clock networks of many modern circuits have to operate in multiple corners and multiple modes (MCMM). We propose to construct mode-reconfigurable clock trees (MRCTs) based on mode separation and scenario compression. The technique of scenario compression is proposed to consider the timing constraints in multiple scenarios at the same time, compressing theMCMM problem into an equivalent single-cornermultiple-mode (SCMM), or single-corner single-mode (SCSM) problem. The compression is performed by combining the skew constraints of the different scenarios in skew constraint graphs based on delay linearization and dominating skew constraints. An MRCT consists of several clock trees and mode separation involves, depending on the active mode, selecting one of the clock trees to deliver the clock signal. To limit the overhead, the bottom part (closer to the clock sinks) of all the different clock trees are shared and only the top part (closer to the clock source) of the clock network is mode reconfigurable. The reconfiguration is realized using OR-gates and a one-input-multiple-output demultiplexer. The experimental results show that for a set of synthesized MCMM circuits, with 715 to 13,216 sequential elements, the proposed approach can achieve high yield.
C1 [Ewetz, Rickard; Koh, Cheng-Kok] Purdue Univ, W Lafayette, IN 47907 USA.
   [Ewetz, Rickard; Koh, Cheng-Kok] 465 Northwestern Ave, W Lafayette, IN 47906 USA.
C3 Purdue University System; Purdue University
RP Ewetz, R (corresponding author), Purdue Univ, W Lafayette, IN 47907 USA.; Ewetz, R (corresponding author), 465 Northwestern Ave, W Lafayette, IN 47906 USA.
EM rewetz@purdue.edu; chengkok@purdue.edu
FU National Science Foundation [CFF-1065318, CFF-1527562]
FX This work is supported by the National Science Foundation, under grant
   CFF-1065318 and CFF-1527562.
CR Agarwal A, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P900
   [Anonymous], 2005, INT WORKSH LOG SYNTH
   [Anonymous], CASE REPORT MED, DOI DOI 10.1155/2013/641851
   [Anonymous], GLSVLSI 15
   Bujimalla S, 2011, ISPD 11: PROCEEDINGS OF THE 2011 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P37
   Chan TB, 2014, PR GR LAK SYMP VLSI, P33
   Chan Wai Chan, 2009, US Patent, Patent No. [7,634,746, 7634746]
   Chen YP, 1996, EUR CONF DESIG AUTOM, P230, DOI 10.1109/EDTC.1996.494154
   Cong J., 1998, ACM Transactions on Design Automation of Electronic Systems, V3, P341, DOI 10.1145/293625.293628
   Cormen TH, 2001, INTRODUCTION TO ALGO
   EDAHIRO M, 1993, ACM IEEE D, P612
   Ewetz R., 2015, BENCHMARK CIRCUITS C
   Ewetz R., 2014, ASP DAC 14, P472
   Han K., 2015, DAC'15
   Kim J, 2015, ASIA S PACIF DES AUT, P466, DOI 10.1109/ASPDAC.2015.7059050
   Lee DJ, 2011, ICCAD-IEEE ACM INT, P632, DOI 10.1109/ICCAD.2011.6105396
   Lu JC, 2009, MIDWEST SYMP CIRCUIT, P224, DOI 10.1109/MWSCAS.2009.5236113
   Park C., 2014, US Patent, Patent No. [8,701,063, 8701063]
   Rajaram A, 2011, IEEE T COMPUT AID D, V30, P877, DOI 10.1109/TCAD.2011.2106852
   Ramachandran V, 2012, ISPD 12: PROCEEDINGS OF THE 2012 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P119
   Roy S, 2015, IEEE T COMPUT AID D, V34, P589, DOI 10.1109/TCAD.2015.2394310
   Shen WY, 2010, MODELLING SIMULATION, P62
   Su YS, 2010, IEEE T COMPUT AID D, V29, P1921, DOI 10.1109/TCAD.2010.2061654
   Sze C.N., 2010, P ISPD, P143
   Tsao CWA, 2002, ACM T DES AUTOMAT EL, V7, P359, DOI 10.1145/567270.567271
   Zhao M., 2002, TAU 02, P22
NR 26
TC 0
Z9 0
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2016
VL 21
IS 4
AR 57
DI 10.1145/2883609
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DX7JR
UT WOS:000384563500003
DA 2024-07-18
ER

PT J
AU Biswas, S
   Wang, HF
   Blanton, RD
AF Biswas, Sounil
   Wang, Hongfei
   Blanton, R. D. (Shawn)
TI Reducing Test Cost of Integrated, Heterogeneous Systems Using Pass-Fail
   Test Data Analysis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Verification; Integrated system test; test
   compaction; statistical learning; minimum consistent subset covering;
   positive unate product test
ID TEST COMPACTION
AB Stringent quality requirements for integrated, heterogeneous systems have led designers and test engineers to mandate large sets of tests to be applied to these systems, which, in turn, have resulted in increased test cost. However, many of these tests are unnecessary (i. e., redundant), since their outcomes can be reliably predicted using results from other applied tests. A methodology for identifying the redundant tests of an integrated, heterogeneous system that has only binary pass-fail test data is described. This methodology uses decision trees, Boolean minimization, and satisfiability as core components. Feasibility is empirically demonstrated using test data from two commercially fabricated systems, namely, a high-speed serializer/deserializer (HSS) and a phase-locked loop (PLL). Our analysis of test data from >38,000 HSS and >22,000 PLL circuits show that 14 out of 40 HSS tests and 11 out of 36 PLL tests are redundant.
C1 [Biswas, Sounil] Carnegie Mellon Univ, Pittsburgh, PA 15213 USA.
   [Wang, Hongfei; Blanton, R. D. (Shawn)] Carnegie Mellon Univ, Dept Elect & Comp Engn, Pittsburgh, PA 15213 USA.
C3 Carnegie Mellon University; Carnegie Mellon University
RP Biswas, S (corresponding author), Nvidia, Santa Clara, CA 95050 USA.
EM sbiswas@nvidia.com
RI Wang, Hongfei/JCF-2357-2023
CR [Anonymous], 1970, STUDIES CONSTRUCTIVE
   Biswas S, 2005, DES AUT TEST EUROPE, P164, DOI 10.1109/DATE.2005.277
   Biswas S, 2008, IEEE VLSI TEST SYMP, P299, DOI 10.1109/VTS.2008.35
   Biswas S, 2006, IEEE DES TEST COMPUT, V23, P452, DOI 10.1109/MDT.2006.154
   Biswas S, 2011, IEEE T COMPUT AID D, V30, P148, DOI 10.1109/TCAD.2010.2066630
   Biswas S, 2009, IEEE VLSI TEST SYMP, P257, DOI 10.1109/VTS.2009.59
   BROCKMAN JB, 1989, IEEE T SEMICONDUCT M, V2, P104, DOI 10.1109/66.29679
   Davis B., 1982, The Economics of Automatic Testing
   Friedman J., 2001, ELEMENTS STAT LEARNI, V1, DOI DOI 10.1007/978-0-387-84858-7
   Gao BJ, 2007, KDD-2007 PROCEEDINGS OF THE THIRTEENTH ACM SIGKDD INTERNATIONAL CONFERENCE ON KNOWLEDGE DISCOVERY AND DATA MINING, P310
   HUSS SD, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P494, DOI 10.1145/127601.127718
   MILOR L, 1994, IEEE T COMPUT AID D, V13, P796, DOI 10.1109/43.285252
   NATARAJAN V, 2006, P 24 IEEE VLSI TEST, P665
   Rokach L, 2005, IEEE T SYST MAN CY C, V35, P476, DOI 10.1109/TSMCC.2004.843247
   Stratigopoulos H. G. D., 2007, P VLSI TEST S
   Stratigopoulos HGD, 2005, IEEE T COMPUT AID D, V24, P1760, DOI 10.1109/TCAD.2005.855835
   UC Berkeley, 2005, MVSIS LOG SYNTH VER
   Voorakaranam R., 2000, Proceedings 18th IEEE VLSI Test Symposium, P137, DOI 10.1109/VTEST.2000.843837
   Wu SH, 2008, INT TEST CONF P, P1
   Yilmaz E., 2012, IEEE T VERY LARGE SC, V21, P116
NR 20
TC 4
Z9 4
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2014
VL 19
IS 2
AR 20
DI 10.1145/2566666
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AD8ZO
UT WOS:000333554400011
DA 2024-07-18
ER

PT J
AU Lari, V
   Muddasani, S
   Boppu, S
   Hannig, F
   Schmid, M
   Teich, J
AF Lari, Vahid
   Muddasani, Shravan
   Boppu, Srinivas
   Hannig, Frank
   Schmid, Moritz
   Teich, Juergen
TI Hierarchical Power Management for Adaptive Tightly-Coupled Processor
   Arrays
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Experimentation; Management; Performance; Adaptive power
   optimization; parallel computing; resource awareness; runtime resource
   management; timing overhead minimization
AB We present a self-adaptive hierarchical power management technique for massively parallel processor architectures, supporting a new resource-aware parallel computing paradigm called invasive computing. Here, an application can dynamically claim, execute, and release the resources in three phases: resource acquisition (invade), program loading/configuration and execution (infect), and release (retreat). Resource invasion is governed by dedicated decentralized hardware controllers, called invasion controllers (iCtrls), which are integrated into each processing element (PE). Several invasion strategies for claiming linearly connected or rectangular regions of processing resources are implemented. The key idea is to exploit the decentralized resource management inherent to invasive computing for power savings by enabling applications themselves to control the power for processing resources and invasion controllers using a hierarchical power-gating approach. We propose analytical models for estimating various components of energy consumption for faster design space exploration and compare them with the results obtained from a cycle-accurate C++ simulator of the processor array. In order to find optimal design trade-offs, various parameters like (a) energy consumption, (b) hardware cost, and (c) timing overheads are compared for different sizes of power domains. Experimental results show significant energy savings (up to 73%) for selected characteristical algorithms and different resource utilizations. In addition, we demonstrate the accuracy of our proposed analytical model. Here, estimation errors less than 3.6% can be reported.
C1 [Lari, Vahid; Muddasani, Shravan; Boppu, Srinivas; Hannig, Frank; Schmid, Moritz; Teich, Juergen] Univ Erlangen Nurnberg, Dept Comp Sci, Erlangen, Germany.
C3 University of Erlangen Nuremberg
RP Lari, V (corresponding author), Univ Erlangen Nurnberg, Dept Comp Sci, Erlangen, Germany.
EM vahid.lari@cs.fau.de
RI Hannig, Frank/G-5213-2014
OI Hannig, Frank/0000-0003-3663-6484
FU German Research Foundation (DFG) [SFB/TR 89]
FX This work was supported by the German Research Foundation (DFG) as part
   of the Transregional Collaborative Research Centre "Invasive Computing"
   (SFB/TR 89).
CR [Anonymous], 2011, P 14 INT WORKSH SOFT, DOI DOI 10.1145/1988932.1988941
   Baumgarte V, 2003, J SUPERCOMPUT, V26, P167, DOI 10.1023/A:1024499601571
   Bouwens F, 2008, LECT NOTES COMPUT SC, V4917, P66, DOI 10.1007/978-3-540-77560-7_6
   Butts M, 2007, IEEE MICRO, V27, P32, DOI 10.1109/MM.2007.4378781
   Duller A, 2003, CONCUR SYST ENGN SER, V61, P125
   Homayoun H, 2011, SUSTAIN COMPUT-INFOR, V1, P75, DOI 10.1016/j.suscom.2010.10.005
   Howard Jason, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P108, DOI 10.1109/ISSCC.2010.5434077
   Jiang HL, 2005, PR IEEE COMP DESIGN, P559
   Kalla R, 2010, IEEE MICRO, V30, P7, DOI 10.1109/MM.2010.38
   Kao J, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P141, DOI 10.1109/ICCAD.2002.1167526
   Kissler D, 2006, 2006 IEEE INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE TECHNOLOGY, PROCEEDINGS, P105, DOI 10.1109/FPT.2006.270293
   Kissler D, 2011, IEEE EMBED SYST LETT, V3, P58, DOI 10.1109/LES.2011.2124438
   Kissler D, 2009, LECT NOTES COMPUT SC, V5349, P307, DOI 10.1007/978-3-540-95948-9_31
   KUPRIYANOV A, 2007, P 10 INT WORKSH SOFT, P71, DOI DOI 10.1145/1269843.1269854
   Lari V, 2011, IEEE INT CONF ASAP, P87, DOI 10.1109/ASAP.2011.6043240
   Motomura M., 2002, DYNAMICALLY RECONFIG
   Palatin P, 2006, INT SYMP MICROARCH, P247
   Saito Y, 2008, PROCEEDINGS OF THE 2008 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY, P329, DOI 10.1109/FPT.2008.4762410
   Sankaralingam K, 2006, INT SYMP MICROARCH, P480
   Teich J, 2011, MULTIPROCESSOR SYSTEM-ON-CHIP: HARDWARE DESIGN AND TOOL INTEGRATION, P241, DOI 10.1007/978-1-4419-6460-1_11
   Teich J, 2008, IT-INF TECHNOL, V50, P300, DOI 10.1524/itit.2008.0499
   Wu Q, 2000, IEEE T CIRCUITS-I, V47, P415, DOI 10.1109/81.841927
NR 22
TC 15
Z9 15
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2013
VL 18
IS 1
AR 2
DI 10.1145/2390191.2390193
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 072IL
UT WOS:000313663500002
DA 2024-07-18
ER

PT J
AU Sun, J
   Zheng, R
   Velamala, J
   Cao, Y
   Lysecky, R
   Shankar, K
   Roveda, J
AF Sun, Jin
   Zheng, Rui
   Velamala, Jyothi
   Cao, Yu
   Lysecky, Roman
   Shankar, Karthik
   Roveda, Janet
TI A Self-Tuning Design Methodology for Power-Efficient Multi-Core Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Multi-core systems; competitive index; self-tuning
   design; negative bias temperature instability; dynamic management
   algorithm
ID BIAS TEMPERATURE INSTABILITY; NBTI; OPTIMIZATION; IMPACT
AB This article aims to achieve computational reliability and energy efficiency through codevelopment of algorithms, device, and circuit designs for application-specific, reconfigurable architectures. The new methodology characterizes aging-switching activity and aging-supply voltage relationships that are applicable for minimizing power consumption and task execution efficiency in order to achieve low bit energy ratio (BER). In addition, a new dynamic management algorithm (DMA) is proposed to alleviate device degradation and to extend system lifespan. In contrast to traditional workload balancing schemes in which cores are regarded as homogeneous, the new algorithm ranks cores as "highly competitive," "less competitive," and "not competitive" according to their various competitiveness. Core competitiveness is evaluated based upon their reliability, temperature, and timing requirements. Consequently, "competitive" cores will take charge of the majority of the tasks at relatively high voltage/frequency without violating power and timing budgets, while " not competitive" cores will have light workloads to ensure their reliability. The new approach combines intrinsic device characteristics (aging-switching activity and aging-supply voltage curves) into an integrated framework to achieve high reliability and low energy level with graceful degradation of system performance. Experimental results show that the proposed method has achieved up to 20% power reduction, with about 4% performance degradation (in terms of accomplished workload and system throughput), compared with traditional workload balancing methods. The new method also improves system mean-time-to-failure (MTTF) by up to 25%.
C1 [Sun, Jin] Orora Design Technol Inc, Issaquah, WA 98027 USA.
   [Zheng, Rui; Velamala, Jyothi; Cao, Yu] Arizona State Univ, Sch Elect Comp & Energy Engn, Tempe, AZ 85287 USA.
   [Lysecky, Roman; Roveda, Janet] Univ Arizona, Dept Elect & Comp Engn, Tucson, AZ 85721 USA.
   [Shankar, Karthik] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
C3 Arizona State University; Arizona State University-Tempe; University of
   Arizona; University of Texas System; University of Texas Austin
RP Sun, J (corresponding author), Orora Design Technol Inc, Issaquah, WA 98027 USA.
EM jinsun@orora.com; rui.zheng.1@asu.edu; jyothibhaskarr.velamala@asu.edu;
   yu.cao@asu.edu; rlysecky@ece.arizona.edu; karthikvs@mail.utexas.edu;
   wml@ece.arizona.edu
RI Shankar, Karthik V/ABB-9636-2020; SUN, JIN/GPX-9641-2022; Yu,
   Cao/JDV-5402-2023; Sun, Jing/AAS-1582-2020; zhao, han/JFS-9633-2023
OI Shankar, Karthik V/0000-0001-6066-4990; Yu, Cao/0009-0006-7813-9303;
   Sun, Jing/0000-0002-0097-2438; Cao, Yu/0000-0001-6968-1180
FU National Science Foundation [0915537]; Direct For Computer & Info Scie &
   Enginr; Division of Computing and Communication Foundations [0915537]
   Funding Source: National Science Foundation
FX This work was partially supported by the National Science Foundation
   under grant 0915537.
CR [Anonymous], P AUST C CIRC SYST
   [Anonymous], P SELSE 5 WORKSH SIL
   [Anonymous], P INT REL PHYS S IRP
   [Anonymous], LOW POWER DESIGN ESS
   [Anonymous], P INT S CIRC SYST IS
   [Anonymous], P DYN REC ARCH
   [Anonymous], P INT S MICR MICRO 0
   Bhardwaj S, 2006, IEEE CUST INTEGR CIR, P189, DOI 10.1109/CICC.2006.320885
   Chen G, 2003, INT REL PHY, P196, DOI 10.1109/RELPHY.2003.1197745
   Coskun A.K., 2007, 2007 DESIGN AUTOMATI, P1
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Ho YC, 1997, IEEE T AUTOMAT CONTR, V42, P727, DOI 10.1109/9.580891
   Ho YC, 1999, INFORM SCIENCES, V113, P169, DOI 10.1016/S0020-0255(98)10056-7
   Hung WL, 2005, DES AUT TEST EUROPE, P898, DOI 10.1109/DATE.2005.310
   Jin Sun, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P450, DOI 10.1109/ASPDAC.2010.5419839
   Kahng A.B., 2010, IEEE International Symposium on High Performance Computer Architecture (HPCA), P1
   Kahng AB, 2010, DES AUT CON, P825, DOI 10.1109/ASPDAC.2010.5419690
   Karl E., 2008, 2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers, P410, DOI 10.1109/ISSCC.2008.4523231
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Lin SC, 2008, IEEE T ELECTRON DEV, V55, P245, DOI 10.1109/TED.2007.911763
   Mahapatra S, 2004, IEEE T ELECTRON DEV, V51, P1371, DOI 10.1109/TED.2004.833592
   Memik G, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P39, DOI 10.1109/ICCAD.2001.968595
   PADILLA A., 2008, P INT ELECT DEVICES, P1
   Reddy V, 2002, INT RELIAB PHY SYM, P248, DOI 10.1109/RELPHY.2002.996644
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Srinivasan J, 2005, CONF PROC INT SYMP C, P520, DOI 10.1109/ISCA.2005.28
   Srinivasan J, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P177
   Vattikonda R, 2006, DES AUT CON, P1047, DOI 10.1109/DAC.2006.229436
   Wang WP, 2007, IEEE T DEVICE MAT RE, V7, P509, DOI 10.1109/TDMR.2007.910130
   Wang WP, 2010, IEEE T VLSI SYST, V18, P173, DOI 10.1109/TVLSI.2008.2008810
   Zheng R, 2009, IEEE CUST INTEGR CIR, P427, DOI 10.1109/CICC.2009.5280814
NR 31
TC 10
Z9 13
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2013
VL 18
IS 1
AR 4
DI 10.1145/2390191.2390195
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 072IL
UT WOS:000313663500004
DA 2024-07-18
ER

PT J
AU Backes, JD
   Riedel, MD
AF Backes, John D.
   Riedel, Marc D.
TI The Synthesis of Cyclic Dependencies with Boolean Satisfiability
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Theory; Verification; Boolean satisfiability; circuit
   verification; cyclic circuits; logic design; logic synthesis
ID INTERPOLATION
AB The accepted wisdom is that combinational circuits must have acyclic (i.e., feed-forward) topologies. Yet simple examples suggest that this is incorrect. In fact, introducing cycles (i.e., feedback) into combinational designs can lead to significant savings in area and in delay. Prior work described methodologies for synthesizing cyclic circuits with Sum-Of-Product (SOP) and Binary-Decision Diagram (BDD)-based formulations. Recently, techniques for analyzing and mapping cyclic circuits based on Boolean satisfiability (SAT) were proposed. This article presents a SAT-based methodology for synthesizing cyclic dependencies. The strategy is to generate cyclic functional dependencies through a technique called Craig interpolation. Given a choice of different functional dependencies, a branch-and-bound search is performed to pick the best one. Experiments on benchmark circuits demonstrate the effectiveness of the approach.
C1 [Backes, John D.; Riedel, Marc D.] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA.
C3 University of Minnesota System; University of Minnesota Twin Cities
RP Backes, JD (corresponding author), Univ Minnesota, Dept Elect & Comp Engn, 200 Union St SE, Minneapolis, MN 55455 USA.
EM back0145@umn.edu
OI Riedel, Marc/0000-0002-3318-346X
FU SRC Focus Center Research Program on Functional Engineered
   Nano-Architectonics (FENA) [2003-NT-1107]; NSF CAREER Award [0845650]
FX This research has been funded in part by a grant from the SRC Focus
   Center Research Program on Functional Engineered Nano-Architectonics
   (FENA), contract no. 2003-NT-1107 and by an NSF CAREER Award no.
   0845650.
CR Amla N, 2005, LECT NOTES COMPUT SC, V3725, P254
   [Anonymous], 1992, SIS SYSTEM SEQUENTIA
   Backes John, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P143, DOI 10.1109/ICCAD.2008.4681565
   BACKES J., 2010, P INT C COMP AID DES
   BACKES J., 2011, P S J SATIS IN PRESS
   BENCHMARKS, 2005, BENCHM 2005 INT WORK
   BRAYTON RK, 1990, P IEEE, V78, P264, DOI 10.1109/5.52213
   BRYANT RE, 1987, IEEE T COMPUT AID D, V6, P634, DOI 10.1109/TCAD.1987.1270310
   Brzozowski Janusz A, 1995, Asynchronous Circuits
   Edwards SA, 2003, DES AUT CON, P159
   Eén N, 2004, LECT NOTES COMPUT SC, V2919, P502, DOI 10.1007/978-3-540-24605-3_37
   Jiang JHR, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P411, DOI 10.1109/ICCAD.2004.1382610
   Katz R., 1992, Contemporary Logic Design
   Kukimoto Y, 1997, DES AUT CON, P220, DOI 10.1145/266021.266070
   LARRABEE T, 1992, IEEE T COMPUT AID D, V11, P4, DOI 10.1109/43.108614
   Lee CC, 2007, IEEE IC CAD, P227, DOI 10.1109/ICCAD.2007.4397270
   MALIK S, 1994, IEEE T COMPUT AID D, V13, P950, DOI 10.1109/43.293952
   McMillan KL, 2003, LECT NOTES COMPUT SC, V2725, P1
   Mishchenko A., 2007, IEEE Transactions on Computer Aided Design, P41
   Mishchenko Alan, 2007, ABC: A System for Sequential Synthesis and Verification
   Neiroukh O, 2008, IEEE T COMPUT AID D, V27, P1775, DOI 10.1109/TCAD.2008.2003305
   RIEDEL M, 2004, THESIS CALTECH
   RIEDEL M. D., 2004, P INT WORKSH LOG SYN
   Riedel MD, 2003, DES AUT CON, P163
   SHIPLE TR, 1996, THESIS UC BERKELEY
   SORENSSON N., 2012, MIN V1 13 SAT SOLV C
   Stok L., 1992, PROC INT C COMPUTER, P345, DOI DOI 10.1109/ICCAD.1992.279349
   Takata T, 2009, GLSVLSI 2009: PROCEEDINGS OF THE 2009 GREAT LAKES SYMPOSIUM ON VLSI, P351
   WAKERLY JF, 2000, DIGITAL DESIGN PRINC
   YOELI M, 1964, J ACM, V11, P84, DOI 10.1145/321203.321214
NR 30
TC 6
Z9 6
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2012
VL 17
IS 4
DI 10.1145/2348839.2348848
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 025CT
UT WOS:000310163000009
DA 2024-07-18
ER

PT J
AU Lin, H
   Fei, YS
AF Lin, Hai
   Fei, Yunsi
TI Resource Sharing of Pipelined Custom Hardware Extension for
   Energy-Efficient Application-Specific Instruction Set Processor Design
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Application-Specific Instruction set Processor;
   configurable functional unit; resource sharing; energy efficiency
AB Application-Specific Instruction set Processor (ASIP) has become an increasingly popular platform for embedded systems because of its high performance, flexibility, and short turn-around time. The hardware extension in ASIPs can speed-up program execution. However, it also incurs area overhead and extra static energy consumption. Traditional datapath merging techniques reduce the circuit overhead by reusing hardware modules for executing multiple operations. However, they introduce structural hazard for multiple custom instructions in sequence, and hence reduce the performance improvement. In this article, we introduce a pipelined configurable structure for the hardware extension in ASIPs, so that structural hazards can be remedied. With multiple subgraphs of operations selected, we design a novel operation-to-hardware mapping algorithm based on Integer Linear Programming (ILP) to automatically construct a resource-efficient pipelined configurable functional unit. Different resource sharing schemes would affect both the hardware overhead and the overall performance improvement. We analyze the design trade-offs between resource efficiency and performance improvement. At the end, we present our design space exploration results by setting the optimization objective to area, area and delay, and delay respectively.
C1 [Lin, Hai] Paneve LLC, Hadley, MA 01035 USA.
   [Fei, Yunsi] Northeastern Univ, Dept Elect & Comp Engn, Dana Res Ctr 409, Boston, MA 02115 USA.
C3 Northeastern University
RP Lin, H (corresponding author), Paneve LLC, 100 Venture Way, Hadley, MA 01035 USA.
EM hlin@paneve.com; yfei@ece.neu.edu
OI Fei, Yunsi/0000-0002-9930-0868
FU National Science Foundation [CCF-0541102]
FX This work was supported by National Science Foundation under grant
   CCF-0541102.
CR Atasu K, 2003, DES AUT CON, P256
   Brisk P, 2004, DES AUT CON, P395, DOI 10.1145/996566.996679
   Clark N, 2005, CONF PROC INT SYMP C, P272, DOI 10.1109/ISCA.2005.9
   Coussy P, 2009, IEEE DES TEST COMPUT, V26, P8, DOI 10.1109/MDT.2009.69
   DE SOUZA C. C., 2005, ACM J EXPT ALGOR, V10
   Fei YS, 2004, IEEE T COMPUT AID D, V23, P652, DOI 10.1109/TCAD.2004.826546
   Gonzalez RE, 2000, IEEE MICRO, V20, P60, DOI 10.1109/40.848473
   Goodwin D., 2003, Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, P137
   Huang ZN, 2001, DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, P735, DOI 10.1109/DATE.2001.915110
   INTEL, 2012, 45NM HIGH K MET GAT
   KIM N. S., 2003, COMPUT, V36, P12
   Kim NS, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1250885
   Lee JE, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P330
   Lin H, 2009, IEEE T COMPUT, V58, P1211, DOI 10.1109/TC.2009.41
   LPSOLVER, 2012, LIN PROGR SOLV
   Moreano N, 2005, IEEE T COMPUT AID D, V24, P969, DOI 10.1109/TCAD.2005.850844
   RAVINDRAN RA, 2007, THESIS U MICHIGAN
   Ravindran R, 2007, ACM SIGPLAN NOTICES, V42, P237, DOI 10.1145/1273444.1254809
   Sun F, 2004, IEEE T COMPUT AID D, V23, P216, DOI 10.1109/TCAD.2003.822133
   SYNOPSYS INC, 2012, SYN DES COMP
   van der Werf A., 1992, 1992 IEEE/ACM International Conference on Computer-Aided Design. Digest of Technical Papers (Cat. No.92CH03183-1), P292, DOI 10.1109/ICCAD.1992.279358
   Wang Y, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P723
   Zuluaga M, 2008, 2008 SYMPOSIUM ON APPLICATION SPECIFIC PROCESSORS, P7, DOI 10.1109/SASP.2008.4570779
NR 23
TC 1
Z9 1
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2012
VL 17
IS 4
AR 39
DI 10.1145/2348839.2348843
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 025CT
UT WOS:000310163000004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Holt, J
   Dastidar, J
   Lindberg, D
   Pape, J
   Yang, P
AF Holt, Jim
   Dastidar, Jaideep
   Lindberg, David
   Pape, John
   Yang, Peng
TI A Full Lifecycle Performance Verification Methodology for Multicore
   Systems-on-Chip
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Multicore; system-on-chip
AB Multicore Systems-on-Chip (MCSoC) are comprised of a rich set of processor cores, specialized hardware accelerators, and I/O interfaces. Functional verification of these complex designs is a critical and demanding task, however, focusing only on functional verification is very risky because the motivation for building such systems in the first place is to achieve high levels of system throughput. Therefore a functionally correct MCSoC that does not exhibit sufficient performance will fail in the market. In addition, limiting performance verification efforts to analyzing individual system components in isolation is insufficient due to: (1) the degree of system-level resource contention that an application domain imposes on the MCSoC, and (2) the degree of configuration flexibility that is typically afforded by an MCSoC. These factors motivate system-level performance verification of MCSoC. This article presents an important industrial case study of MCSoC performance verification involving both pre- and postsilicon analysis, highlighting the methodology used, the lessons learned, and recommendations for improvement.
C1 [Holt, Jim; Dastidar, Jaideep; Lindberg, David; Pape, John; Yang, Peng] Freescale Semicond Inc, Austin, TX 78735 USA.
   [Holt, Jim] MIT, Cambridge, MA 02139 USA.
C3 NXP Semiconductors; Freescale Semiconductor; Massachusetts Institute of
   Technology (MIT)
RP Holt, J (corresponding author), Freescale Semicond Inc, 6501 William Cannon Dr W, Austin, TX 78735 USA.
EM jim.holt@freescale.com
CR [Anonymous], 2008, P4080 PROD SUMM PAG
   Bell S., 2008, ISSCC
   Bhatia L, 2007, DES AUT CON, P69, DOI 10.1109/DAC.2007.375127
   Black B, 1998, COMPUTER, V31, P59, DOI 10.1109/2.675637
   Bose P., 2000, VLSI Design 2000. Wireless and Digital Imaging in the Millennium. Proceedings of 13th International Conference on VLSI Design, P58, DOI 10.1109/ICVD.2000.812585
   Bose P, 1998, IEEE VLSI TEST SYMP, P54, DOI 10.1109/VTEST.1998.670849
   Chakraborty S, 2006, REAL TIM SYST SYMP P, P25, DOI 10.1109/RTSS.2006.26
   CHIOU D., 2006, P 2 WORKSH ARCH RES
   Geer D, 2005, COMPUTER, V38, P11, DOI 10.1109/MC.2005.160
   Hangal S, 1999, IEEE MICRO, V19, P66, DOI 10.1109/40.768505
   Henia R, 2005, IEE P-COMPUT DIG T, V152, P148, DOI 10.1049/ip-cdt:20045088
   HOLT J., 2009, P IEEE WORKSH MICR T
   Iyengar V, 2007, IEEE IC CAD, P405
   Kam T, 2000, IEEE T COMPUT AID D, V19, P1498, DOI 10.1109/43.898828
   Kumar J, 1995, INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS & PROCESSORS, PROCEEDINGS, P150, DOI 10.1109/ICCD.1995.528804
   Madl G, 2009, IEEE T IND INFORM, V5, P241, DOI 10.1109/TII.2009.2026896
   MCVOY L., 2012, IMBENCH PORTABLE TOO
   Njoroge N, 2007, DES AUT TEST EUROPE, P3
   Paulin PG, 2002, IEEE DES TEST COMPUT, V19, P17, DOI 10.1109/MDT.2002.1047740
   Peng L, 2007, IEEE IPCCC, P55
   Pham DC, 2006, IEEE J SOLID-ST CIRC, V41, P179, DOI 10.1109/JSSC.2005.859896
   Pimentel AD, 2001, COMPUTER, V34, P57, DOI 10.1109/2.963445
   Richter K, 2003, COMPUTER, V36, P60, DOI 10.1109/MC.2003.1193230
   Staschulat J, 2005, DES AUT TEST EUROPE, P165, DOI 10.1109/DATE.2005.103
   van Stralen P., 2010, Proceedings of the 2010 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (IC-SAMOS 2010), P11, DOI 10.1109/ICSAMOS.2010.5642097
   Wieferink A, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1256, DOI 10.1109/DATE.2004.1269068
NR 26
TC 0
Z9 0
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2012
VL 17
IS 3
AR 21
DI 10.1145/2209291.2209294
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982XP
UT WOS:000307079000003
DA 2024-07-18
ER

PT J
AU Qian, HF
   Sapatnekar, SS
   Kursun, E
AF Qian, Haifeng
   Sapatnekar, Sachin S.
   Kursun, Eren
TI Fast Poisson Solvers for Thermal Analysis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Reliability; Thermal analysis; fast Poisson solver;
   Green function
ID SUBSTRATE; SIMULATION
AB Accurate and efficient thermal analysis for a VLSI chip is crucial, both for sign-off reliability verification and for design-time circuit optimization. To determine an accurate temperature profile, it is important to simulate a die together with its thermal mounts: this requires solving Poisson's equation on a nonrectangular 3D domain. This article presents a class of eigendecomposition-based Fast Poisson Solvers (FPS) for chip-level thermal analysis. We start with a solver that solves a rectangular 3D domain with mixed boundary conditions in O(N. logN) time, where N is the dimension of the finite difference matrix. Then we reveal, for the first time in the literature, a strong relation between fast Poisson solvers and Green-function-based methods. Finally, we propose an FPS method that leverages the preconditioned conjugate gradient method to solve nonrectangular 3D domains efficiently. We demonstrate this approach on thermal analysis of an industrial microprocessor, showing accurate results verified by a commercial tool, and that it solves a system of dimension 4.54e6 in only 13 conjugate gradient iterations, with a runtime of 65 seconds, a 15X speedup over the popular ICCG solver.
C1 [Qian, Haifeng; Kursun, Eren] IBM TJ Watson Res Ctr, Yorktown Hts, NY 10598 USA.
   [Sapatnekar, Sachin S.] Univ Minnesota, Dept Elect & Comp Engn, Minneapolis, MN 55455 USA.
C3 International Business Machines (IBM); University of Minnesota System;
   University of Minnesota Twin Cities
RP Qian, HF (corresponding author), IBM TJ Watson Res Ctr, 1101 Kitchawan Rd,Route 134,POB 218, Yorktown Hts, NY 10598 USA.
EM qianhaifeng@us.ibm.com
OI Sapatnekar, Sachin/0000-0002-5353-2364
FU NSF [CCF-0634802]
FX This work was supported in part by the NSF under award CCF-0634802.
CR Amestoy PR, 1996, SIAM J MATRIX ANAL A, V17, P886, DOI 10.1137/S0895479894278952
   BAGNOLI PE, 2007, P 1 INT C THERM ISS, P111
   Costa JP, 1999, IEEE T COMPUT AID D, V18, P597, DOI 10.1109/43.759076
   Gharpurey R, 1996, IEEE J SOLID-ST CIRC, V31, P344, DOI 10.1109/4.494196
   Hériz VM, 2007, 13TH INTERNATIONAL WORKSHOP ON THERMAL INVESTIGATION OF ICS AND SYSTEMS, PROCEEDINGS, P18
   Huang W, 2006, IEEE T VLSI SYST, V14, P501, DOI 10.1109/TVLSI.2006.876103
   Jiménez V, 2010, IEEE INT CONF VLSI, P276, DOI 10.1109/VLSISOC.2010.5642673
   JOHNSON TA, 1984, IEEE T COMPUT AID D, V3, P126, DOI 10.1109/TCAD.1984.1270066
   Karypis George, 1995, MeTis: Unstructured Graph Partitioning and Sparse Matrix Ordering System
   Le HQ, 2007, IBM J RES DEV, V51, P639, DOI 10.1147/rd.516.0639
   Li P, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P319, DOI 10.1109/ICCAD.2004.1382594
   Mizunuma Hitoshi, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P256, DOI 10.1145/1687399.1687447
   Niknejad AM, 1998, IEEE T COMPUT AID D, V17, P305, DOI 10.1109/43.703820
   Saad Y, 2003, ITERATIVE METHODS SP, DOI DOI 10.1137/1.9780898718003
   Sabry MM, 2011, IEEE T COMPUT AID D, V30, P1883, DOI 10.1109/TCAD.2011.2164540
   Shi J, 2009, DES AUT CON, P178
   Sridhar A, 2010, ICCAD-IEEE ACM INT, P463, DOI 10.1109/ICCAD.2010.5653749
   Stott B, 2008, IEEE J SOLID-ST CIRC, V43, P21, DOI 10.1109/JSSC.2007.910963
   SWARZTRAUBER PN, 1977, SIAM REV, V19, P490, DOI 10.1137/1019071
   Wang BH, 2007, IEEE T COMPUT AID D, V26, P325, DOI 10.1109/TCAD.2006.883919
   Xu CG, 2005, DES AUT CON, P141, DOI 10.1109/DAC.2005.193788
   Zhan Y, 2007, IEEE T COMPUT AID D, V26, P1661, DOI 10.1109/TCAD.2007.895754
NR 22
TC 4
Z9 4
U1 1
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUN
PY 2012
VL 17
IS 3
AR 32
DI 10.1145/2209291.2209305
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 982XP
UT WOS:000307079000014
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Wu, MH
   Wang, PC
   Fu, CY
   Tsay, RS
AF Wu, Meng-Huan
   Wang, Peng-Chih
   Fu, Cheng-Yang
   Tsay, Ren-Song
TI An Extended SystemC Framework for Efficient HW/SW Co-Simulation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Performance; Verification; SystemC; OS modeling; software simulation;
   virtual prototyping
AB In this article, we propose an extended SystemC framework that directly enables software simulation in SystemC. Although SystemC has been widely adopted for system-level simulation of hardware designs nowadays, to complete HW/SW co-simulation, it still requires an additional instruction set simulator (ISS) for software execution. However, the heavy intercommunication overheads between the two heterogeneous simulators would significantly slow down simulation performance. To deal with this issue, our proposed approach automatically generates high-speed and equivalent SystemC models for target software applications that can be directly integrated with hardware models for complete HW/SW co-simulation. In addition, to properly handle multitasking, an efficient OS model is devised to support accurate preemptive scheduling. Since both the generated application model and the OS model are constructed in SystemC modules, our approach avoids heavy intercommunication overheads and achieves over 1,000 times faster simulation than that of the conventional ISS-SystemC approach. Experimental results demonstrate that our extended SystemC approach can perform at 50 to 220 MIPS while offering accurate simulation results.
C1 [Wu, Meng-Huan; Wang, Peng-Chih; Fu, Cheng-Yang; Tsay, Ren-Song] Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30013, Taiwan.
C3 National Tsing Hua University
RP Wu, MH (corresponding author), Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 30013, Taiwan.
EM mhwu@cs.nthu.edu.tw; pengchih_wang@cs.nthu.edu.tw;
   chengyangfu@cs.nthu.edu.tw; rstsay@cs.nthu.edu.tw
RI Fu, Cheng-Yang/T-8454-2019
FU National Science Council [NSC99-2221-E007-114-MY3]
FX This research was supported by the National Science Council (Grant No.
   NSC99-2221-E007-114-MY3).
CR [Anonymous], 2009, P 7 ACM INT C EMBEDD, DOI DOI 10.1145/1629335.1629362
   Bacivarov M, 2002, SEVENTH IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, P51, DOI 10.1109/HLDVT.2002.1224428
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Bouchhima A, 2005, ASIA S PACIF DES AUT, P969, DOI 10.1145/1120725.1120769
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   Burtscher M, 2004, INT SYMP MICROARCH, P55
   Devietti J, 2010, IEEE MICRO, V30, P40, DOI 10.1109/MM.2010.14
   Fummi F, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P564, DOI 10.1109/DATE.2004.1268905
   Gerstlauer A, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P130
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   Hao Shen, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P155, DOI 10.1109/ASPDAC.2010.5419904
   Hwang Y, 2008, DES AUT TEST EUROPE, P1, DOI 10.1109/VETECF.2008.318
   Kai-Li Lin, 2010, 2010 15th Asia and South Pacific Design Automation Conference (ASP-DAC 2010), P235, DOI 10.1109/ASPDAC.2010.5419890
   Le Moigne R, 2004, DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P82, DOI 10.1109/DATE.2004.1269211
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Schirner Gunar, 2008, Design, Automation & Test in Europe. DATE'08, P122
   Schnerr J, 2005, DES AUT TEST EUROPE, P792, DOI 10.1109/DATE.2005.106
   Schnerr J, 2008, DES AUT CON, P290
   Semeria L., 2000, Proceedings ASP-DAC 2000. Asia and South Pacific Design Automation Conference 2000 with EDA TechnoFair 2000. (Cat. No.00EX389), P405, DOI 10.1109/ASPDAC.2000.835134
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Wu MH, 2010, DES AUT TEST EUROPE, P1177
   Yi YM, 2003, CODES(PLUS)ISSS 2003: FIRST IEEE/ACM/IFIP INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN & SYSTEM SYNTHESIS, P1
   Yoo S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P620, DOI 10.1109/DATE.2002.998365
   Yoo SJ, 2003, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, PROCEEDINGS, P550
   Zhu J., 1999, DATE 99, P62
   Zhu JW, 2002, IEEE T VLSI SYST, V10, P363, DOI 10.1109/TVLSI.2002.1043339
NR 26
TC 2
Z9 2
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2012
VL 17
IS 2
AR 11
DI 10.1145/2159542.2159543
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 929ZH
UT WOS:000303104000001
DA 2024-07-18
ER

PT J
AU Mittal, K
   Joshi, A
   Mutyam, M
AF Mittal, Kartikey
   Joshi, Arpit
   Mutyam, Madhu
TI Timing Variation-Aware Scheduling and Resource Binding in High-Level
   Synthesis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE HLS; ILP; variation-aware; scheduling; binding; chaining
AB Due to technological scaling, process variations have increased significantly, resulting in large variations in the delay of the functional units. Hence, the worst-case approach is becoming increasingly pessimistic in meeting a certain performance yield. The problem therefore is to increase the performance as much as possible while maintaining the desired yield.
   In this work, we introduce an integer linear programming (ILP) formulation for scheduling and resource binding in high-level synthesis (HLS) which tries to mitigate the effect of timing variations. In the presence of delay variations of resources, as chained resources can give a better latency and performance yield trade-off; instead of considering them independently, we consider external chaining of resources, that is, two or more resources are connected by external wiring, and exploit operation chaining. Without violating the yield constraints, the proposed ILP formulation chains two consecutive operations and binds these chained operations to chained resources for minimizing the overall latency of the schedule. Our ILP formulation also makes sure that two consecutive operations can be chained over multiple clock cycles so that it becomes possible to access the data in the middle of the chained operations at the start of the clock steps over which the operations are chained. By solving our ILP formulation using ILOG CPLEX, we show that our mechanism achieves lesser latency in most cases, compared to the no-chaining case. Significant performance improvement is achieved even for the 100% yield case, which has never been demonstrated in any published work, to the best of our knowledge.
C1 [Mittal, Kartikey] Indian Inst Technol, Dept Elect Engn, Madras 36, Tamil Nadu, India.
   [Joshi, Arpit; Mutyam, Madhu] Indian Inst Technol, Dept Comp Sci & Engn, Madras 36, Tamil Nadu, India.
C3 Indian Institute of Technology System (IIT System); Indian Institute of
   Technology (IIT) - Madras; Indian Institute of Technology System (IIT
   System); Indian Institute of Technology (IIT) - Madras
RP Mittal, K (corresponding author), Indian Inst Technol, Dept Elect Engn, Madras 36, Tamil Nadu, India.
EM madhu@cse.iitm.ac.in
RI Joshi, Arpit/V-3816-2019; Mutyam, Madhu/C-3579-2015; Mutyam,
   Madhu/B-1717-2012
OI Mutyam, Madhu/0000-0003-1638-4195
CR [Anonymous], 1994, SYNTHESIS OPTIMIZATI, DOI DOI 10.5555/541643
   Chen YB, 2008, IEEE INT SOC CONF, P27, DOI 10.1109/SOCC.2008.4641473
   Chen YB, 2009, ASIA S PACIF DES AUT, P73, DOI 10.1109/ASPDAC.2009.4796444
   Cong J., 2009, P CODES ISSS 2009, P221, DOI DOI 10.1145/1629435.1629467
   CPLEX I., MIX INT PROGR PACK
   Devgan A, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P607
   Hung W.-L., 2006, Proceedings of ICCAD'06, P303, DOI DOI 10.1109/ICCAD.2006.320050
   Jeon J, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P662, DOI 10.1109/ASPDAC.2001.913385
   Jong J, 2007, IEEE IC CAD, P424, DOI 10.1109/ICCAD.2007.4397302
   Kountouris AA, 2002, ACM T DES AUTOMAT EL, V7, P380, DOI 10.1145/567270.567272
   Marwedel P., 1997, Proceedings of the ASP-DAC '97. Asia and South Pacific Design Automation Conference 1997 (Cat. No.97TH8231), P599, DOI 10.1109/ASPDAC.1997.600342
   Mukherjee R, 2005, DES AUT CON, P196
   PAULIN PG, 1989, IEEE T COMPUT AID D, V8, P661, DOI 10.1109/43.31522
   Raghunathan V, 2000, IEEE T COMPUT AID D, V19, P1105, DOI 10.1109/43.875270
   Sadakata Tsuyoshi, 2008, 13th Asia and South Pacific Design Automation Conference ASP-DAC 2008, P32
   Sanghun Park, 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P286, DOI 10.1109/DAC.1999.781327
   Srivastava A., 2005, STAT ANAL OPTIMIZATI
   TOSUN S., 2005, P INT S QUAL EL DES, P12
   Visweswariah C, 2004, DES AUT CON, P331, DOI 10.1145/996566.996663
   Wang F., 2008, P C DES AUT TEST EUR, P1063
NR 20
TC 4
Z9 4
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2011
VL 16
IS 4
AR 40
DI 10.1145/2003695.2003700
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 849PO
UT WOS:000297137800004
DA 2024-07-18
ER

PT J
AU Sen, A
AF Sen, Alper
TI Concurrency-Oriented Verification and Coverage of System-Level Designs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE SystemC; simulation; concurrency; assertion-based verification;
   predictive verification; coverage; mutation testing; partial-orders
ID MUTATION
AB Correct concurrent System-on-Chips (SoCs) are very hard to design and reason about. In this work, we develop an automated framework complete with concurrency-oriented verification and coverage techniques for system-level designs. Our techniques are different from traditional simulation-based reliability techniques, since concurrency information is often lost in traditional techniques. We preserve concurrency information to obtain unique verification techniques that allow us to predict potential errors (formulated as transaction-level assertions) from error-free simulations. In order to do this, we exploit the inherent concurrency in the designs to generate and analyze novel partial-order simulation traces. Additionally, to evaluate the confidence on verification results and the gauge progress of verification, we develop novel mutation testing based on concurrent coverage metrics. Mutation testing is a fault insertion-based simulation technique that has been successfully applied in software testing. We present a comprehensive list of mutation operators for SystemC, similar to behavioral fault models, and show the effectiveness of these operators by relating them to actual bug patterns. We have successfully applied our verification and coverage techniques on industrial systems and demonstrated that current verification test suites need to be improved for concurrent designs, and we have found errors in systems that were tested previously.
C1 Bogazici Univ, Dept Comp Engn, TR-34342 Istanbul, Turkey.
C3 Bogazici University
RP Sen, A (corresponding author), Bogazici Univ, Dept Comp Engn, TR-34342 Istanbul, Turkey.
EM alper.sen@boun.edu.tr
RI Sen, Alper/A-7868-2009
FU European Community; BU Research Fund; Turkish Academy of Sciences
FX This research was supported by a Marie Curie European Reintegration
   Grant within the 7th European Community Framework Programme, BU Research
   Fund, and the Turkish Academy of Sciences.
CR Abramovici M., 1990, DIGITAL SYSTEMS TEST
   Andrews JH, 2005, PROC INT CONF SOFTW, P402, DOI 10.1145/1062455.1062530
   [Anonymous], 2008, FORMAL METHODS COMPU
   [Anonymous], 2003, P INT PAR DISTR PROC
   Bailey B., 2009, Proc. Haifa Verification Conference on Hardware and Software: Verifica- tion and Testing, P5
   Blanc N, 2010, ACM T DES AUTOMAT EL, V15, DOI 10.1145/1754405.1754406
   Bombieri N, 2008, DES AUT TEST EUROPE, P353
   Bombieri N, 2009, DES AUT TEST EUROPE, P190
   Bradbury JeremyS., 2006, MUTATION ANAL, P11
   Budd T. A., 1981, Computer Program Testing. Proceedings of the Summer School on Computer Program Testing, P129
   Ecker W., 2007, P ACM IEEE DATE, P1
   Fallah F, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P152, DOI 10.1109/DAC.1998.724457
   Foster Harry., 2004, ASSERTION BASED DESI, Vsecond
   Frankl PG, 1997, J SYST SOFTWARE, V38, P235, DOI 10.1016/S0164-1212(96)00154-9
   Fummi F, 2007, J ELECTRON TEST, V23, P373, DOI 10.1007/s10836-007-5015-5
   Garg VK., 2002, Elements of distributed computing
   Ghenassia Frank., 2006, TRANSACTION LEVEL MO
   Grosse D, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, P245
   Habibi A., 2004, Canadian Conference on Electrical and Computer Engineering 2004 (IEEE Cat. No.04CH37513), P1869, DOI 10.1109/CCECE.2004.1347573
   Hampton M, 2007, TAIC PART 2007 - TESTING: ACADEMIC AND INDUSTRIAL CONFERENCE - PRACTICE AND RESEARCH TECHNIQUES, PROCEEDINGS, P203, DOI 10.1109/TAIC.PART.2007.39
   Helmstetter C, 2006, PROCEEDINGS OF FORMAL METHODS IN COMPUTER AIDED DESIGN, P171
   Helmstetter C, 2009, FORM METHOD SYST DES, V35, P152, DOI 10.1007/s10703-009-0075-z
   Helmstetter C, 2008, MEMOCODE'08: SIXTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P59
   Hsiao MS, 2000, ACM T DES AUTOMAT EL, V5, P548, DOI 10.1145/348019.348288
   Kasuya A, 2007, DES AUT CON, P199, DOI 10.1109/DAC.2007.375152
   Kundu S, 2008, DES AUT CON, P936
   LAMPORT L, 1978, COMMUN ACM, V21, P558, DOI 10.1145/359545.359563
   Li N, 2009, IEEE ICST WORKSHOP, P220, DOI 10.1109/ICSTW.2009.30
   Ma YS, 2005, SOFTW TEST VERIF REL, V15, P97, DOI 10.1002/stvr.308
   Mittal Neeraj., 2001, DISC 01 P 15 INT C D, P78
   Offutt J., 2001, MUTATION 2000 UNITIN
   Offutt J., 2006, 2 WORKSH MUT AN ISSR, P12
   Pierre L, 2008, IEEE T COMPUT, V57, P1346, DOI 10.1109/TC.2008.74
   Pinto Ferraz Fabbri S. C., 1994, Proceedings. 5th International Symposium on Software Reliability Engineering (Cat. No.94TH8017), P220, DOI 10.1109/ISSRE.1994.341378
   SCRV, 2009, SYSTEMC RUNT VER TOO
   Sen A, 2008, DES AUT CON, P948
   Sen A, 2007, IEEE T COMPUT, V56, P511, DOI 10.1109/tc.2007.1011
   SEN K, 2003, P S FDN SOFTW ENG FS
   Tabakov D., 2008, FMCAD 08 PROC INT C, P1
   Tasiran S, 2001, IEEE DES TEST COMPUT, V18, P36, DOI 10.1109/54.936247
   Tong JG, 2010, J ELECTRON TEST, V26, P211, DOI 10.1007/s10836-010-5148-9
   Van Campenhout D., 1998, ACM Transactions on Design Automation of Electronic Systems, V3, P581, DOI 10.1145/296333.296347
   Vardi MY, 2007, DES AUT CON, P188, DOI 10.1109/DAC.2007.375150
   Walsh PJ, 1985, THESIS STATE U NEW Y
   WEISER M, 1982, COMMUN ACM, V25, P446, DOI 10.1145/358557.358577
NR 45
TC 12
Z9 14
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2011
VL 16
IS 4
AR 37
DI 10.1145/2003695.2003697
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 849PO
UT WOS:000297137800001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Schirner, G
   Gerstlauer, A
   Dömer, R
AF Schirner, Gunar
   Gerstlauer, Andreas
   Doemer, Rainer
TI Fast and Accurate Processor Models for Effcient MPSoC Desig
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Processor modeling; system-level design; TLM; transaction-level
   model; performance prediction/estimation; multi-processor
   system-on-chip; MPSoC
ID SIMULATION
AB With growing system complexity and ever-increasing software content, the development of embedded software for upcoming MPSoC architectures is a tremendous challenge. Traditional ISS-based validation becomes infeasible due to the large complexity.
   Addressing the need for flexible and fast simulating models, we introduce in this article our approach of abstract processor modeling in the context of multiprocessor architectures. We combine modeling of computation on processors with an abstract RTOS and accurate interrupt handling into a versatile, multifaceted processor model with several levels of features.
   Our processor models are utilized in a framework allowing designers to develop a system in a top-down manner using automatic model generation and compilation down to a given MPSoC architecture. During generation, instances of our processor models are integrated into a system model combining software, hardware, and bus communication. The generated system model serves for rapid design space exploration and a fast and accurate system validation.
   Our experimental results show the benefits of our processor modeling using an actual multiprocessor mobile phone baseband platform. Our abstract models of this complex system reach a simulation speed of 300MCycles/s within a high accuracy of less than 3% error. In addition, our results quantify the speed/accuracy trade-off at varying abstraction levels of our models to guide future processor model designers.
C1 [Schirner, Gunar] Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA.
   [Gerstlauer, Andreas] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
   [Doemer, Rainer] Univ Calif Irvine, Ctr Embedded Comp Syst, Irvine, CA 92697 USA.
C3 Northeastern University; University of Texas System; University of Texas
   Austin; University of California System; University of California Irvine
RP Schirner, G (corresponding author), Northeastern Univ, Dept Elect & Comp Engn, Boston, MA 02115 USA.
EM schirner@ece.neu.edu; gerstl@ece.utexas.edu; doemer@uci.edu
RI Gerstlauer, Andreas/S-7940-2019; Schirner, Gunar/JXN-0071-2024; Doemer,
   Rainer/AAD-6677-2020
OI Schirner, Gunar/0000-0002-5408-8496; Doemer, Rainer/0000-0001-9586-4861
CR [Anonymous], P DES AUT TEST EUR D
   [Anonymous], P AS S PAC DES AUT C
   [Anonymous], P DES AUT TEST EUR D
   [Anonymous], HARDWARE DEPENDENT S
   *ARC, ARC XISS SIM
   *ARM, SOC DEV MAXSIM TECHN
   *ARM, 2001, ARM7TDMI REV 3 PROD
   Benini L, 2005, J VLSI SIG PROC SYST, V41, P169, DOI 10.1007/s11265-005-6648-1
   Bhaskaran Vasudev, 1997, Image and video compression standards: algorithms and architectures
   Buck J., 1994, INT J COMPUTER SIMUL, V4, P155
   Cai L, 2005, P AS S PAC DES AUT C
   *COWARE, VIRT PLATF DES
   DALES M, 2000, SWARM 0 44 DOCUMENTA
   Dömer R, 2008, EURASIP J EMBED SYST, DOI 10.1155/2008/647953
   *ETSI, 1996, 0660 GSM ETSI
   FURUKAWA T, 2007, P INT C EMB SOFTW SY
   Gajski D.D., 2000, SpecC: Specification Language and Methodology
   GAO L, 2008, P DES AUT C DAC
   GERSTLAUER A, 2006, CECSTR0610 U CAL
   GERSTLAUER A, 2007, IEEE T COMPUT AID D, V26, P9
   Ghenassia Frank, 2005, T LEV MOD SYSTEMC TL
   GIRIDHAR C, 2005, TRENDY PHONES INCORP
   Gries M, 2004, INTEGRATION, V38, P131, DOI 10.1016/j.vlsi.2004.06.001
   Grotker T., 2002, SYSTEM DESIGN SYSTEM
   Kangas T., 2006, ACM T EMBED COMPUT S, V5, P281
   Labrosse J.J., 2002, MicroC OS II: The Real Time Kernel
   Mohanty S., 2002, P JOINT C LANG COMP
   MONG WS, 2004, P INT C COMP AID DES
   MONTOREANO M, 2007, T LEV MOD US OSCI TL
   *MOT INC, 1996, DSP56600FMAD MOT INC
   NIKOLOV H, 2008, P 45 ACM IEEE DES AU
   NOHL A, 2002, P DES AUT C DAC
   Paul JM, 2005, ACM T DES AUTOMAT EL, V10, P431, DOI 10.1145/1080334.1080335
   Posadas H, 2005, DES AUTOM EMBED SYST, V10, P209, DOI 10.1007/s10617-006-9725-1
   Reshadi M, 2009, ACM T EMBED COMPUT S, V8, DOI 10.1145/1509288.1509292
   REYES V, 2006, P DES AUT TEST EUR D
   Schirner G., 2007, P AS S PAC DES AUT C
   Schirner G., 2009, HARDWARE DEPENDENT S
   Schirner G, 2008, ACM T EMBED COMPUT S, V8, DOI 10.1145/1457246.1457250
   VANDERWOLF P, 2004, P INT C HARDW SOFTW
   *VAST, VAST TOOLS MOD EMB S
   *VIRT, SIM EMB SYST SIM PLA
   Yi YM, 2007, IEEE T COMPUT AID D, V26, P2186, DOI 10.1109/TCAD.2007.907048
NR 43
TC 6
Z9 7
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2010
VL 15
IS 2
AR 10
DI 10.1145/1698759.1698760
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 563HJ
UT WOS:000275118500001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lin, YC
   Hung, LL
AF Lin, Yen-Chun
   Hung, Li-Ling
TI Straightforward Construction of Depth-Size Optimal, Parallel Prefix
   Circuits with Fan-Out 2
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Theory; Depth-size optimal; fan-out; parallel prefix
   circuits
ID ALGORITHMS
AB Prefix computation is used in various areas and is considered as a primitive operation. Parallel prefix circuits are parallel prefix algorithms on the combinational circuit model. The depth of a prefix circuit is a measure of its processing time; smaller depth implies faster computation. The size of a prefix circuit is the number of operation nodes in it. Smaller size implies less power consumption, less VLSI area, and less cost. A prefix circuit with n inputs is depth-size optimal if its depth plus size equals 2n - 2. A circuit with a smaller fan-out is in general faster and occupies less VLSI area. To be of practical use, the depth and fan-out of a prefix circuit should be small. In this paper, a family of depth-size optimal, parallel prefix circuits with fan-out 2 is presented. This family of prefix circuits is easier to construct and more amenable to automatic synthesis than two other families of the same type, although the three families have the same minimum depth among all depth-size optimal prefix circuits with fan-out 2. The balanced structure of the new family is also a merit.
C1 [Lin, Yen-Chun; Hung, Li-Ling] Natl Taiwan Univ Sci & Technol, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan.
C3 National Taiwan University of Science & Technology
RP Lin, YC (corresponding author), Natl Taiwan Univ Sci & Technol, Dept Comp Sci & Informat Engn, 43 Keelung Rd,Sec 4, Taipei 106, Taiwan.
EM y.lin@mail.ntust.edu.tw; d911504@mail.ntust.edu.tw
FU National Science Council of Taiwan [NSC 91-2218-E-011-002]
FX This research was supported in part by the National Science Council of
   Taiwan under contract NSC 91-2218-E-011-002.
CR Aluru S, 1999, IPPS PROC, P653, DOI 10.1109/IPPS.1999.760546
   [Anonymous], 1997, Parallel Computation: Models and Methods
   BILGORY A, 1986, IEEE T COMPUT, V35, P34, DOI 10.1109/TC.1986.1676655
   BLELLOCH GE, 1989, IEEE T COMPUT, V38, P1526, DOI 10.1109/12.42122
   BRENT RP, 1982, IEEE T COMPUT, V31, P260, DOI 10.1109/TC.1982.1675982
   CARLSON DA, 1990, J SUPERCOMPUT, V4, P107, DOI 10.1007/BF00127876
   Datta A, 2004, J SUPERCOMPUT, V29, P303, DOI 10.1023/B:SUPE.0000032783.66123.63
   Efstathiou C, 2004, IEEE T COMPUT, V53, P1211, DOI 10.1109/TC.2004.60
   Fich F.E., 1983, Proceedings of the fifteenth annual ACM symposium on Theory of computing, P100
   Helman DR, 2001, J PARALLEL DISTR COM, V61, P265, DOI 10.1006/jpdc.2000.1678
   Hinze R, 2004, LECT NOTES COMPUT SC, V3125, P186
   HUNG LL, 2008, WSEAS T COMPUT RES, V3, P229
   KRUSKAL CP, 1985, IEEE T COMPUT, V34, P965, DOI 10.1109/TC.1985.6312202
   LADNER RE, 1980, J ACM, V27, P831, DOI 10.1145/322217.322232
   Lakshmivarahan S., 1987, Proceedings of the 1987 International Conference on Parallel Processing, P58
   LAKSHMIVARAHAN S, 1994, PARALLEL COMPUTING U
   Leighton F.T., 1992, Introduction to Parallel Algorithms and Architecture: Arrays, Trees, Hypercubes
   Lin R, 2000, IEEE T PARALL DISTR, V11, P838, DOI 10.1109/71.877941
   Lin YC, 2005, J PARALLEL DISTR COM, V65, P1585, DOI 10.1016/j.jpdc.2005.05.017
   Lin YC, 2004, J PARALLEL DISTR COM, V64, P97, DOI 10.1016/j.jpdc.2003.09.004
   Lin YC, 2003, J INF SCI ENG, V19, P75
   Lin YC, 1999, INFORM PROCESS LETT, V71, P91, DOI 10.1016/S0020-0190(99)00087-3
   Lin YC, 2003, J SUPERCOMPUT, V24, P279, DOI 10.1023/A:1022084814175
   Lin YC, 1999, INFORM PROCESS LETT, V70, P191, DOI 10.1016/S0020-0190(99)00058-7
   Lin YC, 1999, J SUPERCOMPUT, V14, P39, DOI 10.1023/A:1008147229964
   Lin YC, 2000, J INF SCI ENG, V16, P41
   LIN YC, 2009, J PARALL DE IN PRESS
   LIN YC, 2006, WSEAS T COMPUT, V5, P3060
   LIN YC, 2003, NEURAL PARALLEL SCI, V11, P221
   LIN YC, 1999, NEURAL PARALLEL SCI, V7, P33
   Manohar R, 1998, IEEE T COMPUT, V47, P1244, DOI 10.1109/12.736437
   Santos EE, 2002, J PARALLEL DISTR COM, V62, P517, DOI 10.1006/jpdc.2000.1698
   SHEERAN M, 2006, 20061 CHALM U TECHN
   SNIR M, 1986, J ALGORITHM, V7, P185, DOI 10.1016/0196-6774(86)90003-9
   Wang HG, 1996, IEEE T COMPUT, V45, P1257, DOI 10.1109/12.544482
   Weste N.H. E., 1993, Principles of CMOS VLSI Design: A Systems Perspective, Vsecond
   Zhu HK, 2006, ACM T DES AUTOMAT EL, V11, P387, DOI 10.1145/1142155.1142162
   Zimmermann R., 1997, BINARY ADDER ARCHITE
NR 38
TC 3
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 1
AR 15
DI 10.1145/1455229.1455244
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 426BH
UT WOS:000264681900015
DA 2024-07-18
ER

PT J
AU Ozturk, O
   Kandemir, M
   Chen, GY
AF Ozturk, Ozcan
   Kandemir, Mahmut
   Chen, Guangyu
TI Access Pattern-Based Code Compression For Memory-Constrained Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
ID DECOMPRESSION
AB As compared to a large spectrum of performance optimizations, relatively less effort has been dedicated to optimize other aspects of embedded applications such as memory space requirements, power, real-time predictability, and reliability. In particular, many modern embedded systems operate under tight memory space constraints. One way of addressing this constraint is to compress executable code and data as much as possible. While researchers on code compression have studied efficient hardware and software based code compression strategies, many of these techniques do not take application behavior into account; that is, the same compression/decompression strategy is used irrespective of the application being optimized. This article presents an application-sensitive code compression strategy based on control flow graph (CFG) representation of the embedded program. The idea is to start with a memory image wherein all basic blocks of the application are compressed, and decompress only the blocks that are predicted to be needed in the near future. When the current access to a basic block is over, our approach also decides the point at which the block could be compressed. We propose and evaluate several compression and decompression strategies that try to reduce memory requirements without excessively increasing the original instruction cycle counts. Some of our strategies make use of profile data, whereas others are fully automatic. Our experimental evaluation using seven applications from the MediaBench suite and three large embedded applications reveals that the proposed code compression strategy is very successful in practice. Our results also indicate that working at a basic block granularity, as opposed to a procedure granularity, is important for maximizing memory space savings.
C1 [Ozturk, Ozcan] Bilkent Univ, Dept Comp Engn, TR-06800 Ankara, Turkey.
   [Kandemir, Mahmut] Penn State Univ, Dept Comp Sci & Engn, University Pk, PA 16802 USA.
   [Chen, Guangyu] Microsoft Corp, Redmond, WA 98052 USA.
C3 Ihsan Dogramaci Bilkent University; Pennsylvania Commonwealth System of
   Higher Education (PCSHE); Pennsylvania State University; Pennsylvania
   State University - University Park; Microsoft
RP Ozturk, O (corresponding author), Bilkent Univ, Dept Comp Engn, TR-06800 Ankara, Turkey.
RI Ozturk, Ozcan/G-5184-2011
FU NSF Career Award [0093082]; GSRC
FX This work is supported in part by NSF Career Award #0093082 and by a
   grant from GSRC. Authors' addresses: O. Ozturk, Computer Engineering
   Department, Bilkent University, 06800, Ankara, Turkey; M. Kandemir,
   Computer Science and Engineering Department, Pennsylvania State
   University, University Park, PA 16802; G. Chen, One Microsoft Way
   Redmond, WA 98052-6399.
CR Abali B, 2001, IBM J RES DEV, V45, P287, DOI 10.1147/rd.452.0287
   Araujo G, 1998, 31ST ANNUAL ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P194, DOI 10.1109/MICRO.1998.742781
   Austin T, 2002, COMPUTER, V35, P59, DOI 10.1109/2.982917
   AVISSAR O, 2002, ACM T EMBED COMPUT S, V1, P6
   Banakar R, 2002, CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, P73, DOI 10.1109/CODES.2002.1003604
   Benini L, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P449, DOI 10.1109/DATE.2002.998312
   Benini L., 1999, Proceedings. 1999 International Symposium on Low Power Electronics and Design (Cat. No.99TH8477), P206, DOI 10.1109/LPE.1999.799440
   Benveniste CD, 2001, IEEE T COMPUT, V50, P1106, DOI 10.1109/12.966489
   Beszédes A, 2003, ACM COMPUT SURV, V35, P223, DOI 10.1145/937503.937504
   Bonny T., 2006, P 16H GREAT LAK S VL P 16H GREAT LAK S VL, P259
   Bonny T, 2007, DES AUT TEST EUROPE, P809
   Breternitz M, 1997, PR IEEE COMP DESIGN, P170, DOI 10.1109/ICCD.1997.628865
   CHOI JD, 1993, P 20 ACM SIGPLAN SIG, P232
   COOPER K, 1999, P ACM SIGPLAN C PROG, P139
   COOPER KD, 1998, P 8 INT C ARCH SUPP, P2
   Das D, 2005, I CONF VLSI DESIGN, P545, DOI 10.1109/ICVD.2005.81
   Debray S, 2003, COMMUN ACM, V46, P55, DOI 10.1145/859670.859698
   DEBRAY S, 1999, COMPILER TECHNIQUES
   Debray S., 2002, PLDI 02 P ACM SIGPLA, P95
   Drinic M, 2003, INT SYM CODE GENER, P315, DOI 10.1109/CGO.2003.1191555
   Francesco P, 2004, DES AUT CON, P238, DOI 10.1145/996566.996634
   Franckaerts K, 1997, ELECTRON J THEOR CH, V2, P96, DOI 10.1002/ejtc.41
   Franz M, 1997, COMMUN ACM, V40, P87, DOI 10.1145/265563.265576
   FRASER CW, 1984, SIGPLAN NOTICES, V19, P117, DOI 10.1145/502949.502886
   FRASER CW, 1995, CUSTOM INSTRUC UNPUB
   Hall M. W., 1992, ACM Letters on Programming Languages and Systems, V1, P227, DOI 10.1145/151640.151643
   Hoogerbrugge J, 1999, SOFTWARE PRACT EXPER, V29, P1005, DOI 10.1002/(SICI)1097-024X(199909)29:11<1005::AID-SPE270>3.0.CO;2-F
   Kandemir M, 2001, DES AUT CON, P690, DOI 10.1109/DAC.2001.935595
   Kemp TM, 1998, IBM J RES DEV, V42, P807, DOI 10.1147/rd.426.0807
   Kirovski D, 1997, INT SYMP MICROARCH, P204, DOI 10.1109/MICRO.1997.645811
   KISSEL KD, 1997, P REAL TIM SYST
   Larin SY, 1999, INT SYMP MICROARCH, P82, DOI 10.1109/MICRO.1999.809446
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   LEE JS, 1999, P INT C COMP DES, P184
   Lefurgy C, 1999, INT SYMP MICROARCH, P93, DOI 10.1109/MICRO.1999.809447
   Lefurgy C., 2000, Proceedings ofthe International Symposium on High-Performance Computer Architecture (HPCA), P218
   Lekatsas H, 2004, IEEE DES TEST COMPUT, V21, P406, DOI 10.1109/MDT.2004.55
   Lekatsas H., 2000, Proceedings of the Eighth International Workshop on Hardware/Software Codesign. CODES 2000 (IEEE Cat. No.00TH8518), P120, DOI 10.1109/HSC.2000.843719
   Lekatsas H, 2005, I CONF VLSI DESIGN, P117, DOI 10.1109/ICVD.2005.36
   Lekatsas H, 2000, DES AUT CON, P294, DOI 10.1145/337292.337423
   LEMPEL Z, LZO ALGORITHM
   Liao S. Y., 1995, Proceedings. Sixteenth Conference on Advanced Research in VLSI, P272, DOI 10.1109/ARVLSI.1995.515626
   LIN CH, 2004, P C DES AUT TEST EUR
   Lingappan L, 2005, I CONF VLSI DESIGN, P65, DOI 10.1109/ICVD.2005.104
   LTD ARM, 1996, INTRO THUMB
   LUCCO S, 2000, P ACM SIGPLAN 00 C P, P27
   Muchnick S., 1997, ADV COMPILER DESIGN
   Ozturk O, 2005, DES AUT TEST EUROPE, P882, DOI 10.1109/DATE.2005.46
   Panda P.R., 1998, MEMORY ISSUES EMBEDD
   PROEBSTING TA, 1995, PRINCIPLES PROGRAMMI, P322
   Ros M, 2004, IEEE DATA COMPR CONF, P559
   Ros M., 2005, Proceedings of the 2005 international conference on compilers, architectures and synthesis for embedded systems (CASES), P97
   Seong SW, 2007, DES AUT TEST EUROPE, P582
   Shogan S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1052, DOI 10.1109/DATE.2004.1269032
   Tunstall B. P., 1967, PhD diss
   Udayakumaran S., 2003, CASES '03: Proceedings of the 2003 international conference on Compilers, architecture and synthesis for embedded systems, P276
   Weihl W.E., 1980, Proceedings of the ACM SIGPLAN-SIGACT symposium on Principles of programming languages POPL, P83
   WOLFE Andrew., 1992, P 25 ANN INT S MICRO, P81
   XIE Y, 2003, P C DES AUT TEST EUR
   Yang J, 2000, INT SYMP MICROARCH, P258, DOI 10.1109/MICRO.2000.898076
   [No title captured]
   [No title captured]
NR 62
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2008
VL 13
IS 4
AR 60
DI 10.1145/1391962.1391968
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 359FI
UT WOS:000259971400006
DA 2024-07-18
ER

PT J
AU Kumar, A
   Fernando, S
   Ha, YJ
   Mesman, B
   Corporaal, H
AF Kumar, Akash
   Fernando, Shakith
   Ha, Yajun
   Mesman, Bart
   Corporaal, Henk
TI Multiprocessor systems synthesis for multiple use-cases of multiple
   applications on FPGA
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 44th ACM/IEEE Design Automation Conference
CY JUN 04-08, 2007
CL San Diego, CA
SP ACM, IEEE
DE design; algorithms; performance; experimentation; FPGA; multiprocessor
   systems; design exploration; multiapplication; multimedia systems;
   synchronous data-flow graphs; multiple use-cases
AB Future applications for embedded systems demand chip multiprocessor designs to meet real-time deadlines. The large number of applications in these systems generates an exponential number of use-cases. The key design automation challenges are designing systems for these use-cases and fast exploration of software and hardware implementation alternatives with accurate performance evaluation of these use-cases. These challenges cannot be overcome by current design methodologies which are semiautomated, time consuming, and error prone.
   In this article, we present a design methodology to generate multiprocessor systems in a systematic and fully automated way for multiple use-cases. Techniques are presented to merge multiple use-cases into one hardware design to minimize cost and design time, making it well suited for fast design-space exploration (DSE) in MPSoC systems. Heuristics to partition use-cases are also presented such that each partition can fit in an FPGA, and all use-cases can be catered for.
   The proposed methodology is implemented into a tool for Xilinx FPGAs for evaluation. The tool is also made available online for the benefit of the research community and is used to carry out a DSE case study with multiple use-cases of real-life applications: H263 and JPEG decoders. The generation of the entire design takes about 100 ms, and the whole DSE was completed in 45 minutes, including FPGA mapping and synthesis. The heuristics used for use-case partitioning reduce the design-exploration time elevenfold in a case study with mobile-phone applications.
C1 [Kumar, Akash; Fernando, Shakith; Ha, Yajun] Natl Univ Singapore, Dept Elect & Comp Engn, Singapore 119077, Singapore.
   [Mesman, Bart; Corporaal, Henk] Eindhoven Univ Technol, Dept Elect Engn, NL-5612 AZ Eindhoven, Netherlands.
C3 National University of Singapore; Eindhoven University of Technology
RP Kumar, A (corresponding author), Natl Univ Singapore, Dept Elect & Comp Engn, 21 Lower Kent Ridge Rd, Singapore 119077, Singapore.
EM a.kumar@tue.nl
RI Ha, Yajun/B-9747-2019; Fernando, Shakith/D-4985-2009; Kumar,
   Akash/KHU-7452-2024; Kumar, Akash/ABB-4676-2020; Kumar,
   Akash/A-7948-2010; Kumar, Akash/JDM-8672-2023
OI Fernando, Shakith/0000-0002-8827-5337; Kumar, Akash/0000-0001-7125-1737;
   Kumar, Akash/0000-0001-7125-1737; 
CR [Anonymous], 1974, PROC IFIP C 74
   Bhattacharyya SS, 1999, J VLSI SIG PROCESS S, V21, P151, DOI 10.1023/A:1008052406396
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   de Kock EA, 2002, ISSS'02: 15TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P68, DOI 10.1109/ISSS.2002.1227154
   Garey M. R., 1979, Computers and intractability. A guide to the theory of NP-completeness
   HOES R, 2004, PREDICTABLE DYNAMIC
   Jerraya A., 2004, MULTIPROCESSOR SYSTE
   Jin YJ, 2005, 2005 International Conference on Hardware/Software Codesign and System Synthesis, P273
   Kumar Ashwani, 2007, Proceedings of National Conference on Recent Trends in Library and Information Science (RTLIS-07) Under TEQIP, P92
   KUMAR A, 2006, P 9 EUROMICRO C DIG, P71
   Kumar A, 2007, DES AUT TEST EUROPE, P117
   Kumar A, 2006, EMB SYST REAL TIME M, P33, DOI 10.1109/ESTMED.2006.321271
   LEE EA, 1987, IEEE T COMPUT, V36, P24, DOI 10.1109/TC.1987.5009446
   Lyonnard D, 2001, DES AUT CON, P518, DOI 10.1109/DAC.2001.935563
   Murali S, 2006, DES AUT TEST EUROPE, P116
   NIKOLOV H, 2006, P INT C HW SW COD SY, P211
   Paul JM, 2006, IEEE T VLSI SYST, V14, P868, DOI 10.1109/TVLSI.2006.878474
   Sriram S., 2000, Embedded Multiprocessors: Scheduling and Synchronization
   Stefanov T, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P340
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   Theelen BD, 2007, MEMOCODE'07: FIFTH ACM & IEEE INTERNATIONAL CONFERENCE ON FORMAL METHODS AND MODELS FOR CO-DESIGN, PROCEEDINGS, P139, DOI 10.1109/MEMCOD.2007.371231
   *XIL, 2007, XIL RES
   2007, HEAD OF LINE BLOCKIN
   2007, MULTIPLE APPL MUTLI
NR 25
TC 40
Z9 41
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2008
VL 13
IS 3
AR 40
DI 10.1145/1367045.1367049
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 334EU
UT WOS:000258205900004
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Mishra, P
   Dutt, N
AF Mishra, Prabhat
   Dutt, Nikil
TI Specification-driven directed test generation for validation of
   pipelined processors
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 44th ACM/IEEE Design Automation Conference
CY JUN 04-08, 2007
CL San Diego, CA
SP ACM, IEEE
DE verification; algorithms; model checking; test generation; functional
   validation
ID VERIFICATION
AB Functional validation is a major bottleneck in pipelined processor design due to the combined effects of increasing design complexity and lack of efficient techniques for directed test generation. Directed test vectors can reduce overall validation effort, since shorter tests can obtain the same coverage goal compared to the random tests. This article presents a specification-driven directed test generation methodology. The proposed methodology makes three important contributions. First, a general graph model is developed that can capture the structure and behavior (instruction set) of a wide variety of pipelined processors. The graph model is generated from the processor specification. Next, we propose a functional fault model that is used to define the functional coverage for pipelined architectures. Finally, we propose two complementary test generation techniques: test generation using model checking, and test generation using template-based procedures. These test generation techniques accept the graph model of the architecture as input and generate test programs to detect all the faults in the functional fault model. Our experimental results on two pipelined processor models demonstrate several orders-of-magnitude reduction in overall validation effort by drastically reducing both test-generation time and number of test programs required to achieve a coverage goal.
C1 [Mishra, Prabhat] Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA.
   [Dutt, Nikil] Univ Calif Irvine, Donald Bren Sch Informat & Comp Sci, Irvine, CA 92697 USA.
C3 State University System of Florida; University of Florida; University of
   California System; University of California Irvine
RP Mishra, P (corresponding author), Univ Florida, Dept Comp & Informat Sci & Engn, Gainesville, FL 32611 USA.
EM prabhat@cise.ufl.edu; dutt@ics.uci.edu
OI Mishra, Prabhat/0000-0003-3653-6221
CR Adir A, 2004, IEEE DES TEST COMPUT, V21, P84, DOI 10.1109/MDT.2004.1277900
   AHARON A, 1995, DES AUT CON, P279, DOI 10.1109/DAC.1995.249960
   Ammann PE, 1998, SECOND INTERNATIONAL CONFERENCE ON FORMAL ENGINEERING METHODS, PROCEEDINGS, P46, DOI 10.1109/ICFEM.1998.730569
   [Anonymous], 2003, Computer Architecture
   Bhadra J, 2004, IEEE DES TEST COMPUT, V21, P494, DOI 10.1109/MDT.2004.87
   Bjesse P, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P156, DOI 10.1109/DATE.2004.1268842
   CAMPENHOUT DV, 1999, P 36 DES AUT C, P185
   Clarke EM, 1999, MODEL CHECKING, P1
   CLARKE EM, 1995, DES AUT CON, P427
   Fine S, 2003, DES AUT CON, P286
   *FREESCALE, 2005, POWERPC E500 COR FAM
   *GAISL, 2008, LEON2 PROC
   GYLLENHAAL JC, 1996, IMPACT963 U ILL
   Halambi A, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P485, DOI 10.1109/DATE.1999.761170
   Ho PH, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P529, DOI 10.1109/ICCAD.1998.743029
   HO R, 1995, P INT S COMP ARCH IS
   IWASHITA H, 1994, IEEE IC CAD, P580
   JACOBI C, 2002, LNCS, V2404, P309
   Jhala R, 2001, LECT NOTES COMPUT SC, V2102, P396
   KOO H, 2006, P ACM GREAT LAK S VL
   Koo HM, 2006, DES AUT TEST EUROPE, P1240
   KOO HM, 2006, P C MICR TEST VER MT
   Krstic A, 2002, IEEE DES TEST COMPUT, V19, P18, DOI 10.1109/MDT.2002.1018130
   Mishra P, 2005, DES AUT TEST EUROPE, P678, DOI 10.1109/DATE.2005.162
   Mishra P, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P182, DOI 10.1109/DATE.2004.1268846
   Mishra P, 2004, 17TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P921, DOI 10.1109/ICVD.2004.1261049
   Mishra P, 2001, ISSS'01: 14TH INTERNATIONAL SYMPOSIUM ON SYSTEM SYNTHESIS, P256, DOI 10.1109/ISSS.2001.957951
   MISHRA P, 2002, 02 26 CECS U CAL
   Parthasarathy G, 2004, IEEE DES TEST COMPUT, V21, P132, DOI 10.1109/MDT.2004.1277906
   Parthasarathy G, 2002, INT TEST CONF P, P203, DOI 10.1109/TEST.2002.1041762
   Piziali A, 2004, FUNCTIONAL VERIFICAT
   *SPARC, 2008, SPARC ARCH MAN VERS
   *SUPERSCALAR, 2008, SUP VERS DLX PROC
   Tasiran S, 2001, IEEE DES TEST COMPUT, V18, P36, DOI 10.1109/54.936247
   THATTE SM, 1980, IEEE T COMPUT, V29, P429, DOI 10.1109/TC.1980.1675602
   Ur S., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P175, DOI 10.1109/DAC.1999.781305
   Wagner I, 2005, DES AUT CON, P783
   Zivojnovic V, 1996, VLSI SIGNAL PROCESSING, IX, P127, DOI 10.1109/VLSISP.1996.558311
NR 38
TC 9
Z9 12
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2008
VL 13
IS 3
AR 42
DI 10.1145/1367045.1367051
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 334EU
UT WOS:000258205900006
DA 2024-07-18
ER

PT J
AU Wu, HZ
   Wong, MDF
   Gosti, W
AF Wu, Huaizhi
   Wong, Martin D. F.
   Gosti, Wilsin
TI Postplacement voltage assignment under performance constraints
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 44th ACM/IEEE Design Automation Conference
CY JUN 04-08, 2007
CL San Diego, CA
SP ACM, IEEE
DE algorithms; design; low power; timing; voltage assignment; Voronoi
   diagram
ID ALGORITHM; DELAUNAY
AB Multi-Vdd is an effective method to reduce both leakage and dynamic power. A key challenge in a multi-Vdd design is to control the complexity of the power-supply system and limit the demand for level shifters. This can be tackled by grouping cells of different supply voltages into a small number of voltage islands. Recently, an elegant algorithm was proposed for generating voltage islands that balance the power-versus-design-cost tradeoff under performance requirement, according to the placement proximity of the critical cells. One prerequisite of this algorithm is an initial voltage assignment at the standard-cell level that meets timing. In this article, we present a novel method to produce quality voltage assignment which not only meets timing but also forms good proximity of the critical cells to provide a smooth input to the aforementioned voltage island generation. Our algorithm is based on effective delay budgeting and efficient computation of physical proximity by Voronoi diagram. Our extensive experiments on real industrial designs show that our algorithm leads to 25%-75% improvement in the voltage island generation in terms of the number of voltage islands generated, with computation time only linear to design size.
C1 [Wu, Huaizhi] Atoptech Inc, Santa Clara, CA 94054 USA.
   [Wong, Martin D. F.] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA.
   [Gosti, Wilsin] Cadence Design Syst Inc, San Jose, CA 95134 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign;
   ASML Holding
RP Wu, HZ (corresponding author), Atoptech Inc, 3255-3 Scott Blvd, Santa Clara, CA 94054 USA.
OI Wong, Martin DF/0000-0001-8274-9688
CR CAI Y, 2005, P PATMOS, P257
   Cai YC, 2007, ISQED 2007: PROCEEDINGS OF THE EIGHTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P350
   *CARD, 2005, CARD SOFTW MAN SOC E
   Chen JY, 2001, CHINESE J CHEM ENG, V9, P5
   CHING RLS, 2006, P ICCAD, P641
   de Berg M., 2000, COMPUTATIONAL GEOMET
   DWYER RA, 1987, ALGORITHMICA, V2, P137, DOI 10.1007/BF01840356
   FORTUNE S, 1987, ALGORITHMICA, V2, P153, DOI 10.1007/BF01840357
   GEROUSIS V, 2003, MODELING CHALLENGES
   Ghiasi S, 2004, ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, P653, DOI 10.1109/ICCAD.2004.1382657
   GREEN PJ, 1978, COMPUT J, V21, P168, DOI 10.1093/comjnl/21.2.168
   GUIBAS L, 1985, ACM T GRAPHIC, V4, P74, DOI 10.1145/282918.282923
   GUIBAS LJ, 1992, ALGORITHMICA, V7, P381, DOI 10.1007/BF01758770
   Hu JC, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P180
   Lackey DE, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P195, DOI 10.1109/ICCAD.2002.1167534
   LEE WP, 2006, P ICCAD, P389, DOI DOI 10.1109/ICCAD.2006.320063
   LIU B, 2006, P C AS S PAC DES AUT, P24
   Liu HY, 2007, DES AUT CON, P887, DOI 10.1109/DAC.2007.375289
   NAIR R, 1989, IEEE T COMPUT AID D, V8, P860, DOI 10.1109/43.31546
   Puri R, 2003, DES AUT CON, P788
   *SYN INC, 2003, LIB US GUID VERS 200
   Usami K., 1995, Proceedings. 1995 International Symposium on Low Power Design, P3, DOI 10.1145/224081.224083
   Wu HZ, 2007, IEEE T COMPUT AID D, V26, P1256, DOI 10.1109/TCAD.2006.888270
   Wu HZ, 2005, IEEE IC CAD, P309, DOI 10.1109/ICCAD.2005.1560085
NR 24
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2008
VL 13
IS 3
AR 46
DI 10.1145/1367045.1367055
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 334EU
UT WOS:000258205900010
DA 2024-07-18
ER

PT J
AU Li, L
   Wang, ZL
   Chakrabarty, K
AF Li, Lei
   Wang, Zhanglei
   Chakrabarty, Krishnendu
TI Scan-BIST based on cluster analysis and the encoding of repeating
   sequences
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; reliability; built-in self-test (BIST); test
   compression; clustering test data volume
ID TEST DATA-COMPRESSION
AB We present a built-in self-test (BIST) approach for full-scan designs that extracts the most frequently occurring sequences from deterministic test patterns. The extracted sequences are stored on-chip, and are used during test application. Three sets of test patterns are applied to the circuit under test during a BIST test session; these include pseudorandom patterns, semirandom patterns, and deterministic patterns. The semirandom patterns are generated based on the stored sequences and they are more likely to detect hard-to-detect faults than pseudorandom patterns. The deterministic patterns are encoded using either the stored sequences or the LFSR reseeding technique to reduce test data volume. We use the cluster analysis technique for sequence extraction to reduce the amount of data to be stored. Experimental results for the ISCAS-89 benchmark circuits show that the proposed approach often requires less on-chip storage and test data volume than other recent BIST methods.
C1 Duke Univ, Dept Elect & Comp Engn, Durham, NC 27708 USA.
C3 Duke University
RP Li, L (corresponding author), 35 Xueyan Rd,6 Floor,Shining Tower, Beijing 100083, Peoples R China.
EM lei.li.ll@gmail.com; zw8@ee.duke.edu; krish@ee.duke.edu
RI Chakrabarty, Krishnendu/J-6086-2012
OI Chakrabarty, Krishnendu/0000-0003-4475-6435
CR Bayraktaroglu I, 2001, DES AUT CON, P151, DOI 10.1109/DAC.2001.935494
   Chandra A, 2003, IEEE T COMPUT, V52, P1076, DOI 10.1109/TC.2003.1223641
   Everitt B., 2001, Cluster analysis
   Gonciari PT, 2003, IEEE T COMPUT AID D, V22, P783, DOI 10.1109/TCAD.2003.811451
   Hellebrand S, 2000, INT TEST CONF P, P778, DOI 10.1109/TEST.2000.894274
   Jas A, 2001, IEEE VLSI TEST SYMP, P2, DOI 10.1109/VTS.2001.923409
   Jas A, 1998, INT TEST CONF P, P458, DOI 10.1109/TEST.1998.743186
   KONEMANN B, 1991, ETC 91, P237
   Krishna C, 2001, INT TEST CONF P, P885, DOI 10.1109/TEST.2001.966711
   Krishna CV, 2002, INT TEST CONF P, P321, DOI 10.1109/TEST.2002.1041775
   Li L, 2003, ACM T DES AUTOMAT EL, V8, P470, DOI 10.1145/944027.944032
   Liang HG, 2001, INT TEST CONF P, P894, DOI 10.1109/TEST.2001.966712
   Rajski J, 2002, INT TEST CONF P, P301, DOI 10.1109/TEST.2002.1041773
   Rajski J, 1998, IEEE T COMPUT, V47, P1188, DOI 10.1109/12.736428
   Reda S, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P387, DOI 10.1109/DATE.2002.998303
   Reddy SM, 2002, IEEE VLSI TEST SYMP, P103, DOI 10.1109/VTS.2002.1011119
   Schotten C, 1995, PROCEEDINGS - INTERNATIONAL TEST CONFERENCE 1995, P515, DOI 10.1109/TEST.1995.529879
   Touba NA, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P167, DOI 10.1109/TEST.1996.556959
   Tsai KH, 1997, DES AUT CON, P472, DOI 10.1145/266021.266203
   Wang SM, 2001, INT TEST CONF P, P868, DOI 10.1109/TEST.2001.966709
   Wunderlich HJ, 1996, IEEE IC CAD, P337, DOI 10.1109/ICCAD.1996.569803
   Würtenberger A, 2004, INT TEST CONF P, P926
NR 22
TC 0
Z9 0
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2007
VL 12
IS 1
AR 4
DI 10.1145/1217088.1217092
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 138AY
UT WOS:000244336100004
DA 2024-07-18
ER

PT J
AU Cao, AQ
   Lu, RB
   Li, C
   Koh, CK
AF Cao, Aiqun
   Lu, Ruibing
   Li, Chen
   Koh, Cheng-Kok
TI Postlayout optimization for synthesis of Domino circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; Domino logic; synthesis; optimization
AB Logic duplication, a commonly used synthesis technique to remove trapped inverters in reconvergent paths of Domino circuits, incurs high area and power penalties. In this article, we propose a synthesis scheme to reduce the duplication cost by allowing inverters in Domino logic under certain timing constraints for both simple and complex gates. Moreover, we can include the logic duplication minimization during technology mapping for synthesis of Domino circuits with complex gates. In order to guarantee the robustness of such Domino circuits, we perform the logic optimization as a postlayout step. Experimental results show significant reduction in duplication cost, which translates into significant improvements in area and power. As a byproduct, the timing performance is also improved owing to smaller layout area and/or logic depth.
C1 Synopsys Inc, Mountain View, CA 94043 USA.
   Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Synopsys Inc; Purdue University System; Purdue University
RP Cao, AQ (corresponding author), Synopsys Inc, 700 E Middlefield Rd, Mountain View, CA 94043 USA.
EM aiqun.cao@synopsys.com; ruibing.lu@synopsys.com; chenli@purdue.edu;
   chengkok@purdue.edu
CR Agnihotri A, 2003, ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS, P307, DOI 10.1109/ICCAD.2003.1257685
   Cao A, 2004, DES AUT CON, P820
   Cao AQ, 2005, ASIA S PACIF DES AUT, P260
   CHOU YC, 2003, P ACM IEEE INT S PHY, P24
   Kim KW, 2002, IEEE T COMPUT AID D, V21, P232, DOI 10.1109/43.980261
   Patra P., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P379, DOI 10.1109/DAC.1999.781345
   PRASAD MR, 1997, P ACM IEEE INT WORKS
   Puri R, 1998, INTERNATIONAL CONFERENCE ON COMPUTER DESIGN: VLSI IN COMPUTERS AND PROCESSORS, PROCEEDINGS, P270, DOI 10.1109/ICCD.1998.727061
   Puri R, 1996, IEEE IC CAD, P2, DOI 10.1109/ICCAD.1996.568901
   REDDY SM, 1973, IEEE T COMPUT, VC-22, P1016, DOI 10.1109/T-C.1973.223638
   Zhao M, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II, P309, DOI 10.1109/ISCAS.2000.856323
   Zhao M, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P248, DOI 10.1109/ICCAD.1998.742880
NR 12
TC 1
Z9 1
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2006
VL 11
IS 4
BP 797
EP 821
DI 10.1145/1179461.1179462
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 121HA
UT WOS:000243147500001
DA 2024-07-18
ER

PT J
AU Gören, S
   Ferguson, FJ
AF Goren, Sezer
   Ferguson, F. Joel
TI Test sequence generation for controller verification and test with high
   coverage
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; reliability; verification; fault coverage; black box
   testing; finite state machine; X-machine
ID FINITE-STATE MACHINES
AB Verification and test are critical phases in the development of any hardware or software system. This article focuses on black box testing of the control part of hardware and software systems. Black box testing involves specification, test generation, and fault coverage. Finite state machines (FSMs) are commonly used for specifying controllers. FSMs may have shortcomings in modeling complex systems. With the introduction of X-machines, complex systems can be modeled at higher levels of abstraction. An X-machine can be converted into an FSM while preserving the level of abstraction. The fault coverage of a test sequence for an FSM specification provides a confidence level. We propose a fault coverage metric for an FSM specification based on the transition fault model, and using this metric, we derive the coverage of a test sequence. The article also presents a method which generates short test sequences that meet a specific coverage level and then extends this metric to determine the coverage of a test sequence for an FSM driven by an FSM network. We applied our FSM verification technique to a real-life FSM, namely, the fibre channel arbitrated loop port state machine, used in the field of storage area networks.
C1 Bahcesehir Univ, Dept Comp Engn, TR-34349 Istanbul, Turkey.
   Univ Calif Santa Cruz, Dept Comp Engn, Santa Cruz, CA 95064 USA.
C3 Bahcesehir University; University of California System; University of
   California Santa Cruz
RP Gören, S (corresponding author), Bahcesehir Univ, Dept Comp Engn, TR-34349 Istanbul, Turkey.
EM sgoren@bahcesehir.edu.tr
RI Goren, Sezer/F-6454-2011
OI Goren, Sezer/0000-0002-3688-5280
CR [Anonymous], 1964, 5 ANN S SWITCH CIRC, DOI DOI 10.1109/SWCT.1964.8
   CHENG KT, 1990, PROCEEDINGS : INTERNATIONAL TEST CONFERENCE 1990, P162, DOI 10.1109/TEST.1990.114014
   Chockler H, 2001, LECT NOTES COMPUT SC, V2102, P66
   Clarke. E. M., 1982, LOGICS OF PROGRAMS, P52, DOI [10 . 1007 / BFb0025774, DOI 10.1007/BFB0025774]
   Dahbura A. T., 1989, International Test Conference 1989. Proceedings. Meeting the Tests of Time (Cat. No.89CH2742-5), P55, DOI 10.1109/TEST.1989.82277
   Eilenberg S., 1974, AUTOMATA MACHINES LA
   Fallah F, 2002, IEEE T VLSI SYST, V10, P919, DOI 10.1109/TVLSI.2002.808438
   Ferrandi F, 2000, IEEE T COMPUT AID D, V19, P760, DOI 10.1109/43.851991
   GHOSH A, 1991, IEEE T COMPUT AID D, V10, P652, DOI 10.1109/43.79502
   Goren S, 2002, INT TEST CONF P, P773, DOI 10.1109/TEST.2002.1041830
   GOREN S, 1999, P INT TEST C, P406
   HOLCOMBE M, 1988, SOFTWARE ENG J, V3, P69, DOI 10.1049/sej.1988.0009
   Ipate F., 1998, Software Testing, Verification and Reliability, V8, P61, DOI 10.1002/(SICI)1099-1689(199806)8:2<61::AID-STVR154>3.0.CO;2-W
   KEMBEL RW, 1997, FIBRE CHANNEL ARBITR
   Lee D, 1996, P IEEE, V84, P1090, DOI 10.1109/5.533956
   Lichtenstein O., 1985, P 12 ACM SIGACT SIGP, P97, DOI DOI 10.1145/318593.318622
   MARKAR SR, 1996, THESIS STANFORD U
   Moore E.F., 1956, Automata studies, P129
   Petrenko A, 1996, COMPUT NETWORKS ISDN, V29, P81, DOI 10.1016/S0169-7552(96)00019-0
   POMERANZ I, 1991, P DESIGN AUTOM C, P341
   Queille J.-P., 1982, ser. Lecture Notes in Computer Science, P337, DOI [DOI 10.1007/3-540-11494-722, DOI 10.1007/3-540-11494-7_22, 10 . 1007 / 3 - 540 - 11494-7_22]
   SENTOVICH EM, 1992, 1992 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, P328, DOI 10.1109/ICCD.1992.276282
   SHEN YN, 1992, IEEE T COMMUN, V40, P1282, DOI 10.1109/26.156631
   SIDHU DP, 1989, IEEE T SOFTWARE ENG, V15, P413, DOI 10.1109/32.16602
   SUN X, 1997, PROTOCOL CONFORMANCE
   UYAR MU, 2001, P CONC PREST WORKSH
   Yen CC, 2004, IEEE DES TEST COMPUT, V21, P111, DOI 10.1109/MDT.2004.1277903
NR 27
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2006
VL 11
IS 4
BP 916
EP 938
DI 10.1145/1179461.1179467
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 121HA
UT WOS:000243147500006
DA 2024-07-18
ER

PT J
AU Absar, J
   Catthoor, F
AF Absar, Javed
   Catthoor, Francky
TI Reuse analysis of indirectly indexed arrays
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; performance; scratch-pad; data reuse; reuse vector;
   indirectly indexed arrays; irregular access
ID SCRATCH-PAD MEMORY; MANAGEMENT
AB We propose techniques for identifying and exploiting spatial and temporal reuse for indirectly indexed arrays. Indirectly indexed arrays are those arrays which are, typically, accessed inside multilevel loop nests and whose index expression includes not only loop iterators and constants but arrays as well. Existing techniques for improving locality are quite sophisticated in the case of directly indexed arrays. But, unfortunately, they are inadequate for handling indirectly indexed arrays. In this article we therefore extend the existing framework and techniques of directly indexed to indirectly indexed arrays. The concepts of reuse subspace, dependence vector, self, and group reuse are extended and applied in this new context. Also, lately scratch-pad memory has become an attractive alternative to data-cache, specially in the embedded multimedia community. This is because embedded systems are very sensitive to area and energy and the scratch-pad is smaller in area and consumes less energy on a per access basis compared to the cache of the same capacity. Several techniques have been proposed in the past for the efficient exploitation of the scratch-pad for directly indexed arrays. We extend these techniques by presenting a method for scratch-pad mapping of indirectly indexed arrays. This enables the scratch-pad to be used in a larger context than was possible before.
C1 Katholieke Univ Leuven, IMEC, DESICS, B-3001 Louvain, Belgium.
C3 KU Leuven; IMEC
RP Absar, J (corresponding author), Katholieke Univ Leuven, IMEC, DESICS, Kapeldreef 75, B-3001 Louvain, Belgium.
EM javed.absar@imec.be; francky.catthoor@imec.be
CR ABSAR MJ, 2004, P C DES AUT TEST EUR, P1162
   [Anonymous], 2001, OPTIMIZING COMPILERS
   BANERJEE U, 1988, DATA DEPENDENCIES
   DAS R, 1994, J PARALLEL DISTR COM, V22, P462, DOI 10.1006/jpdc.1994.1104
   Ding C, 1999, ACM SIGPLAN NOTICES, V34, P229, DOI 10.1145/301631.301670
   DOMINGUEZ A, 2005, J EMBED COMPUT, V1, P120
   Francesco P, 2004, DES AUT CON, P238, DOI 10.1145/996566.996634
   GANNON D, 1988, J PARALLEL DISTR COM, V5, P587, DOI 10.1016/0743-7315(88)90014-7
   Issenin I, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P202, DOI 10.1109/DATE.2004.1268849
   Kandemir M, 2004, IEEE T COMPUT AID D, V23, P243, DOI 10.1109/TCAD.2003.822123
   Kandemir M, 2001, DES AUT CON, P690, DOI 10.1109/DAC.2001.935595
   KANDEMIR MT, 1999, IEEE T COMPUT, V48
   LAM MS, 2004, 20 YEARS PLDI 1979 1, P30
   LAMPORT L, 1974, COMMUN ACM, V17, P83, DOI 10.1145/360827.360844
   LEE C, 1997, P INT S MICR
   Lim AmyW., 1999, ICS 99 P 13 INT C SU, P228
   Marwedel P., 2003, EMBEDDED SYSTEM DESI
   Panda P.R., 1998, MEMORY ISSUES EMBEDD
   Panda PR, 1997, EUR CONF DESIG AUTOM, P7, DOI 10.1109/EDTC.1997.582323
   STOBACH P, 1998, P EUR SIGN PROC C EU
   Strout Michelle Mills, 2003, P ACM SIGPLAN 2003 C, P91, DOI 10.1145/781131.781142
   TODD C, 1994, QUAL LIFE RES, V3, P96
   Verma M, 2004, INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS, P104
   Wolf M. E., 1991, SIGPLAN Notices, V26, P30, DOI 10.1145/113446.113449
NR 24
TC 7
Z9 8
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2006
VL 11
IS 2
BP 282
EP 305
DI 10.1145/1142155.1142157
PG 24
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 063YF
UT WOS:000239055100002
DA 2024-07-18
ER

PT J
AU Shamshiri, S
   Esmaeilzadeh, H
   Navabi, Z
AF Shamshiri, S
   Esmaeilzadeh, H
   Navabi, Z
TI Instruction-level test methodology for CPU core self-testing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 9th IEEE International High-Level Design Validation and Test Workshop
CY NOV 10-12, 2004
CL Sonoma Valley, CA
SP IEEE Comp Soc, Test Technol Tech Council, IEEE Comp Soc, Design Automat Tech Comm
DE verification; design; performance; instruction level testing; CPU core
   testing; software-based self testing; test instruction set; BIST;
   pipelined processor
AB TIS is an instruction-level methodology for processor core self-testing that enhances instruction set of a CPU with test instructions. Since the functionality of test instructions is the same as the NOP instruction, NOP instructions can be replaced with test instructions. Online testing can be accomplished without any performance penalty. TIS tests different parts of the processor and detects stuck-at faults. This method can be employed in offline and online testing of single-cycle, multicycle and pipelined processors. But, TIS is more appropriate for online testing of pipelined architectures in which NOP instructions are frequently executed because of data, control and structural hazards. Running test instructions instead of these NOP instructions, TIS utilizes the time that is otherwise wasted by NOPs. In this article, two different implementations of TIS are presented. One implementation employs a dedicated hardware modules for test vector generation, while the other is a software-based approach that reads test vectors from memory. These two approaches are implemented on a pipelined processor core and their area overheads are compared. To demonstrate the appropriateness of the TIS test technique, several programs are executed and fault coverage results are presented.
C1 Univ Tehran, Sch Elect & Comp Engn, Tehran 14395, Iran.
C3 University of Tehran
RP Univ Tehran, Sch Elect & Comp Engn, N Kargar Ave, Tehran 14395, Iran.
EM shamshiri@cad.ece.ut.ac.ir; hadi@cad.ece.ut.ac.ir; navabi@ece.neu.edu
CR Batcher K, 1999, IEEE VLSI TEST SYMP, P34, DOI 10.1109/VTEST.1999.766644
   BRAHME D, 1984, IEEE T COMPUT, V33, P475, DOI 10.1109/TC.1984.1676471
   Chen L., 2000, Proceedings 18th IEEE VLSI Test Symposium, P255, DOI 10.1109/VTEST.2000.843853
   Distante F., 1986, Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers. ICCD '86 (Cat. No.86CH2348-1), P31
   Lai WC, 2000, INT TEST CONF P, P1080, DOI 10.1109/TEST.2000.894321
   LAI WC, 2001, P DES AUT C
   LEE JS, 1994, IEEE T COMPUT AID D, V13, P1288, DOI 10.1109/43.317464
   Murray BT, 1996, COMPUTER, V29, P32, DOI 10.1109/2.544235
   NAVABI Z, 2004, DIGITAL DESIGN IMPLE
   Patterson D.A., 2003, COMPUTER ARCHITECTUR
   *SEM IND ASS, 1997, NAT TECHN ROADM SEM
   Shamoo AE, 2004, AM J BIOETHICS, V4, P25, DOI 10.1162/152651604773067316
   Shamshiri S, 2004, ASIAN TEST SYMPOSIUM, P158, DOI 10.1109/ATS.2004.81
   SHAMSHIRI S, 2001, P 9 IEEE EUR TEST S, P15
   Shen J, 1998, INT TEST CONF P, P990, DOI 10.1109/TEST.1998.743296
   ZOLFY M, 2001, P NATW 01 JUN, P17
NR 16
TC 7
Z9 7
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2005
VL 10
IS 4
BP 673
EP 689
DI 10.1145/1109118.1109124
PG 17
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 006TK
UT WOS:000234920000006
DA 2024-07-18
ER

PT J
AU Wang, Z
   Hu, XBS
AF Wang, Z
   Hu, XBS
TI Energy-aware variable partitioning and instruction scheduling for
   multibank memory architectures
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE multiple memory banks; nonorthogonal architecture; instruction
   scheduling; operating mode; parallelism and serialism balance; runtime
   and energy saving tradeoff
AB Many high-end DSP processors employ both multiple memory banks and heterogeneous register files to improve performance and power consumption. The complexity of such architectures presents a great challenge to compiler design. In this article, we present an approach for variable partitioning and instruction scheduling to maximally exploit the benefits provided by such architectures. Our approach is built on a novel graph model which strives to capture both performance and power demands. We propose an algorithm to iteratively find the variable partition such that the maximum energy saving is achieved while satisfying the given performance constraint. Experimental results demonstrate the effectiveness of our approach.
C1 Univ Notre Dame, Dept Comp Sci & Engn, Notre Dame, IN 46556 USA.
C3 University of Notre Dame
RP Univ Notre Dame, Dept Comp Sci & Engn, Notre Dame, IN 46556 USA.
EM zwang1@cse.nd.edu; shu@cse.nd.edu
RI Hu, Xiaobo/B-9367-2018
OI Hu, Xiaobo/0000-0002-6636-9738
CR [Anonymous], 1999, COMPLEXITY APPROXIMA, DOI DOI 10.1007/978-3-642-58412-1
   Benini L, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P78, DOI 10.1109/LPE.2000.876761
   Catthoor F., 1998, CUSTOM MEMORY MANAGE
   Cho J., 2002, ACM SIGPLAN Notices, V37, P130
   De La Luz V, 2002, DES AUT CON, P213, DOI 10.1109/DAC.2002.1012622
   Delaluz V, 2002, DES AUT CON, P697, DOI 10.1109/DAC.2002.1012714
   Delaluz V, 2001, IEEE T COMPUT, V50, P1154, DOI 10.1109/12.966492
   DESOLI G, 1998, HPL9813
   GOLDSCHMIDT O, 1998, P 29 ANN S FDN COMP, P444
   LEUPERS R, 2001, P ICASSP
   Lorenz M, 2001, PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, P415, DOI 10.1109/ASPDAC.2001.913343
   Lu Y., 2000, P INT WORKSH HARDW S, P39
   *MICR TECHN INC, 1999, 1MB SYNCB SRAM DAT S
   PRIM R, 1957, BELL SYST TECH J, V36, P6
   *RAMB INC, 1999, 128 144 MBIT DIR RDR
   Sudarsanam A, 2000, ACM T DES AUTOMAT EL, V5, P242, DOI 10.1145/335043.335047
   WANG Z, 2004, VARIABLE PARTITIONIN
   Wuytack S, 1999, IEEE T VLSI SYST, V7, P433, DOI 10.1109/92.805750
   Zeitlhofer T, 2001, P IEEE INT ASIC C&E, P339, DOI 10.1109/ASIC.2001.954724
   ZHUGE Q, 2001, P 34 INT S MICR MICR, P42
   ZIVOLJNOVIC V, 1994, P INT C SIGN PROC AP
   [No title captured]
   [No title captured]
NR 23
TC 25
Z9 27
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2005
VL 10
IS 2
BP 369
EP 388
DI 10.1145/1059876.1059885
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 925RK
UT WOS:000229070800009
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Ma, YC
   Hong, XL
   Dong, SQ
   Cai, YC
   Cheng, CK
   Gu, J
AF Ma, YC
   Hong, XL
   Dong, SQ
   Cai, YC
   Cheng, CK
   Gu, J
TI Stairway compaction using corner block list and its applications with
   rectilinear blocks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; performance; design; floorplanning; rectilinear blocks;
   corner block list
AB Corner Block List (CBL) was recently proposed as an efficient representation for MOSAIC packing of rectangles. Although the original method is really innovative, there still remains room for improvement for our purpose. This article proposes a compact algorithm for placement based on corner block list. By introducing the dummy blocks in CBL, our algorithm can intellectively employ dummy blocks in the packing to represent the placement including empty rooms, which corner block list cannot represent. Our algorithm can obtain the fast convergence to an optimal solution. Based on the compact approach, we propose a new way to handle arbitrary shaped rectilinear modules. The experimental results are demonstrated by some benchmark data and the performance shows effectiveness of the proposed method.
C1 Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China.
   Univ Calif San Diego, Dept Comp Sci & Engn, La Jolla, CA 92093 USA.
   Hong Kong Univ Sci & Technol, Dept Comp Sci, Kowloon, Hong Kong, Peoples R China.
C3 Tsinghua University; University of California System; University of
   California San Diego; Hong Kong University of Science & Technology
RP Tsinghua Univ, Dept Comp Sci & Technol, Beijing 100084, Peoples R China.
EM clara99@mails.tsinghua.edu.cn; hxl-dcs@mail.tsinghua.edu.cn;
   dongsq@mail.tsinghua.edu.cn; dcs@mail.tsinghua.edu.cn; kuan@cs.ucsd.edu;
   gu@cs.ust.hk
CR Chang YC, 2000, DES AUT CON, P458
   FUJIYOSHI K, 1999, P INT S PHYS DES
   Guo P.-N., 1999, P ACM IEEE DES AUT C
   HONG X, 2000, P INT C COMP AID DES
   Kang M., 1997, Proceedings of the ASP-DAC '97. Asia and South Pacific Design Automation Conference 1997 (Cat. No.97TH8231), P265, DOI 10.1109/ASPDAC.1997.600145
   KANG M, 1998, P INT C COMP AID DES
   Lin JM, 2001, DES AUT CON, P764, DOI 10.1109/DAC.2001.935608
   Ma YC, 2001, DES AUT CON, P770, DOI 10.1109/DAC.2001.935609
   MA YC, 2001, P ACM IEEE AS S PAC
   Murata H, 1996, IEEE T COMPUT AID D, V15, P1518, DOI 10.1109/43.552084
   Nakatake S, 1996, IEEE IC CAD, P484, DOI 10.1109/ICCAD.1996.569870
   PANG YX, 2001, P INT S PHYS DES
   TANG X, 2001, P ACM IEEE AS S PAC
   Wong D.F., 1986, Proc. Design Automation Conf, P101
   XU J, 1997, P ACM IEEE DES AUT C
   XU J, 1998, P INT S PHYS DES
   Young EFY, 2003, IEEE T COMPUT AID D, V22, P457, DOI 10.1109/TCAD.2003.809651
   YOUNG FY, 2000, P WORLD C COMP
   ZHOU S, 2001, P INT S PHYS DES
NR 19
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2004
VL 9
IS 2
BP 199
EP 211
DI 10.1145/989995.989998
PG 13
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 830KQ
UT WOS:000222121300003
DA 2024-07-18
ER

PT J
AU Wu, GM
   Chang, YC
   Chang, YW
AF Wu, GM
   Chang, YC
   Chang, YW
TI Rectilinear block placement using B*-trees
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; design; experimentation; measurement; performance;
   computer-aided design of VLSI; floorplanning; layout; placement
AB Due to the layout complexity in modern VLSI designs, integrated circuit blocks may not be rectangular. However, literature on general rectilinear block placement is still quite limited. In this article, we present approaches for handling the placement for arbitrarily shaped rectilinear blocks using B*-trees [Chang et al. 2000]. We derive the feasibility conditions of B*-trees to guide the placement of rectilinear blocks. Experimental results show that our algorithm achieves optimal or near-optimal block placement for benchmarks with various shaped blocks.
C1 Nan Hua Univ, Dept Informat Management, Chiayi, Taiwan.
   Realtek Semicond Corp, Hsinchu, Taiwan.
   Natl Taiwan Univ, Dept Elect Engn, Taipei 106, Taiwan.
   Natl Taiwan Univ, Grad Inst Elect Engn, Taipei 106, Taiwan.
C3 Nanhua University; Realtek Semiconductor Corportation; National Taiwan
   University; National Taiwan University
RP Nan Hua Univ, Dept Informat Management, Chiayi, Taiwan.
EM gmwu@mail.nhu.edu.tw; ywchang@cc.ee.ntu.edu.tw
OI CHANG, YAO-WEN/0000-0002-0564-5719
CR [Anonymous], 1982, COMBINATORIAL OPTIMI
   [Anonymous], P 19 ACM IEEE DES AU
   Chang YC, 2000, DES AUT CON, P458
   Guo P.-N., 1999, Proc. of ACM/IEEE Design Automation Conf, P268, DOI DOI 10.1145/309847.309928
   Kang KH, 1997, FUSION TECHNOL, V31, P265, DOI 10.13182/FST97-A30830
   Kang YK, 1998, MOL CELLS, V8, P259
   KIRKPATRICK S, 1983, SCIENCE, V220, P671, DOI 10.1126/science.220.4598.671
   LEE TC, 1993, P 30 DES AUT C, P525
   Murata H, 1995, 1995 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P472, DOI 10.1109/ICCAD.1995.480159
   Murata H., 1998, ISPD-98. 1998 International Symposium on Physical Design, P167, DOI 10.1145/274535.274560
   Murata H., 1997, ISPD '97: Proceedings of the 1997 international symposium on Physical design, P26, DOI DOI 10.1145/267665.267675
   Nakatake S, 1996, IEEE IC CAD, P484, DOI 10.1109/ICCAD.1996.569870
   Nakatake S, 1998, PROCEEDINGS OF THE ASP-DAC '98 - ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 1998 WITH EDA TECHNO FAIR '98, P571, DOI 10.1109/ASPDAC.1998.669558
   PREAS BT, 1979, P ACM IEEE DES AUT C, P474
   SECHEN C, 1985, IEEE J SOLID-ST CIRC, V20, P510, DOI 10.1109/JSSC.1985.1052337
   WANG TC, 1990, P ACM IEEE DES AUT C, P474
   Wong D.F., 1986, Proc. Design Automation Conf, P101
   WONG DF, 1987, P IEEE INT C COMP AI, P520
   XU J, 1998, P ISPD, P173
NR 19
TC 21
Z9 22
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2003
VL 8
IS 2
BP 188
EP 202
DI 10.1145/762488.762490
PG 15
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 665NA
UT WOS:000182126100002
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Vanna-Iampikul, P
   Lu, YC
   Shim, DE
   Lim, SK
AF Vanna-Iampikul, Pruek
   Lu, Yi-Chen
   Shim, Da Eun
   Lim, Sung Kyu
TI GNN-based Multi-bit Flip-flop Clustering and Post-clustering Design
   Optimization for Energy-efficient 3D ICs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Flip-flop clustering; graph neural network; Random forest; Pseudo-3D
   design flow
ID CLOCK
AB In high-performance three-dimensional Integrated Circuits (3D ICs), clock networks consume a large portion of the full-chip power. However, no previous 3D IC work has ever optimized 3D clock networks for both power and performance simultaneously, which results in sub-optimal 3D designs. To overcome this issue, in this article, we propose a GNN-based flip-flop clustering algorithm that merges single-bit flip-flops into multi-bit flip-flops in an unsupervised manner, which jointly optimizes the power and performance metrics of clock networks. Moreover, we integrate our algorithm into the state-of-the-art 3D physical design flow and verify the integration, which leads to a better 3D full-chip design. Experimental results on eight industrial benchmarks demonstrate that the algorithm achieves improvements up to 18% in total power and 8.2% in performance over the state-of-the-art 3D flow.
C1 [Vanna-Iampikul, Pruek; Lu, Yi-Chen; Shim, Da Eun; Lim, Sung Kyu] Georgia Inst Technol, 266 Ferst Dr, Atlanta, GA 30332 USA.
C3 University System of Georgia; Georgia Institute of Technology
RP Vanna-Iampikul, P (corresponding author), Georgia Inst Technol, 266 Ferst Dr, Atlanta, GA 30332 USA.
EM v.pruek@gatech.edu; yclu@gatech.edu; daeun@gatech.edu;
   limsk@ece.gatech.edu
OI Lim, Sung Kyu/0000-0002-2267-5282; Lu, Yi-Chen/0000-0003-1481-9167;
   Vanna-iampikul, Pruek/0000-0002-2897-7142
FU Packaging Research Center at Georgia Institute of Technology; Meta
FX This research is funded by the Packaging Research Center at Georgia
   Institute of Technology and Meta.
CR Duarte D, 2002, IEEE COMP SOC ANN, P59, DOI 10.1109/ISVLSI.2002.1016875
   Ewetz R, 2017, ISPD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P67, DOI 10.1145/3036669.3036671
   Jiang IHR, 2012, IEEE T COMPUT AID D, V31, P192, DOI 10.1109/TCAD.2011.2177459
   Karandikar S, 2018, CONF PROC INT SYMP C, P29, DOI 10.1109/ISCA.2018.00014
   Lin MPH, 2011, MIDWEST SYMP CIRCUIT
   Lu Y.-C., 2021, P INT S PHYS DESIGN, P7, DOI 10.1145/3439706.3447045
   Lu YC, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218582
   Oklobdzija VojinG., 2003, Digital System Clocking: High-Performance and Low-Power Aspects
   Panth S, 2017, IEEE T COMPUT AID D, V36, P1716, DOI 10.1109/TCAD.2017.2648839
   Park H, 2020, PROCEEDINGS OF THE 2020 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'20), P47, DOI 10.1145/3372780.3375567
   Rekha S., 2021, INDIAN J SCI TECHNOL, V14, P3270, DOI [10.17485/IJST/v14i44.1790, DOI 10.17485/IJST/v14i44.1790]
   Rogers J, 2006, LECT NOTES COMPUT SC, V3940, P173
   Seitanidis I, 2019, IEEE T COMPUT AID D, V38, P1501, DOI 10.1109/TCAD.2018.2852740
   Shim DE, 2019, I SYMPOS LOW POWER E
   Stojanovic V, 1999, IEEE J SOLID-ST CIRC, V34, P536, DOI 10.1109/4.753687
   Tan CY, 2018, ASIA S PACIF DES AUT, P507, DOI 10.1109/ASPDAC.2018.8297374
   Touil L, 2020, J ELECTR COMPUT ENG, V2020, DOI 10.1155/2020/8108591
   Tsao CWA, 2002, ACM T DES AUTOMAT EL, V7, P359, DOI 10.1145/567270.567271
   Vanna-Iampikul P., 2021, P INT S PHYS DES, P39, DOI DOI 10.1145/3439706.3447049
   Wu ZH, 2021, IEEE T NEUR NET LEAR, V32, P4, DOI 10.1109/TNNLS.2020.2978386
NR 20
TC 0
Z9 0
U1 3
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2023
VL 28
IS 5
AR 76
DI 10.1145/3588570
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM4
UT WOS:001074281700009
OA Bronze
DA 2024-07-18
ER

PT J
AU Wang, ZL
   Shi, XM
   Yao, X
AF Wang, Zilu
   Shi, Xinming
   Yao, Xin
TI A Brain-Inspired Hardware Architecture for Evolutionary Algorithms Based
   on Memristive Arrays
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Memristor; evolutionary algorithms; brain-inspired architecture;
   parallel analog computing; circuit implementation
ID IMPLEMENTATION; DESIGN; ENERGY
AB Brain-inspired computing takes inspiration from the brain to create energy-efficient hardware systems for information processing, capable of performing highly sophisticated tasks. Systems built with emerging electronics, such as memristive devices, can achieve gains in speed and energy by mimicking the distributed topology of the brain. In this work, a brain-inspired hardware architecture for evolutionary algorithms is proposed based on memristive arrays, which can realize sparse and approximate computing as a result of the parallel analog computing characteristic of the memristive arrays. On this basis, an efficient evolvable brain-inspired hardware system is implemented. We experimentally show that the approach can offer at least a four orders of magnitude speed improvement. We also use experimentally grounded simulations to explore fault tolerance and different parameter settings in the implemented hardware system. The experimental results show that the evolvable hardware system, implemented based on the proposed hardware architecture, can continuously evolve toward a better system even if there are failures or parameter changes in the memristive arrays, demonstrating that the proposed hardware architecture has good adaptability and fault tolerance.
C1 [Wang, Zilu; Shi, Xinming; Yao, Xin] Southern Univ Sci & Technol, 1088 Xueyuan Ave, Shenzhen 518055, Peoples R China.
C3 Southern University of Science & Technology
RP Wang, ZL (corresponding author), Southern Univ Sci & Technol, 1088 Xueyuan Ave, Shenzhen 518055, Peoples R China.
EM wangzl@sustech.edu.cn; xxs972@cs.bham.ac.uk; xiny@sustech.edu.cn
RI wang, zilu/HCH-2274-2022
OI Wang, Zilu/0000-0001-5638-4574; Shi, Xinming/0000-0002-2053-6924
FU Young Scientists Fund of the National Natural Science Foundation of
   China [62206121]; Postdoctoral Science Foundation of China
   [2021M701578]; Research Institute of Trustworthy Autonomous Systems
   (RITAS); Guangdong Provincial Key Laboratory [2020B121201001]; Program
   for Guangdong Introducing Innovative and Enterpreneurial Teams
   [2017ZT07X386]; Shenzhen Science and Technology Program
   [KQTD2016112514355531]
FX This work was supported by the Young Scientists Fund of the National
   Natural Science Foundation of China (grant 62206121), the Postdoctoral
   Science Foundation of China (grant 2021M701578), the Research Institute
   of Trustworthy Autonomous Systems (RITAS), the Guangdong Provincial Key
   Laboratory (grant 2020B121201001), the Program for Guangdong Introducing
   Innovative and Enterpreneurial Teams (grant 2017ZT07X386), and the
   Shenzhen Science and Technology Program (grant KQTD2016112514355531).
CR Aporntewan C, 2001, IEEE C EVOL COMPUTAT, P624, DOI 10.1109/CEC.2001.934449
   Atiya AF, 2000, IEEE T NEURAL NETWOR, V11, P697, DOI 10.1109/72.846741
   Back T., 1996, EVOLUTIONARY ALGORIT
   Biolek Z, 2009, RADIOENGINEERING, V18, P210
   Boukhobza J, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3131848
   Chen J, 2021, J SEMICOND, V42, DOI 10.1088/1674-4926/42/1/013104
   Chen PY, 2008, IEEE T INSTRUM MEAS, V57, P699, DOI 10.1109/TIM.2007.913807
   Chen ZJ, 2021, IEEE T VLSI SYST, V29, P1095, DOI 10.1109/TVLSI.2021.3069221
   Choi BJ, 2016, ADV FUNCT MATER, V26, P5290, DOI 10.1002/adfm.201600680
   CHUA LO, 1971, IEEE T CIRCUITS SYST, VCT18, P507, DOI 10.1109/TCT.1971.1083337
   Chuang CH, 2013, IET SYST BIOL, V7, P89, DOI 10.1049/iet-syb.2012.0048
   Darwin C., 1877, DIFFERENT FORMS FLOW
   Dressler F, 2010, IEEE COMMUN MAG, V48, P176, DOI 10.1109/MCOM.2010.5621985
   Eiben AE., 2015, Natural Computing Series, P25, DOI DOI 10.1007/978-3-662-44874-8_3
   Eiben AE, 2015, NATURE, V521, P476, DOI 10.1038/nature14544
   FOGEL DB, 1994, IEEE T NEURAL NETWOR, V5, P3, DOI 10.1109/72.265956
   Higuchi T, 1999, IEEE T EVOLUT COMPUT, V3, P220, DOI 10.1109/4235.788492
   Horowitz M, 2014, ISSCC DIG TECH PAP I, V57, P10, DOI 10.1109/ISSCC.2014.6757323
   Ielmini D, 2018, NAT ELECTRON, V1, P333, DOI 10.1038/s41928-018-0092-2
   Ismail M, 2022, J MATER SCI TECHNOL, V96, P94, DOI 10.1016/j.jmst.2021.04.025
   Jaeger H, 2004, SCIENCE, V304, P78, DOI 10.1126/science.1091277
   Jin Jung Kim, 1999, Proceedings of IEEE. IEEE Region 10 Conference. TENCON 99. `Multimedia Technology for Asia-Pacific Information Infrastructure' (Cat. No.99CH37030), P1490, DOI 10.1109/TENCON.1999.818716
   Junsangsri P, 2013, IEEE T NANOTECHNOL, V12, P71, DOI 10.1109/TNANO.2012.2229715
   Leitao P, 2012, ENG APPL ARTIF INTEL, V25, P934, DOI 10.1016/j.engappai.2011.09.025
   Li C, 2019, NAT MACH INTELL, V1, P49, DOI 10.1038/s42256-018-0001-4
   Li HH, 2021, ADV INTELL SYST-GER, V3, DOI 10.1002/aisy.202100017
   Li YS, 2021, ADV INTELL SYST-GER, V3, DOI 10.1002/aisy.202000137
   Li Y, 2014, SCI REP-UK, V4, DOI 10.1038/srep04906
   Li YB, 2018, J PHYS D APPL PHYS, V51, DOI 10.1088/1361-6463/aade3f
   Li Yunning, 2022, Advanced Materials, V2022
   Nadji-Tehrani M, 2020, IEEE T NEUR NET LEAR, V31, P5257, DOI 10.1109/TNNLS.2020.2965567
   Park J, 2020, ELECTRONICS-SWITZ, V9, DOI 10.3390/electronics9091414
   Pi S, 2019, NAT NANOTECHNOL, V14, P35, DOI 10.1038/s41565-018-0302-0
   Safron A, 2022, FRONT SYST NEUROSCI, V15, DOI 10.3389/fnsys.2021.688424
   Samajdar A, 2018, 2018 51ST ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE (MICRO), P855, DOI [10.1109/MICRO.2018.00074, 10.1109/MICR0.2018.00074]
   Sampson J. R., 1976, Adaptation in natural and artificial systems (john h. holland)
   Scott S. S., 1995, FPGA '95. 1995 ACM Third International Symposium on Field-Programmable Gate Arrays, P53, DOI 10.1145/201310.201319
   Shi XM, 2022, IEEE T COMPUT, V71, P2766, DOI 10.1109/TC.2022.3173151
   Strukov DB, 2008, NATURE, V453, P80, DOI 10.1038/nature06932
   Sun JW, 2020, IEEE T CYBERNETICS, V50, P2935, DOI 10.1109/TCYB.2019.2951520
   Tang JS, 2019, ADV MATER, V31, DOI 10.1002/adma.201902761
   van de Burgt Y, 2020, MRS BULL, V45, P631, DOI 10.1557/mrs.2020.194
   Wang ZL, 2018, IEEE T CIRCUITS-I, V65, P2210, DOI 10.1109/TCSI.2017.2780826
   Xia QF, 2019, NAT MATER, V18, P309, DOI 10.1038/s41563-019-0291-x
   Yao P, 2020, NATURE, V577, P641, DOI 10.1038/s41586-020-1942-4
   Yao X, 1999, IEEE T EVOLUT COMPUT, V3, P82, DOI 10.1109/4235.771163
   Yao X, 1999, IEEE T SYST MAN CY C, V29, P87, DOI 10.1109/5326.740672
   Yong-bin yu, 2022, Journal of Electronic Science and Technology, V20, P1, DOI 10.1016/j.jnlest.2022.100158
   Yoshida N., 1999, IEEE SMC'99 Conference Proceedings. 1999 IEEE International Conference on Systems, Man, and Cybernetics (Cat. No.99CH37028), P571, DOI 10.1109/ICSMC.1999.815615
   Yu SM, 2018, P IEEE, V106, P260, DOI 10.1109/JPROC.2018.2790840
   Zhang T, 2019, PHYS STATUS SOLIDI-R, V13, DOI 10.1002/pssr.201900029
   Zhang Y, 2020, APPL PHYS REV, V7, DOI 10.1063/1.5124027
   Zhou P, 2022, IEEE J EM SEL TOP C, V12, P888, DOI 10.1109/JETCAS.2022.3224071
   Zhu Z, 2007, NEUROCOMPUTING, V71, P95, DOI 10.1016/j.neucom.2006.11.031
   Zongyuan Cai, 2021, 2021 IEEE International Conference on Artificial Intelligence and Industrial Design (AIID), P343, DOI 10.1109/AIID51893.2021.9456483
NR 55
TC 0
Z9 0
U1 2
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2023
VL 28
IS 5
AR 82
DI 10.1145/3598421
PG 32
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA S9KM4
UT WOS:001074281700015
OA hybrid
DA 2024-07-18
ER

PT J
AU Zeng, JW
   Xu, N
   Chen, YB
   Huang, CL
   Li, ZW
   Fang, L
AF Zeng, Junwei
   Xu, Nuo
   Chen, Yabo
   Huang, Chenglong
   Li, Zhiwei
   Fang, Liang
TI AIMCU-MESO: An In-Memory Computing Unit Constructed by MESO Device
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE In-memory computing (IMC); logic in memory; magnetic memory;
   magnetoelectric spin-orbit (MESO); spintronic logic
ID EFFICIENT
AB Traditional CMOS-based von-Neumann computer architecture faces the issue of memory wall that the limitation of bus-bandwidth and the speed mismatch between processor and memory restrict the efficiency of data processing along with an irreducible energy consumption conducted by data movement, especially in some data-intensive applications. Recently, some novel in-memory computing (IMC) paradigms developed by utilizing the characteristics of different non-volatile memories provide promising ways to overcome the bottleneck ofmemory wall. Here, we propose a new IMC unit based on a memory array with the core element of magnetoelectric spin-orbit logic (MESO) device (AIMCU-MESO), in which the characteristics of the MESO device are exploited to achieve several in-memory logic operations with the functions of NAND, NOR, and XOR in the MESO-based memory array. With the aid of some transistor-based switches, these logic operations can be achieved between any two MESOs in the array. Furthermore, the computing process of a 1-bit full adder (FA) is achieved in AIMCU-MESO by the in-memory logic manner to demonstrate the ability of logic cascading. The result of SPICE simulation for achieving the 1-bit FA using MESO devices is demonstrated, and the performances are compared with other designs of spintronics-based devices. Compared to multilevel voltage-controlled spin-orbit torque-based magnetic memory, the proposed design demonstrates 71.4% and 49.2% reductions in terms of storage delay and logic delay, respectively.
C1 [Zeng, Junwei; Chen, Yabo; Huang, Chenglong; Fang, Liang] Natl Univ Def Technol, Coll Comp, Inst Quantum Informat & State Key Lab High Perfor, Changsha, Peoples R China.
   [Xu, Nuo] Natl Univ Def Technol, Coll Comp, Wuhan, Peoples R China.
   [Xu, Nuo] Wuhan Natl Lab Optoelect, Wuhan, Peoples R China.
   [Li, Zhiwei] Natl Univ Def Technol, Coll Elect Sci & Technol, Changsha, Peoples R China.
C3 National University of Defense Technology - China; National University
   of Defense Technology - China; Huazhong University of Science &
   Technology; National University of Defense Technology - China
RP Fang, L (corresponding author), Natl Univ Def Technol, Coll Comp, Inst Quantum Informat & State Key Lab High Perfor, Changsha, Peoples R China.; Xu, N (corresponding author), Natl Univ Def Technol, Coll Comp, Wuhan, Peoples R China.; Xu, N (corresponding author), Wuhan Natl Lab Optoelect, Wuhan, Peoples R China.
EM jwzeng2020@yeah.net; xunuo@nudt.edu.cn; cyb0123@yeah.net;
   huangchenglong16@nudt.edu.cn; lizhiwei@nudt.edu.cn; lfang@nudt.edu.cn
RI Zeng, Junwei/AAD-3886-2022; Xu, Nuo/AAL-6689-2020
OI Zeng, Junwei/0000-0002-9456-1583; Xu, Nuo/0000-0003-1224-7345; LI,
   ZHIWEI/0000-0002-6238-2660
FU National Natural Science Foundation of China [61832007]; Research
   Foundation from National University of Defense Technology [ZK20-02];
   Open Project Program of Wuhan National Laboratory for Optoelectronics
   [2021WNLOKF019]
FX This work was supported in part by National Natural Science Foundation
   of China (Grant No. 61832007), the Research Foundation from National
   University of Defense Technology (Grant ZK20-02) and the Open Project
   Program of Wuhan National Laboratory for Optoelectronics (No.
   2021WNLOKF019).
CR An Q, 2015, IEEE INT SYMP NANO, P163, DOI 10.1109/NANOARCH.2015.7180606
   Angizi S, 2019, DES AUT TEST EUROPE, P378, DOI [10.23919/DATE.2019.8715270, 10.23919/date.2019.8715270]
   Barla P, 2021, J COMPUT ELECTRON, V20, P805, DOI 10.1007/s10825-020-01648-6
   Behin-Aein B, 2010, NAT NANOTECHNOL, V5, P266, DOI [10.1038/nnano.2010.31, 10.1038/NNANO.2010.31]
   Blasing R, 2020, P IEEE, V108, P1303, DOI 10.1109/JPROC.2020.2975719
   Chi P, 2016, CONF PROC INT SYMP C, P27, DOI 10.1109/ISCA.2016.13
   Deng E, 2013, IEEE T MAGN, V49, P4982, DOI 10.1109/TMAG.2013.2245911
   Finocchio G, 2021, J MAGN MAGN MATER, V521, DOI 10.1016/j.jmmm.2020.167506
   Guo ZX, 2021, P IEEE, V109, P1398, DOI 10.1109/JPROC.2021.3084997
   Huang CL, 2021, IEEE J ELECTRON DEVI, V9, P645, DOI 10.1109/JEDS.2021.3093478
   Indiveri G, 2011, FRONT NEUROSCI-SWITZ, V5, DOI 10.3389/fnins.2011.00073
   Jabeur K, 2014, IEEE T MAGN, V50, DOI 10.1109/TMAG.2014.2305695
   Jain S, 2018, DES AUT TEST EUROPE, P1640, DOI 10.23919/DATE.2018.8342277
   Jain S, 2018, IEEE T VLSI SYST, V26, P470, DOI 10.1109/TVLSI.2017.2776954
   Kim Y, 2015, IEEE T ELECTRON DEV, V62, P561, DOI 10.1109/TED.2014.2377721
   Lesne E, 2016, NAT MATER, V15, P1261, DOI [10.1038/nmat4726, 10.1038/NMAT4726]
   Li J, 2010, IEEE T VLSI SYST, V18, P1710, DOI 10.1109/TVLSI.2009.2027907
   Lin CC, 2019, INT EL DEVICES MEET
   Liu HC, 2019, IEEE J EXPLOR SOLID-, V5, DOI 10.1109/JXCDC.2019.2897598
   Luo ZC, 2020, NATURE, V579, P214, DOI 10.1038/s41586-020-2061-y
   Manipatruni S, 2017, Arxiv, DOI [arXiv:1512.05428, 10.48550/arXiv.1512.05428]
   Manipatruni S, 2019, NATURE, V565, P35, DOI 10.1038/s41586-018-0770-2
   Manipatruni S, 2018, SCI ADV, V4, DOI 10.1126/sciadv.aat4229
   Peng SZ, 2019, ADV ELECTRON MATER, V5, DOI 10.1002/aelm.201900134
   Rajaei R, 2017, TURK J ELECTR ENG CO, V25, P1035, DOI 10.3906/elk-1502-124
   Shreya S, 2020, IEEE T ELECTRON DEV, V67, P1972, DOI 10.1109/TED.2020.2978085
   Tankwal P, 2019, CIRCUIT WORLD, V45, P300, DOI 10.1108/CW-04-2019-0036
   van den Brink A, 2014, APPL PHYS LETT, V104, DOI 10.1063/1.4858465
   Wang ZH, 2019, IEEE ELECTR DEVICE L, V40, P726, DOI 10.1109/LED.2019.2907063
   Xu N, 2021, PHYS STATUS SOLIDI-R, V15, DOI 10.1002/pssr.202100208
   Xu N, 2020, ADV INTELL SYST-GER, V2, DOI 10.1002/aisy.201900082
   Xu N, 2019, PHYS STATUS SOLIDI-R, V13, DOI 10.1002/pssr.201900033
   Xu N, 2019, ADV ELECTRON MATER, V5, DOI 10.1002/aelm.201800775
   Yu SM, 2020, IEEE CUST INTEGR CIR, DOI 10.1109/cicc48029.2020.9075887
   Zabihi M, 2019, INT SYM QUAL ELECT, P52, DOI 10.1109/ISQED.2019.8697377
   Zeng JW, 2021, MICROELECTRON J, V116, DOI 10.1016/j.mejo.2021.105235
   Zhang C, 2015, APPL PHYS LETT, V107, DOI 10.1063/1.4926371
   Zhang Y, 2012, IEEE T ELECTRON DEV, V59, P819, DOI 10.1109/TED.2011.2178416
   Zhang ZZ, 2021, IEEE ELECTR DEVICE L, V42, P152, DOI 10.1109/LED.2020.3047439
   Zhao WS, 2016, MATERIALS, V9, DOI 10.3390/ma9010041
NR 40
TC 0
Z9 0
U1 3
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2023
VL 28
IS 1
AR 8
DI 10.1145/3539575
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 8B6LG
UT WOS:000917034400008
DA 2024-07-18
ER

PT J
AU Guo, WZ
   Lian, SH
   Dong, C
   Chen, ZY
   Huang, X
AF Guo, Wenzhong
   Lian, Sihuang
   Dong, Chen
   Chen, Zhenyi
   Huang, Xing
TI A Survey on Security of Digital Microfluidic Biochips: Technology,
   Attack, and Defense
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Digital microfluidic biochips; security; attack behaviors; defense
   techniques
ID SUPPLY-CHAIN SECURITY; SAMPLE PREPARATION; ERROR RECOVERY; DESIGN;
   WATERMARKING; MINIMIZATION; ELECTRODE; REACTANT
AB As an emerging lab-on-a-chip technology platform, digital microfluidic biochips (DMFBs) have been widely used for executing various laboratory procedures in biochemistry and biomedicine such as gene sequencing and near-patient diagnosis, with the advantages of low reagent consumption, high precision, and miniaturization and integration. With the ongoing rapid deployment of DMFBs, however, these devices are now facing serious and complicated security challenges that not only damage their functional integrity but also affect their system reliability. In this article, we present a systematic review of DMFB security, focusing on both the state-of-the-art attack and defense techniques. First, the overall security situation, the working principle, and the corresponding fabrication technology of DMFBs are introduced. Afterwards, existing attack approaches are divided into several categories and discussed in detail, including denial of service, intellectual property piracy, bioassay tampering, layout modification, actuation sequence tampering, concentration altering, parameter modification, reading forgery, and information leakage. To prevent biochips from being damaged by these attack behaviors, a number of defense measures have been proposed in recent years. Accordingly, we further classify these techniques into three categories according to their respective defense purposes, including confidentiality protection, integrity protection, and availability protection. These measures, to varying degrees, can provide effective protection for DMFBs. Finally, key trends and directions for future research that are related to the security of DMFBs are discussed from several aspects, e.g., manufacturing materials, biochip structure, and usage environment, thus providing new ideas for future biochip protection.
C1 [Guo, Wenzhong; Lian, Sihuang; Dong, Chen] Fuzhou Univ, Coll Comp & Data Sci, Fuzhou 350116, Peoples R China.
   [Chen, Zhenyi] Univ S Florida, Dept Comp Sci, Tampa, FL 33620 USA.
   [Huang, Xing] Tech Univ Munich, Chair Elect Design Automat, D-80333 Munich, Germany.
C3 Fuzhou University; State University System of Florida; University of
   South Florida; Technical University of Munich
RP Dong, C (corresponding author), Fuzhou Univ, Coll Comp & Data Sci, Fuzhou 350116, Peoples R China.; Huang, X (corresponding author), Tech Univ Munich, Chair Elect Design Automat, D-80333 Munich, Germany.
EM guowenzhong@fzu.edu; sihlin@foxmil.com; dongchen@fzu.edu.cn;
   zhenyichen@usf.edu; xing.hung@tum.de
RI Chen, Zhenyi/GXN-3506-2022
OI Chen, Zhenyi/0000-0001-9498-4300; Huang, Xing/0000-0002-5396-110X
FU National Natural Science Foundation of China [U1705262]; Natural Science
   Foundation of Fujian Province [2020J01500, 2018J07005]; Humboldt
   Research Fellowship from the Alexander von Humboldt Foundation
FX The work of Wenzhong Guo was supported in part by the National Natural
   Science Foundation of China under grant U1705262 and the Natural Science
   Foundation of Fujian Province under grant 2018J07005. The work of Chen
   Dong was supported in part by the Natural Science Foundation of Fujian
   Province under grant 2020J01500. The work of Xing Huang was supported in
   part by the Humboldt Research Fellowship from the Alexander von Humboldt
   Foundation.
CR Abdoli Alireza, 2020, ARXIV200809975
   Ali SKS, 2016, BIOMED CIRC SYST C, P152, DOI 10.1109/BioCAS.2016.7833754
   Ali SS, 2016, COMPUTER, V49, P36, DOI 10.1109/MC.2016.224
   Ali SS, 2016, IEEE ACM T COMPUT BI, V13, P445, DOI 10.1109/TCBB.2015.2509991
   Ali SS, 2015, 2015 33RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P483, DOI 10.1109/ICCD.2015.7357154
   Alistar M., 2010, Proceedings of the Symposium on Design, Test, Integration, and Packaging of MEMS/MOEMS, P350
   Alistar M, 2019, BIOENGINEERING-BASEL, V6, DOI 10.3390/bioengineering6010005
   Alistar M, 2015, DES AUTOM EMBED SYST, V19, P129, DOI 10.1007/s10617-014-9157-2
   Ananthanarayanan Vaishnavi, 2010, J Biol Eng, V4, P13, DOI 10.1186/1754-1611-4-13
   [Anonymous], 2012, P INT C SOL STAT INT
   Babies, 2020, NEWB SCREEN PLATF PO
   Babies, 2020, NEWB SCREEN HOSP
   Basu K, 2019, ACM T DES AUTOMAT EL, V24, DOI 10.1145/3315574
   Basu S, 2014, 2014 6TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS, P1021, DOI 10.1109/CICN.2014.215
   Bhattacharjee S, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3365579
   Bhattacharjee S, 2018, PROC EUR TEST SYMP
   Bhattacharjee S, 2018, ACM T EMBED COMPUT S, V17, DOI 10.1145/3157094
   Chakrabarty K, 2010, IEEE T COMPUT AID D, V29, P1001, DOI 10.1109/TCAD.2010.2049153
   Chakrabarty Krishnendu, 2015, ADAPTIVE RECONFIGURA, P469
   Chakraborty S, 2018, I CONF VLSI DESIGN, P467, DOI 10.1109/VLSID.2018.116
   Chen HL, 2020, IEEE INT NEW CIRC, P158, DOI [10.1109/NEWCAS49341.2020.9159820, 10.1109/newcas49341.2020.9159820]
   Chen HL, 2017, PR IEEE COMP DESIGN, P9, DOI 10.1109/ICCD.2017.11
   Chen Huili, 2020, ACM T AUTOM ELECT SY, V25, P29
   Chen X, 2017, IEEE INT SYMP CIRC S, DOI 10.1109/TSMC.2017.2776940
   Chen ZS, 2019, DES AUT TEST EUROPE, P1525, DOI [10.23919/DATE.2019.8715269, 10.23919/date.2019.8715269]
   Chunxiao Li, 2011, 2011 IEEE 13th International Conference on e-Health Networking, Applications and Services (Healthcom 2011), P150, DOI 10.1109/HEALTH.2011.6026732
   Cui A, 2011, IEEE T COMPUT AID D, V30, P678, DOI 10.1109/TCAD.2010.2098131
   Delavar M, 2016, CAN J ELECT COMPUT E, V39, P174, DOI 10.1109/CJECE.2016.2521877
   Dinh T. A., 2014, P IEEE ACM DES AUT T, P1
   Dong C, 2020, INT SYM QUAL ELECT, P14, DOI [10.1109/ISQED48828.2020.9137016, 10.1109/isqed48828.2020.9137016]
   Dong C, 2019, IEEE ACCESS, V7, P110936, DOI 10.1109/ACCESS.2019.2932478
   Dong C, 2019, IEEE ACCESS, V7, P23628, DOI 10.1109/ACCESS.2019.2896479
   Dong Woo Lee, 2009, 15th International Conference on Solid-State Sensors, Actuators and Microsystems. Transducers 2009, P433, DOI 10.1109/SENSOR.2009.5285471
   Fazea Yousef., P INT C TECHNOLOGY S, P17
   GenMark Dx, 2017, GENMARK EPLEX SYST
   Ghosh S, 2019, ASIAN TEST SYMPOSIUM, P147, DOI 10.1109/ATS47505.2019.00027
   Gountia Debasis, 2019, 2019 3rd International Conference on Trends in Electronics and Informatics (ICOEI). Proceedings, P16, DOI 10.1109/ICOEI.2019.8862598
   Grissom D., 2013, Proceedings of the 50th ACM / EDAC / IEEE Design Automation Conference, P1
   Guajardo J, 2007, I C FIELD PROG LOGIC, P189, DOI 10.1109/FPL.2007.4380646
   Guin U, 2017, IEEE VLSI TEST SYMP
   Houser W, 2015, IT PROF, V17, P54, DOI 10.1109/MITP.2015.21
   Hsieh CW, 2017, ASIA S PACIF DES AUT, P512, DOI 10.1109/ASPDAC.2017.7858374
   Huang JD, 2013, IEEE T COMPUT AID D, V32, P1484, DOI 10.1109/TCAD.2013.2263035
   Huang X, 2019, ICCAD-IEEE ACM INT
   Huang X, 2022, IEEE T COMPUT AID D, V41, P2185, DOI 10.1109/TCAD.2021.3103832
   Huang X, 2022, IEEE T COMPUT, V71, P464, DOI 10.1109/TC.2021.3054689
   Huang X, 2021, ACM COMPUT SURV, V54, DOI 10.1145/3450504
   Huang X, 2020, IEEE T COMPUT AID D, V39, P1314, DOI 10.1109/TCAD.2019.2912936
   Huang X, 2019, PROCEEDINGS OF THE 2019 56TH ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), DOI 10.1145/3316781.3317864
   Huang Xing, P INT C COMPUTER AID, P18
   Huang Xing, 2020, P INT C COMPUTER AID, P18
   Hussain A, 2003, ACM SIGCOMM COMP COM, V33, P99
   Ibrahim M, 2018, P IEEE, V106, P1717, DOI 10.1109/JPROC.2017.2759251
   Illumina, 2021, ILL DNA PREP
   Illumina, 2016, NEOPREP LIB PREP SYS
   Illumina, 2016, ADV RNA SEQ TECHN
   Jaress Christopher, 2015, 2015 IEEE 33rd VLSI Test Symposium (VTS). Proceedings, P1, DOI 10.1109/VTS.2015.7116246
   Jian-De Li, 2017, 2017 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), DOI 10.1109/DFT.2017.8244448
   JonWashburn David S., 2020, INT J NEONAT SCREEN, V6, P78
   Kolluri R, 2019, PROCEEDINGS OF THE 12TH INTERNATIONAL JOINT CONFERENCE ON BIOMEDICAL ENGINEERING SYSTEMS AND TECHNOLOGIES, VOL 1 (BIODEVICES), P175, DOI 10.5220/0007367101750182
   Li JD, 2018, ASIAN TEST SYMPOSIUM, P179, DOI 10.1109/ATS.2018.00042
   Liang TC, 2020, ACM T DES AUTOMAT EL, V25, DOI 10.1145/3374213
   Liang TC, 2019, 24TH ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC 2019), P51, DOI 10.1145/3287624.3287697
   Lin CY, 2018, 2018 IEEE INTERNATIONAL TEST CONFERENCE IN ASIA (ITC-ASIA 2018), P151, DOI 10.1109/ITC-Asia.2018.00036
   Lin YY, 2010, SENSOR ACTUAT B-CHEM, V150, P465, DOI 10.1016/j.snb.2010.06.059
   Liu B, 2016, INTEGRATION, V55, P438, DOI 10.1016/j.vlsi.2016.03.002
   Liu CH, 2015, IEEE T COMPUT AID D, V34, P1429, DOI 10.1109/TCAD.2015.2418286
   Liu CF, 2021, IEEE T COMPUT AID D, V40, P115, DOI 10.1109/TCAD.2020.2994267
   Liu GG, 2022, INTEGRATION, V82, P48, DOI 10.1016/j.vlsi.2021.09.002
   Lu GR, 2018, ACM T DES AUTOMAT EL, V23, DOI 10.1145/3184388
   Lu GR, 2017, ASIA S PACIF DES AUT, P518, DOI 10.1109/ASPDAC.2017.7858375
   Luo Y, 2013, IEEE T COMPUT AID D, V32, P59, DOI 10.1109/TCAD.2012.2211104
   Mispan MS, 2018, DES AUT TEST EUROPE, P467, DOI 10.23919/DATE.2018.8342054
   Momtahen S, 2019, INT J ENG-IRAN, V32, P1169, DOI 10.5829/ije.2019.32.08b.13
   Narasimhan S, 2013, IEEE T COMPUT, V62, P2183, DOI 10.1109/TC.2012.200
   Nelson WC, 2012, J ADHES SCI TECHNOL, V26, P1747, DOI 10.1163/156856111X599562
   Potkonjak M, 2010, DES AUT CON, P633
   Pushpita R, 2017, P INT S EMB COMP SYS, P1
   Rhodes-Ousley M., 2013, Information Security The Complete Reference, V2nd
   Rostami M, 2014, P IEEE, V102, P1283, DOI 10.1109/JPROC.2014.2335155
   Roy PK, 2016, P IEEE AS HARDW OR S, P1, DOI DOI 10.1109/ASIANHOST.2016.7835550
   Rührmair U, 2013, P IEEE S SECUR PRIV, P286, DOI 10.1109/SP.2013.27
   Samad MF, 2015, PROC TECH, V20, P20, DOI 10.1016/j.protcy.2015.07.005
   SEMI, 2012, IP CHALL SEM IND
   Shayan M, 2020, IEEE T COMPUT AID IN, P1
   Shayan M, 2019, INTERNATIONAL CONFERENCE ON OMNI-LAYER INTELLIGENT SYSTEMS (COINS), P217, DOI 10.1145/3312614.3312658
   Shayan M, 2021, IEEE T INF FOREN SEC, V16, P2076, DOI 10.1109/TIFS.2020.3047755
   Shayan M, 2021, IEEE T COMPUT AID D, V40, P143, DOI 10.1109/TCAD.2020.2988351
   Shayan M, 2020, DES AUT TEST EUROPE, P1037, DOI 10.23919/DATE48585.2020.9116225
   Shayan M, 2019, IEEE T VLSI SYST, V27, P2755, DOI 10.1109/TVLSI.2019.2924915
   Shayan M, 2019, IEEE T COMPUT AID D, V38, P1831, DOI 10.1109/TCAD.2018.2864249
   Shayan M, 2019, IEEE T INF FOREN SEC, V14, P2901, DOI 10.1109/TIFS.2019.2907185
   Shayan Mohammed, 2018, P INT C COMPUTER AID, P18
   Shih Frank Y, 2017, Digital watermarking and steganography: fundamentals and techniques
   Singh A, 2016, 2016 SIXTH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2016), P66, DOI 10.1109/ISED.2016.7977056
   Sista R, 2008, LAB CHIP, V8, P2091, DOI 10.1039/b814922d
   Sliayan M, 2019, IEEE INT ON LINE, P151, DOI [10.1109/iolts.2019.8854393, 10.1109/IOLTS.2019.8854393]
   SolarPower Europe, 2020, GLOB PUMPK SEEDS MAR
   Stamp Mark, 2011, Information Security: Principles and Practice
   Tang J., 2016, Intl. Test Conf, P1
   Tang J., 2020, SECURE TRUSTWORTHY C
   Tang J, 2020, IEEE T COMPUT AID D, V39, P171, DOI 10.1109/TCAD.2018.2883901
   Tang J, 2019, IEEE T COMPUT AID D, V38, P589, DOI 10.1109/TCAD.2018.2855132
   Tang J, 2019, IEEE DES TEST, V36, P5, DOI 10.1109/MDAT.2018.2863118
   Tang J, 2018, DES AUT CON, DOI 10.1145/3195970.3196125
   Tang J, 2018, IEEE T COMPUT AID D, V37, P1119, DOI 10.1109/TCAD.2017.2748030
   Vergauwe N, 2011, J MICROMECH MICROENG, V21, DOI 10.1088/0960-1317/21/5/054026
   Wang Q, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967018
   Xu T, 2008, DES AUT CON, P173
   Yoon Seungyong, 2019, P 10 INT C INF COMM
   Zhang JL, 2016, IEEE T VLSI SYST, V24, P1193, DOI 10.1109/TVLSI.2015.2437996
   Zhong Z, 2019, P IEEE INT TEST C IT, P1
   Zhu Y, 2020, IEEE T COMPUT AID D, V39, P2489, DOI 10.1109/TCAD.2019.2940688
   Zou YL, 2016, P IEEE, V104, P1727, DOI 10.1109/JPROC.2016.2558521
NR 114
TC 10
Z9 10
U1 7
U2 30
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2022
VL 27
IS 4
AR 40
DI 10.1145/3494697
PG 33
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 1Q7GY
UT WOS:000802852900012
DA 2024-07-18
ER

PT J
AU Cai, H
   Lin, J
   Lin, YJ
   Liu, ZJ
   Tang, HT
   Wang, HR
   Zhu, LG
   Han, S
AF Cai, Han
   Lin, Ji
   Lin, Yujun
   Liu, Zhijian
   Tang, Haotian
   Wang, Hanrui
   Zhu, Ligeng
   Han, Song
TI Enable Deep Learning on Mobile Devices: Methods, Systems, and
   Applications
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Efficient deep learning; TinyML; model compression; AutoML; neural
   architecture search
ID NEURAL-NETWORK ACCELERATOR; ARCHITECTURE; IMPLEMENTATION; COPROCESSOR;
   PREDICTION; MODEL
AB Deep neural networks (DNNs) have achieved unprecedented success in the field of artificial intelligence (AI), including computer vision, natural language processing, and speech recognition. However, their superior performance comes at the considerable cost of computational complexity, which greatly hinders their applications in many resource-constrained devices, such as mobile phones and Internet of Things (IoT) devices. Therefore, methods and techniques that are able to lift the efficiency bottleneck while preserving the high accuracy of DNNs are in great demand to enable numerous edge AI applications. This article provides an overview of efficient deep learning methods, systems, and applications. We start from introducing popular model compression methods, including pruning, factorization, quantization, as well as compact model design. To reduce the large design cost of these manual solutions, we discuss the AutoML framework for each of them, such as neural architecture search (NAS) and automated pruning and quantization. We then cover efficient on-device training to enable user customization based on the local data on mobile devices. Apart from general acceleration techniques, we also showcase several task-specific accelerations for point cloud, video, and natural language processing by exploiting their spatial sparsity and temporal/token redundancy. Finally, to support all these algorithmic advancements, we introduce the efficient deep learning system design from both software and hardware perspectives.
C1 [Cai, Han; Lin, Ji; Lin, Yujun; Liu, Zhijian; Tang, Haotian; Wang, Hanrui; Zhu, Ligeng; Han, Song] MIT, 77 Massachusetts Ave, Cambridge, MA 02139 USA.
C3 Massachusetts Institute of Technology (MIT)
RP Han, S (corresponding author), MIT, 77 Massachusetts Ave, Cambridge, MA 02139 USA.
EM hancai@mit.edu; jilin@mit.edu; yujunlin@mit.edu; zhijian@mit.edu;
   kentang@mit.edu; hanrui@mit.edu; ligeng@mit.edu; songhan@mit.edu
RI Lin, Yujun/AAR-9588-2020; Liu, Zhijian/AFZ-6160-2022; Han,
   Song/AAR-9464-2020; Liu, Zhijian/ABF-4061-2020
OI Lin, Yujun/0000-0001-6314-1722; Han, Song/0000-0002-4186-7618; Liu,
   Zhijian/0000-0003-3632-9986
CR Abadi M, 2016, PROCEEDINGS OF OSDI'16: 12TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P265
   Ahmadzadeh Mohsen, 2021, ARXIV PREPRINT ARXIV
   Akoury Nader, 2019, C ASS COMP LING
   Albericio J, 2016, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2016.11
   Amini A, 2019, IEEE INT CONF ROBOT, P8958, DOI [10.1109/ICRA.2019.8793579, 10.1109/icra.2019.8793579]
   Ando K, 2017, SYMP VLSI CIRCUITS, pC24, DOI 10.23919/VLSIC.2017.8008533
   Andri R, 2016, IEEE COMP SOC ANN, P236, DOI 10.1109/ISVLSI.2016.111
   [Anonymous], 2013, Tech. rep.
   [Anonymous], 2015, GREAT LAK S VLSI
   Armeni I, 2016, PROC CVPR IEEE, P1534, DOI 10.1109/CVPR.2016.170
   Armeni Iro, 2017, arXiv
   Bahdanau D, 2016, Arxiv, DOI [arXiv:1409.0473, 10.48550/arXiv.1409.0473]
   Bai Haoli, 2020, C ASS COMP LING
   Baker B., 2017, INT C LEARNING REPRE
   Banbury Colby, 2020, C MACH LEARN SYST
   Banner R, 2019, ADV NEUR IN, V32
   Bapna Ankur, 2018, P 2018 C EMPIRICAL M
   Behley J, 2019, IEEE I CONF COMP VIS, P9296, DOI 10.1109/ICCV.2019.00939
   Beltagy I., 2020, Longformer: The long-document transformer, V2004, P05150, DOI DOI 10.48550/ARXIV.2004.05150
   Bengio Yoshua, 2013, Statistical Language and Speech Processing. First International Conference, SLSP 2013. Proceedings: LNCS 7978, P1, DOI 10.1007/978-3-642-39593-2_1
   Beninati William, 2017, MACH LEARN HEALTHC C
   Bilen H, 2016, PROC CVPR IEEE, P3034, DOI 10.1109/CVPR.2016.331
   BingzhenWei MingxuanWang, 2019, C ASS COMP LING
   Brock A., 2018, INT C LEARN REPR
   Brown Tom B., 2020, C NEUR INF PROC SYST
   Bucilua C., 2006, P 12 ACM SIGKDD INT, P535
   Cai H, 2018, PR MACH LEARN RES, V80
   Cai H, 2020, IEEE MICRO, V40, P75, DOI 10.1109/MM.2019.2953153
   Cai H, 2018, AAAI CONF ARTIF INTE, P2787
   Cai Han, 2019, INT C LEARN REPR
   Cai Han, 2020, NEURIPS
   Cai Han, 2020, P INT C LEARN REPR
   Cai Yaohui, 2020, IEEE C COMP VIS PATT
   Caldas S., 2018, LEAF
   Cao Qingqing, 2020, C ASS COMP LING
   Carreira J, 2017, PROC CVPR IEEE, P4724, DOI 10.1109/CVPR.2017.502
   Chakradhar S, 2010, CONF PROC INT SYMP C, P247, DOI 10.1145/1816038.1815993
   Chang A, 2015, PROCEEDINGS OF THE 53RD ANNUAL MEETING OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS AND THE 7TH INTERNATIONAL JOINT CONFERENCE ON NATURAL LANGUAGE PROCESSING, VOL 1, P53
   Chatfield K, 2011, PROCEEDINGS OF THE BRITISH MACHINE VISION CONFERENCE 2011, DOI 10.5244/C.25.76
   Chen Daoyuan, 2020, INT JOINT C ART INT
   Chen GB, 2017, ADV NEUR IN, V30
   Chen LC, 2018, ADV NEUR IN, V31
   Chen TQ, 2018, PROCEEDINGS OF THE 13TH USENIX SYMPOSIUM ON OPERATING SYSTEMS DESIGN AND IMPLEMENTATION, P579
   Chen Tianqi, 2016, PROC ACM SIGKDD INT
   Chen TS, 2014, ACM SIGPLAN NOTICES, V49, P269, DOI 10.1145/2541940.2541967
   Chen YH, 2019, IEEE J EM SEL TOP C, V9, P292, DOI 10.1109/JETCAS.2019.2910232
   Chen YH, 2017, IEEE J SOLID-ST CIRC, V52, P127, DOI 10.1109/JSSC.2016.2616357
   Chen Yukang, 2019, C NEUR INF PROC SYST
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Cheng T, 2016, AIDS BEHAV, V20, P377, DOI 10.1007/s10461-015-1101-3
   Cheng Yu, 2017, IEEE Signal Processing Magazine, V35, P126
   Cheong Robin, 2019, TRANSFORMERS ZIP COM
   Chetlur S., 2014, ARXIV14100759
   Child Rewon, 2019, ABS190410509 CORR, DOI 10.48550/ARXIV.1904.10509
   Choi Y, 2018, IEEE T INTELL TRANSP, V19, P934, DOI 10.1109/TITS.2018.2791533
   Choudhary T, 2020, ARTIF INTELL REV, V53, P5113, DOI 10.1007/s10462-020-09816-7
   Choy C, 2020, PROC CVPR IEEE, P2511, DOI 10.1109/CVPR42600.2020.00259
   Choy C, 2019, IEEE I CONF COMP VIS, P8957, DOI 10.1109/ICCV.2019.00905
   Choy C, 2019, PROC CVPR IEEE, P3070, DOI 10.1109/CVPR.2019.00319
   cicek Ozgtin, 2016, INT C MED IM COMP CO, P424, DOI DOI 10.1007/978-3-319-46723-8_49
   Codevilla F, 2018, IEEE INT CONF ROBOT, P4693
   Cong J, 2018, ANN IEEE SYM FIELD P, P93, DOI 10.1109/FCCM.2018.00023
   Courbariaux M, 2015, ADV NEUR IN, V28
   Cui Y, 2018, PROC CVPR IEEE, P4109, DOI 10.1109/CVPR.2018.00432
   Dai A, 2017, PROC CVPR IEEE, P6545, DOI 10.1109/CVPR.2017.693
   Dai A, 2017, PROC CVPR IEEE, P2432, DOI 10.1109/CVPR.2017.261
   Dai PC, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218710
   Dally WJ, 2020, COMMUN ACM, V63, P48, DOI 10.1145/3361682
   Deng J, 2009, PROC CVPR IEEE, P248, DOI 10.1109/CVPRW.2009.5206848
   Deng L, 2020, P IEEE, V108, P485, DOI 10.1109/JPROC.2020.2976475
   Deng L, 2013, INT CONF ACOUST SPEE, P8604, DOI 10.1109/ICASSP.2013.6639345
   Denton Emily L, 2014, C NEUR INF PROC SYST
   Devlin J., 2018, BERT PRE TRAINING DE
   Ding Y, 2021, IEEE INTERNET THINGS, V8, P1504, DOI 10.1109/JIOT.2020.3012452
   Donahue J, 2014, PR MACH LEARN RES, V32
   Dong Z, 2019, IEEE I CONF COMP VIS, P293, DOI 10.1109/ICCV.2019.00038
   Tran D, 2015, IEEE I CONF COMP VIS, P4489, DOI 10.1109/ICCV.2015.510
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Elkurdi Y, 2008, COMPUT PHYS COMMUN, V178, P558, DOI 10.1016/j.cpc.2007.11.014
   Elsken T, 2019, J MACH LEARN RES, V20
   Engelbrecht AP, 2001, IEEE T NEURAL NETWOR, V12, P1386, DOI 10.1109/72.963775
   Fan A., 2019, INT C LEARN REPR
   Fan Quanfu, 2019, C NEUR INF PROC SYST
   Fedorov Igor, 2019, C NEUR INF PROC SYST
   Fedus W., 2021, J Mach Learn Res, V23, P1
   Feichtenhofer C., 2016, P INT C NEUR INF PRO, P3468
   Feichtenhofer C, 2020, PROC CVPR IEEE, P200, DOI 10.1109/CVPR42600.2020.00028
   Feichtenhofer C, 2016, PROC CVPR IEEE, P1933, DOI 10.1109/CVPR.2016.213
   France J, 2018, HIST WARFARE, V116, P1, DOI 10.1163/9789004349599_002
   Frankle J, 2020, PR MACH LEARN RES, V119
   Frankle Jonathan, 2020, ARXIV PREPRINT ARXIV
   Gan C, 2015, PROC CVPR IEEE, P2568, DOI 10.1109/CVPR.2015.7298872
   Gao MY, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P751, DOI 10.1145/3037697.3037702
   Ghiasi G, 2019, PROC CVPR IEEE, P7029, DOI 10.1109/CVPR.2019.00720
   GILES CL, 1994, IEEE T NEURAL NETWOR, V5, P848, DOI 10.1109/72.317740
   Girshick R, 2015, IEEE I CONF COMP VIS, P1440, DOI 10.1109/ICCV.2015.169
   Golub G.H., 1989, MATRIX COMPUTATIONS
   Gong Y., 2014, INT C LEARN REPR ICL
   Gordon MA, 2020, 5TH WORKSHOP ON REPRESENTATION LEARNING FOR NLP (REPL4NLP-2020), P143
   Goyal S., 2020, INT C MACH LEARN
   Graham B., 2015, BMVC
   Graham B, 2018, PROC CVPR IEEE, P9224, DOI 10.1109/CVPR.2018.00961
   Grigoras P, 2016, I C FIELD PROG LOGIC, DOI 10.1109/FPL.2016.7577352
   Gruslys Audrunas, 2016, C NEUR INF PROC SYST
   Gu Jiatao, 2019, C NEUR INF PROC SYST
   Gu Jiatao, 2018, ICLR
   Guo Haoqiang, 2020, INT C COMP DES
   Guo Y., 2016, Advances in neural information processing systems, P1387
   Guo Zichao, 2020, EUR C COMP VIS
   Gupta S, 2015, PR MACH LEARN RES, V37, P1737
   Ham TJ, 2020, INT S HIGH PERF COMP, P328, DOI 10.1109/HPCA47549.2020.00035
   Han D, 2017, PROC CVPR IEEE, P6307, DOI 10.1109/CVPR.2017.668
   Han L, 2020, PROC CVPR IEEE, P2937, DOI 10.1109/CVPR42600.2020.00301
   Han S., 2016, ARXIV151000149
   Han S, 2015, ADV NEUR IN, V28
   Han S, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P75, DOI 10.1145/3020078.3021745
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Han Song, 2020, P NEURIPS 2019 COMPE, V123, P215
   Han Song, 2017, Ph.D. thesis
   Han Song, 2018, WORKSH ML SYST NEURL
   HanruiWang ZhanghaoWu, 2020, C ASS COMP LING
   Hassibi Babak, 1993, C NEUR INF PROC SYST
   He KM, 2016, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2016.90
   He X, 2021, KNOWL-BASED SYST, V212, DOI 10.1016/j.knosys.2020.106622
   He YH, 2018, LECT NOTES COMPUT SC, V11211, P815, DOI 10.1007/978-3-030-01234-2_48
   He YH, 2017, IEEE I CONF COMP VIS, P1398, DOI 10.1109/ICCV.2017.155
   Hinton G., 2015, COMPUT SCI, V2
   Hinton G, 2012, IEEE SIGNAL PROC MAG, V29, P82, DOI 10.1109/MSP.2012.2205597
   Howard A.G., 2017, MOBILENETS EFFICIENT, DOI DOI 10.48550/ARXIV.1704.04861
   Howard A, 2019, IEEE I CONF COMP VIS, P1314, DOI 10.1109/ICCV.2019.00140
   Hu Baotian, 2014, C NEUR INF PROC SYST
   Hu Q., 2020, IEEE C COMP VIS PATT
   Huang Gao, 2018, INT C LEARN REPR
   Huang QG, 2018, PROC CVPR IEEE, P2626, DOI 10.1109/CVPR.2018.00278
   Hubara I, 2018, J MACH LEARN RES, V18
   Hutter F, 2019, SPRING SER CHALLENGE, P1, DOI 10.1007/978-3-030-05318-5
   Iandola F. N., 2016, ARXIV160207360, DOI 10.1007/978-3-319-24553-9
   Ignatov Andrey, 2018, ARXIV PREPRINT ARXIV
   Ioffe S, 2015, PR MACH LEARN RES, V37, P448
   Jacob B, 2018, PROC CVPR IEEE, P2704, DOI 10.1109/CVPR.2018.00286
   Jaderberg M., 2014, CORR
   Jamro E, 2014, COMPUT INFORM, V33, P667
   Jang H, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P250, DOI 10.1145/3307650.3322214
   Jia ZH, 2019, PROCEEDINGS OF THE TWENTY-SEVENTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES (SOSP '19), P47, DOI 10.1145/3341301.3359630
   Jia Zhihao, 2018, INT C MACH LEARN
   Jiang L, 2020, PROC CVPR IEEE, P4866, DOI 10.1109/CVPR42600.2020.00492
   Jiang WW, 2020, IEEE T COMPUT AID D, V39, P4805, DOI 10.1109/TCAD.2020.2986127
   Jochems A, 2017, INT J RADIAT ONCOL, V99, P344, DOI 10.1016/j.ijrobp.2017.04.021
   Judd P, 2016, INT SYMP MICROARCH
   Kao Sheng-Chun, 2020, IEEE ACM INT S MICR
   Karpathy A, 2014, PROC CVPR IEEE, P1725, DOI 10.1109/CVPR.2014.223
   Kim Gyuwan, 2020, ARXIV PREPRINT ARXIV
   Kim Sehoon, 2021, ARXIV PREPRINT ARXIV
   Kim Y., 2014, P 2014 C EMPIRICAL M
   Kim Y.-D., 2015, ARXIV151106530
   Kitaev N., 2019, INT C LEARN REPR ICL, P1
   Komodakis N, 2017, P ICLR
   Konecny J, 2016, ARXIV161005492
   Kornblith S, 2019, PROC CVPR IEEE, P2656, DOI 10.1109/CVPR.2019.00277
   Krizhevsky A., 2009, LEARNING MULTIPLE LA
   Kuen J, 2018, PROC CVPR IEEE, P7929, DOI 10.1109/CVPR.2018.00827
   Lafleche Jean-Francois, 2019, ARXIV PREPRINT ARXIV
   Lahoud J, 2019, IEEE I CONF COMP VIS, P9255, DOI 10.1109/ICCV.2019.00935
   Lan SY, 2019, PROC CVPR IEEE, P998, DOI 10.1109/CVPR.2019.00109
   Landrieu L, 2018, PROC CVPR IEEE, P4558, DOI 10.1109/CVPR.2018.00479
   Lebedev V., 2014, INT C LEARNING REPRE
   Lebedev V, 2016, PROC CVPR IEEE, P2554, DOI 10.1109/CVPR.2016.280
   LeCun Y., 2010, MNIST HANDWRITTEN DI
   LeCun Yann, 1989, C NEUR INF PROC SYST
   Lee G. H., 2019, ARXIV190808289
   Lee J, 2018, ISSCC DIG TECH PAP I, P218, DOI 10.1109/ISSCC.2018.8310262
   Lee J, 2019, PR MACH LEARN RES, V97
   Lei Tao, 2017, C EMP METH NAT LANG
   [李凡杰 Li Fanjie], 2016, [低温工程, Cryogenics], P1
   Li GH, 2020, PROC CVPR IEEE, P1617, DOI 10.1109/CVPR42600.2020.00169
   Li Guohao, 2020, ARXIV200607739
   Li Guohao, 2021, IEEE T PATTERN ANAL
   Li H., 2017, PRUNING FILTERS EFFI, DOI DOI 10.48550/ARXIV.1608.08710
   Li MY, 2020, PROC CVPR IEEE, P5283, DOI 10.1109/CVPR42600.2020.00533
   Li YY, 2018, ADV NEUR IN, V31
   Li ZZ, 2020, PR MACH LEARN RES, V119
   Lin J, 2019, IEEE I CONF COMP VIS, P7082, DOI 10.1109/ICCV.2019.00718
   Lin Ji, 2017, C NEUR INF PROC SYST
   Lin JR, 2020, IEEE INT C INT ROBOT, P4870, DOI 10.1109/IROS45743.2020.9340790
   Lin YL, 2018, INT CONF SYST SCI EN
   Lin Yujun, 2020, WORKSH ML SYST NEURL
   Lin Yujun, 2021, 2021 58 ACM ESDA IEE
   Lin Zhouhan, 2016, INT C LEARN REPR
   Liu Bingbin, 2018, MACH LEARN HEALTHC C
   Liu CX, 2019, PROC CVPR IEEE, P82, DOI 10.1109/CVPR.2019.00017
   Liu CX, 2018, LECT NOTES COMPUT SC, V11205, P19, DOI 10.1007/978-3-030-01246-5_2
   Liu HaiJing Liu HaiJing, 2018, The Proceedings of the Fifteenth Congress of China Sheep Industry Development Sponsored by the China Animal Husbandry Association in 2018, Henan, China, 10-11 October, 2018, P13
   Liu H, 2019, PROCEEDINGS OF THE THIRD INTERNATIONAL SYMPOSIUM - EDUCATIONAL RESEARCH AND EDUCATIONAL TECHNOLOGY, 2019, P3
   Liu L., 2019, ARXIV190803265
   Liu LL, 2018, AAAI CONF ARTIF INTE, P3675
   Liu P, 2018, EDGESYS'18: PROCEEDINGS OF THE FIRST ACM INTERNATIONAL WORKSHOP ON EDGE SYSTEMS, ANALYTICS AND NETWORKING, P1, DOI 10.1145/3213344.3213345
   Liu Shujie, 2015, C ASS COMP LING
   Liu YF, 2019, PROC CVPR IEEE, P2599, DOI 10.1109/CVPR.2019.00271
   Liu ZC, 2019, IEEE I CONF COMP VIS, P3295, DOI [10.1109/ICCV.2019.00339, 10.1109/ICCV.2019.00339D\]
   Liu ZJ, 2019, ADV NEUR IN, V32
   Liu Zhijian, 2021, IEEE T PATTERN ANAL
   Liu Zhijian, 2020, THESIS MASSACHUSETTS
   Liu Zhijian, 2021, IEEE INT C ROB AUT
   Liu Z, 2017, IEEE I CONF COMP VIS, P2755, DOI 10.1109/ICCV.2017.298
   Lu Siyuan, 2020, IEEE INT SYST CHIP C
   Luo CX, 2019, IEEE I CONF COMP VIS, P5511, DOI 10.1109/ICCV.2019.00561
   Ma NN, 2018, LECT NOTES COMPUT SC, V11218, P122, DOI 10.1007/978-3-030-01264-9_8
   Ma X, 2020, AAAI CONF ARTIF INTE, V34, P5101
   Mao Hongzi, 2019, C NEUR INF PROC SYST
   Mao JG, 2019, IEEE I CONF COMP VIS, P1578, DOI 10.1109/ICCV.2019.00166
   Maturana D, 2015, IEEE INT C INT ROBOT, P922, DOI 10.1109/IROS.2015.7353481
   McMahan HB, 2017, PR MACH LEARN RES, V54, P1273
   Michel Paul, 2019, C NEUR INF PROC SYST
   Mikolov T, 2010, 11TH ANNUAL CONFERENCE OF THE INTERNATIONAL SPEECH COMMUNICATION ASSOCIATION 2010 (INTERSPEECH 2010), VOLS 1-2, P1045
   Mirhoseini A., 2018, INT C LEARN REPR
   Mirhoseini A, 2017, PR MACH LEARN RES, V70
   Molchanov P., 2017, INT C LEARN REPR ICL, P1, DOI DOI 10.1002/9781118786352.WBIEG1156
   Mudrakarta Pramod Kaushik, 2019, INT C LEARN REPR
   Nagel M, 2019, IEEE I CONF COMP VIS, P1325, DOI 10.1109/ICCV.2019.00141
   Niu W, 2020, TWENTY-FIFTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXV), P907, DOI 10.1145/3373376.3378534
   Ota K, 2017, ACM T MULTIM COMPUT, V13, DOI 10.1145/3092831
   Pal S, 2018, INT S HIGH PERF COMP, P724, DOI 10.1109/HPCA.2018.00067
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Park Jongsoo, 2016, ICLR
   Park Seongsik, 2020, IEEE T VERY LARGE SC, V2020
   Park S, 2015, ISSCC DIG TECH PAP I, V58, P80, DOI 10.1109/ISSCC.2015.7062935
   Parmar N, 2018, PR MACH LEARN RES, V80
   Paszke A, 2019, ADV NEUR IN, V32
   Peemen M, 2013, 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P13, DOI 10.1109/ICCD.2013.6657019
   Pham H, 2018, PR MACH LEARN RES, V80
   Piergiovanni AJ, 2019, IEEE I CONF COMP VIS, P1793, DOI 10.1109/ICCV.2019.00188
   Piergiovanni AJ, 2019, ARXIV PREPRINT ARXIV
   Qi CR, 2017, ADV NEUR IN, V30
   Qi CR, 2019, IEEE I CONF COMP VIS, P9276, DOI 10.1109/ICCV.2019.00937
   Qi CR, 2018, PROC CVPR IEEE, P918, DOI 10.1109/CVPR.2018.00102
   Qi CR, 2016, PROC CVPR IEEE, P5648, DOI 10.1109/CVPR.2016.609
   Qin E, 2020, INT S HIGH PERF COMP, P58, DOI 10.1109/HPCA47549.2020.00015
   Qiu Jiezhong, 2019, ARXIV PREPRINT ARXIV
   Qiu ZF, 2017, IEEE I CONF COMP VIS, P5534, DOI 10.1109/ICCV.2017.590
   Radford A., 2019, LANGUAGE MODELS ARE
   Radosavovic Ilija, 2020, IEEE C COMP VIS PATT
   Rajpurkar Pranav, 2016, C EMPIRICAL METHODS
   Ramachandran P., 2017, Searching for activation functions
   Rastegari M, 2016, LECT NOTES COMPUT SC, V9908, P525, DOI 10.1007/978-3-319-46493-0_32
   Ravi Nikhila, 2020, PROC SIGGRAPH ASIA C
   Razavian AS, 2014, IEEE COMPUT SOC CONF, P512, DOI 10.1109/CVPRW.2014.131
   Real E, 2019, AAAI CONF ARTIF INTE, P4780
   Riegler G, 2017, PROC CVPR IEEE, P6620, DOI 10.1109/CVPR.2017.701
   Romero A., 2014, 3 INT C LEARN REPRES
   Roy A, 2021, T ASSOC COMPUT LING, V9, P53, DOI 10.1162/tacl_a_00353
   Rusci Manuele, 2020, ARXIV PREPRINT ARXIV
   Ryoo Michael S., 2020, ICLR
   Rzayev T, 2017, IEEE IJCNN, P116, DOI 10.1109/IJCNN.2017.7965844
   Sandler M, 2018, PROC CVPR IEEE, P4510, DOI 10.1109/CVPR.2018.00474
   Sanh V., 2019, P 33 C NEURAL INFORM
   Sankaradas M, 2009, IEEE INT CONF ASAP, P53, DOI 10.1109/ASAP.2009.25
   Seide F, 2014, INTERSPEECH, P1058
   Sharify S, 2018, DES AUT CON, DOI 10.1145/3195970.3196072
   Sharma H, 2018, CONF PROC INT SYMP C, P764, DOI 10.1109/ISCA.2018.00069
   Shen S, 2020, AAAI CONF ARTIF INTE, V34, P8815
   Shen Sheng, 2021, C ASS COMP LING
   Shi SS, 2019, PROC CVPR IEEE, P770, DOI 10.1109/CVPR.2019.00086
   Shi SS, 2021, IEEE T PATTERN ANAL, V43, P2647, DOI 10.1109/TPAMI.2020.2977026
   Shi Shaoshuai, 2020, IEEE C COMP VIS PATT
   Simonyan K, 2015, IEEE INT C ICLR
   Simonyan K, 2014, ADV NEUR IN, V27
   So DR, 2019, PR MACH LEARN RES, V97
   Srinivas S., 2015, P BRIT MACH VIS C 20, DOI DOI 10.5244/C.29.31
   Sriram Vinay, 2010, INT C FIELD PROGRAMM
   Stroud JC, 2020, IEEE WINT CONF APPL, P614, DOI 10.1109/wacv45572.2020.9093274
   Strubell E, 2019, 57TH ANNUAL MEETING OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS (ACL 2019), P3645
   Sudhakaran S, 2020, PROC CVPR IEEE, P1099, DOI 10.1109/CVPR42600.2020.00118
   Sun P., 2019, ARXIV190206855
   Sutskever Ilya, 2014, C NEUR INF PROC SYST
   Sze V, 2017, P IEEE, V105, P2295, DOI 10.1109/JPROC.2017.2761740
   Szegedy C, 2016, PROC CVPR IEEE, P2818, DOI 10.1109/CVPR.2016.308
   Szegedy C, 2015, PROC CVPR IEEE, P1, DOI 10.1109/CVPR.2015.7298594
   Tambe T, 2020, DES AUT CON, DOI 10.1109/dac18072.2020.9218516
   Tambe Thierry, 2020, ARXIV PREPRINT ARXIV
   Tan MX, 2019, PROC CVPR IEEE, P2815, DOI [arXiv:1807.11626, 10.1109/CVPR.2019.00293]
   Tan MX, 2019, PR MACH LEARN RES, V97
   Tan Zhanhong, 2020, ARXIV PREPRINT ARXIV
   Tang Haotian, 2020, EUR C COMP VIS, P685, DOI DOI 10.1007/978-3-030-58604-1_41
   Tatarchenko M, 2018, PROC CVPR IEEE, P3887, DOI 10.1109/CVPR.2018.00409
   Tay Yi, 2020, ARXIV PREPRINT ARXIV
   Tchapmi LP, 2017, INT CONF 3D VISION, P537, DOI 10.1109/3DV.2017.00067
   Thomas H, 2019, IEEE I CONF COMP VIS, P6420, DOI 10.1109/ICCV.2019.00651
   Tran D, 2019, IEEE I CONF COMP VIS, P5551, DOI 10.1109/ICCV.2019.00565
   Tran D, 2018, PROC CVPR IEEE, P6450, DOI 10.1109/CVPR.2018.00675
   Umuroglu Y, 2018, I C FIELD PROG LOGIC, P307, DOI 10.1109/FPL.2018.00059
   Umuroglu Y, 2017, FPGA'17: PROCEEDINGS OF THE 2017 ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, P65, DOI 10.1145/3020078.3021744
   Vaswani A, 2017, ADV NEUR IN, V30
   Voita Elena, 2019, C ASS COMP LING
   Wang Alex, 2018, INT C LEARN REPR
   Wang HR, 2021, INT S HIGH PERF COMP, P97, DOI 10.1109/HPCA51647.2021.00018
   Wang Hanrui, 2020, THESIS MASSACHUSETTS
   Wang Hanrui, 2020, DESIGN AUTOMATION C
   Wang K, 2019, PROC CVPR IEEE, P11899, DOI [10.1109/CVPR.2019.01218, 10.1109/CVPR.2019.00881]
   Wang K, 2020, INT J COMPUT VISION, V128, P2035, DOI 10.1007/s11263-020-01339-6
   Wang L., 2016, P ECCV
   Wang Lichuan, 2020, C MACH LEARN SYST
   Wang PS, 2018, SIGGRAPH ASIA'18: SIGGRAPH ASIA 2018 TECHNICAL PAPERS, DOI 10.1145/3272127.3275050
   Wang PS, 2017, ACM T GRAPHIC, V36, DOI 10.1145/3072959.3073608
   Wang Q, 2019, 57TH ANNUAL MEETING OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS (ACL 2019), P1810
   Wang S., 2020, ARXIV PREPRINT ARXIV
   Wang TZ, 2020, PROC CVPR IEEE, P2075, DOI 10.1109/CVPR42600.2020.00215
   Wang WY, 2018, PROC CVPR IEEE, P2569, DOI 10.1109/CVPR.2018.00272
   Wang X, 2018, LECT NOTES COMPUT SC, V11217, P420, DOI 10.1007/978-3-030-01261-8_25
   Wang Y, 2019, ACM T GRAPHIC, V38, DOI 10.1145/3326362
   Wang Z., 2020, ARXIV200712061
   Wang Ziheng, 2021, ARXIV PREPRINT ARXIV
   Wang ZJ, 2020, IEEE T VIS COMPUT GR, V26, P2919, DOI 10.1109/TVCG.2019.2896310
   Wangni Jianqiao, 2018, C NEUR INF PROC SYST
   Wen W, 2016, ADV NEUR IN, V29
   Wen Wei, 2017, C NEUR INF PROC SYST
   Wistuba M., 2019, ARXIV190501392
   Wu BC, 2019, PROC CVPR IEEE, P10726, DOI 10.1109/CVPR.2019.01099
   Wu JX, 2016, PROC CVPR IEEE, P4820, DOI 10.1109/CVPR.2016.521
   Wu WX, 2019, PROC CVPR IEEE, P9613, DOI 10.1109/CVPR.2019.00985
   Wu Zhanghao, 2020, INT C LEARN REPR
   Wu ZR, 2015, PROC CVPR IEEE, P1912, DOI 10.1109/CVPR.2015.7298801
   Wu ZX, 2018, PROC CVPR IEEE, P8817, DOI 10.1109/CVPR.2018.00919
   Xie SN, 2018, LECT NOTES COMPUT SC, V11219, P318, DOI 10.1007/978-3-030-01267-0_19
   Xie Saining, 2020, EUR C COMP VIS
   Xin J, 2020, 58TH ANNUAL MEETING OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS (ACL 2020), P2246
   Xiong W, 2018, 2018 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), P5934, DOI 10.1109/ICASSP.2018.8461870
   Xu MW, 2019, WEB CONFERENCE 2019: PROCEEDINGS OF THE WORLD WIDE WEB CONFERENCE (WWW 2019), P2125, DOI 10.1145/3308558.3313591
   Xu QG, 2020, PROC CVPR IEEE, P5660, DOI 10.1109/CVPR42600.2020.00570
   Xu Y, 2018, ADV SOC SCI EDUC HUM, V284, P87
   Xue J, 2013, INTERSPEECH, P2364
   Yan Y, 2018, SENSORS-BASEL, V18, DOI 10.3390/s18103337
   Yang Lei, 2020, DES AUT CON
   Yang TJ, 2018, LECT NOTES COMPUT SC, V11214, P289, DOI 10.1007/978-3-030-01249-6_18
   Yang Yaming, 2020, INT C INF KNOWL MAN
   Yang ZT, 2019, IEEE I CONF COMP VIS, P1951, DOI 10.1109/ICCV.2019.00204
   Yeung S, 2018, NEW ENGL J MED, V378, P1271, DOI 10.1056/NEJMp1716891
   Yu J., 2019, INT C LEARN REPR ICL, P1
   Yu JH, 2019, IEEE I CONF COMP VIS, P1803, DOI 10.1109/ICCV.2019.00189
   Yu JC, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P548, DOI 10.1145/3079856.3080215
   Yu J, 2020, IEEE T CIRC SYST VID, V30, P4467, DOI 10.1109/TCSVT.2019.2947482
   Zach C, 2007, LECT NOTES COMPUT SC, V4713, P214, DOI 10.1007/978-3-540-74936-3_22
   Zadeh Ali Hadi, 2020, IEEE ACM INT S MICR
   Zechun Liu, 2020, Computer Vision - ECCV 2020. 16th European Conference. Proceedings. Lecture Notes in Computer Science (LNCS 12359), P143, DOI 10.1007/978-3-030-58568-6_9
   Zhang B, 2018, PROCEEDINGS OF THE 56TH ANNUAL MEETING OF THE ASSOCIATION FOR COMPUTATIONAL LINGUISTICS (ACL), VOL 1, P1789
   Zhang C., 2015, P 2015 ACM SIGDA INT, P161, DOI [DOI 10.1145/2684746.2689060, 10.1145/2684746.2689060]
   Zhang SJ, 2016, INT SYMP MICROARCH
   Zhang W, 2020, PROCEEDINGS OF THE 2020 CONFERENCE ON EMPIRICAL METHODS IN NATURAL LANGUAGE PROCESSING (EMNLP), P509
   Zhang X, 2015, ADV NEUR IN, V28
   Zhang X, 2018, PROC CVPR IEEE, P6848, DOI 10.1109/CVPR.2018.00716
   Zhang XY, 2016, IEEE T PATTERN ANAL, V38, P1943, DOI 10.1109/TPAMI.2015.2502579
   Zhang YC, 2018, ICMLC 2020: 2020 12TH INTERNATIONAL CONFERENCE ON MACHINE LEARNING AND COMPUTING, P145, DOI 10.1145/3383972.3383975
   Zhang ZK, 2020, INT S HIGH PERF COMP, P261, DOI 10.1109/HPCA47549.2020.00030
   Zhao Xiangyu, 2020, ARXIV PREPRINT ARXIV
   Zhong Z, 2018, PROC CVPR IEEE, P2423, DOI 10.1109/CVPR.2018.00257
   Zhou Shuchang, 2018, IEEE C COMP VIS PATT
   Zhou Y, 2018, PROC CVPR IEEE, P4490, DOI 10.1109/CVPR.2018.00472
   Zhu Ligeng, 2021, ADV NEURAL INF PROCE
   Zhu Ligeng, 2019, NEURIPS WORKSH SYST
   Zhu Ligeng, 2020, ADV NEURAL INFORM PR, P6
   Zhu S., 2017, ICLR, P1
   Zhu S, 2020, IEEE-ACM T AUDIO SPE, V28, P1936, DOI 10.1109/TASLP.2020.3001684
   Zhu XZ, 2017, IEEE I CONF COMP VIS, P408, DOI 10.1109/ICCV.2017.52
   Zhu ZT, 2019, INT CONF 3D VISION, P240, DOI 10.1109/3DV.2019.00035
   Zhuo Ling, 2005, INT S FIELD PROGR GA
   Zoph B., 2017, ICLR, P1, DOI DOI 10.1109/ICAIIC48513.2020.9065031
   Zoph B, 2018, PROC CVPR IEEE, P8697, DOI 10.1109/CVPR.2018.00907
   Zou D, 2013, IEICE ELECTRON EXPR, V10, DOI 10.1587/elex.10.20130529
NR 367
TC 28
Z9 28
U1 6
U2 52
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2022
VL 27
IS 3
AR 20
DI 10.1145/3486618
PG 50
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZY0GM
UT WOS:000772269400001
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Feng, L
   Huang, J
   Hu, J
   Reddy, A
AF Feng, Lang
   Huang, Jeff
   Hu, Jiang
   Reddy, Abhijith
TI FastCFI: Real-time Control-Flow Integrity Using FPGA without Code
   Instrumentation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Control-flow integrity; field-programmable gate array; security
ID PROTECTION; SOFTWARE; ATTACKS
AB Control-Flow Integrity (CFI) is an effective defense technique against a variety of memory-based cyber attacks. CFI is usually enforced through software methods, which entail considerable performance overhead. Hardware-based CFI techniques can largely avoid performance overhead, but typically rely on code instrumentation, forming a non-trivial hurdle to the application of CFI. Taking advantage of the tradeoff between computing efficiency and flexibility of FPGA, we develop FastCFI, an FPGA-based CFI system that can perform fine-grained and stateful checking without code instrumentation. We also propose an automated Verilog generation technique that facilitates fast deployment of FastCFI, and a compression algorithm for reducing the hardware expense. Experiments on popular benchmarks confirm that FastCFI can detect fine-grained CFI violations over unmodified binaries. When using FastCFI on prevalent benchmarks, we demonstrate its capability to detect fine-grained CFI violations in unmodified binaries, while incurring an average of 0.36% overhead and a maximum of 2.93% overhead.
C1 [Feng, Lang] Nanjing Univ, 163 Xianlin Rd, Nanjing 210023, Peoples R China.
   [Feng, Lang; Huang, Jeff; Hu, Jiang; Reddy, Abhijith] Texas A&M Univ, 400 Bizzell St, College Stn, TX 77840 USA.
C3 Nanjing University; Texas A&M University System; Texas A&M University
   College Station
RP Feng, L (corresponding author), Nanjing Univ, 163 Xianlin Rd, Nanjing 210023, Peoples R China.; Feng, L (corresponding author), Texas A&M Univ, 400 Bizzell St, College Stn, TX 77840 USA.
EM flang@nju.edu.cn; jeffhuang@tamu.edu; jianghu@tamu.edu; abreddy@tamu.edu
FU NSF [CNS-1618824]
FX This work is partially supported by NSF (CNS-1618824).
CR Abadi M, 2005, P 12 ACM C COMP COMM, DOI [10.1145/1102120.1102165, DOI 10.1145/1102120.1102165]
   [Anonymous], 2011, CORESIGHT PROGRAM FL
   [Anonymous], 2017, INTEL QUARTUS PRIME
   [Anonymous], 2015, ADDRESS SPACE LAYOUT
   [Anonymous], 2008, SHELLCODES DATABASE
   [Anonymous], 2012, P 2012 INT C DEPENDA, DOI DOI 10.1109/DSN.2012.6263958
   Arora D, 2006, IEEE T VLSI SYST, V14, P1295, DOI 10.1109/TVLSI.2006.887799
   Bletsch T., 2011, P 6 ACM S INF COMP C, P30
   Cheng YQ, 2014, 21ST ANNUAL NETWORK AND DISTRIBUTED SYSTEM SECURITY SYMPOSIUM (NDSS 2014), DOI 10.14722/ndss.2014.23156
   Christoulakis N, 2016, CODASPY'16: PROCEEDINGS OF THE SIXTH ACM CONFERENCE ON DATA AND APPLICATION SECURITY AND PRIVACY, P38, DOI 10.1145/2857705.2857735
   Das S, 2016, IEEE T VLSI SYST, V24, P3193, DOI 10.1109/TVLSI.2016.2548561
   Das S, 2016, IEEE T INF FOREN SEC, V11, P289, DOI 10.1109/TIFS.2015.2491300
   Davi L, 2014, PROCEEDINGS OF THE 23RD USENIX SECURITY SYMPOSIUM, P401
   Davi L, 2015, DES AUT CON, DOI 10.1145/2744769.2744847
   Davi Lucas, 2012, P S NETW DISTR SYST
   de Clercq R, 2017, COMPUT SECUR, V68, P16, DOI 10.1016/j.cose.2017.03.013
   Ding R, 2017, PROCEEDINGS OF THE 26TH USENIX SECURITY SYMPOSIUM (USENIX SECURITY '17), P131
   Francillon Aurelien., 2009, Proceedings of the 1st ACM Workshop on Secure Execution of Untrusted Code, P19, DOI DOI 10.1145/1655077.1655083
   Ge XY, 2017, TWENTY-SECOND INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXII), P585, DOI 10.1145/3037697.3037716
   Gu YF, 2017, PROCEEDINGS OF THE SEVENTH ACM CONFERENCE ON DATA AND APPLICATION SECURITY AND PRIVACY (CODASPY'17), P173, DOI 10.1145/3029806.3029830
   Huang J, 2016, ACM SIGPLAN NOTICES, V51, P462, DOI 10.1145/3022671.2984024
   Kayaalp M, 2012, CONF PROC INT SYMP C, P94, DOI 10.1109/ISCA.2012.6237009
   Kayaalp M, 2014, IEEE T COMPUT, V63, P1144, DOI 10.1109/TC.2012.269
   Kayaalp M, 2013, INT S HIGH PERF COMP, P258, DOI 10.1109/HPCA.2013.6522324
   Lee Y, 2017, ACM T DES AUTOMAT EL, V22, DOI 10.1145/3035965
   Lee Y, 2016, DES AUT TEST EUROPE, P331
   Liu LB, 2020, ACM COMPUT SURV, V52, DOI 10.1145/3357375
   Liu YT, 2017, INT S HIGH PERF COMP, P529, DOI 10.1109/HPCA.2017.18
   Mao S, 2007, DES AUT CON, P483, DOI 10.1109/DAC.2007.375213
   Özdoganoglu H, 2006, IEEE T COMPUT, V55, P1271, DOI 10.1109/TC.2006.166
   Pappas V., 2013, USENIX SEC S, P447
   Putnam A, 2015, IEEE MICRO, V35, P10, DOI 10.1109/MM.2015.42
   Rahmatian M, 2012, IEEE EMBED SYST LETT, V4, P94, DOI 10.1109/LES.2012.2218630
   Shacham H, 2007, CCS'07: PROCEEDINGS OF THE 14TH ACM CONFERENCE ON COMPUTER AND COMMUNICATIONS SECURITY, P552
   Sullivan D, 2016, DES AUT CON, DOI 10.1145/2744769.2898098
   Wilander J, 2011, 27TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE (ACSAC 2011), P41
   Zhang M, 2013, 22 USENIX SEC S USEN, P337, DOI [10.5555/2534766.2534796, DOI 10.1145/2818000.2818016]
   Zonglin Guo, 2014, 2014 International Conference on Smart Computing Workshops (SMARTCOMP Workshops). Proceedings, P87, DOI 10.1109/SMARTCOMP-W.2014.7046672
NR 38
TC 3
Z9 4
U1 1
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2021
VL 26
IS 5
AR 39
DI 10.1145/3458471
PG 30
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZA5KB
UT WOS:000756201200007
OA Bronze
DA 2024-07-18
ER

PT J
AU Jayasinghe, D
   Ignjatovic, A
   Ragel, R
   Ambrose, JA
   Parameswaran, S
AF Jayasinghe, Darshana
   Ignjatovic, Aleksandar
   Ragel, Roshan
   Ambrose, Jude Angelo
   Parameswaran, Sri
TI QuadSeal: Quadruple Balancing to Mitigate Power Analysis Attacks with
   Variability Effects and Electromagnetic Fault Injection Attacks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Side channel; analysis attacks; power analysis attacks; countermeasures;
   balancing power dissipation; Fault Injection attacks; concurrent error
   detection
ID SIDE-CHANNEL CRYPTANALYSIS; CONCURRENT ERROR-DETECTION; PRE-CHARGE
   LOGIC; DESIGN; COUNTERMEASURE; RESISTANCE; PRECHARGE
AB Side channel analysis attacks employ the emanated side channel information to deduce the secret keys from cryptographic implementations by analyzing the power traces during execution or scrutinizing faulty outputs. To be effective, a countermeasure must remove or conceal as many as possible side channels. However, many of the countermeasures against side channel attacks are applied independently.
   In this article, the authors present a novel countermeasure (referred to as QuadSeal) against Power Analysis Attacks and Electromagentic Fault Injection Attacks (FlAs), which is an extension of the work proposed in Reference [27]. The proposed solution relies on algorithmically balancing both Hamming distances and Hamming weights (where the bit transitions on the registers and gates are balanced, and the total number of ls and Os are balanced) by the use of four identical circuits with differing inputs and modified SubByte tables. By randomly rotating the four encryptions, the system is protected against variations, path imbalances, and aging effects. After generating the ciphertext, the output of each circuit is compared against each other to detect any fault injections or to correct the faulty ciphertext to gain reliability.
   The proposed countermeasure allows components to be switched off to save power or to run four executions in parallel for high performance when resistance against power analysis attacks is not of high priority, which is not available with the existing countermeasures (except software based where source code can be changed). The proposed countermeasure is implemented for Advanced Encryption Standard (AES) and tested against Correlation Power Analysis and Mutual Information Attacks attacks (for up to a million traces), and none of the secret keys was found even after one million power traces (the unprotected AES circuit is vulnerable for power analysis attacks within 5,000 power traces). A detection circuit (referred to as C-FIA circuit) is operated using the algorithmic redundancy presented in four circuits of QuadSeal to mitigate Electromagnetic Fault Injection Attacks. Using Synopsys PrimeTime, we measured the power dissipation of QuadSeal registers and XOR gates to test the effectiveness of Quadruple balancing methodology. We tested the QuadSeal countermeasure with C-FIA circuit against Differential Fault Analysis Attacks up to one million traces; no bytes of the secret key were found. This is the smallest known circuit that is capable of withstanding power-based side channel attacks when electromagnetic injection attack resistance, process variations, path imbalances, and aging effects are considered.
C1 [Jayasinghe, Darshana; Ignjatovic, Aleksandar] Univ New South Wales, UNSW, Sch CSE, Room 510-J,K-17 Bldg, Sydney, NSW 2052, Australia.
   [Ragel, Roshan] Univ Peradeniya, Dept Comp Engn, Peradeniya 20400, Sri Lanka.
   [Ambrose, Jude Angelo] Seeing Machines, 80 Mildura St, Fyshwick, ACT 2609, Australia.
   [Parameswaran, Sri] New South Univ Wales, Sch CSE, UNSW, K-17 Bldg, Sydney, NSW 2052, Australia.
C3 University of New South Wales Sydney; University of Peradeniya;
   University of New South Wales Sydney
RP Jayasinghe, D (corresponding author), Univ New South Wales, UNSW, Sch CSE, Room 510-J,K-17 Bldg, Sydney, NSW 2052, Australia.
EM darshanaj@cse.unsw.ed.au; ignjat@cse.unsw.ed.au; roshanr@ce.pdn.ac.lk;
   angelo.ambrose@seeingmachines.com; sridevan@cse.unsw.edu.au
RI Parameswaran, Srikanth/J-3824-2016; Ignjatovic, Aleksandar/HSD-5193-2023
OI Ignjatovic, Aleksandar/0000-0001-7427-4934
CR Ambrose JA, 2011, IET COMPUT DIGIT TEC, V5, P1, DOI 10.1049/iet-cdt.2009.0097
   Ambrose Jude Angelo, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P678, DOI 10.1109/ICCAD.2008.4681650
   [Anonymous], 2020, SYNOPSYS PRIMETIME
   [Anonymous], 2002, PRIMETIME BASICS, P239, DOI [10.1007/0-306-47507-3_12, DOI 10.1007/0-306-47507-3_12]
   [Anonymous], 2017, TSMC 65NM TECHNOLOGY
   Arora Ankita, P IEEE COMP SOC ANN, P76
   Baddam K, 2008, DES AUTOM EMBED SYST, V12, P207, DOI 10.1007/s10617-008-9017-z
   Biham E, 1997, LECT NOTES COMPUT SC, V1294, P513
   Bongiovanni S, 2013, MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, MIXDES 2013, P163
   Brier E, 2004, LECT NOTES COMPUT SC, V3156, P16, DOI 10.1007/978-3-540-28632-5_2
   Bruneau N, 2014, LECT NOTES COMPUT SC, V8874, P344, DOI 10.1007/978-3-662-45608-8_19
   Chen ZM, 2006, LECT NOTES COMPUT SC, V4249, P242
   De Cnudde T, 2016, PROCEEDINGS OF THE 2016 ACM WORKSHOP ON THE THEORY OF IMPLEMENTATION SECURITY (TIS'16), P43, DOI 10.1145/2996366.2996428
   Dehbaoui A, 2012, 2012 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC), P7, DOI 10.1109/FDTC.2012.15
   Ender M, 2017, LECT NOTES COMPUT SC, V10348, P83, DOI 10.1007/978-3-319-64647-3_6
   Gallais Jean-Francois, P INT C TRUST SYST I, P253
   Gierlichs Benedikt, 2012, Progress in Cryptology - LATINCRYPT 2012. Proceedings of the 2nd International Conference on Cryptology and Information Security in Latin America, P305, DOI 10.1007/978-3-642-33481-8_17
   Gierlichs B, 2008, LECT NOTES COMPUT SC, V5154, P426
   Guilley S., 2009, Future of Trust in Computing, P208
   Guo XF, 2012, DES AUT CON, P573
   Hodjat Alireza, P ACM GREAT LAK S VL, P60
   Hori Y., 2012, 2012 IEEE 1st Global Conference on Consumer Electronics (GCCE 2012), P657, DOI 10.1109/GCCE.2012.6379944
   Jayasinghe Darshana, 2014, 2014 IEEE 32nd International Conference on Computer Design (ICCD), P173, DOI 10.1109/ICCD.2014.6974678
   Jayasinghe D, 2017, I CONF VLSI DESIGN, P167, DOI 10.1109/VLSID.2017.25
   Jayasinghe D, 2015, INT CONF COMPIL ARCH, P21, DOI 10.1109/CASES.2015.7324539
   Joye M, 2007, IET INFORM SECUR, V1, P106, DOI 10.1049/iet-ifs:20060163
   Karri R, 2002, IEEE T COMPUT AID D, V21, P1509, DOI 10.1109/TCAD.2002.804378
   Karri R, 2001, INT SYM DEFEC FAU TO, P427, DOI 10.1109/DFTVS.2001.966796
   Kim HY, 2004, IEEE T MAGN, V40, P3293, DOI 10.1109/TMAG.2004.834620
   Kirschbaum M, 2009, 25TH ANNUAL COMPUTER SECURITY APPLICATIONS CONFERENCE, P43, DOI 10.1109/ACSAC.2009.14
   KiSeok Bae, 2011, Proceedings of the 2011 6th International Conference on Computer Sciences and Convergence Information Technology (ICCIT 2011), P607
   Kocher P., 1999, Advances in Cryptology - CRYPTO'99. 19th Annual International Cryptology Conference. Proceedings, P388
   Kocher P, 2011, J CRYPTOGR ENG, V1, P5, DOI 10.1007/s13389-011-0006-y
   Li L, 2008, IEEE INT SYMP CIRC S, P3302, DOI 10.1109/ISCAS.2008.4542164
   Lomné V, 2012, 2012 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC), P85, DOI 10.1109/FDTC.2012.19
   Maistri P, 2008, IEEE T COMPUT, V57, P1528, DOI 10.1109/TC.2008.149
   Malkin Tal G., P FAULT DIAGN TOL CR, P159, DOI [10.1007/11889700_15, DOI 10.1007/11889700_15]
   Mangard S, 2005, LECT NOTES COMPUT SC, V3659, P157
   Mangard S, 2008, POWER ANAL ATTACKS R
   McEvoy RP, 2009, ACM T RECONFIG TECHN, V2, DOI 10.1145/1502781.1502784
   Miskovsky V, 2017, MICROPROCESS MICROSY, V51, P220, DOI 10.1016/j.micpro.2017.04.014
   Moradi A, 2006, LECT NOTES COMPUT SC, V4249, P91
   Moradi A, 2012, IEEE T VLSI SYST, V20, P1578, DOI 10.1109/TVLSI.2011.2160375
   Mozaffari-Kermani M, 2010, IEEE T COMPUT, V59, P608, DOI 10.1109/TC.2010.33
   Nassar M, 2010, DES AUT TEST EUROPE, P849
   Ordas S, 2015, 2015 WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC), P3, DOI 10.1109/FDTC.2015.9
   Oswald E, 2010, INTEGR CIRCUIT SYST, P159, DOI 10.1007/978-0-387-71829-3_9
   Patranabis S, 2015, LECT NOTES COMPUT SC, V9064, P189, DOI 10.1007/978-3-319-21476-4_13
   Pengyuan Yu, 2007, 2007 5th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P45
   Popp T, 2005, LECT NOTES COMPUT SC, V3659, P172
   Popp T, 2007, LECT NOTES COMPUT SC, V4727, P81
   Pramstaller N., 2004, Proc. Austrochip 2004, P77
   Ravi S., 2004, ACM T EMBED COMPUT S, V3, P461, DOI [DOI 10.1145/1015047.1015049, 10.1145/1015047.1015049]
   Regazzoni F., 2012, Fault Analysis in Cryptography, P257
   Rehman S, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2967005
   SHANNON CE, 1948, BELL SYST TECH J, V27, P623, DOI 10.1002/j.1538-7305.1948.tb00917.x
   Sokolov D, 2005, IEEE T COMPUT, V54, P449, DOI 10.1109/TC.2005.61
   Suzuki D, 2006, LECT NOTES COMPUT SC, V4249, P255
   Tiri K, 2006, IEEE T COMPUT AID D, V25, P1197, DOI 10.1109/TCAD.2005.855939
   Tunstall Michael, 2009, 2009575 CRYPT EPRINT
   Tziouvaras A., 2019, P 2019 4 SE EUR DES, P1, DOI [10.1109/SEEDACECNSM.2019.8908287, DOI 10.1109/SEEDACECNSM.2019.8908287]
   Wu K, 2004, INT TEST CONF P, P1242
   Yu Y, 2018, WISEC'18: PROCEEDINGS OF THE 11TH ACM CONFERENCE ON SECURITY & PRIVACY IN WIRELESS AND MOBILE NETWORKS, P299, DOI 10.1145/3212480.3226104
   Zhu NH, 2013, IEEE EMBED SYST LETT, V5, P61, DOI 10.1109/LES.2013.2279918
NR 64
TC 2
Z9 2
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2021
VL 26
IS 5
AR 33
DI 10.1145/3443706
PG 36
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ZA5KB
UT WOS:000756201200001
DA 2024-07-18
ER

PT J
AU Yellu, P
   Buell, L
   Mark, M
   Kinsy, MA
   Xu, DP
   Yu, QY
AF Yellu, Pruthvy
   Buell, Landon
   Mark, Miguel
   Kinsy, Michel A.
   Xu, Dongpeng
   Yu, Qiaoyan
TI Security Threat Analyses and Attack Models for Approximate Computing
   Systems: From Hardware and Micro-architecture Perspectives
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Approximate computing; security threat; attack model; hardware Trojan;
   side-channel attack; covert channel; approximate arithmetic circuit;
   phase change memory; fault tolerance; error control; edge detection;
   artificial neural network; fast Fourier transform (FFT); finite impulse
   response (FIR) filter
ID DESIGN; POWER
AB Approximate computing (AC) represents a paradigm shift from conventional precise processing to inexact computation but still satisfying the system requirement on accuracy. The rapid progress on the development of diverse AC techniques allows us to apply approximate computing to many computation-intensive applications. However, the utilization of AC techniques could bring in new unique security threats to computing systems. This work does a survey on existing circuit-, architecture-, and compiler-level approximate mechanisms/algorithms, with special emphasis on potential security vulnerabilities. Qualitative and quantitative analyses are performed to assess the impact of the new security threats on AC systems. Moreover, this work proposes four unique visionary attack models, which systematically cover the attacks that build covert channels, compensate approximation errors, terminate normal error resilience mechanisms, and propagate additional errors. To thwart those attacks, this work further offers the guideline of countermeasure designs. Several case studies are provided to illustrate the implementation of the suggested countermeasures.
C1 [Yellu, Pruthvy; Buell, Landon; Xu, Dongpeng; Yu, Qiaoyan] Univ New Hampshire, Durham, NH 03824 USA.
   [Mark, Miguel; Kinsy, Michel A.] Texas & Amp M Univ, College Stn, TX 77843 USA.
C3 University System Of New Hampshire; University of New Hampshire; Texas
   A&M University System; Texas A&M University College Station
RP Yellu, P (corresponding author), Univ New Hampshire, Durham, NH 03824 USA.
EM py1007@wildcats.unh.edu; khb1007@wildcats.unh.edu; mmark@tamu.edu;
   mkinsy@tamu.edu; dongpeng.xu@unh.edu; qiaoyan.yu@unh.edu
OI Xu, Dongpeng/0000-0001-6596-9101; Yu, Qiaoyan/0000-0002-7232-8529
FU National Science Foundation [CNS-1652474, CNS-2022279]
FX This work is partially supported by the National Science Foundation
   Awards No. CNS-1652474 and No. CNS-2022279.
CR [Anonymous], 1997, THESIS
   Ansel J, 2011, INT SYM CODE GENER, P85, DOI 10.1109/CGO.2011.5764677
   Aponte-Moreno A, 2018, 2018 IEEE 19TH LATIN-AMERICAN TEST SYMPOSIUM (LATS)
   Avrajit G., 2020, P IOT 20, P100
   Baek W, 2010, PLDI '10: PROCEEDINGS OF THE 2010 ACM SIGPLAN CONFERENCE ON PROGRAMMING LANGUAGE DESIGN AND IMPLEMENTATION, P198, DOI 10.1145/1806596.1806620
   Bellas N., 2015, PROGRAMMING MODEL RU
   Benara V, 2016, IEEE COMP SOC ANN, P577, DOI 10.1109/ISVLSI.2016.58
   Bhardwaj K, 2015, INT SYM QUAL ELECT, P263
   Bhati I, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P235, DOI 10.1145/2749469.2750408
   Bhunia S, 2014, P IEEE, V102, P1229, DOI 10.1109/JPROC.2014.2334493
   Boroumand S, 2018, DES AUT TEST EUROPE, P577, DOI 10.23919/DATE.2018.8342073
   Boyapati R, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P666, DOI [10.1145/3079856.3080241, 10.1145/3140659.3080241]
   Chandrasekharan A, 2018, ASIA S PACIF DES AUT, P239, DOI 10.1109/ASPDAC.2018.8297312
   Chang IJ, 2011, IEEE T CIRC SYST VID, V21, P101, DOI 10.1109/TCSVT.2011.2105550
   Dofe J, 2018, IEEE T COMPUT AID D, V37, P273, DOI 10.1109/TCAD.2017.2697960
   Du ZD, 2014, ASIA S PACIF DES AUT, P201, DOI 10.1109/ASPDAC.2014.6742890
   Dutt S, 2016, PROCEEDINGS OF THE 26TH INTERNATIONAL CONFERENCE RADIOELEKTRONIKA (RADIOELEKTRONIKA 2016), P61, DOI 10.1109/RADIOELEK.2016.7477392
   Nguyen DT, 2018, IEEE INT SYMP CIRC S, DOI 10.1109/ISCAS.2018.8351021
   Esmaeilzadeh H, 2012, INT SYMP MICROARCH, P449, DOI 10.1109/MICRO.2012.48
   Frustaci F, 2015, INT WORKS POW TIM, P132, DOI 10.1109/PATMOS.2015.7347598
   Fujiki D, 2017, INT S HIGH PERF COMP, P469, DOI 10.1109/HPCA.2017.38
   Gupta V, 2013, IEEE T COMPUT AID D, V32, P124, DOI 10.1109/TCAD.2012.2217962
   Hadi E., 2012, ARCHITECTURE SUPPORT, V40, P1
   Han J, 2013, PROC EUR TEST SYMP
   Jerger N. Enright, 2015, P WAX 15
   Jiang H., 2015, COMP REV EVALUATION
   Jung M, 2016, DES AUT CON, DOI 10.1145/2897937.2905002
   Kahng AB, 2012, DES AUT CON, P820
   Keshavarz Shahrzad., 2017, 2017 IEEE International Symposium on Circuits and Systems (ISCAS), P1
   Kinsy M, 2009, CONF PROC INT SYMP C, P208, DOI 10.1145/1555815.1555782
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Kushwah C. B., 2014, 2014 IEEE INT C IC D, P1
   Lee J, 2020, BIOINFORMATICS, V36, P1234, DOI 10.1093/bioinformatics/btz682
   Liang JH, 2013, IEEE T COMPUT, V62, P1760, DOI 10.1109/TC.2012.146
   Liao QV, 2018, PROCEEDINGS OF THE 2018 CHI CONFERENCE ON HUMAN FACTORS IN COMPUTING SYSTEMS (CHI 2018), DOI 10.1145/3173574.3173577
   Liu C, 2014, DES AUT TEST EUROPE
   Liu S, 2011, ACM SIGPLAN NOTICES, V46, P213, DOI 10.1145/1961296.1950391
   Liu WQ, 2020, P IEEE, V108, P394, DOI 10.1109/JPROC.2020.2975695
   Liu Weiqiang., 2018, Cyber-Physical Systems Security, P43
   Mahlke S, 2013, P MICRO 16
   Mittal S, 2016, ACM COMPUT SURV, V48, DOI 10.1145/2893356
   Mohapatra D, 2011, DES AUT TEST EUROPE, P950
   Momeni A, 2015, IEEE T COMPUT, V64, P984, DOI 10.1109/TC.2014.2308214
   Moreau T, 2018, IEEE EMBED SYST LETT, V10, P2, DOI 10.1109/LES.2017.2758679
   Nepal K, 2019, IEEE T EMERG TOP COM, V7, P18, DOI 10.1109/TETC.2016.2598283
   Osta M, 2017, 2017 FIRST NEW GENERATION OF CAS (NGCAS), P125, DOI 10.1109/NGCAS.2017.41
   Patali P, 2019, IET CIRC DEVICE SYST, V13, P1007, DOI 10.1049/iet-cds.2019.0130
   Pranay BM, 2015, 2015 IEEE INTERNATIONAL SYMPOSIUM ON NANOELECTRONIC AND INFORMATION SYSTEMS, P281, DOI 10.1109/iNIS.2015.50
   Raghunathan A, 2013, QUALITY PROGRAMMABLE
   Raha A, 2015, DES AUT TEST EUROPE, P665
   Rahimi A, 2013, IEEE T CIRCUITS-II, V60, P847, DOI 10.1109/TCSII.2013.2281934
   Rahmati A, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P604, DOI 10.1145/2749469.2750419
   Ranjan A, 2015, DES AUT CON, DOI 10.1145/2744769.2744799
   Regazzoni F, 2018, ICCAD-IEEE ACM INT, DOI 10.1145/3240765.3243497
   Sampson Adrian, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P25, DOI 10.1145/2540708.2540712
   Sampson A., 2015, TECHNICAL REPORT UW
   Sampson A, 2011, ACM SIGPLAN NOTICES, V46, P164, DOI 10.1145/1993316.1993518
   Sartori J, 2013, IEEE T MULTIMEDIA, V15, P279, DOI 10.1109/TMM.2012.2232647
   Sekanina L, 2016, IEEE INT SYMP DESIGN, P90
   Shabana B, 2017, P IJSETR 17, P4483
   Shafique M, 2016, DES AUT CON, DOI 10.1145/2897937.2906199
   Shafique M, 2015, DES AUT CON, DOI 10.1145/2744769.2744778
   Shin D, 2008, ASIAN TEST SYMPOSIUM, P431, DOI 10.1109/ATS.2008.75
   Soares L.B., 2015, Proceedings of the IEEE International New Circuits and Systems Conference, P1, DOI DOI 10.1109/NEWCAS.2015.7182095
   St Amant R, 2014, CONF PROC INT SYMP C, P505, DOI 10.1109/ISCA.2014.6853213
   Stanley-Marbell P, 2020, ACM COMPUT SURV, V53, DOI 10.1145/3394898
   TERRELL TJ, 1986, J I ELECTRON RAD ENG, V56, P103, DOI 10.1049/jiere.1986.0034
   Thapliyal Himanshu, 2019, 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), P414, DOI 10.1109/ISVLSI.2019.00081
   Tian Y., 2015, P GLSVSI 15
   Varatkar GV, 2008, IEEE T VLSI SYST, V16, P1399, DOI 10.1109/TVLSI.2008.2000675
   Wang Y., 2019, PROC HOTCLOUD
   Xu Q, 2016, IEEE DES TEST, V33, P8, DOI 10.1109/MDAT.2015.2505723
   Yazdanbakhsh A, 2016, ACM T ARCHIT CODE OP, V12, DOI 10.1145/2836168
   Yazdanbakhsh A, 2015, DES AUT TEST EUROPE, P812
   Ye R, 2013, ICCAD-IEEE ACM INT, P48, DOI 10.1109/ICCAD.2013.6691096
   Ye Wang, 2020, GLSVLSI '20. Proceedings of the 2020 Great Lakes Symposium on VLSI, P333, DOI 10.1145/3386263.3407594
   Yellu Pruthvy, 2020, GLSVLSI '20. Proceedings of the 2020 Great Lakes Symposium on VLSI, P327, DOI 10.1145/3386263.3407593
   Yellu P., 2020, P ISCAS, P1
   Yellu P, 2020, ASIA S PACIF DES AUT, P259, DOI 10.1109/ASP-DAC47756.2020.9045385
   Yu Q., 2019, SECURITY THREATS APP
   Zahra E., 2020, P GLSVL 20
   Zhang Q, 2015, DES AUT TEST EUROPE, P701
   Zhu N, 2009, PROCEEDINGS OF THE 2009 12TH INTERNATIONAL SYMPOSIUM ON INTEGRATED CIRCUITS (ISIC 2009), P400
   Zhu N, 2010, IEEE T VLSI SYST, V18, P1225, DOI 10.1109/TVLSI.2009.2020591
NR 84
TC 6
Z9 6
U1 3
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2021
VL 26
IS 4
AR 32
DI 10.1145/3442380
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA RW2ZP
UT WOS:000646396500008
OA Bronze
DA 2024-07-18
ER

PT J
AU Wu, N
   Deng, L
   Li, GQ
   Xie, Y
AF Wu, Nan
   Deng, Lei
   Li, Guoqi
   Xie, Yuan
TI Core Placement Optimization for Multi-chip Many-core Neural Network
   Systems with Reinforcement Learning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Multi-chip many-core architecture; neural network accelerator; core
   placement optimization; machine learning for system
ID DESIGN SPACE; ON-CHIP; REGRESSION
AB Multi-chip many-core neural network systems are capable of providing high parallelism benefited from decentralized execution, and they can be scaled to very large systems with reasonable fabrication costs. As multi-chip many-core systems scale up, communication latency related effects will take a more important portion in the system performance. While previous work mainly focuses on the core placement within a single chip, there are two principal issues still unresolved: the communication-related problems caused by the non-uniform, hierarchical on/off-chip communication capability in multi-chip systems, and the scalability of these heuristic-based approaches in a factorially growing search space. To this end, we propose a reinforcement-learning-based method to automatically optimize core placement through deep deterministic policy gradient, taking into account information of the environment by performing a series of trials (i.e., placements) and using convolutional neural networks to extract spatial features of different placements. Experimental results indicate that compared with a naive sequential placement, the proposed method achieves 1.99x increase in throughput and 50.5% reduction in latency; compared with the simulated annealing, an effective technique to approximate the global optima in an extremely large search space, our method improves the throughput by 1.22x and reduces the latency by 18.6%. We further demonstrate that our proposed method is capable to find optimal placements taking advantages of different communication properties caused by different system configurations, and work in a topology-agnostic manner.
C1 [Wu, Nan; Deng, Lei; Xie, Yuan] Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA.
   [Li, Guoqi] Tsinghua Univ, Ctr Brain Inspired Comp Res, Dept Precis Instrument, Beijing 100084, Peoples R China.
C3 University of California System; University of California Santa Barbara;
   Tsinghua University
RP Deng, L (corresponding author), Univ Calif Santa Barbara, Dept Elect & Comp Engn, Santa Barbara, CA 93106 USA.
EM nanwu@ucsb.edu; leideng@ucsb.edu; liguoqi@mail.tsinghua.edu.cn;
   yuanxie@ucsb.edu
RI Wu, Nan/ABI-4409-2020; LI, Guoqi/AAG-7110-2020
OI LI, Guoqi/0000-0002-8994-431X; Deng, Lei/0000-0002-5172-9411; Wu,
   Nan/0000-0001-8291-4292
FU NSF [1725447, 1719160, 1730309]
FX This work was supported in part by NSF Grants No. 1725447, No. 1719160,
   and No. 1730309.
CR Addanki Ravichandra, 2018, P NIPS MACH LEARN SY
   Akopyan F, 2015, IEEE T COMPUT AID D, V34, P1537, DOI 10.1109/TCAD.2015.2474396
   Ankit A, 2019, TWENTY-FOURTH INTERNATIONAL CONFERENCE ON ARCHITECTURAL SUPPORT FOR PROGRAMMING LANGUAGES AND OPERATING SYSTEMS (ASPLOS XXIV), P715, DOI 10.1145/3297858.3304049
   [Anonymous], 2015, NATURE, DOI [DOI 10.1038/NATURE14539, 10.1038/nature14539]
   [Anonymous], 2016, THE 49TH ANNUAL IEEE
   [Anonymous], 2018, ADV NEURAL INFORM PR, P9971
   [Anonymous], 2016, PROC CVPR IEEE, DOI DOI 10.1109/CVPR.2016.90
   [Anonymous], 2017, ELECT IMAG, DOI [DOI 10.2352/ISSN.2470-1173.2017.19.AVM-023, 10.2352/ISSN.2470-1173.2017.19.AVM-023]
   [Anonymous], 1979, COMPUTERS INTRACTABI
   Bailey PE, 2014, PROC INT CONF PARAL, P371, DOI 10.1109/ICPP.2014.46
   Beckmann N, 2017, INT S HIGH PERF COMP, P109, DOI 10.1109/HPCA.2017.43
   BELLMAN R, 1957, J MATH MECH, V6, P679, DOI 10.1512/iumj.1957.6.56038
   Beukema T, 2005, IEEE J SOLID-ST CIRC, V40, P2633, DOI 10.1109/JSSC.2005.856584
   Bhatia E, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P1, DOI 10.1145/3307650.3322207
   Boni A, 2001, IEEE J SOLID-ST CIRC, V36, P706, DOI 10.1109/4.913751
   Burges C. J, 2010, MNIST HANDWRITTEN DI
   Carrillo S, 2013, IEEE T PARALL DISTR, V24, P2451, DOI 10.1109/TPDS.2012.289
   Chen YH, 2016, CONF PROC INT SYMP C, P367, DOI 10.1109/ISCA.2016.40
   Chen YJ, 2014, INT SYMP MICROARCH, P609, DOI 10.1109/MICRO.2014.58
   Collobert R, 2011, J MACH LEARN RES, V12, P2493
   Davies M, 2018, IEEE MICRO, V38, P82, DOI 10.1109/MM.2018.112130359
   Demme J., 2013, P 40 ANN INT S COMP, P559, DOI [DOI 10.1145/2485922.2485970, 10.1145/2485922]
   Deng L, 2020, IEEE J SOLID-ST CIRC, V55, P2228, DOI 10.1109/JSSC.2020.2970709
   Deng L, 2020, IEEE T COMPUT AID D, V39, P117, DOI 10.1109/TCAD.2018.2883959
   Ding Y, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P39, DOI 10.1145/3307650.3326633
   Du ZD, 2015, 2015 ACM/IEEE 42ND ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA), P92, DOI 10.1145/2749469.2750389
   Esser SK, 2016, P NATL ACAD SCI USA, V113, P11441, DOI 10.1073/pnas.1604850113
   Fettes Q, 2019, IEEE T COMPUT, V68, P375, DOI 10.1109/TC.2018.2875476
   Gao Yuanxiang, 2018, P INT C MACH LEARN, P1662
   Garza E, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P27, DOI 10.1145/3307650.3322217
   Graves A, 2014, PR MACH LEARN RES, V32, P1764
   Han S, 2016, CONF PROC INT SYMP C, P243, DOI 10.1109/ISCA.2016.30
   Hashemi Milad, 2018, P INT C MACH LEARN, P1924
   Hinton G, 2012, IEEE SIGNAL PROC MAG, V29, P82, DOI 10.1109/MSP.2012.2205597
   Hoffmann H, 2015, SOSP'15: PROCEEDINGS OF THE TWENTY-FIFTH ACM SYMPOSIUM ON OPERATING SYSTEMS PRINCIPLES, P198, DOI 10.1145/2815400.2815403
   Hu JC, 2005, IEEE T COMPUT AID D, V24, P551, DOI 10.1109/TCAD.2005.844106
   Hu JC, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P233, DOI 10.1109/ASPDAC.2003.1195022
   Hwangbo J, 2019, SCI ROBOT, V4, DOI 10.1126/scirobotics.aau5872
   Ipek Engin, 2006, EFFICIENTLY EXPLORIN, V41
   Jiménez DA, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P113, DOI 10.1109/ICCD.2011.6081385
   Jooya A, 2016, 2016 INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING & SIMULATION (HPCS 2016), P659, DOI 10.1109/HPCSim.2016.7568398
   Jouppi NP, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P1, DOI 10.1145/3079856.3080246
   Kim J, 2008, CONF PROC INT SYMP C, P77, DOI 10.1109/ISCA.2008.19
   Krizhevsky A, 2017, COMMUN ACM, V60, P84, DOI 10.1145/3065386
   Laarhoven P. J. M., 1987, Simulated Annealing, DOI [10.1007/978-94-015-7744-1, DOI 10.1007/978-94-015-7744-1_2]
   Lee BC, 2007, INT S HIGH PERF COMP, P340
   Lee BC, 2008, INT SYMP MICROARCH, P270, DOI 10.1109/MICRO.2008.4771797
   Lee MKF, 2019, ACM T ARCHIT CODE OP, V15, DOI 10.1145/3291054
   Lei T, 2003, EUROMICRO SYMPOSIUM ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, P180
   Lillicrap Timothy P, 2015, ARXIV150902971
   Lin TR, 2019, IEEE COMPUT ARCHIT L, V18, P51, DOI 10.1109/LCA.2019.2905587
   Long J, 2015, PROC CVPR IEEE, P3431, DOI 10.1109/CVPR.2015.7298965
   Lu Shiting Justin, 2015, P GREAT LAK S VLSI G, P379, DOI DOI 10.1145/2742060.2742078
   Mendis C., 2019, INT C MACHINE LEARNI, P4505
   Mendis Charith, 2019, ADV NEURAL INFORM PR, P14598
   Mirhoseini A, 2017, PR MACH LEARN RES, V70
   Mirhoseini Azalia, 2018, P 35 INT C MACH LEAR
   Mishra N, 2017, 2017 IEEE INTERNATIONAL CONFERENCE ON AUTOMATIC COMPUTING (ICAC), P125, DOI 10.1109/ICAC.2017.29
   Mnih V., 2013, P ADV C NEUR INF PRO, P1
   Murali S, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P896, DOI 10.1109/DATE.2004.1269002
   Ozsoy M, 2016, IEEE T COMPUT, V65, P3332, DOI 10.1109/TC.2016.2540634
   Painkras E, 2013, IEEE J SOLID-ST CIRC, V48, P1943, DOI 10.1109/JSSC.2013.2259038
   Parashar A, 2017, 44TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA 2017), P27, DOI 10.1145/3079856.3080254
   Pei J, 2019, NATURE, V572, P106, DOI 10.1038/s41586-019-1424-8
   Rao N, 2018, INT SYM COMP ARCHIT, P1, DOI [10.1109/SBAC-PAD.2018.00015, 10.1109/CAHPC.2018.8645914]
   Sahu P.K., 2010, Proceedings of the India Conference, P1
   Schulman J., 2017, PREPRINT
   Shao YKS, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P14, DOI 10.1145/3352460.3358302
   Sharma PK, 2019, MICROPROCESS MICROSY, V64, P88, DOI 10.1016/j.micpro.2018.10.008
   Shen WT, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P317
   Shi Z, 2019, MICRO'52: THE 52ND ANNUAL IEEE/ACM INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, P413, DOI 10.1145/3352460.3358319
   Shin D, 2017, ISSCC DIG TECH PAP I, P240, DOI 10.1109/ISSCC.2017.7870350
   Silver D, 2017, NATURE, V550, P354, DOI 10.1038/nature24270
   Silver David, 2014, P 31 INT C INT C MAC, V32
   Simonyan K, 2015, Arxiv, DOI arXiv:1409.1556
   Song LH, 2019, INT S HIGH PERF COMP, P56, DOI 10.1109/HPCA.2019.00027
   Stock K, 2012, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2086696.2086729
   Sutskever I, 2014, ADV NEUR IN, V27
   Sutton RS, 2018, ADAPT COMPUT MACH LE, P1
   Sutton RS, 2000, ADV NEUR IN, V12, P1057
   Teran Elvira, 2016, Microarchitecture (MICRO), 2016 49th Annual IEEE/ACM International Symposium on, P1
   Uhlenbeck GE, 1930, PHYS REV, V36, P0823, DOI 10.1103/PhysRev.36.823
   Urgese G, 2018, IEEE T EMERG TOP COM, V6, P317, DOI 10.1109/TETC.2016.2579605
   Vinyals O, 2019, NATURE, V575, P350, DOI 10.1038/s41586-019-1724-z
   Wang K, 2019, PROCEEDINGS OF THE 2019 46TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE (ISCA '19), P589, DOI 10.1145/3307650.3322274
   WATKINS CJCH, 1992, MACH LEARN, V8, P279, DOI 10.1007/BF00992698
   Wenhao Jia, 2012, 2012 IEEE International Symposium on Performance Analysis of Systems & Software (ISPASS), P2, DOI 10.1109/ISPASS.2012.6189201
   WHITLEY D, 1994, STAT COMPUT, V4, P65, DOI 10.1007/BF00175354
   WILLIAMS RJ, 1992, MACH LEARN, V8, P229, DOI 10.1007/BF00992696
   Wilson JM, 2018, ISSCC DIG TECH PAP I, P276, DOI 10.1109/ISSCC.2018.8310291
   Wu G, 2015, INT S HIGH PERF COMP, P564, DOI 10.1109/HPCA.2015.7056063
   Yang Xuan, 2018, ARXIV180904070
   Yigitbasi N, 2013, I S MOD ANAL SIM COM, P11, DOI 10.1109/MASCOTS.2013.9
   Zeng Y, 2017, MEMSYS 2017: PROCEEDINGS OF THE INTERNATIONAL SYMPOSIUM ON MEMORY SYSTEMS, P305, DOI 10.1145/3132402.3132405
   Zhang Haitao, 2018, P 47 INT C PARALLEL, P32
   Zimmer B, 2019, SYMP VLSI CIRCUITS, pC300, DOI [10.23919/VLSIC.2019.8778056, 10.23919/vlsic.2019.8778056]
NR 96
TC 10
Z9 11
U1 0
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2021
VL 26
IS 2
AR 11
DI 10.1145/3418498
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA QL3HV
UT WOS:000620972000003
OA Bronze
DA 2024-07-18
ER

PT J
AU Xama, N
   Andraud, M
   Gomez, J
   Esen, B
   Dobbelaere, W
   Vanhooren, R
   Coyette, A
   Gielen, G
AF Xama, Nektar
   Andraud, Martin
   Gomez, Jhon
   Esen, Baris
   Dobbelaere, Wim
   Vanhooren, Ronny
   Coyette, Anthony
   Gielen, Georges
TI Machine Learning-based Defect Coverage Boosting of Analog Circuits under
   Measurement Variations
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Machine learning for test; AMS IC test; test under measurements
   variations
ID FAULT-DIAGNOSIS; TESTING ANALOG; MODEL
AB Safety-critical and mission-critical systems, such as airplanes or (semi-)autonomous cars, are relying on an ever-increasing number of embedded integrated circuits. Consequently, there is a need for complete defect coverage during the testing of these circuits to guarantee their functionality in the field. In this context, reducing the escape rate of defects during production testing is crucial, and significant progress has been made to this end. However, production testing using automatic test equipment is subject to various measurement parasitic variations, which may have a negative impact on the testing procedure and therefore limit the final defect coverage. To tackle this issue, this article proposes an improved test flow targeting increased analog defect coverage, both at the system and block levels, by analyzing and improving the coverage of typical functional and structural tests under these measurement variations. To illustrate the flow, the technique of inserting a pseudo-random signal at available circuit nodes and applying machine learning techniques to its response is presented. A DC-DC converter, derived from an industrial product, is used as a case study to validate the flow. In short, results show that system-level tests for the converter suffer strongly from the measurement variations and are limited to just under 80% coverage, even when applying the proposed test flow. Block-level testing, however, can achieve only 70% fault coverage without improvements but is able to consistently achieve 98% of fault coverage at a cost of at most 2% yield loss with the proposed machine learning-based boosting technique.
C1 [Xama, Nektar; Gomez, Jhon; Esen, Baris; Gielen, Georges] Katholieke Univ Leuven, Dept Elect Engn ESAT MICAS, Kasteelpk Arenberg 10,Bus 2443, B-3001 Heverlee, Belgium.
   [Andraud, Martin] Aalto Univ, Dept Elect & Nanoengn, Sch Elect Engn, POB 15500, Aalto 00076, Finland.
   [Dobbelaere, Wim; Vanhooren, Ronny; Coyette, Anthony] ON Semicond, Westerring 15, B-9700 Oudenaarde, Belgium.
C3 KU Leuven; Aalto University
RP Xama, N (corresponding author), Katholieke Univ Leuven, Dept Elect Engn ESAT MICAS, Kasteelpk Arenberg 10,Bus 2443, B-3001 Heverlee, Belgium.
EM nektar.xama@esat.kuleuven.be; martin.andraud@aalto.fi;
   jagomez@esat.kuleuven.be; baris.esen@esat.kuleuven.be;
   wim.dobbelaere@onsemi.com; ronny.vanhooren@onsemi.com;
   anthony.coyette@onsemi.com; georges.gielen@kuleuven.be
RI Gielen, Georges GE/A-6725-2018; Andraud, Martin/N-5056-2019; Xama,
   Nektar/AAS-3600-2021
OI Andraud, Martin/0000-0002-8829-1054; Xama, Nektar/0000-0001-5286-1759;
   Gomez Caicedo, Jhon Alexander/0000-0002-3676-1106
FU VLAIO, the Flemish Agency for Innovation by Science and Technology
   [IWT-150433]
FX This research has been conducted within the framework of the SAFE-IC2
   and NoRMA projects partially funded by VLAIO, the Flemish Agency for
   Innovation by Science and Technology (code: IWT-150433).
CR Andraud M, 2016, IEEE T CIRCUITS-I, V63, P2022, DOI 10.1109/TCSI.2016.2598184
   Banerjee A, 2015, IEEE T VLSI SYST, V23, P342, DOI 10.1109/TVLSI.2014.2309114
   Beohar N, 2015, IEEE VLSI TEST SYMP, DOI 10.1109/VTS.2015.7116250
   Biswas S, 2012, IEEE DES TEST COMPUT, V29, P19, DOI 10.1109/MDT.2011.2178387
   COLLINS P, 1994, ELECTRON LETT, V30, P1846, DOI 10.1049/el:19941281
   Coyette A., 2016, PROC IEEE INT TEST C, P1
   Coyette A, 2018, IEEE DES TEST, V35, P24, DOI 10.1109/MDAT.2018.2799800
   Danev B., 2009, P USENIX SEC S, P199
   Das SR, 2007, IEEE T INSTRUM MEAS, V56, P840, DOI 10.1109/TIM.2007.894223
   Deyati S, 2016, I CONF VLSI DESIGN, P463, DOI 10.1109/VLSID.2016.118
   Dobbelaere W, 2016, P IEEE INT TEST C IT, P1
   Esen B., 2017, P 22 IEEE EUR TEST S, P1, DOI DOI 10.1109/ETS.2017.7968225
   Huang K, 2010, DES AUT TEST EUROPE, P1761
   ICInsights, 2018, AUT EL SYST GROWTH S
   Kim J, 2009, IEEE T CIRCUITS-II, V56, P449, DOI 10.1109/TCSII.2009.2020941
   Kister January, 2007, P IEEE SEM TEST WORK
   Lin F, 2017, ASIA S PACIF DES AUT, P414, DOI 10.1109/ASPDAC.2017.7858358
   Maidon Y, 1997, IEE P-CIRC DEV SYST, V144, P149, DOI 10.1049/ip-cds:19971146
   Milor LS, 1998, IEEE T CIRCUITS-II, V45, P1389, DOI 10.1109/82.728852
   Mohan N., 2002, POWER ELECT CONVERTE, VThird
   Natarajan V, 2015, IEEE DES TEST, V32, P61, DOI 10.1109/MDAT.2014.2361716
   Rajsuman R, 2000, P IEEE, V88, P544, DOI 10.1109/5.843000
   Reis R., 2007, Design of Systems on a Chip: Design and Test: Design and Test
   Shintani M, 2018, IEEE INT C MICROELEC, P35, DOI 10.1109/ICMTS.2018.8383759
   Somayajula SS, 1996, IEEE T CIRCUITS-II, V43, P703, DOI 10.1109/82.539002
   Spina R, 1997, IEEE T CIRCUITS-II, V44, P188, DOI 10.1109/82.558453
   Stratigopoulos H.-G., 2018, 2018 IEEE 23 EUROPEA, P1, DOI DOI 10.1109/ETS.2018.8400701
   Stratigopoulos HG, 2009, PROC EUR TEST SYMP, P101, DOI 10.1109/ETS.2009.32
   Stratigopoulos HGD, 2005, IEEE T COMPUT AID D, V24, P1760, DOI 10.1109/TCAD.2005.855835
   Suh J, 2012, INT S HIGH PERF COMP, P3
   Sunter S., 2017, 2017 IEEE International Test Conference (ITC), P1, DOI DOI 10.1109/TEST.2017.8242079
   Texas Instruments, 2004, P EUR HIGH SPEED AN
   Variyam PN, 2002, IEEE T COMPUT AID D, V21, P349, DOI 10.1109/43.986428
   Xin HM, 2018, PROC EUR SOLID-STATE, P18, DOI 10.1109/ESSCIRC.2018.8494321
   Yichuan Lu, 2015, 2015 IEEE International Test Conference (ITC), P1, DOI 10.1109/TEST.2015.7342415
   Yilmaz E., 2011, IEEE International Test Conference (ITC), P1
   YU S, 1994, ELECTRON LETT, V30, P695, DOI 10.1049/el:19940472
NR 37
TC 4
Z9 4
U1 2
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2020
VL 25
IS 5
SI SI
AR 47
DI 10.1145/3408063
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA NZ5PA
UT WOS:000577156200012
OA Green Accepted, Green Published
DA 2024-07-18
ER

PT J
AU Mahfouzi, R
   Aminifar, A
   Samii, S
   Eles, P
   Peng, ZB
AF Mahfouzi, Rouhollah
   Aminifar, Amir
   Samii, Soheil
   Eles, Petru
   Peng, Zebo
TI Security-aware Routing and Scheduling for Control Applications on
   Ethernet TSN Networks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Resilience optimization; real-time control systems; joint routing and
   scheduling; ethernet TSN
ID EMBEDDED SYSTEMS; OPTIMIZATION; ENCRYPTION; DESIGN
AB Today, it is common knowledge in the cyber-physical systems domain that the tight interaction between the cyber and physical elements provides the possibility of substantially improving the performance of these systems that is otherwise impossible. On the downside, however, this tight interaction with cyber elements makes it easier for an adversary to compromise the safety of the system. This becomes particularly important, since such systems typically are composed of several critical physical components, e.g., adaptive cruise control or engine control that allow deep intervention in the driving of a vehicle. As a result, it is important to ensure not only the reliability of such systems, e.g., in terms of schedulability and stability of control plants, but also resilience to adversarial attacks.
   In this article, we propose a security-aware methodology for routing and scheduling for control applications in Ethernet networks. The goal is to maximize the resilience of control applications within these networked control systems to malicious interference while guaranteeing the stability of all control plants, despite the stringent resource constraints in such cyber-physical systems. Our experimental evaluations demonstrate that careful optimization of available resources can significantly improve the resilience of these networked control systems to attacks.
C1 [Mahfouzi, Rouhollah; Samii, Soheil; Eles, Petru; Peng, Zebo] Linkoping Univ, Embedded Syst Lab, Linkoping, Sweden.
   [Aminifar, Amir] Ecole Polytech Fed Lausanne EPFL, Embedded Syst Lab, Lausanne, Switzerland.
   [Samii, Soheil] Gen Motors R&D, Warren, MI USA.
C3 Linkoping University; Swiss Federal Institutes of Technology Domain;
   Ecole Polytechnique Federale de Lausanne; General Motors
RP Mahfouzi, R (corresponding author), Linkoping Univ, Embedded Syst Lab, Linkoping, Sweden.
EM rouholiali.mahfouzi@liu.se; amir.aminifar@epfl.ch; soheil.samii@gm.com;
   petru.eles@liu.se; zebo.peng@liu.se
RI Aminifar, Amir/AIF-4092-2022; Aminifar, Amir/R-9296-2017
OI Aminifar, Amir/0000-0002-1673-4733
CR Aminifar A, 2018, IEEE DES TEST, V35, P38, DOI 10.1109/MDAT.2017.2766564
   Aminifar A, 2018, IEEE T COMPUT, V67, P748, DOI 10.1109/TC.2017.2778728
   Aminifar Amir, 2015, P 21 IEEE REAL TIM E
   [Anonymous], 2016, ANAL DESIGN OPTIMIZA
   [Anonymous], 2016, P 24 INT C REAL TIM
   [Anonymous], REAL TIME SYSTEMS
   [Anonymous], LECT NOTES COMPUTER
   Astrom K., 1984, COMPUTER CONTROLLED
   Barrett C., 2010, P 8 INT WORKSHOP SAT, V13, P14
   Bello Lucia Lo, 2011, ACM SIGBED REV
   Bjorner N., 2015, TOOLS ALGORITHMS CON, P194
   Bogdanov A, 2011, LECT NOTES COMPUT SC, V7073, P344, DOI 10.1007/978-3-642-25385-0_19
   Borst J, 1999, LECT NOTES COMPUT SC, V1636, P16
   Cervin A., 2012, P AM CONTR C ACC 12
   Chakraborty S., 2016, IEEE DESIGN TEST
   Contini Scott, SECURITY RC6 TM BLOC
   Cormen Thomas H., 2001, INTRO ALGORITHMS
   de Moura L, 2008, LECT NOTES COMPUT SC, V4963, P337, DOI 10.1007/978-3-540-78800-3_24
   Deng Peng, 2016, IEEE T COMPUT
   Farwell JP, 2011, SURVIVAL, V53, P23, DOI 10.1080/00396338.2011.555586
   Jiang K, 2013, DES AUT TEST EUROPE, P1765
   Jiang K, 2012, DES AUT TEST EUROPE, P947
   Jiang K, 2011, IEEE INT SYMP DESIGN, P243, DOI 10.1109/DDECS.2011.5783087
   Jutla CS, 2001, LECT NOTES COMPUT SC, V2045, P529
   Kang KD, 2006, 12TH IEEE INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS, PROCEEDINGS, P183
   Kocher Paul, 2004, P DES AUT C DAC 04
   LAN/MAN Standards Committee of the IEEE Computer Society, 2015, 8021QBV2015 IEEE LAN, DOI [10.1109/IEEESTD.2016.7440741, DOI 10.1109/IEEESTD.2016.7440741]
   Lenstra ArjenK., 2004, Key length. Contribution to the handbook of information security
   Lesi V, 2017, ACM T EMBED COMPUT S, V16, DOI 10.1145/3126518
   Li Y, 2014, ACM SIGPLAN NOTICES, V49, P607, DOI 10.1145/2535838.2535857
   Lin Man, 2009, IEEE T IND INFORM
   Lincoln B., 2002, P 41 IEEE C DEC CONT
   Mahfouzi R, 2018, DES AUT TEST EUROPE, P682, DOI 10.23919/DATE.2018.8342096
   Michalewicz Z, 1996, IEEE C EVOL COMPUTAT, P30, DOI 10.1109/ICEC.1996.542330
   Miller C., 2015, REMOTE EXPLOITATION, V2015, P1
   Nechvatal J, 2001, J RES NATL INST STAN, V106, P511, DOI 10.6028/jres.106.023
   Pop Paul, 2016, IET CYBER PHYS SYST
   Quaglia D., 2012, SIMUL MOD PRACT THEO
   Ravi S., 2004, ACM T EMBED COMPUT S, V3, P461, DOI [DOI 10.1145/1015047.1015049, 10.1145/1015047.1015049]
   Sagstetter F, 2013, DES AUT TEST EUROPE, P458
   Samii S., 2009, P DES AUT TEST EUR C
   Samii S., 2018, IEEE COMM STAND MAG
   Sebastiani R, 2015, LECT NOTES COMPUT SC, V9206, P447, DOI 10.1007/978-3-319-21690-4_27
   Shoukry Y, 2013, LECT NOTES COMPUT SC, V8086, P55, DOI 10.1007/978-3-642-40349-1_4
   Smirnov F, 2017, DES AUT CON, DOI 10.1145/3061639.3062298
   Stallings AE, 2013, TLS-TIMES LIT SUPPL, P6
   Steiner W., 2011, 14 IEEE INT S OBJ CO
   Steiner W., 2011, TIME TRIGGERED COMMU
   Steiner Wilfried, 2010, REAL TIM SYST S
   Tao BS, 2015, LECT NOTES COMPUT SC, V9144, P39, DOI 10.1007/978-3-319-19962-7_3
   Thiele L, 2017, IEEE DES TEST, V34, P102, DOI 10.1109/MDAT.2017.2757146
   Weber Rolf H., 2010, Computer Law and Security Report, V26, P23, DOI 10.1016/j.clsr.2009.11.008
   Xie Tao, 2007, ACM T EMBED COMPUT S
NR 53
TC 16
Z9 19
U1 2
U2 16
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2020
VL 25
IS 1
AR 1
DI 10.1145/3358604
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA LR5DP
UT WOS:000535715700001
DA 2024-07-18
ER

PT J
AU Kukkala, VK
   Pasricha, S
   Bradley, T
AF Kukkala, Vipin Kumar
   Pasricha, Sudeep
   Bradley, Thomas
TI JAMS-SG: A Framework for Jitter-Aware Message Scheduling for
   Time-Triggered Automotive Networks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE FlexRay; automotive networks; time-triggered systems; jitter;
   scheduling; cyber-physical systems
AB Time-triggered automotive networks use time-triggered protocols (FlexRay, TTEthernet, etc.) for periodic message transmissions that often originate from safety and time-critical applications. One of the major challenges with time-triggered transmissions is jitter, which is the unpredictable delay-induced deviation from the actual periodicity of a message. Failure to account for jitter can be catastrophic in time-sensitive systems, such as automotive platforms. In this article, we propose a novel scheduling framework (JAMS-SG) that satisfies timing constraints during message delivery for both jitter-affected time-triggered messages and high-priority event-triggered messages in automotive networks. At design time, JAMS-SG performs jitter-aware frame packing (packing of multiple signals from Electronic Control Units (ECUs) into messages) and schedules synthesis with a hybrid heuristic. At runtime, a Multi-Level Feedback Queue (MLFQ) handles jitter-affected time-triggered messages and high-priority event-triggered messages that are scheduled using a runtime scheduler. Our simulation results, based on messages and network traffic data from a real vehicle, indicate that JAMS-SG is highly scalable and outperforms the best-known prior work in the area in the presence of jitter.
C1 [Kukkala, Vipin Kumar; Pasricha, Sudeep] Colorado State Univ, 1373 Campus Delivery, Ft Collins, CO 80523 USA.
   [Bradley, Thomas] Colorado State Univ, 6029 Campus Delivery, Ft Collins, CO 80523 USA.
C3 Colorado State University; Colorado State University
RP Kukkala, VK (corresponding author), Colorado State Univ, 1373 Campus Delivery, Ft Collins, CO 80523 USA.
EM vipin.kukkala@colostate.edu; sudeep@colostate.edu;
   thomas.bradley@colostate.edu
RI Pasricha, Sudeep/AAJ-9463-2020; Bradley, Thomas/AAD-9244-2022; Kukkala,
   Vipin Kumar/AAQ-2572-2021; Bradley, Thomas/JCP-4316-2023; Bradley,
   Thomas/ABF-5356-2021
OI Pasricha, Sudeep/0000-0002-0846-0066; Bradley,
   Thomas/0000-0003-3533-293X; Bradley, Thomas/0000-0003-3533-293X
CR [Anonymous], 2019, IEEE T IND INFORM
   [Anonymous], 1991, CAN SPEC VERS 2 0
   Craciunas S. S., 2016, J EMBEDD COMPUT, V52, P2
   Craciunas SS, 2016, REAL-TIME SYST, V52, P161, DOI 10.1007/s11241-015-9244-x
   Davare A., 2007, P DAC
   Davis I. R., 2007, REAL-TIME SYST, V35, P3
   Ding S., 2016, P ICESS
   Fleiss M., 2016, ATZ WORLDWIDE, V118, P3
   Goswami D., 2012, P DATE
   Grenier M., 2008, P ERTS
   Kang M, 2013, IEEE T IND ELECTRON, V60, P4001, DOI 10.1109/TIE.2012.2208433
   Kukkala V. K., 2017, P NOCS
   Kukkala V. K., 2015, P IFAC
   Kukkala VK, 2018, IEEE CONSUM ELECTR M, V7, P18, DOI 10.1109/MCE.2018.2828440
   Lange R., 2014, P WFCS
   Liu L., 2016, P SC
   Lukasiewycz M., 2012, P ASP DAC
   Lukasiewycz M., 2009, P CODES ISSS
   Maldonado L., 2019, P DATE
   Minaeva A, 2018, IEEE T COMPUT, V67, P115, DOI 10.1109/TC.2017.2722443
   Mundhenk P., 2014, P CODES ISSS
   Novak A, 2016, PROCEEDINGS OF THE 24TH INTERNATIONAL CONFERENCE ON REAL-TIME NETWORKS AND SYSTEMS PROCEEDINGS (RTNS 2016), P23, DOI 10.1145/2997465.2997481
   Roy D., 2019, P DAC
   Sagstetter F., 2014, P DAC
   Schmidt K., 2010, P VTC
   Schmidt K., 2009, IEEE T VEH TECHNOL, V58, P5
   Sun Z., 2010, P CPSCOM
   Tanasa B., 2011, P EMSOFT
   Tanasa B., 2010, P RTSS
   Witkowski T., 2010, P AICI
   Yamaguchi T. J., 2009, P ITC
   Zeng H., 2009, P DAC
   Zeng HB, 2011, IEEE T IND INFORM, V7, P1, DOI 10.1109/TII.2010.2089465
   Zhang L., 2014, P ASP DAC
NR 34
TC 1
Z9 1
U1 2
U2 11
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD NOV
PY 2019
VL 24
IS 6
AR 63
DI 10.1145/3355392
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JN2PG
UT WOS:000496742300005
DA 2024-07-18
ER

PT J
AU Zheng, JW
   Lu, C
   Guo, JF
   Chen, DM
   Guo, DH
AF Zheng, Jianwei
   Lu, Chao
   Guo, Jiefeng
   Chen, Deming
   Guo, Donghui
TI A Hardware-Efficient Block Matching Algorithm and Its Hardware Design
   for Variable Block Size Motion Estimation in Ultra-High-Definition Video
   Encoding
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Motion estimation; video encoding; hardware architecture; memory
   organization; variable block size; hardware efficiency
ID VLSI ARCHITECTURE; SEARCH ALGORITHM; TERMINATION ALGORITHM; DATA REUSE;
   MEMORY; RANGE
AB Variable block size motion estimation has contributed greatly to achieving an optimal interframe encoding, but involves high computational complexity and huge memory access, which is the most critical bottleneck in ultra-high-definition video encoding. This article presents a hardware-efficient block matching algorithm with an efficient hardware design that is able to reduce the computational complexity of motion estimation while providing a sustained and steady coding performance for high-quality video encoding. A three-level memory organization is proposed to reduce memory bandwidth requirement while supporting a predictive common search window. By applying multiple search strategies and early termination, the proposed design provides 1.8 to 3.7 times higher hardware efficiency than other works. Furthermore, on-chip memory has been reduced by 96.5% and off-chip bandwidth requirement has been reduced by 39.4% thanks to the proposed three-level memory organization. The corresponding power consumption is only 198mW at the highest working frequency of 500MHz. The proposed design is attractive for high-quality video encoding in real-time applications with low power consumption.
C1 [Zheng, Jianwei; Guo, Jiefeng; Guo, Donghui] Xiamen Univ, Dept Elect Engn, Xiamen 361005, Fujian, Peoples R China.
   [Zheng, Jianwei; Chen, Deming] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA.
   [Lu, Chao] Southern Illinois Univ Carbondale, Dept Elect & Comp Engn, Carbondale, IL 62901 USA.
C3 Xiamen University; University of Illinois System; University of Illinois
   Urbana-Champaign; Southern Illinois University System; Southern Illinois
   University
RP Zheng, JW (corresponding author), Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA.
EM jianweizheng2013@gmail.com; chaolu@siu.edu; jfguo@xmu.edu.cn;
   dchen@illinois.edu; dhguo@xmu.edu.cn
RI Zheng, Jianwei/AES-1745-2022; Guo, Donghui/AAN-1098-2020
CR AlQaralleh EA, 2015, 2015 FIFTH INTERNATIONAL CONFERENCE ON DIGITAL INFORMATION AND COMMUNICATION TECHNOLOGY AND ITS APPLICATIONS (DICTAP), P13, DOI 10.1109/DICTAP.2015.7113163
   Bao XN, 2012, IEEE T MULTIMEDIA, V14, P237, DOI 10.1109/TMM.2011.2171677
   Bjontegaard G., 2001, P ITU T Q 6 SG16 VCE
   Chen CY, 2006, IEEE T CIRCUITS-I, V53, P578, DOI 10.1109/TCSI.2005.858488
   Chen CY, 2006, IEEE T CIRC SYST VID, V16, P553, DOI 10.1109/TCSVT.2006.871388
   Chien CD, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1455229.1455246
   Ding LF, 2010, IEEE J SOLID-ST CIRC, V45, P46, DOI 10.1109/JSSC.2009.2031787
   Ismail Y, 2012, IEEE T CIRC SYST VID, V22, P28, DOI 10.1109/TCSVT.2011.2148450
   JVT, 2017, JOINT VID TEAM REF S
   Kao CY, 2010, IEEE T VLSI SYST, V18, P866, DOI 10.1109/TVLSI.2009.2017122
   Ke Chen, 2012, 2012 IEEE International Conference on Multimedia and Expo (ICME), P622, DOI 10.1109/ICME.2012.88
   Lee TK, 2017, IEEE T CIRC SYST VID, V27, P2216, DOI 10.1109/TCSVT.2016.2583979
   LI RX, 1994, IEEE T CIRC SYST VID, V4, P438, DOI 10.1109/76.313138
   Lin WY, 2009, IEEE INT SYMP CIRC S, P625, DOI 10.1109/ISCAS.2009.5117826
   Lin Y, 2017, J NEW MAT ELECTR SYS, V20, P1, DOI 10.14447/jnmes.v20i1.286
   Mirtar A, 2015, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2753758
   Nie Y, 2002, IEEE T IMAGE PROCESS, V11, P1442, DOI 10.1109/TIP.2002.806251
   Ohm JR, 2012, IEEE T CIRC SYST VID, V22, P1669, DOI 10.1109/TCSVT.2012.2221192
   Po LM, 1996, IEEE T CIRC SYST VID, V6, P313, DOI 10.1109/76.499840
   Rupnow Kyle., 2011, 2011 International Conference on Field-Programmable Technology (FPT), P1
   Sarwer MG, 2009, IEEE T CIRC SYST VID, V19, P1196, DOI 10.1109/TCSVT.2009.2020322
   Song Y, 2006, IEICE T FUND ELECTR, VE89A, P979, DOI 10.1093/ietfec/e89-a.4.979
   Su CL, 2014, IEEE T CIRC SYST VID, V24, P1016, DOI 10.1109/TCSVT.2013.2290385
   Sullivan GJ, 2012, IEEE T CIRC SYST VID, V22, P1649, DOI 10.1109/TCSVT.2012.2221191
   Tsai AC, 2012, IEEE T CIRC SYST VID, V22, P981, DOI 10.1109/TCSVT.2011.2165592
   Tuan JC, 2002, IEEE T CIRC SYST VID, V12, P61, DOI 10.1109/76.981846
   Wiegand T, 2003, IEEE T CIRC SYST VID, V13, P560, DOI 10.1109/TCSVT.2003.815165
   Wu BF, 2008, IEEE T VLSI SYST, V16, P1385, DOI 10.1109/TVLSI.2008.2000526
   Wu XM, 2010, 2010 INTERNATIONAL CONFERENCE ON SIGNAL ACQUISITION AND PROCESSING: ICSAP 2010, PROCEEDINGS, P112, DOI 10.1109/ICSAP.2010.12
   Xiph.org, 2017, DERFS TEST MED COLL
   Yang LB, 2005, IEEE T CIRC SYST VID, V15, P784, DOI 10.1109/TCSVT.2005.848306
   Yap SY, 2004, IEEE T CIRCUITS-II, V51, P384, DOI 10.1109/TCSII.2004.829555
   Yin HB, 2010, IEEE T CIRC SYST VID, V20, P1242, DOI 10.1109/TCSVT.2010.2058476
   Zhang XQ, 2017, ADV FUNCT MATER, V27, DOI 10.1002/adfm.201605989
   Zhang Yuanzhi, 2018, IEEE T CIRCUITS SYST
   Zhou DJ, 2014, IEEE J SOLID-ST CIRC, V49, P827, DOI 10.1109/JSSC.2013.2293136
   Zhu S, 2000, IEEE T IMAGE PROCESS, V9, P287, DOI 10.1109/83.821744
NR 37
TC 7
Z9 7
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2019
VL 24
IS 2
AR 15
DI 10.1145/3290408
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA JT2CH
UT WOS:000500803300002
DA 2024-07-18
ER

PT J
AU Truong, A
   Etesami, SR
   Kiyavash, N
AF Truong, Anh
   Etesami, S. Rasoul
   Kiyavash, Negar
TI Learning From Sleeping Experts: Rewarding Informative, Available, and
   Accurate Experts
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Sleeping expert; learning; weighted average predictor; performance
   based; convergence analysis; stochastic approximation; Internet of
   Things; availability; accuracy
AB We consider a generalized model of learning from expert advice in which experts could abstain from participating at some rounds. Our proposed online algorithm falls into the class of weighted average predictors and uses a time-varying multiplicative weight update rule. This update rule changes the weight of an expert based on his or her relative performance compared to the average performance of available experts at the current round. This makes the algorithm suitable for recommendation systems in the presence of an adversary with many potential applications in the new emerging area of the Internet of Things. We prove the convergence of our algorithm to the best expert, defined in terms of both availability and accuracy, in the stochastic setting. In particular, we show the applicability of our definition of best expert through convergence analysis of another well-known algorithm in this setting. Finally, through simulation results on synthetic and real datasets, we justify the out-performance of our proposed algorithms compared to the existing ones in the literature.
C1 [Truong, Anh; Etesami, S. Rasoul; Kiyavash, Negar] Univ Illinois, 1308 W Main St, Urbana, IL 61801 USA.
C3 University of Illinois System; University of Illinois Urbana-Champaign
RP Truong, A (corresponding author), Univ Illinois, 1308 W Main St, Urbana, IL 61801 USA.
EM truong3@illinois.edu; etesami1@illinois.edu; kiyavash@illinois.edu
CR Agrawal K, 2011, CONF REC ASILOMAR C, P1669, DOI 10.1109/ACSSC.2011.6190303
   Truong A, 2018, IEEE T INF FOREN SEC, V13, P6, DOI 10.1109/TIFS.2017.2718488
   Truong A, 2011, IEEE DECIS CONTR P, P3889, DOI 10.1109/CDC.2011.6161483
   [Anonymous], 21 C LEARN THEOR COL
   [Anonymous], P 30 ANN S FDN COMP
   [Anonymous], 2009, P AISTATS
   ARNOTT R, 1991, TRANSPORT RES A-POL, V25, P309, DOI 10.1016/0191-2607(91)90146-H
   Asur S., 2010, Proceedings 2010 IEEE/ACM International Conference on Web Intelligence-Intelligent Agent Technology (WI-IAT), P492, DOI 10.1109/WI-IAT.2010.63
   Awerbuch B., 2004, P 36 ANN ACM S THEOR, P45
   BIANCHI N, 2006, PREDICTION LEARNING
   Blackwell D., 1956, Pacific Journal of Mathematics, V6, P1, DOI DOI 10.2140/PJM.1956.6.1
   Blum A., 1997, Proceedings of the Tenth Annual Conference on Computational Learning Theory, P45, DOI 10.1145/267460.267475
   Blum A., 1999, 40th Annual Symposium on Foundations of Computer Science (Cat. No.99CB37039), P450, DOI 10.1109/SFFCS.1999.814617
   Blum A, 2007, J MACH LEARN RES, V8, P1307
   Borkar Vivek S, 2008, Stochastic Approximation: A Dynamical Systems Viewpoint
   Freund Y., 1997, P 39 ANN ACM S THEOR, P334
   György A, 2006, COMPUT J, V49, P180, DOI 10.1093/comjnl/bxh168
   Hannan J., 1957, Contributions to the Theory of Games, P97
   Joshi Mahesh, 2010, P N AM CHAPT ASS COM
   Kalai A, 2005, J COMPUT SYST SCI, V71, P291, DOI 10.1016/j.jcss.2004.10.016
   Liu L, 2014, EXPERT SYST APPL, V41, P3409, DOI 10.1016/j.eswa.2013.11.035
   Truong A, 2013, IEEE DECIS CONTR P, P7315, DOI 10.1109/CDC.2013.6761050
   Vempaty A., 2012, Information Sciences and Systems (CISS), 2012 46th Annual Conference on, P1
   Vempaty A, 2013, IEEE T SIGNAL PROCES, V61, P1495, DOI 10.1109/TSP.2012.2236325
   Vovk V. G., 1990, Proceedings of the Third Annual Workshop on Computational Learning Theory, P371
   Yu HF, 2009, P IEEE S SECUR PRIV, P283, DOI 10.1109/SP.2009.26
   Zhang WB, 2009, 2009 IEEE/WIC/ACM INTERNATIONAL JOINT CONFERENCES ON WEB INTELLIGENCE (WI) AND INTELLIGENT AGENT TECHNOLOGIES (IAT), VOL 1, P301
NR 27
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2018
VL 23
IS 6
SI SI
AR 77
DI 10.1145/3236617
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA HJ4GW
UT WOS:000457133200011
DA 2024-07-18
ER

PT J
AU Li, WX
   Lin, YB
   Li, M
   Dhar, S
   Pan, DZ
AF Li, Wuxi
   Lin, Yibo
   Li, Meng
   Dhar, Shounak
   Pan, David Z.
TI UTPlaceF 2.0: A High-Performance Clock-Aware FPGA Placement Engine
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT ACM on International Symposium on Physical Design (ISPD)
CY MAR 19-22, 2017
CL Portland, OR
SP ACM
DE FPGA; placement; packing; clock legalization
AB Modern field-programmable gate array (FPGA) devices contain complex clock architectures on top of configurable logics. Unlike application specific integrated circuits (ASICs), the physical structure of clock networks in an FPGA is pre-manufactured and cannot be adjusted to different applications. Furthermore, clock routing resources are typically limited for high-utilization designs. Consequently, clock architectures impose extra clock constraints and further complicate physical implementation tasks such as placement. Traditional ASIC placement techniques only optimize conventional design metrics such as wirelength, routability, power, and timing without clock legality consideration. It is imperative to have newtechniques to honor clock constraints during placement for FPGAs. In this article, we propose a high-performance FPGA placement engine, UTPlaceF 2.0, that optimizes wirelength and routability while honoring complex clock constraints. Our proposed approaches consist of an iterative minimum-cost-flow-based cell assignment as well as a clock-aware packing for producing clock-legal yet high-quality placement solutions. UTPlaceF 2.0 won first place in the ISPD' 17 clock-aware FPGA placement contest organized by Xilinx, outperforming the second- and the third-place winners by 4.0% and 10.0%, respectively, in routed wirelength with competitive runtime, on a set of industry benchmarks.
C1 [Li, Wuxi; Lin, Yibo; Li, Meng; Dhar, Shounak; Pan, David Z.] Univ Texas Austin, Dept Elect & Comp Engn, EER, 2501 Speedway,C0803, Austin, TX 78712 USA.
C3 University of Texas System; University of Texas Austin
RP Li, WX (corresponding author), Univ Texas Austin, Dept Elect & Comp Engn, EER, 2501 Speedway,C0803, Austin, TX 78712 USA.
EM wuxi.li@utexas.edu; dpan@ece.utexas.edu
CR Ahuja R. K., 1993, Network flows: theory, algorithms, and applications
   [Anonymous], 1998, Special Functions of Mathematics for Engineers
   Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   Chen YC, 2014, ICCAD-IEEE ACM INT, P647, DOI 10.1109/ICCAD.2014.7001421
   Gort M., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P143, DOI 10.1109/FPL.2012.6339278
   Lamoureux Julien, 2008, ACM T RECONFIG TECHN, V1
   Li W, 2017, IEEE INT SYMP ELEC
   Li WX, 2017, ICCAD-IEEE ACM INT, P922, DOI 10.1109/ICCAD.2017.8203879
   Lin T, 2013, ICCAD-IEEE ACM INT, P357, DOI 10.1109/ICCAD.2013.6691143
   Lin Tzu-Hen, 2013, ACM IEEE DES AUT C D
   Marquardt A., 1999, FPGA'99. AGM/SIGDA International Symposium on Field Programmable Gate Arrays, P37, DOI 10.1145/296399.296426
   Nam GJ, 2006, IEEE T COMPUT AID D, V25, P678, DOI 10.1109/TCAD.2006.870079
   Pattison R, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2980085
   Pui CW, 2016, ICCAD-IEEE ACM INT, DOI 10.1145/2966986.2980084
   Rajavel ST, 2011, DES AUT CON, P818
   Singh A, 2002, ACM T DES AUTOMAT EL, V7, P643, DOI 10.1145/605440.605448
   Singhal Love, 2017, ACM IEEE DES AUT C D
   Tom Marvin., 2006, IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P680
   Xu M, 2011, INTEGRATION, V44, P192, DOI 10.1016/j.vlsi.2011.02.001
   Yang S, 2017, ISPD'17: PROCEEDINGS OF THE 2017 ACM INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, P159, DOI 10.1145/3036669.3038241
   Yang S, 2016, PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), P139, DOI 10.1145/2872334.2886419
NR 21
TC 17
Z9 22
U1 1
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2018
VL 23
IS 4
AR 42
DI 10.1145/3174849
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA HH7ZK
UT WOS:000455950300002
DA 2024-07-18
ER

PT J
AU Yang, YF
   Luk, WS
   Zhou, H
   Pan, DZ
   Zhou, D
   Yan, CH
   Zeng, X
AF Yang, Yunfeng
   Luk, Wai-Shing
   Zhou, Hai
   Pan, David Z.
   Zhou, Dian
   Yan, Changhao
   Zeng, Xuan
TI An Effective Layout Decomposition Method for DSA with Multiple
   Patterning in Contact-Hole Generation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; Design for manufacturability; directed
   self-assembly; multiple patterning; multiple start points; set packing;
   iterative partition
ID OPTIMIZATION; MULTISTART; ALGORITHM
AB Directed self-assembly (DSA) complemented with multiple patterning (MP) is an attractive next generation lithography (NGL) technique for contact-hole generation. Nevertheless, a high-quality DSA-aware layout decomposer is required to enable the technology. In this article, we introduce an efficient method which incorporates a set packing for generating DSA template candidates and a local search method. Besides, a multi-start strategy is integrated into the framework to prevent the local minima. Our framework encourages the reuse of existing coloring solvers. Hence, the development cost can significantly be reduced. In addition, for DSA multiple patterning where the number of masks is larger than two, we present an efficient iterative partition based method. Experimental results show that compared with the state-of-the-artwork, our methods can achieve roughly 100x speedup for double patterning, and 78.8% conflict reduction with 5x speedup for triple patterning on the dense graphs.
C1 [Yang, Yunfeng; Luk, Wai-Shing; Zhou, Hai; Pan, David Z.; Zhou, Dian; Yan, Changhao; Zeng, Xuan] Fudan Univ, Sch Microelect, State Key Lab ASIC & Syst, 825 Zhangheng Rd, Shanghai 201203, Peoples R China.
   [Zhou, Hai] Northwestern Univ, Dept Elect Engn & Comp Sci, 2145 Sheridan Rd, Evanston, IL 60208 USA.
   [Pan, David Z.] Univ Texas Austin, Dept Elect & Comp Engn, Austin, TX 78712 USA.
   [Zhou, Dian] Univ Texas Dallas, Dept Elect Engn, Richardson, TX 75080 USA.
C3 Fudan University; Northwestern University; University of Texas System;
   University of Texas Austin; University of Texas System; University of
   Texas Dallas
RP Yan, CH; Zeng, X (corresponding author), Fudan Univ, Sch Microelect, State Key Lab ASIC & Syst, 825 Zhangheng Rd, Shanghai 201203, Peoples R China.
EM 14110720063@fudan.edu.cn; luk@fudan.edu.cn; haizhou@northwestern.edu;
   dpan@cerc.utexas.edu; zhoud@utdallas.edu; yanch@fudan.edu.cn;
   xzeng@fudan.edu.cn
RI yan, ch/JCE-8484-2023; zeng, xuan/KFR-4309-2024; Zhou, Hai/B-7331-2009
FU National Natural Science Foundation of China (NSFC) research project
   [61376040, 61674042, 61574046, 61574044, 61628402]; National Key
   Research and Development Program [2016YFB0201304]; Recruitment Program
   of Global Experts (the Thousand Talents Plan); NSF [CCF-1218906,
   CCF-1718570, CNS-1651695, CNS-1441695]; SRC [2014-TS-2559]
FX This research is supported partly by National Natural Science Foundation
   of China (NSFC) research project under grant 61376040, partly by the
   National Key Research and Development Program under grant
   2016YFB0201304, partly by National Natural Science Foundation of China
   (NSFC) research project under grants 61674042, 61574046, 61574044, and
   61628402, partly by the Recruitment Program of Global Experts (the
   Thousand Talents Plan), partly by NSF under CCF-1218906, CCF-1718570,
   CNS-1651695, and CNS-1441695, and partly by SRC under 2014-TS-2559.
CR ALPERT CJ, 1994, ACM IEEE D, P652
   [Anonymous], 2010, HDB METAHEURISTICS
   [Anonymous], 1982, DES AUT C P, DOI DOI 10.1109/DAC.1982.1585498
   Ausiello G., 1999, COMPLEXITY APPROXIMA
   Badr Yasmine., 2015, Design Automation Conference (DAC), 2015 52nd ACM/EDAC/IEEE, P1
   Badr Yasmine, 2015, SPIE ADV LITHOGRAPHY
   Berman P, 2000, IEEE T COMPUT AID D, V19, P175, DOI 10.1109/43.828546
   BOESE KD, 1994, OPER RES LETT, V16, P101, DOI 10.1016/0167-6377(94)90065-5
   Calinescu G, 1998, J ALGORITHM, V27, P269, DOI 10.1006/jagm.1997.0920
   Cook WJ., 1998, COMBINATORIAL OPTIMI
   Du YL, 2013, ICCAD-IEEE ACM INT, P186, DOI 10.1109/ICCAD.2013.6691117
   Fang SY, 2012, IEEE T COMPUT AID D, V31, P703, DOI 10.1109/TCAD.2011.2179039
   FREDMAN ML, 1987, J ACM, V34, P596, DOI 10.1145/28869.28874
   GABOW HN, 1976, J ACM, V23, P221, DOI 10.1145/321941.321942
   Hadlock F., 1975, SIAM Journal on Computing, V4, P221, DOI 10.1137/0204019
   Hagen LW, 1997, IEEE T COMPUT AID D, V16, P709, DOI 10.1109/43.644032
   Hurkens C.A.J., 1989, SIAM J. Discrete Math, P68, DOI DOI 10.1137/0402008
   Kahng Andrew B., 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P465, DOI 10.1109/ICCAD.2008.4681616
   Kuang J, 2016, ASIA S PACIF DES AUT, P75, DOI 10.1109/ASPDAC.2016.7427992
   Lin ZW, 2016, PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), P47, DOI 10.1145/2872334.2872350
   Luk WS, 2010, ICCAD-IEEE ACM INT, P112, DOI 10.1109/ICCAD.2010.5654108
   Ma Yuansheng, 2014, 30 EUR MASK LITH C I
   Ma Yuansheng, 2017, SPIE ADV LITHOGRAPHY
   Maogang Wang, 2000, Proceedings ASP-DAC 2000. Asia and South Pacific Design Automation Conference 2000 with EDA TechnoFair 2000. (Cat. No.00EX389), P667, DOI 10.1109/ASPDAC.2000.835183
   Moyer Bryon, 2016, DESIGNING DIRECTED S
   Ou JJ, 2016, PROCEEDINGS OF THE 2016 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN (ISPD'16), P39, DOI 10.1145/2872334.2872352
   SHIH WK, 1990, IEEE T COMPUT, V39, P694, DOI 10.1109/12.53581
   Su YJ, 2016, IEEE VTS VEH TECHNOL, DOI [10.1109/ICAUMS.2016.8479647, 10.1109/VTCSpring.2016.7504443]
   Sunnyvale Nangate, 2008, NANG 45NM OP CELL LI
   Synopsys, 2016, IC COMP
   Ugray Z, 2007, INFORMS J COMPUT, V19, P328, DOI 10.1287/ijoc.1060.0175
   Uno T., 2001, Journal of National Institute of Informatics, V3, P89
   Xiao ZQ, 2013, J SPECTROSC, V2013, DOI 10.1155/2013/973623
   Xiao ZG, 2016, ASIA S PACIF DES AUT, P95, DOI 10.1109/ASPDAC.2016.7427995
   Xu Y., 2010, P INT S PHYS DESIGN, P121
   Yu B, 2011, ICCAD-IEEE ACM INT, P1, DOI 10.1109/ICCAD.2011.6105297
   Zhang Y, 2013, ICCAD-IEEE ACM INT, P170, DOI 10.1109/ICCAD.2013.6691115
NR 37
TC 3
Z9 3
U1 0
U2 10
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2017
VL 23
IS 1
AR 11
DI 10.1145/3131847
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FL5XX
UT WOS:000414320900011
DA 2024-07-18
ER

PT J
AU Li, J
   Draper, J
AF Li, Ji
   Draper, Jeffrey
TI Accelerated Soft-Error-Rate (SER) Estimation for Combinational and
   Sequential Circuits
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Soft error; single-event upset; multiple-cell upset; hardened flip-flop;
   algorithm
AB Radiation-induced soft errors have posed an increasing reliability challenge to combinational and sequential circuits in advanced CMOS technologies. Therefore, it is imperative to devise fast, accurate and scalable soft error rate (SER) estimation methods as part of cost-effective robust circuit design. This paper presents an efficient SER estimation framework for combinational and sequential circuits, which considers single-event transients (SETs) in combinational logic and multiple cell upsets (MCUs) in sequential elements. A novel topdown memoization algorithm is proposed to accelerate the propagation of SETs, and a general schematic and layout co-simulation approach is proposed to model the MCUs for redundant sequential storage structures. The feedback in sequential logic is analyzed with an efficient time frame expansion method. Experimental results on various ISCAS85 combinational benchmark circuits demonstrate that the proposed approach achieves up to 560.2X times speedup with less than 3% difference in terms of SER results compared with the baseline algorithm. The average runtime of the proposed framework on a variety of ISCAS89 benchmark circuits is 7.20s, and the runtime is 119.23s for the largest benchmark circuit with more than 3,000 flip-flops and 17,000 gates.
C1 [Li, Ji] Univ Southern Calif, Dept Elect Engn, 3710 McClintock Ave RTH B105, Los Angeles, CA 90089 USA.
   [Draper, Jeffrey] Informat Sci Inst, 4676 Admiralty Way, Marina Del Rey, CA 90292 USA.
   [Draper, Jeffrey] Univ Southern Calif, Dept Elect Engn, 4676 Admiralty Way, Marina Del Rey, CA 90292 USA.
   [Draper, Jeffrey] Univ Southern Calif, Informat Sci Inst, 4676 Admiralty Way, Marina Del Rey, CA 90292 USA.
C3 University of Southern California; University of Southern California;
   University of Southern California
RP Li, J (corresponding author), Univ Southern Calif, Dept Elect Engn, 3710 McClintock Ave RTH B105, Los Angeles, CA 90089 USA.
EM jli724@usc.edu; draper@isi.edu
CR Amrouch H, 2014, ICCAD-IEEE ACM INT, P478, DOI 10.1109/ICCAD.2014.7001394
   Amusan OA, 2006, IEEE T NUCL SCI, V53, P3253, DOI 10.1109/TNS.2006.884788
   [Anonymous], NANG 45NM OP LIB
   [Anonymous], MATH PROB ENG
   [Anonymous], 2006, DESD89A JEDEC SOL ST
   [Anonymous], PREDICTIVE TECHNOLOG
   Chen SM, 2014, IEEE T NUCL SCI, V61, P646, DOI 10.1109/TNS.2014.2298889
   Cui T., 2016, IEEE T EMERGING TOPI
   Cui TS, 2016, INT SYM QUAL ELECT, P263, DOI 10.1109/ISQED.2016.7479211
   Ebrahimi M, 2015, IEEE T COMPUT AID D, V34, P1586, DOI 10.1109/TCAD.2015.2422845
   Ebrahimi M, 2015, ASIA S PACIF DES AUT, P743, DOI 10.1109/ASPDAC.2015.7059099
   Ercolani S., 1989, Proceedings of the 1st European Test Conference (IEEE Cat. No.89CH2696-3), P132, DOI 10.1109/ETC.1989.36234
   Evans A, 2013, IEEE INT ON LINE, P139, DOI 10.1109/IOLTS.2013.6604065
   Fazeli M, 2007, I C DEPEND SYS NETWO, P276, DOI 10.1109/DSN.2007.51
   Ferlet-Cavrois V, 2013, IEEE T NUCL SCI, V60, P1767, DOI 10.1109/TNS.2013.2255624
   Geist Al, 2012, WORKSHOP REPORT US D
   Huang RHM, 2015, J ELECTRON TEST, V31, P181, DOI 10.1007/s10836-015-5517-5
   Huang RyanH-M., 2014, Design Automation Conference (DAC), 2014 51st ACM/EDAC/IEEE, P1
   Huang ZF, 2015, J ELECTRON TEST, V31, P349, DOI 10.1007/s10836-015-5533-5
   Jha Niraj K., 2003, TESTING DIGITAL SYST
   Kiamehr S, 2014, DES AUT CON, DOI 10.1145/2593069.2593196
   Kobayashi K, 2014, IEEE T NUCL SCI, V61, P1881, DOI 10.1109/TNS.2014.2318326
   Krishnaswamy Smita., 2012, Design, Analysis and Test of Logic Circuits Under Uncertainty, V115
   Li J, 2015, DES AUT TEST EUROPE, P1579
   Li J, 2016, IEEE COMP SOC ANN, P737, DOI 10.1109/ISVLSI.2016.28
   Li Ji., 2016, Proceedings of the 53rd Annual Design Automation Conference, P55
   Mahatme N., 2014, REL PHYS S 2014 IEEE, p5F?2
   Micron Inc., 2014, 1GB X4 X8 X16 DDR3 S
   Miskov-Zivanov N, 2007, DES AUT TEST EUROPE, P1436
   Miskov-Zivanov N, 2008, IEEE T COMPUT AID D, V27, P803, DOI 10.1109/TCAD.2008.917591
   Naseer R, 2007, IEEE INT SYMP CIRC S, P1879, DOI 10.1109/ISCAS.2007.378282
   Nicolaidis M., 2010, SOFT ERRORS MODERN E, V41
   Petrovic V, 2015, IEEE INT SYMP DESIGN, P203, DOI 10.1109/DDECS.2015.65
   Ramakrishnan K, 2008, ISQED 2008: PROCEEDINGS OF THE NINTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P680, DOI 10.1109/ISQED.2008.164
   Rao RR, 2007, IEEE T COMPUT AID D, V26, P468, DOI 10.1109/TCAD.2007.891036
   Sayil S, 2016, Soft Error Mechanisms, Modeling and Mitigation, P31, DOI [10.1007/978-3-319-30607-0_4, DOI 10.1007/978-3-319-30607-0_4]
   Velamala J, 2011, DES AUT CON, P694
   Wang F, 2010, INT SYM QUAL ELECT, P225, DOI 10.1109/ISQED.2010.5450421
   Wrobel F, 2014, IEEE T NUCL SCI, V61, P1813, DOI 10.1109/TNS.2014.2299762
   Zhang B, 2006, ISQED 2006: PROCEEDINGS OF THE 7TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, P755
   Zhang KY, 2014, IEEE T NUCL SCI, V61, P1583, DOI 10.1109/TNS.2014.2314292
   Zhang M, 2006, IEEE T VLSI SYST, V14, P1368, DOI 10.1109/TVLSI.2006.887832
NR 42
TC 11
Z9 12
U1 0
U2 8
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2017
VL 22
IS 3
AR 57
DI 10.1145/3035496
PG 21
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA1NT
UT WOS:000405207200018
DA 2024-07-18
ER

PT J
AU Park, J
   Baek, S
   Lee, HG
   Nicopoulos, C
   Young, V
   Lee, J
   Kim, J
AF Park, Jaehyun
   Baek, Seungcheol
   Lee, Hyung Gyu
   Nicopoulos, Chrysostomos
   Young, Vinson
   Lee, Junghee
   Kim, Jongman
TI HoPE: Hot-Cacheline Prediction for Dynamic Early Decompression in
   Compressed LLCs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Cache; compression; cache management policy
AB Data compression plays a pivotal role in improving system performance and reducing energy consumption, because it increases the logical effective capacity of a compressedmemory system without physically increasing the memory size. However, data compression techniques incur some cost, such as non-negligible compression and decompression overhead. This overhead becomes more severe if compression is used in the cache. In this article, we aim to minimize the read-hit decompression penalty in compressed Last-Level Caches (LLCs) by speculatively decompressing frequently used cachelines. To this end, we propose a Hot-cacheline Prediction and Early decompression (HoPE) mechanism that consists of three synergistic techniques: Hot-cacheline Prediction (HP), Early Decompression (ED), and Hit-history-based Insertion (HBI). HP and HBI efficiently identify the hot compressed cachelines, while ED selectively decompresses hot cachelines, based on their size information. Unlike previous approaches, the HoPE framework considers the performance balance/tradeoff between the increased effective cache capacity and the decompression penalty. To evaluate the effectiveness of the proposed HoPE mechanism, we run extensive simulations on memory traces obtained from multi-threaded benchmarks running on a full-system simulation framework. We observe significant performance improvements over compressed cache schemes employing the conventional Least-Recently Used (LRU) replacement policy, the Dynamic Re-Reference Interval Prediction (DRRIP) scheme, and the Effective Capacity Maximizer (ECM) compressed cache management mechanism. Specifically, HoPE exhibits system performance improvements of approximately 11%, on average, over LRU, 8% over DRRIP, and 7% over ECM by reducing the read-hit decompression penalty by around 65%, over a wide range of applications.
C1 [Park, Jaehyun] Arizona State Univ, Sch Elect Comp & Energy Engn, 781 S Terrace Rd, Tempe, AZ 85287 USA.
   [Baek, Seungcheol] Samsung Elect Co Ltd, 130 Samseong Ro, Suwon 16678, Gyeonggi Do, South Korea.
   [Lee, Hyung Gyu] Daegu Univ, Sch Comp & Commun Engn, 201 Daegudae Ro, Gyongsan 38453, Gyeongbuk, South Korea.
   [Nicopoulos, Chrysostomos] Univ Cyprus, Dept Elect & Comp Engn, 75 Kallipoleos Ave,POB 20537, CY-1678 Nicosia, Cyprus.
   [Young, Vinson] Georgia Inst Technol, Sch Elect & Comp Engn, North Ave, Atlanta, GA 30332 USA.
   [Lee, Junghee] Univ Texas San Antonio, Dept Elect & Comp Engn, 1 UTSA Circle, San Antonio, TX 78249 USA.
   [Kim, Jongman] Soteria Syst LLC, 1350 Spring St NW,Suite 250, Atlanta, GA 30309 USA.
C3 Arizona State University; Arizona State University-Tempe; Samsung; Daegu
   University; University of Cyprus; University System of Georgia; Georgia
   Institute of Technology; University of Texas System; University of Texas
   at San Antonio (UTSA)
RP Lee, HG (corresponding author), Daegu Univ, Sch Comp & Commun Engn, 201 Daegudae Ro, Gyongsan 38453, Gyeongbuk, South Korea.
EM jaehyun.park.2@asu.edu; bsc11235@gmail.com; hglee@daegu.ac.kr;
   nicopoulos@ucy.ac.cy; vyoung@ece.gatech.edu; junghee.lee@utsa.edu;
   jmankims@gmail.com
RI Park, Jaehyun/JXN-7813-2024
OI Park, Jaehyun/0000-0002-2276-4998; Nicopoulos,
   Chrysostomos/0000-0001-6389-6068; Baek, Seungcheol/0009-0007-1624-4586
FU Basic Science Research Program through the National Research Foundation
   of Korea (NRF) - Ministry of Education [NRF-2013R1A1A2063350]
FX Hyung Gyu Lee is the corresponding author. This research was supported
   in part by the Basic Science Research Program through the National
   Research Foundation of Korea (NRF), funded by the Ministry of Education
   (NRF-2013R1A1A2063350).
CR Abali B, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P73, DOI 10.1109/HPCA.2001.903253
   Adl-Tabatabai A., 2007, P 21 ANN INT C SUP I, P190, DOI [10.1145/1274971.1274999, DOI 10.1145/1274971.1274999]
   Alameldeen AlaaR., 2004, FREQUENT PATTERN COM
   Alameldeen AR, 2004, CONF PROC INT SYMP C, P212
   Apple, 2015, APPL OS X YOS ADV TE
   Arelakis A, 2014, CONF PROC INT SYMP C, P145, DOI 10.1109/ISCA.2014.6853231
   Baek S, 2015, IEEE T COMPUT, V64, P2337, DOI 10.1109/TC.2014.2360518
   Baek S, 2014, ACM T DES AUTOMAT EL, V20, DOI 10.1145/2658989
   Bienia Christian, 2009, P 5 ANN WORKSH MOD B
   Chen X, 2010, IEEE T VLSI SYST, V18, P1196, DOI 10.1109/TVLSI.2009.2020989
   Chikhale K, 2014, INT CONF COMM SYST, P1119, DOI 10.1109/CSNT.2014.229
   Choi JH, 2014, PROC 2014 C RES ADAP, P52
   Franaszek P, 1996, DCC '96 - DATA COMPRESSION CONFERENCE, PROCEEDINGS, P200, DOI 10.1109/DCC.1996.488325
   Hallnor EG, 2005, INT S HIGH PERF COMP, P201, DOI 10.1109/HPCA.2005.4
   Hallnor ErikG., 2004, P 3 WORKSHOP MEMORY, P9
   Jaleel A, 2010, CONF PROC INT SYMP C, P60, DOI 10.1145/1815961.1815971
   Jaleel A, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P208, DOI 10.1145/1454115.1454145
   Kim S, 2011, INT SYMP MICROARCH, P420
   Lee JS, 2000, J SYST ARCHITECT, V46, P1365, DOI 10.1016/S1383-7621(00)00030-8
   Liu HM, 2008, INT SYMP MICROARCH, P222, DOI 10.1109/MICRO.2008.4771793
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Micron, 2013, DAT DDR3 SDRAM UDIMM
   Pekhimenko G, 2012, INT CONFER PARA, P377
   Pekhimenko G, 2015, INT S HIGH PERF COMP, P51, DOI 10.1109/HPCA.2015.7056021
   Qureshi MK, 2007, CONF PROC INT SYMP C, P381, DOI 10.1145/1273440.1250709
   Sardashti Somayeh, 2013, P 46 ANN IEEE ACM IN, P2
   Villa L, 2000, INT SYMP MICROARCH, P214, DOI 10.1109/MICRO.2000.898072
   Wu CJ, 2011, INT SYMP MICROARCH, P430
   Xie YJ, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P135, DOI 10.1109/ICCD.2011.6081388
   Yang J, 2000, INT SYMP MICROARCH, P258, DOI 10.1109/MICRO.2000.898076
NR 31
TC 4
Z9 5
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2017
VL 22
IS 3
AR 40
DI 10.1145/2999538
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA1NT
UT WOS:000405207200001
DA 2024-07-18
ER

PT J
AU Yang, K
   Forte, D
   Tehranipoor, MM
AF Yang, Kun
   Forte, Domenic
   Tehranipoor, Mark M.
TI CDTA: A Comprehensive Solution for Counterfeit Detection, Traceability,
   and Authentication in the IoT Supply Chain
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Counterfeit detection; traceability; authentication; Internet of Things
   (IoT); radio-frequency identification (RFID); supply chain security
ID INSIDER ATTACK DETECTION; IDENTIFICATION; FRAMEWORK; DESIGN
AB The Internet of Things (IoT) is transforming the way we live and work by increasing the connectedness of people and things on a scale that was once unimaginable. However, the vulnerabilities in the IoT supply chain have raised serious concerns about the security and trustworthiness of IoT devices and components within them. Testing for device provenance, detection of counterfeit integrated circuits (ICs) and systems, and traceability of IoT devices are challenging issues to address. In this article, we develop a novel radio-frequency identification (RFID)-based system suitable for counterfeit detection, traceability, and authentication in the IoT supply chain called CDTA. CDTA is composed of different types of on-chip sensors and in-system structures that collect necessary information to detect multiple counterfeit IC types (recycled, cloned, etc.), track and trace IoT devices, and verify the overall system authenticity. Central to CDTA is an RFID tag employed as storage and a channel to read the information from different types of chips on the printed circuit board (PCB) in both power-on and power-off scenarios. CDTA sensor data can also be sent to the remote server for authentication via an encrypted Ethernet channel when the IoT device is deployed in the field. A novel board ID generator is implemented by combining outputs of physical unclonable functions (PUFs) embedded in the RFID tag and different chips on the PCB. A light-weight RFID protocol is proposed to enable mutual authentication between RFID readers and tags. We also implement a secure interchip communication on the PCB. Simulations and experimental results using Spartan 3E FPGAs demonstrate the effectiveness of this system. The efficiency of the radio-frequency (RF) communication has also been verified via a PCB prototype with a printed slot antenna.
C1 [Yang, Kun; Forte, Domenic; Tehranipoor, Mark M.] Univ Florida, Gainesville, FL 32611 USA.
   [Yang, Kun] FICS Res, 601 Gale Lemerand,Bldg 719,Room 119, Gainesville, FL 32611 USA.
   [Forte, Domenic; Tehranipoor, Mark M.] FICS Res, 601 Gale Lemerand,Bldg 719,Room 226, Gainesville, FL 32611 USA.
C3 State University System of Florida; University of Florida
RP Yang, K (corresponding author), Univ Florida, Gainesville, FL 32611 USA.; Yang, K (corresponding author), FICS Res, 601 Gale Lemerand,Bldg 719,Room 119, Gainesville, FL 32611 USA.
EM k.yang@ufl.edu; dforte@ece.ufl.edu; tehranipoor@ece.ufl.edu
OI Forte, Domenic/0000-0002-2794-7320
CR Anderson JH, 2010, ASIA S PACIF DES AUT, P1, DOI 10.1109/ASPDAC.2010.5419927
   Angeles R, 2005, INFORM SYST MANAGE, V22, P51, DOI 10.1201/1078/44912.22.1.20051201/85739.7
   [Anonymous], P ACM IEEE 51 DES AU
   [Anonymous], 2013, SAUDI INT ELECT COMM, DOI DOI 10.1109/SIECPC.2013.6551028
   [Anonymous], 2015, IEEE T VLSI SYST
   [Anonymous], 2011, CISCO VISUAL NETWORK
   [Anonymous], 2015, EPC RAD FREQ ID PROT
   Arthur Charles, 2009, MICROSOFT CUTTING 1M
   Avoine G, 2005, Third IEEE International Conference on Pervasive Computing and Communications, Workshops, P110, DOI 10.1109/PERCOMW.2005.12
   Ben Salem M, 2008, ADV INFORM SECUR, V39, P69
   Bernstein Kerry, 2014, SUPPLY CHAIN HARDWAR
   Carbone James, 2012, SOURCE, P48
   Chakraborty RS, 2009, INT HIGH LEVEL DESIG, P166, DOI 10.1109/HLDVT.2009.5340158
   Chen Lily, 2012, NIST SPECIAL PUBLICA, V800, P164
   Cicerchi Tim, 2014, HIGH CAPACITY RFID T
   Cisco, 2014, CISC TRANSF ITS SUPP
   Cobb WE, 2010, IEEE MILIT COMMUN C, P2168, DOI 10.1109/MILCOM.2010.5680487
   Coyle J., 2012, Supply chain management: a logistics perspective
   DeNardi C, 2006, MICROELECTRON RELIAB, V46, P1569, DOI 10.1016/j.microrel.2006.07.022
   Ellement John R., 2014, 3 MEN FACE CHARGES 1
   Feldhofer M, 2007, IEEE INT SYMP CIRC S, P1839, DOI 10.1109/ISCAS.2007.378272
   Fengchao Zhang, 2015, 2015 IEEE 33rd VLSI Test Symposium (VTS). Proceedings, P1, DOI 10.1109/VTS.2015.7116294
   Freier A., 2011, IETF, V3, P1
   Fujitsu, 2014, WORLDS LARG CAP 64KB
   Guin U, 2014, J ELECTRON TEST, V30, P25, DOI 10.1007/s10836-013-5428-2
   Guin U, 2014, J ELECTRON TEST, V30, P9, DOI 10.1007/s10836-013-5430-8
   Harris PhillipA., 2007, North Carolina Journal of Law Technology, V9, P113
   He K, 2015, ICCAD-IEEE ACM INT, P146, DOI 10.1109/ICCAD.2015.7372562
   He M, 2014, INT SYM DEFEC FAU TO, P240, DOI 10.1109/DFT.2014.6962097
   Helfmeier C., 2013, Proc. ACM SIGSAC Conference on Computer Communications Security, P733
   Henrici D, 2004, SECOND IEEE ANNUAL CONFERENCE ON PERVASIVE COMPUTING AND COMMUNICATIONS WORKSHOPS, PROCEEDINGS, P149
   Holmes Christopher, 2015, DESIGNING IMPLEMENTI
   Hosey A, 2014, ASIAN TEST SYMPOSIUM, P348, DOI 10.1109/ATS.2014.70
   Huang HC, 2011, IEEE T CONSUM ELECTR, V57, P779, DOI 10.1109/TCE.2011.5955222
   IEEE Computer Society, 2009, IEEE STAND LOC METR
   Kanuparthi A., 2013, CYCAR 13 P 2013 ACM, P61
   Karthaus U, 2003, IEEE J SOLID-ST CIRC, V38, P1602, DOI 10.1109/JSSC.2003.817249
   Katz J., 2014, INTRO MODERN CRYPTOG
   Kim JK, 2007, INT FED INFO PROC, V252, P412
   Konigsmark S. C., 2014, P IEEE INT C HARDW S, P1
   Konigsmark STC, 2014, ASIA S PACIF DES AUT, P73, DOI 10.1109/ASPDAC.2014.6742869
   Koushanfar F, 2001, DES AUT CON, P490, DOI 10.1109/DAC.2001.935558
   Koushanfar F, 2012, IEEE T INF FOREN SEC, V7, P51, DOI 10.1109/TIFS.2011.2163307
   Kumar SS, 2008, 2008 IEEE INTERNATIONAL WORKSHOP ON HARDWARE-ORIENTED SECURITY AND TRUST, P67, DOI 10.1109/HST.2008.4559053
   Lehtonen M, 2009, LECT NOTES COMPUT SC, V5538, P291, DOI 10.1007/978-3-642-01516-8_20
   Liao RJ, 2008, EUC 2008: PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING, VOL 1, MAIN CONFERENCE, P519, DOI 10.1109/EUC.2008.105
   Livingston Henry, 2013, COUNTERFEIT INCIDENT
   Mathew S, 2010, LECT NOTES COMPUT SC, V6307, P382, DOI 10.1007/978-3-642-15512-3_20
   MILLER VS, 1986, LECT NOTES COMPUT SC, V218, P417, DOI 10.1007/3-540-39799-x_31
   Mitchell Bradley, 2011, NETWORK ENG CHARGED
   Nedospasov D, 2013, 2013 10TH WORKSHOP ON FAULT DIAGNOSIS AND TOLERANCE IN CRYPTOGRAPHY (FDTC 2013), P30, DOI 10.1109/FDTC.2013.19
   Ohkubo Miyako, 2003, P RFID PRIV WORKSH, V82
   Poslad S., 2011, Ubiquitous computing: Smart devices, environments and interactions
   Qingqing Chen, 2011, 2011 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST), P134, DOI 10.1109/HST.2011.5955011
   Quadir SE, 2016, ACM J EMERG TECH COM, V13, DOI 10.1145/2755563
   Rajendran J., 2013, CCS, P709, DOI DOI 10.1145/2508859.2516656
   Rajendran J, 2012, 2012 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), P84, DOI 10.1109/ISVLSI.2012.40
   Rajendran J, 2012, DES AUT CON, P83
   Rivest R.L., 1983, US Patent, Patent No. [4,405,829, 4405829]
   Rocholl J. C., 2010, Proceedings of the 2010 20th International Conference on Pattern Recognition (ICPR 2010), P2712, DOI 10.1109/ICPR.2010.664
   Roy JA, 2008, DES AUT TEST EUROPE, P948
   Sathyanarayana S, 2013, 2013 IEEE INTERNATIONAL CONFERENCE ON TECHNOLOGIES FOR HOMELAND SECURITY (HST), P473, DOI 10.1109/THS.2013.6699050
   Schultz EE, 2002, COMPUT SECUR, V21, P526, DOI 10.1016/S0167-4048(02)01009-X
   Su Y, 2008, IEEE J SOLID-ST CIRC, V43, P69, DOI 10.1109/JSSC.2007.910961
   Subramanyan P, 2013, DES AUT TEST EUROPE, P1277
   Suh GE, 2007, DES AUT CON, P9, DOI 10.1109/DAC.2007.375043
   Tehranipoor Mark Mohammad, 2015, COUNTERFEIT INTEGRAT, P75
   Tehranipoor Mohammad, 2011, INTRO HARDWARE SECUR
   Tim Dierks, 2008, TRANSPORT LAYER SECU
   US Dep. of Justice, 2010, DEP JUST HOM SEC ANN
   Wankel C., 2007, 21st Century Management: A Reference Handbook
   Want R, 2006, IEEE PERVAS COMPUT, V5, P25, DOI 10.1109/MPRV.2006.2
   Wei LX, 2015, ICCAD-IEEE ACM INT, P152, DOI 10.1109/ICCAD.2015.7372563
   Weis SA, 2004, LECT NOTES COMPUT SC, V2802, P201, DOI 10.1007/978-3-540-39881-3_18
   Yang Jeongkyu, 2005, HAND ECR WORKSH RFID, V10
   Yang K, 2015, PLANT MOL BIOL, V88, P325, DOI 10.1007/s11103-015-0284-3
   Yang K, 2015, ICCAD-IEEE ACM INT, P351, DOI 10.1109/ICCAD.2015.7372591
   Yang K, 2015, LECT NOTES COMPUT SC, V9440, P32, DOI 10.1007/978-3-319-24837-0_3
   Yeager D, 2010, IEEE J SOLID-ST CIRC, V45, P2198, DOI 10.1109/JSSC.2010.2063930
   Yick J, 2008, COMPUT NETW, V52, P2292, DOI 10.1016/j.comnet.2008.04.002
   Yin J, 2010, IEEE J SOLID-ST CIRC, V45, P2404, DOI 10.1109/JSSC.2010.2072631
   Zanetti Davide, 2010, 2010 IEEE International Conference on RFID (IEEE RFID 2010), P37, DOI 10.1109/RFID.2010.5467257
   Zanetti Davide, 2013, P 20 ANN NETW DISTR
   Zhang XH, 2014, IEEE T VLSI SYST, V22, P1016, DOI 10.1109/TVLSI.2013.2264063
   Zhang XH, 2012, DES AUT CON, P703
   Zhou W, 2009, EUR J OPER RES, V198, P252, DOI 10.1016/j.ejor.2008.09.017
NR 86
TC 27
Z9 30
U1 0
U2 31
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAY
PY 2017
VL 22
IS 3
AR 42
DI 10.1145/3005346
PG 31
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA FA1NT
UT WOS:000405207200003
DA 2024-07-18
ER

PT J
AU Bouakaz, A
   Fradet, P
   Girault, A
AF Bouakaz, Adnan
   Fradet, Pascal
   Girault, Alain
TI Symbolic Analyses of Dataflow Graphs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Synchronous dataflow graphs; static analysis; throughput; latency;
   buffer minimization
AB The synchronous dataflow model of computation is widely used to design embedded stream-processing applications under strict quality-of-service requirements (e. g., buffering size, throughput, input-output latency). The required analyses can either be performed at compile time (for design space exploration) or at runtime (for resource management and reconfigurable systems). However, these analyses have an exponential time complexity, which may cause a huge runtime overhead or make design space exploration unacceptably slow.
   In this article, we argue that symbolic analyses are more appropriate since they express the system performance as a function of parameters (i. e., input and output rates, execution times). Such functions can be quickly evaluated for each different configuration or checked with respect to different quality-of-service requirements. We provide symbolic analyses for computing the maximal throughput of acyclic synchronous dataflow graphs, theminimum required buffers for which as soon as possible (ASAP) scheduling achieves this throughput, and finally, the corresponding input-output latency of the graph. The article first investigates these problems for a single parametric edge. The results are extended to general acyclic graphs using linear approximation techniques. We assess the proposed analyses experimentally on both synthetic and real benchmarks.
C1 [Bouakaz, Adnan; Fradet, Pascal; Girault, Alain] Inria, Rocquencourt, France.
   [Bouakaz, Adnan; Fradet, Pascal; Girault, Alain] Univ Grenoble Alpes, Lab LIG, Grenoble, France.
   [Bouakaz, Adnan; Fradet, Pascal; Girault, Alain] CNRS, Lab LIG, F-38000 Grenoble, France.
C3 Inria; Communaute Universite Grenoble Alpes; Institut National
   Polytechnique de Grenoble; Universite Grenoble Alpes (UGA); Centre
   National de la Recherche Scientifique (CNRS); Communaute Universite
   Grenoble Alpes; Institut National Polytechnique de Grenoble; Universite
   Grenoble Alpes (UGA); Centre National de la Recherche Scientifique
   (CNRS)
RP Bouakaz, A (corresponding author), Inria, Rocquencourt, France.; Bouakaz, A (corresponding author), Univ Grenoble Alpes, Lab LIG, Grenoble, France.; Bouakaz, A (corresponding author), CNRS, Lab LIG, F-38000 Grenoble, France.
EM adnan.bouakaz@inria.fr; pascal.fradet@inria.fr; alain.girault@inria.fr
CR [Anonymous], 1974, PROC IFIP C 74
   Battacharyya S. S., 1996, Software Synthesis from Dataflow Graphs
   Bebelis Vagelis, 2013, INT C EMB SOFTW EMSO, P1
   Bempelis Evangelos, 2015, THESIS
   Bhattacharya B, 2001, IEEE T SIGNAL PROCES, V49, P2408, DOI 10.1109/78.950795
   Bhattacharyya Shuvra S., 2000, EMBEDDED MULTIPROCES
   Bodin B, 2013, IEEE SYM EMBED SYST, P105, DOI 10.1109/ESTIMedia.2013.6704509
   Bouakaz Adnan, 2016, 8742 INRIA
   Bouakaz Adnan, 2016, P 2016 IEEE 22 REAL, P199
   Damavandpeyma M, 2012, PR IEEE COMP DESIGN, P219, DOI 10.1109/ICCD.2012.6378644
   Dennis J. B., 1974, Programming Symposium, P362
   Desnos K, 2013, 2013 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION (IC-SAMOS), P41, DOI 10.1109/SAMOS.2013.6621104
   Fradet P, 2012, DES AUT TEST EUROPE, P769
   Geilen M, 2010, ACM T EMBED COMPUT S, V10, DOI 10.1145/1880050.1880052
   Ghamarian AH, 2008, DES AUT TEST EUROPE, P114
   Ghamarian AH, 2007, DSD 2007: 10TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, P189, DOI 10.1109/DSD.2007.4341468
   Kumar A, 2011, EMBED SYST, P1, DOI 10.1007/978-94-007-0083-3_1
   LEE EA, 1987, P IEEE, V75, P1235, DOI 10.1109/PROC.1987.13876
   Marchetti O, 2009, EUR J OPER RES, V197, P532, DOI 10.1016/j.ejor.2008.07.037
   Moreira O, 2010, IEEE T COMPUT, V59, P188, DOI 10.1109/TC.2009.155
   Skelin M, 2014, ELECTRON P THEOR COM, P65, DOI 10.4204/EPTCS.145.7
   Skelin M, 2015, 2015 PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE (EMSOFT), P95, DOI 10.1109/EMSOFT.2015.7318264
   Stuijk S., 2006, P APPL CONC SYST DES, P276, DOI DOI 10.1109/ACSD.2006.23
   Stuijk S, 2006, DES AUT CON, P899, DOI 10.1109/DAC.2006.229409
   Thies W, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P365, DOI 10.1145/1854273.1854319
NR 25
TC 2
Z9 5
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2017
VL 22
IS 2
AR 39
DI 10.1145/3007898
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA ER9CH
UT WOS:000399120800020
DA 2024-07-18
ER

PT J
AU Kashif, H
   Patel, H
   Fischmeister, S
AF Kashif, Hany
   Patel, Hiren
   Fischmeister, Sebastian
TI Path Selection for Real-Time Communication on Priority-Aware NoCs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Network-on-chip; path selection
ID INTEGRATED SERVICES NETWORKS; PROCESSOR SHARING APPROACH; SCHEDULABILITY
   ANALYSIS; AETHEREAL NETWORK; FLOW-CONTROL; CHIP; SYSTEMS; TASKS
AB This work investigates selecting paths for communication flows when deploying a hard real-time application on a chip-multiprocessor system. This chip-multiprocessor system uses a priority-aware real-time network-on-chip interconnect between the processors. Given a mapping of the computation tasks onto the chip-multiprocessor, the problem we address in this work is to discover paths the communication flows take such that hard real-time deadlines of flows are met. Furthermore, we must ensure that deadlines are met even in the presence of direct and indirect interference from other flows sharing network links on the path. To achieve this, our algorithm utilizes a stage-level analysis for real-time communication to determine the impact of a network link being used by a flow, and its effect on other flows sharing the link. The path selection algorithm uses heuristics such as selecting links with least interference, and considering lower-priority flows when dedicating links to paths of higher-priority flows since an optimal one is intractable. The algorithm also considers constraints on the number of virtual channels at each router port in the network. The statistically significant experimental results show an improvement in schedulability by 5% and 12% over existing path selection algorithms such as Minimum Interference Routing and Widest Shortest Path algorithms, respectively. We also present a set-top box case study to further illustrate the benefits of using the proposed algorithm.
C1 [Kashif, Hany; Patel, Hiren; Fischmeister, Sebastian] Univ Waterloo, Dept Elect & Comp Engn, 200 Univ Ave West, Waterloo, ON N2L 3G1, Canada.
C3 University of Waterloo
RP Kashif, H (corresponding author), Univ Waterloo, Dept Elect & Comp Engn, 200 Univ Ave West, Waterloo, ON N2L 3G1, Canada.
EM hkashif@uwaterloo.ca; hiren.patel@uwaterloo.ca; sfischme@uwaterloo.ca
CR Bisti L, 2012, REAL-TIME SYST, V48, P527, DOI 10.1007/s11241-012-9153-1
   Cormen T. H., 2009, Introduction to Algorithms, VSecond
   DALLY WJ, 1987, IEEE T COMPUT, V36, P547, DOI 10.1109/TC.1987.1676939
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Figueiredo GB, 2006, COMPUT NETW, V50, P1710, DOI 10.1016/j.comnet.2005.06.015
   Gangwal OP, 2005, PHILIPS RES BOOK SER, V3, P1
   Goossens K, 2005, IEEE DES TEST COMPUT, V22, P414, DOI 10.1109/MDT.2005.99
   Guerin RA, 1997, GLOB TELECOMM CONF, P1903, DOI 10.1109/GLOCOM.1997.644603
   Jayachandran P, 2007, EUROMICRO, P29, DOI 10.1109/ECRTS.2007.80
   Jayachandran P, 2009, EUROMICRO, P13, DOI 10.1109/ECRTS.2009.15
   KANDLUR DD, 1992, IEEE T COMPUT, V41, P1257, DOI 10.1109/12.166603
   KANDLUR DD, 1994, IEEE T PARALL DISTR, V5, P1044, DOI 10.1109/71.313121
   Kar K, 2000, IEEE J SEL AREA COMM, V18, P2566, DOI 10.1109/49.898737
   Kashif H, 2015, IEEE T COMPUT, V64, P1177, DOI 10.1109/TC.2014.2315617
   Kashif H, 2014, ASIA S PACIF DES AUT, P113, DOI 10.1109/ASPDAC.2014.6742875
   Kashif H, 2013, IEEE REAL TIME, P247, DOI 10.1109/RTAS.2013.6531097
   Kashif H, 2012, ASIA S PACIF DES AUT, P499, DOI 10.1109/ASPDAC.2012.6165004
   Le Boudec J.-Y., 2001, NETWORK CALCULUS THE
   Lee HG, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1255456.1255460
   Lee SG, 1996, J PARALLEL DISTR COM, V35, P211, DOI 10.1006/jpdc.1996.0083
   LEHOCZKY JP, 1990, PROCEEDINGS : 11TH REAL-TIME SYSTEMS SYMPOSIUM, P201, DOI 10.1109/REAL.1990.128748
   Lu ZH, 2008, IEEE T VLSI SYST, V16, P1021, DOI 10.1109/TVLSI.2008.2000673
   Mäki-Turja J, 2005, EUROMICRO, P127, DOI 10.1109/ECRTS.2005.15
   Millberg M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P890, DOI 10.1109/DATE.2004.1269001
   Nam K, 1999, INT J HIGH SPEED COM, V10, P343, DOI 10.1142/S012905339900017X
   Palencia J.C., 2005, Journal of Embedded Computing, V1, P225
   Palencia JC, 1998, REAL TIM SYST SYMP P, P26, DOI 10.1109/REAL.1998.739728
   Parekh AK, 1993, IEEE ACM T NETWORK, V1, P344, DOI 10.1109/90.234856
   PAREKH AK, 1994, IEEE ACM T NETWORK, V2, P137, DOI 10.1109/90.298432
   Phan LTX, 2008, REAL TIM SYST SYMP P, P59, DOI 10.1109/RTSS.2008.47
   Ramanujam RS, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2505055
   Shi Z, 2007, NOCS 2008: SECOND IEEE INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P161, DOI 10.1109/NOCS.2008.11
   Shi Z, 2010, REAL-TIME SYST, V46, P360, DOI 10.1007/s11241-010-9108-3
   Shi Zheng, 2009, THESIS
   Shin KG, 2000, IEEE T PARALL DISTR, V11, P318, DOI 10.1109/71.841746
   SHUKLA SB, 1991, ACM COMP AR, V19, P222, DOI 10.1145/115953.115975
   Suri S., 2001, P INT WORKSH QUAL FU
   Taktak S, 2008, ACM T DES AUTOMAT EL, V13, DOI 10.1145/1297666.1297672
   Thiele L, 2000, ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV, P101, DOI 10.1109/ISCAS.2000.858698
   Tindell K., 1994, Microprocessing & Microprogramming, V40, P117, DOI 10.1016/0165-6074(94)90080-9
NR 40
TC 2
Z9 2
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2016
VL 21
IS 3
AR 53
DI 10.1145/2866572
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DT4BD
UT WOS:000381424000018
DA 2024-07-18
ER

PT J
AU Kim, Y
   Yoo, S
   Lee, S
AF Kim, Youngsik
   Yoo, Sungjoo
   Lee, Sunggu
TI Improving Write Performance by Controlling Target Resistance
   Distributions in MLC PRAM
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Phase change RAM; multi-level cell; write
   performance; resistance distribution
ID PHASE-CHANGE MEMORY; DRIFT; ARCHITECTURE; SYSTEM
AB Multi-level cell (MLC) phase change RAM (PRAM) is expected to offer lower cost main memory than DRAM. However, poor write performance is one of the most critical problems for practical applications of MLC PRAM. In this article, we present two schemes to improve write performance by controlling the target resistance distribution of MLC PRAM cells. First, we propose multiple RESET/SET operations that relax the target resistance bands of intermediate logic levels with additional RESET/SET operations, which reduces the program time of intermediate logic levels, thereby improving write performance. Second, we propose a twostep write scheme consisting of lightweight write and idle-time completion write that exploits the fact that hot dirty data tend to be overwritten in a short time period and the MLC PRAM often has long idle times. Experimental results show that the multiple RESET/SET and two-step write schemes result in an average IPC improvement of 15.7% and 10.4%, respectively, on a hybrid DRAM/PRAM main memory subsystem. Furthermore, their integrated solution results in an average IPC improvement of 23.2% (up to 46.4%).
C1 [Kim, Youngsik; Lee, Sunggu] Pohang Univ Sci & Technol, Dept Elect Engn, Pohang, South Korea.
   [Yoo, Sungjoo] Seoul Natl Univ, Dept Comp Sci & Engn, Seoul 151, South Korea.
C3 Pohang University of Science & Technology (POSTECH); Seoul National
   University (SNU)
RP Kim, Y (corresponding author), Pohang Univ Sci & Technol, Dept Elect Engn, Pohang, South Korea.
EM kaengsik@postech.ac.kr; yeonbin@snu.ac.kr; slee@postech.ac.kr
FU Research Resettlement Fund for the new faculty of Seoul National
   University; IT R&D program of MKE/KEIT [10041608]; SK Hynix
FX This work was supported by Research Resettlement Fund for the new
   faculty of Seoul National University, the IT R&D program of MKE/KEIT
   (No. 10041608, Embedded System Software for New Memorybased Smart
   Devices) and SK Hynix.
CR [Anonymous], P JEDEC SERV MEM FOR
   [Anonymous], 2011, PROC INT ELECT DEVIC, DOI DOI 10.1109/IEDM.2011.6131482
   [Anonymous], 2012, INT TECHN ROADM SEM
   Awasthi M., 2012, P 18 INT S HIGH PERF
   Boniardi M, 2010, IEEE T ELECTRON DEV, V57, P2690, DOI 10.1109/TED.2010.2058771
   Close GF, 2013, IEEE T CIRCUITS-I, V60, P1521, DOI 10.1109/TCSI.2012.2220459
   Dhiman G, 2009, DES AUT CON, P664
   DUMAS S, 2011, P JEDEC MOB MEM FOR
   Gleixner B, 2009, NVMTS: 2009 10TH ANNUAL NON-VOLATILE MEMORY TECHNOLOGY SYMPOSIUM, P7, DOI 10.1109/NVMT.2009.5429783
   Guangyu Sun, 2011, 2011 16th Asia and South Pacific Design Automation Conference, ASP-DAC 2011, P211, DOI 10.1109/ASPDAC.2011.5722186
   Hay A, 2011, INT SYMP MICROARCH, P186
   Hoeju Chung, 2011, 2011 IEEE International Solid-State Circuits Conference (ISSCC 2011), P500, DOI 10.1109/ISSCC.2011.5746415
   Hwang YN, 2010, S VLSI TECH, P201, DOI 10.1109/VLSIT.2010.5556227
   Ielmini D, 2007, IEEE T ELECTRON DEV, V54, P308, DOI 10.1109/TED.2006.888752
   Ielmini D, 2009, IEEE T ELECTRON DEV, V56, P1070, DOI 10.1109/TED.2009.2016397
   Jiang L., 2012, P 18 INT S HIGH PERF
   Jiang L, 2012, INT SYMP MICROARCH, P1, DOI 10.1109/MICRO.2012.10
   Jiang LB, 2012, PROCEEDINGS OF 2012 IEEE 14TH INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY, P392, DOI 10.1109/ICCT.2012.6511249
   Joshi M, 2011, INT S HIGH PERF COMP, P345, DOI 10.1109/HPCA.2011.5749742
   Jung Ho Ahn, 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P74
   Kang S, 2007, IEEE J SOLID-ST CIRC, V42, P210, DOI 10.1109/JSSC.2006.888349
   Kim K, 2005, INT RELIAB PHY SYM, P157, DOI 10.1109/RELPHY.2005.1493077
   Kim Y., 2015, PACKAGE MLC PRAM MOD
   Kim Y., 2015, TECHNICAL NOTE MODEL
   Lee BC, 2009, CONF PROC INT SYMP C, P2, DOI 10.1145/1555815.1555758
   Lei Jiang, 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P127, DOI 10.1109/ISLPED.2011.5993624
   Li B., 2014, P C DES AUT TEST EUR
   Li J., 2011, P IEEE INT EL DEV M
   Liu JM, 2012, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2012.6237001
   Liu RS, 2014, ACM SIGPLAN NOTICES, V49, P455, DOI 10.1145/2541940.2541957
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Mirhoseini A, 2012, DES AUT CON, P68
   Nirschl T, 2007, INT EL DEVICES MEET, P461, DOI 10.1109/IEDM.2007.4418973
   Pantazi A., 2009, P EUR S PHAS CHANG O
   Papandreou N, 2011, IEEE INT SYMP CIRC S, P329
   Papandreou N., 2011, P 3 IEEE INT MEM WOR
   Pozidis H., 2011, P EUR S PHAS CHANG O
   Qureshi M. K., 2010, P 16 INT S HIGH PERF, P1
   Qureshi MK, 2012, CONF PROC INT SYMP C, P380, DOI [10.1109/ISCA.2012.6237033, 10.1145/2366231.2337203]
   Qureshi MK, 2010, CONF PROC INT SYMP C, P153, DOI 10.1145/1816038.1815981
   Qureshi MK, 2009, CONF PROC INT SYMP C, P24, DOI 10.1145/1555815.1555760
   Sampson Adrian, 2013, 2013 46th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO). Proceedings, P25, DOI 10.1145/2540708.2540712
   Sangyeun Cho, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P347
   Seong N.H., 2013, Proceedings of the International Symposium on Computer Architecture (ISCA), P440
   Villa Corrado, 2010, 2010 IEEE International Solid-State Circuits Conference (ISSCC), P270, DOI 10.1109/ISSCC.2010.5433916
   Wang J, 2011, 2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), P175, DOI 10.1109/ICCD.2011.6081394
   Xu C., 2013, P 60 ANN DES AUT C D
   Xu W, 2010, INT SYM QUAL ELECT, P356, DOI 10.1109/ISQED.2010.5450549
   Yang BD, 2007, IEEE INT SYMP CIRC S, P3014, DOI 10.1109/ISCAS.2007.377981
   Youngdon Choi, 2012, 2012 IEEE International Solid-State Circuits Conference (ISSCC), P46, DOI 10.1109/ISSCC.2012.6176872
   Yue JH, 2013, INT S HIGH PERF COMP, P282, DOI 10.1109/HPCA.2013.6522326
   Zhang WY, 2011, I C DEPEND SYS NETWO, P197, DOI 10.1109/DSN.2011.5958219
NR 52
TC 3
Z9 4
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2016
VL 21
IS 2
AR 23
DI 10.1145/2820610
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DE3SM
UT WOS:000370550400005
DA 2024-07-18
ER

PT J
AU Pomeranz, I
AF Pomeranz, Irith
TI Design-for-Testability for Functional Broadside Tests under Primary
   Input Constraints
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Design-for-testability; functional broadside tests; scan
   circuits; transition faults
ID GENERATION
AB Functional broadside tests avoid overtesting of delay faults by creating functional operation conditions during the clock cycles where delay faults are detected. When a circuit is embedded in a larger design, a functional broadside test needs to take into consideration the functional constraints that the design creates for its primary input vectors. At the same time, application of primary input vectors as part of a scanbased test requires hardware support. An earlier work considered the case where a primary input vector is held constant during a test. The approach described in this article matches the hardware for applying primary input vectors to the functional constraints that the design creates. This increases the transition fault coverage that can be achieved by functional broadside tests. This article also considers the effect on the transition fault coverage achievable using close-to-functional broadside tests.
C1 [Pomeranz, Irith] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu
CR [Anonymous], 2008, P IEEE INT TEST C
   Jas A, 2006, INT SYM DEFEC FAU TO, P215, DOI 10.1109/DFT.2006.13
   Kahng AB, 2013, ICCAD-IEEE ACM INT, P705, DOI 10.1109/ICCAD.2013.6691192
   Konuk H., 2015, P DES AUT C
   Kundu S., 2013, P DES AUT C
   Lin YC, 2005, ASIA S PACIF DES AUT, P166
   Moghaddam Elham K., 2010, 2010 28th VLSI Test Symposium (VTS 2010), P177, DOI 10.1109/VTS.2010.5469580
   Polian I., 2006, Proc. Design, P1
   Pomeranz I, 2004, DES AUT CON, P928, DOI 10.1145/996566.996813
   Pomeranz I, 2012, IET COMPUT DIGIT TEC, V6, P223, DOI 10.1049/iet-cdt.2011.0163
   Pomeranz I, 2009, IET COMPUT DIGIT TEC, V3, P1, DOI 10.1049/iet-cdt:20070144
   Pomeranz I, 2006, IEEE T COMPUT AID D, V25, P2207, DOI 10.1109/TCAD.2005.860959
   Pomeranz I, 2015, DES AUT CON, DOI 10.1145/2744769.2744844
   Pomeranz I, 2013, IEEE T COMPUT AID D, V32, P442, DOI 10.1109/TCAD.2012.2227258
   Pomeranz I, 2009, INT SYM DEFEC FAU TO, P38, DOI 10.1109/DFT.2009.12
   Ravi S., 2014, ACM T DES AUTOMAT EL, V19, P4
   Rearick J, 2001, INT TEST CONF P, P624, DOI 10.1109/TEST.2001.966682
   Sarrazin S., 2013, P DES AUT TEST EUR C
   Saxena J, 2003, INT TEST CONF P, P1098, DOI 10.1109/TEST.2003.1271098
   Syal M., 2006, P INT TEST C
   Xiang D, 2012, ACM T DES AUTOMAT EL, V17, DOI 10.1145/2159542.2159550
   Xu Q, 2006, IEEE T COMPUT, V55, P470, DOI 10.1109/TC.2006.56
NR 22
TC 1
Z9 2
U1 0
U2 7
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2016
VL 21
IS 2
AR 35
DI 10.1145/2831231
PG 18
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA DE3SM
UT WOS:000370550400017
DA 2024-07-18
ER

PT J
AU Pomeranz, I
AF Pomeranz, Irith
TI FOLD: Extreme Static Test Compaction by Folding of Functional Test
   Sequences
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Functional test sequences; static test compaction; test
   generation
ID IMPROVE
AB This article introduces a new approach to extreme static test compaction for functional test sequences that modifies the sequence in order to enhance the ability to omit test vectors from it and thus compact it. In the new approach, modification of the sequence and omission of test vectors from it are tightly coupled by focusing both subprocedures on subsequences of limited lengths. In a new process that is referred to as folding, a subsequence is partitioned into two halves, and the goal of the modification is to ensure that the two halves are as similar as possible. With similar halves, the expectation is that it will be possible to omit test vectors from the subsequence. Experimental results demonstrate that the procedure produces extremely short functional test sequences for benchmark circuits.
C1 Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Pomeranz, I (corresponding author), Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA.
EM pomeranz@ecn.purdue.edu
FU National Science Foundation Grant [CCF-1320263]; Division of Computing
   and Communication Foundations; Direct For Computer & Info Scie & Enginr
   [1320263] Funding Source: National Science Foundation
FX The work was supported in part by National Science Foundation Grant No.
   CCF-1320263.
CR [Anonymous], 2008, P IEEE INT TEST C
   Bommu SK, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P140, DOI 10.1109/ICCAD.1998.742864
   Corno F, 1997, EUR CONF DESIG AUTOM, P37, DOI 10.1109/EDTC.1997.582327
   Dimopoulos M, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P194, DOI 10.1109/DATE.2004.1268848
   Hsiao MS, 1998, DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS, P577, DOI 10.1109/DATE.1998.655916
   Maxwell PC, 1996, INTERNATIONAL TEST CONFERENCE 1996, PROCEEDINGS, P250, DOI 10.1109/TEST.1996.556969
   Nachman L, 1996, DIG PAP INT SYMP FAU, P44, DOI 10.1109/FTCS.1996.534593
   Parvathala P, 2002, INT TEST CONF P, P590, DOI 10.1109/TEST.2002.1041810
   Pomeranz I, 1997, PR IEEE COMP DESIGN, P360, DOI 10.1109/ICCD.1997.628895
   Pomeranz I, 1996, DES AUT CON, P215, DOI 10.1109/DAC.1996.545575
   Pomeranz I, 2002, IEEE T COMPUT, V51, P866, DOI 10.1109/TC.2002.1017705
   Pomeranz I, 2001, IEEE T COMPUT AID D, V20, P336, DOI 10.1109/43.908476
   Pomeranz I, 2014, IEEE T VLSI SYST, V22, P779, DOI 10.1109/TVLSI.2013.2253499
   Rearick J, 2001, INT TEST CONF P, P624, DOI 10.1109/TEST.2001.966682
   Roy R. K., 1988, IEEE International Conference on Computer-Aided Design, ICCAD-88. Digest of Technical Papers (IEEE Cat. No.88CH2657-5), P382, DOI 10.1109/ICCAD.1988.122533
   Rudnick EM, 1996, IEEE IC CAD, P67, DOI 10.1109/ICCAD.1996.568942
   Sauer M., 2012, P IEEE INT TEST C, P1, DOI [10.1109/TEST.2012.6401550, DOI 10.1109/TEST.2012.6401550]
   Saxena J, 2003, INT TEST CONF P, P1098, DOI 10.1109/TEST.2003.1271098
   Tong JG, 2012, INT SYM QUAL ELECT, P694, DOI 10.1109/ISQED.2012.6187567
   Xijiang Lin, 2000, Proceedings 18th IEEE VLSI Test Symposium, P205, DOI 10.1109/VTEST.2000.843847
NR 20
TC 1
Z9 1
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD SEP
PY 2015
VL 20
IS 4
SI SI
AR 57
DI 10.1145/2764455
PG 19
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CS8NO
UT WOS:000362344900011
DA 2024-07-18
ER

PT J
AU Baranowski, R
   Kochte, MA
   Wunderlich, HJ
AF Baranowski, Rafal
   Kochte, Michael A.
   Wunderlich, Hans-Joachim
TI Reconfigurable Scan Networks: Modeling, Verification, and Optimal
   Pattern Generation
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Verification; Performance; Access pattern generation; design
   for debug and diagnosis; DFT verification; IJTAG; JTAG; pattern
   retargeting; 1687-2014; reconfigurable scan network; 1149.1-2013
ID SET
AB Efficient access to on-chip instrumentation is a key requirement for post-silicon validation, test, debug, bringup, and diagnosis. Reconfigurable scan networks, as proposed by, for example, IEEE Std 1687-2014 and IEEE Std 1149.1-2013, emerge as an effective and affordable means to cope with the increasing complexity of on-chip infrastructure.
   Reconfigurable scan networks are often hierarchical and may have complex structural and functional dependencies. Common approaches for scan verification based on static structural analysis and functional simulation are not sufficient to ensure correct operation of these types of architectures. To access an instrument in a reconfigurable scan network, a scan-in bit sequence must be generated according to the current state and structure of the network. Due to sequential and combinational dependencies, the access pattern generation process (pattern retargeting) poses a complex decision and optimization problem.
   This article presents the first generalized formal model that considers structural and functional dependencies of reconfigurable scan networks and is directly applicable to 1687-2014-based and 1149.1-2013-based scan architectures. This model enables efficient formal verification of complex scan networks, as well as automatic generation of access patterns. The proposed pattern generation method supports concurrent access to multiple target scan registers (access merging) and generates short scan-in sequences.
C1 [Baranowski, Rafal; Kochte, Michael A.; Wunderlich, Hans-Joachim] Univ Stuttgart, Inst Tech Informat, D-70569 Stuttgart, Germany.
C3 University of Stuttgart
RP Baranowski, R (corresponding author), Univ Stuttgart, Inst Tech Informat, Pfaffenwaldring 47, D-70569 Stuttgart, Germany.
EM rafal.baranowksi@informatik.uni-stuttgart.de
RI Wunderlich, Hans-Joachim/AAI-1902-2019
OI Wunderlich, Hans-Joachim/0000-0003-4536-8290
FU German Research Foundation (DFG) [WU 245/17-1]
FX This work was supported by the German Research Foundation (DFG) under
   grant WU 245/17-1 (ACCESS).
CR [Anonymous], 1950, Introduction to Metamathematics
   [Anonymous], 2013, 114912013 IEEE
   Baradaran R., 2013, 2013 18th IEEE European Test Symposium (ETS), P1
   Baranowski R., 2014, THESIS U STUTTGART
   Baranowski R, 2012, INT TEST CONF P
   Benso A, 2008, IEEE T VLSI SYST, V16, P397, DOI 10.1109/TVLSI.2008.917412
   Biere A, 2003, ADV COMPUT, V58, P117
   BRUCE, 1996, Patent No. 5517637
   Bryant R. E., 1990, 27th ACM/IEEE Design Automation Conference. Proceedings 1990 (Cat. No.90CH2894-4), P517, DOI 10.1109/DAC.1990.114910
   Dahbura A. T., 1989, International Test Conference 1989. Proceedings. Meeting the Tests of Time (Cat. No.89CH2742-5), P55, DOI 10.1109/TEST.1989.82277
   Diamantidis I., 2005, P 3 IEEE INT WORKSH, P25
   Een N., 2006, J SATISFIABILITY BOO, V2, P1, DOI DOI 10.3233/SAT190014
   Eichelberger E.B., 1977, P DAC, P462
   Eklow B, 2006, PROC EUR TEST SYMP, P253
   Fisher R., 2002, US Patent App., Patent No. [10/300,513, 10300513]
   Gebser M, 2007, LECT NOTES COMPUT SC, V4483, P260, DOI 10.1007/978-3-540-72200-7_23
   Gebser M, 2011, THEOR PRACT LOG PROG, V11, P323, DOI 10.1017/S1471068410000554
   Kamepalli H. B., 2006, US Patent App, Patent No. [7,055,118, 7055118]
   Larsson E., 2012, 2012 21st Asian Test Symposium (ATS 2012). Proceedings, P71, DOI 10.1109/ATS.2012.74
   Larsson E, 2012, IEEE INT SYMP DESIGN, P7, DOI 10.1109/DDECS.2012.6219013
   Marinissen EJ, 2002, INT TEST CONF P, P519, DOI 10.1109/TEST.2002.1041802
   McMillan KL, 2003, LECT NOTES COMPUT SC, V2725, P1
   Melocco K, 2003, INT TEST CONF P, P358, DOI 10.1109/TEST.2003.1270858
   Rearick J., 2005, P IEEE INT TEST C IT
   Rearick J., 2006, INT TEST C ITC
   Remmers J, 2004, INT TEST CONF P, P847
   Sheeran M, 2000, LECT NOTES COMPUT SC, V1954, P108
   Singh H, 1997, INT TEST CONF P, P256, DOI 10.1109/TEST.1997.639621
   Stollon N, 2011, ON-CHIP INSTRUMENTATION: DESIGN AND DEBUG FOR SYSTEMS ON CHIP, P1, DOI 10.1007/978-1-4419-7563-8
   Zadegan FG, 2011, DES AUT TEST EUROPE, P1412
   Zadegan FG, 2012, IEEE T COMPUT, V61, P1459, DOI 10.1109/TC.2011.155
NR 31
TC 38
Z9 40
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2015
VL 20
IS 2
AR 30
DI 10.1145/2699863
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CC7RL
UT WOS:000350565900014
DA 2024-07-18
ER

PT J
AU Gupte, A
   Vyas, S
   Jones, PH
AF Gupte, Adwait
   Vyas, Sudhanshu
   Jones, Phillip H.
TI A Fault-Aware Toolchain Approach for FPGA Fault Tolerance
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Reliability; Design; Experimentation; Performance; Fault tolerance;
   reconfigurable hardware; design automation
ID IN SELF-TEST; LOGIC BLOCKS; DIAGNOSIS; YIELD; METHODOLOGIES; CIRCUITS;
   ARRAYS; DESIGN
AB As the size and density of silicon chips continue to increase, maintaining acceptable manufacturing yields has become increasingly difficult. Recent works suggest that lithography techniques are reaching their limits with respect to enabling high yield fabrication of small-scale devices, thus there is an increasing need for techniques that can tolerate fabrication time defects. One candidate technology to help combat these defects is reconfigurable hardware. The flexible nature of reconfigurable devices, such as Field Programmable Gate Arrays (FPGAs), makes it possible for them to route around defective areas of a chip after the device has been packaged and deployed into the field.
   This work presents a technique that aims to increase the effective yield of FPGA manufacturing by reclaiming a portion of chips that would be ordinarily classified as unusable. In brief, we propose a modification to existing commercial toolchain flows to make them fault aware. A phase is added to identify faults within the chip. The locations of these faults are then used by the toolchain to avoid faults during the placement and routing phase.
   Specifically, we have applied our approach to the Xilinx commercial toolchain flow and evaluated its tolerance to both logic and routing resource faults. Our findings show that, at a cost of 5-10% in device frequency performance, the modified toolchain flow can tolerate up to 30% of logic resources being faulty and, depending on the nature of the target application, can tolerate 1-30% of the device's routing resources being faulty. These results provide strong evidence that commercial toolchains not designed for the purpose of tolerating faults can still be greatly leveraged in the presence of faults to place and route circuits in an efficient manner.
C1 [Gupte, Adwait; Vyas, Sudhanshu; Jones, Phillip H.] Iowa State Univ, Dept Elect & Comp Engn, Ames, IA 50011 USA.
C3 Iowa State University
RP Jones, PH (corresponding author), Iowa State Univ, Dept Elect & Comp Engn, Ames, IA 50011 USA.
EM phjones@iastate.edu
CR Agarwal A, 2013, ACM T DES AUTOMAT EL, V18, DOI 10.1145/2442087.2442104
   Almurib HAF, 2014, IEEE T COMPUT, V63, P1540, DOI 10.1109/TC.2013.34
   Amerson R., 1995, Proceedings IEEE Symposium on FPGAs for Custom Computing Machines (Cat. No.95TB8077), P32, DOI 10.1109/FPGA.1995.477406
   Amouri A., 2012, 2012 22nd International Conference on Field Programmable Logic and Applications (FPL), P284, DOI 10.1109/FPL.2012.6339194
   Amouri A, 2012, 2012 INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT'12), P215, DOI 10.1109/FPT.2012.6412136
   [Anonymous], P 23 INT C FIELD PRO
   [Anonymous], EMBEDDED SYSTEMS DES
   [Anonymous], EAS 6 FPGA PROD BRIE
   [Anonymous], P INT C FIELD PROGR
   [Anonymous], P ACM INT WORKSH FIE
   [Anonymous], VIRT 5 FPGA DAT
   [Anonymous], 2013, INT TECHN ROADM SEM
   Betz V., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P213
   Campregher N., 2005, Proceedings. 2005 International Conference on Field Programmable Logic and Applications (IEEE Cat. No.05EX1155), P725
   Campregher N., 2005, FPGA '05, P138
   Cheatham JA, 2006, ACM T DES AUTOMAT EL, V11, P501, DOI 10.1145/1142155.1142167
   Chi-Feng Wu, 1999, 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453), P215, DOI 10.1109/VTSA.1999.786038
   Corno F, 2000, IEEE DES TEST COMPUT, V17, P44, DOI 10.1109/54.867894
   Culbertson WB, 1997, 5TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, P116, DOI 10.1109/FPGA.1997.624611
   Culbertson WB, 1996, IEEE SYMPOSIUM ON FPGAS FOR CUSTOM COMPUTING MACHINES, PROCEEDINGS, P80, DOI 10.1109/FPGA.1996.564750
   Das D, 1999, TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, P266, DOI 10.1109/ICVD.1999.745159
   Dutton BF, 2009, SE SYM SYS THRY, P230, DOI 10.1109/SSST.2009.4806778
   Dutton BF, 2009, SE SYM SYS THRY, P235, DOI 10.1109/SSST.2009.4806779
   Emmert J. M., 1997, Field-programmable Logic and Applications. 7th International Workshop, FPL '97. Proceedings, P141
   Emmert JM, 2007, IEEE T VLSI SYST, V15, P216, DOI 10.1109/TVLSI.2007.891102
   GUPTA A, 1972, IEEE J SOLID-ST CIRC, VSC 7, P389, DOI 10.1109/JSSC.1972.1052898
   Gupte A, 2010, DES AUT TEST EUROPE, P1803
   Hanchek F, 1996, PR IEEE COMP DESIGN, P326, DOI 10.1109/ICCD.1996.563574
   Hatori F., 1993, Proceedings of the IEEE Custom Integrated Circuits Conference, P1
   Howard N. J., 1994, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, V2, P115, DOI 10.1109/92.273147
   Hsu CL, 2009, IEEE T INSTRUM MEAS, V58, P2300, DOI 10.1109/TIM.2009.2013921
   Huang J, 2005, IEEE T VLSI SYST, V13, P794, DOI 10.1109/TVLSI.2005.850090
   Hung E, 2013, ANN IEEE SYM FIELD P, P45, DOI 10.1109/FCCM.2013.40
   Inoue T, 1998, IEEE DES TEST COMPUT, V15, P39, DOI 10.1109/54.655181
   Itazaki N, 1998, SEVENTH ASIAN TEST SYMPOSIUM (ATS'98), PROCEEDINGS, P272, DOI 10.1109/ATS.1998.741624
   Keane J, 2010, IEEE J SOLID-ST CIRC, V45, P817, DOI 10.1109/JSSC.2010.2040125
   KELLY JL, 1994, PR IEEE COMP DESIGN, P479, DOI 10.1109/ICCD.1994.331955
   Khan HR, 2008, IEEE T ELECTRON DEV, V55, P2134, DOI 10.1109/TED.2008.925937
   Kim KO, 2005, IEEE T SEMICONDUCT M, V18, P422, DOI 10.1109/TSM.2005.852110
   Klutke GA, 2003, IEEE T RELIAB, V52, P125, DOI 10.1109/TR.2002.804492
   Kumar TN, 2013, IEEE T COMPUT, V62, P163, DOI 10.1109/TC.2011.247
   Lala PK, 2003, IEEE T INSTRUM MEAS, V52, P1391, DOI 10.1109/TIM.2003.818545
   LANDMAN BS, 1971, IEEE T COMPUT, VC 20, P1469, DOI 10.1109/T-C.1971.223159
   Moore G.E., 1965, Electronics, V38, P114
   Moore GE, 1998, P IEEE, V86, P82, DOI 10.1109/JPROC.1998.658762
   NARASIMHAN J, 1994, IEEE T COMPUT AID D, V13, P976, DOI 10.1109/43.298034
   Peng YL, 2014, IEEE T VLSI SYST, V22, P207, DOI 10.1109/TVLSI.2013.2242100
   PREPARATA FP, 1967, IEEE TRANS ELECTRON, VEC16, P848, DOI 10.1109/PGEC.1967.264748
   Rao P.M., 2013, Field Programmable Logic and Applications (FPL), 2013 23rd International Conference on, P1
   Renovell M, 1999, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION 1999, PROCEEDINGS, P618, DOI 10.1109/DATE.1999.761193
   Robertson J, 2007, MATER TODAY, V10, P36, DOI 10.1016/S1369-7021(06)71790-4
   Rose J, 2012, FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, P77
   ROY K, 1995, IEEE T COMPUT, V44, P1296, DOI 10.1109/12.475125
   Ruan AW, 2013, IEEE T CIRCUITS-II, V60, P801, DOI 10.1109/TCSII.2013.2278129
   Rubin R., 2009, PROC INT S FIELD PRO, P23
   STAPPER CH, 1983, IBM J RES DEV, V27, P549, DOI 10.1147/rd.276.0549
   Stott E., 2010, Proceedings 2010 International Conference on Field Programmable Logic and Applications (FPL 2010), P428, DOI 10.1109/FPL.2010.88
   Stott E, 2010, IET COMPUT DIGIT TEC, V4, P196, DOI 10.1049/iet-cdt.2009.0011
   Stott E, 2008, I C FIELD PROG LOGIC, P414
   Stott EA, 2010, FPGA 10, P229
   Stroud C, 2002, INT TEST CONF P, P618, DOI 10.1109/TEST.2002.1041813
   Sun XL, 2000, INT TEST CONF P, P795, DOI 10.1109/TEST.2000.894276
   Suthar V, 2006, IEEE VLSI TEST SYMP, P36, DOI 10.1109/VTS.2006.47
   Tahoori MB, 2005, IEEE T COMPUT AID D, V24, P1774, DOI 10.1109/TCAD.2005.852452
   Tahoori MB, 2011, IEEE T VLSI SYST, V19, P1775, DOI 10.1109/TVLSI.2010.2056941
   Tzilis Stavros, 2010, Proceedings 2010 International Conference on Field-Programmable Technology (FPT 2010), P154, DOI 10.1109/FPT.2010.5681773
   Vial J, 2008, INT SYM DEFEC FAU TO, P7, DOI 10.1109/DFT.2008.23
   Wang SJ, 1999, IEE P-COMPUT DIG T, V146, P100, DOI 10.1049/ip-cdt:19990532
   Xiong Bing, 2002, 2002 7th International Conference on Control, Automation, Robotics and Vision (IEEE Cat. No.02EX649), P1653
NR 69
TC 10
Z9 10
U1 0
U2 6
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD FEB
PY 2015
VL 20
IS 2
AR 32
DI 10.1145/2699838
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA CC7RL
UT WOS:000350565900016
DA 2024-07-18
ER

PT J
AU Yang, YS
   Kumar, R
   Choi, G
   Gratz, PV
AF Yang, Yoon Seok
   Kumar, Reeshav
   Choi, Gwan
   Gratz, Paul V.
TI WaveSync: Low-Latency Source-Synchronous Bypass Network-on-Chip
   Architecture
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Network-on-chip; low-latency communication; router
   design; source synchronous; bypass routing; globally asynchronous
   locally synchronous; synchronization; half-cycle synchronizer
ID PERFORMANCE
AB WaveSync is a network-on-chip architecture for a globally asynchronous locally-synchronous (GALS) design. The WaveSync design facilitates low-latency communication leveraging the source-synchronous clock sent along with the data to time components in the datapath of a downstream router, reducing the number of synchronizations needed. WaveSync accomplishes this by partitioning the router components at each node into different clock domains, each synchronized with one of the orthogonal incoming source-synchronous clocks in a GALS 2D mesh network. The data and clock subsequently propagate through each node/router synchronously until the destination is reached, regardless of the number of hops this may take. As long as the data travels in the path of clock propagation and no congestion is encountered, it will be propagated without latching as if in a long combinatorial path, with both the clock and the data accruing delay at the same rate. The result is that the need for synchronization between the mesochronous nodes and/or the asynchronous control associated with the typical GALS network is completely eliminated. To further reduce the latency overhead of synchronization, for those occasions when synchronization is still required (when a flit takes a turn or arrives at the destination), we propose a novel less-than-one-cycle synchronizer. The proposed WaveSync network outperforms conventional GALS networks by 87-90% in average latency, synthesized using a 45nm CMOS library.
C1 [Yang, Yoon Seok; Kumar, Reeshav; Choi, Gwan; Gratz, Paul V.] Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA.
C3 Texas A&M University System; Texas A&M University College Station
RP Yang, YS (corresponding author), Texas A&M Univ, Dept Elect & Comp Engn, College Stn, TX 77843 USA.
EM yoonseoky@gmail.com
RI Yang, Yoon Seok/AGQ-1174-2022
OI Yang, Yoon Seok/0000-0001-6819-9974; Gratz, Paul/0000-0001-7120-7189
CR Amde M, 2005, IEE P-COMPUT DIG T, V152, P273, DOI 10.1049/ip-cdt:20045093
   [Anonymous], 2011, 5 IEEE ACM INT S NET
   [Anonymous], 2012, International Technology Roadmap for Semiconductors (ITRS)
   [Anonymous], P ANN INT S COMP ARC
   [Anonymous], P 4 WORKSH CHIP MULT
   [Anonymous], 1998, Digital Systems Engineering
   [Anonymous], 2003, Principles and practices of interconnection networks
   Burleson W. P., 1998, IEEE T VLSI SYST, V6, P3
   DALLY WJ, 1990, IEEE T COMPUT, V39, P775, DOI 10.1109/12.53599
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   DALLY WJ, 1991, IEEE T COMPUT, V40, P1016, DOI 10.1109/12.83652
   Donno M., 2004, Proceedings of the 2004 international symposium on Physical design, P138
   GRATZ P., 2006, P IEEE INT C COMP DE
   Grot B, 2009, INT S HIGH PERF COMP, P163, DOI 10.1109/HPCA.2009.4798251
   Hatakeyama A, 1997, ISSCC DIG TECH PAP I, V40, P72, DOI 10.1109/ISSCC.1997.585266
   Hemani A., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P873, DOI 10.1109/DAC.1999.782202
   Hollis S. J., 2010, Proceedings of the 2010 International Symposium on Electronic System Design (ISED 2010), P14, DOI 10.1109/ISED.2010.12
   Horak MN, 2011, IEEE T COMPUT AID D, V30, P494, DOI 10.1109/TCAD.2011.2114970
   Iran AT, 2009, IEEE INT SYMP CIRC S, P996, DOI 10.1109/ISCAS.2009.5117926
   Jain Tushar N. K., 2010, 2010 ACM/IEEE International Symposium on Networks-on-Chip (NOCS), P51, DOI 10.1109/NOCS.2010.15
   Kim J, 2005, DES AUT CON, P559, DOI 10.1109/DAC.2005.193873
   Kim J, 2005, CONF PROC INT SYMP C, P420, DOI 10.1109/ISCA.2005.35
   Kim J, 2009, IEEE CUST INTEGR CIR, P255, DOI 10.1109/CICC.2009.5280852
   Krishna T, 2008, SYMP HI PER INT, P11, DOI 10.1109/HOTI.2008.22
   Mullins R, 2004, CONF PROC INT SYMP C, P188
   Ogras UY, 2005, IEEE IC CAD, P246, DOI 10.1109/ICCAD.2005.1560072
   Panades IM, 2007, NOCS 2007: FIRST INTERNATIONAL SYMPOSIUM ON NETWORKS-ON-CHIP, PROCEEDINGS, P83
   Saeki T, 1998, IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, P511, DOI 10.1109/CICC.1998.695030
   Synopsys, 2012, RTL SYNTH TEST
   Vangal S., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P98, DOI 10.1109/ISSCC.2007.373606
   Xilinx, 2009, POW CONS 40 45NM
NR 31
TC 3
Z9 3
U1 0
U2 2
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD AUG
PY 2014
VL 19
IS 4
AR 34
DI 10.1145/2647950
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AO3LZ
UT WOS:000341232600003
DA 2024-07-18
ER

PT J
AU Tu, CH
   Hsu, HH
   Chen, JH
   Chen, CH
   Hung, SH
AF Tu, Chia-Heng
   Hsu, Hui-Hsin
   Chen, Jen-Hao
   Chen, Chun-Han
   Hung, Shih-Hao
TI Performance and Power Profiling for Emulated Android Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Performance; Design; Measurement; Android system emulation; full system
   emulation; timing estimation; power model; performance tracing;
   performance profiling
AB Simulation is a common approach for assisting system design and optimization. For system-wide optimization, energy and computational resources are often the two most critical issues. Monitoring the energy state of each hardware component and measuring the time spent in each state is needed for accurate energy and performance prediction. For software optimization, it is important to profile the energy and the time consumed by each software construct in a realistic operating environment with a proper workload. However, the conventional approaches of simulation often fail to produce satisfying data. First, building a cycle-accurate simulation environment for a complex system, such as an Android smartphone, is difficult and can take a long time. Second, a slow simulation can significantly alter the behavior of multithreaded, I/O-intensive applications and can affect the accuracy of profiles. Third, existing software-based profilers generally do not work on simulators, which makes it difficult for performance analysis of complicated software, for example, Java applications executed by the Dalvik VM in an Android system.
   To address these aforementioned problems, we proposed and prototyped a framework, called virtual performance analyzer (VPA). VPA takes advantage of an existing emulator or virtual machine monitor to reduce the complexity of building a simulator. VPA allows the user to selectively and incrementally integrate timing models and power models into the emulator with our carefully designed performance/power monitors, tracing facility, and profiling tools to evaluate and analyze the emulated system. The emulated system can perform at different levels of speed to help verify if the profile data are impacted by the emulation speed. Finally, VPA supports existing software-based profiles and enables non-intrusive tracing/profiling by minimizing the probe effect. Our experimental results show that the VPA framework allows users to quickly establish a performance/power evaluation environment and gather useful information to support system design and software optimization for Android smartphones.
C1 [Tu, Chia-Heng] Inst Informat Ind, Smart Network Syst Inst, Taipei 105, Taiwan.
   [Tu, Chia-Heng; Hsu, Hui-Hsin; Chen, Jen-Hao; Chen, Chun-Han] Natl Taiwan Univ, Taipei 106, Taiwan.
   [Hung, Shih-Hao] Natl Taiwan Univ, Dept Comp Sci & Informat Engn, Taipei 106, Taiwan.
C3 National Taiwan University; National Taiwan University
RP Tu, CH (corresponding author), Inst Informat Ind, Smart Network Syst Inst, Taipei 105, Taiwan.
EM chiahengtu@iii.org.tw; hungsh@csie.ntu.edu.tw
OI HUNG, SHIH-HAO/0000-0003-2043-2663
FU National Science Council [101-2221-E-002-053-]
FX This research was funded in part by a grant from the National Science
   Council (101-2221-E-002-053-).
CR Albertsson L., 2006, 14th International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems (MASCOTS 2006), 11-14 September 2006, Monterey, California, USA, P96
   [Anonymous], PERFCTR LINUX PERFOR
   [Anonymous], 1 INT QEMU US FOR
   Bellard F, 2005, USENIX Association Proceedings of the FREENIX/Open Source Track, P41
   Brooks D, 2000, PROCEEDING OF THE 27TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P83, DOI [10.1145/342001.339657, 10.1109/ISCA.2000.854380]
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   Chang David Chih-Wei, 2010, J SIG PROCES SYST
   Chen X., 2010, TRUNLCSE20100010
   Chun BG, 2011, EUROSYS 11: PROCEEDINGS OF THE EUROSYS 2011 CONFERENCE, P301
   Cignetti Todd L., 2000, P 3 ACM INT WORKSH M, P96
   Edler Jan, 2014, DINERO 4 TRACE DRIVE
   Franke B., 2008, P 11 INT WORKSHOP SO, P69, DOI DOI 10.1145/1361096.1361109
   Google, 2011, PROF TRAC DMTRAC AND
   Guthaus MR, 2001, WWC-4: IEEE INTERNATIONAL WORKSHOP ON WORKLOAD CHARACTERIZATION, P3, DOI 10.1109/WWC.2001.990739
   Gutierrez A, 2011, I S WORKL CHAR PROC, P81, DOI 10.1109/IISWC.2011.6114205
   Hung SH, 2011, INT J GRID HIGH PERF, V3, P14, DOI 10.4018/jghpc.2011040102
   Hung Shih-Hao, 2011, P 16 ASP DAC
   John L.Hennessy David A. Patterson., 2002, Computer Architecture: A Quantitative Approach, V3rd
   Kufrin R., 2005, P 6 INT C LIN CLUST
   Lee J, 2008, ACM SIGPLAN NOTICES, V43, P89, DOI 10.1145/1379023.1375670
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Moore S, 2003, 2003 USERS GROUP CONFERENCE, PROCEEDINGS, P349, DOI 10.1109/DODUGC.2003.1253415
   Oracle, 2005, DTRACE DYN TRAC SOL
   Sheng Li, 2009, Proceedings of the 2009 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2009), P469
   Shih-Hao Hung, 2012, 2012 15th International Symposium on Wireless Personal Multimedia Communications (WPMC 2012), P159
   van Stralen P, 2010, J SIGNAL PROCESS SYS, V60, P239, DOI 10.1007/s11265-008-0301-8
   Wei Y.-H., 2010, Proceedings of ACM Symposium on Applied Computing (SAC), P258
   Weidendorfer Josef, 2005, KCACHEGRIND CALL GRA
   Wen-Chang Hsu, 2010, Proceedings of the 2010 IEEE 10th International Conference on Computer and Information Technology (CIT 2010), P2255, DOI 10.1109/CIT.2010.389
   WOO SC, 1995, ACM COMP AR, P24, DOI 10.1109/ISCA.1995.524546
   Wright Greg, 2006, TR2006159 SMLI
   Yourst MT, 2007, INT SYM PERFORM ANAL, P23
   ZedBoard, 2013, ZEDBOARD COMPL DEV K
   Zhang L, 2010, PROCEEDINGS OF 2010 INTERNATIONAL CONFERENCE ON PUBLIC ADMINISTRATION (6TH), VOL II, P105, DOI 10.1145/1878961.1878982
NR 34
TC 15
Z9 18
U1 0
U2 29
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2014
VL 19
IS 2
AR 10
DI 10.1145/2566660
PG 25
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA AD8ZO
UT WOS:000333554400001
DA 2024-07-18
ER

PT J
AU Li, JH
   Shi, L
   Li, QG
   Xue, CJ
   Chen, YR
   Xu, YL
   Wang, W
AF Li, Jianhua
   Shi, Liang
   Li, Qingan
   Xue, Chun Jason
   Chen, Yiran
   Xu, Yinlong
   Wang, Wei
TI Low-Energy Volatile STT-RAM Cache Design Using Cache-Coherence-Enabled
   Adaptive Refresh
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Spin-torque transfer RAM; embedded
   DRAM; nonvolatile memory; refresh; energy efficiency; cache coherence
ID MEMORY; MRAM
AB Spin-Torque Transfer RAM (STT-RAM) is a promising candidate for SRAM replacement because of its excellent features, such as fast read access, high density, low leakage power, and CMOS technology compatibility. However, wide adoption of STT-RAM as cache memories is impeded by its long write latency and high write power. Recent work proposed improving the write performance through relaxing the retention time of STT-RAM cells. The resultant volatile STT-RAM needs to be periodically refreshed to prevent data loss. When volatile STT-RAM is applied as the last-level cache (LLC) in chip multiprocessor (CMP) systems, frequent refresh operations could dissipate significant extra energy. In addition, refresh operations could severely conflict with normal read/write operations to degrade overall system performance. Therefore, minimizing the performance impact caused by refresh operations is crucial for the adoption of volatile STT-RAM.
   In this article, we propose Cache-Coherence-Enabled Adaptive Refresh (CCear) to minimize the number of refresh operations for volatile STT-RAM, adopted as the LLC for CMP systems. Specifically, CCear interacts with cache coherence protocol and cache management policy to minimize the number of refresh operations on volatile STT-RAM caches. Full-system simulation results show that CCear performs close to an ideal refresh policy with low overhead. Compared with state-of-the-art refresh policies, CCear simultaneously improves the system performance and reduces the energy consumption. Moreover, the performance of CCear could be further enhanced using small filter caches to accommodate the not-refreshed private STT-RAM blocks.
C1 [Li, Jianhua; Wang, Wei] Hefei Univ Technol, Hefei, Peoples R China.
   [Shi, Liang] Chongqing Univ, Chongqing, Peoples R China.
   [Li, Qingan] Wuhan Univ, Wuhan, Peoples R China.
   [Xue, Chun Jason] City Univ Hong Kong, Kowloon, Hong Kong, Peoples R China.
   [Chen, Yiran] Univ Pittsburgh, Pittsburgh, PA USA.
   [Xu, Yinlong] Univ Sci & Technol China, Hefei, Peoples R China.
C3 Hefei University of Technology; Chongqing University; Wuhan University;
   City University of Hong Kong; Pennsylvania Commonwealth System of Higher
   Education (PCSHE); University of Pittsburgh; Chinese Academy of
   Sciences; University of Science & Technology of China, CAS
RP Li, JH (corresponding author), Hefei Univ Technol, Hefei, Peoples R China.
EM jianhual@mail.ustc.edu.cn
RI Zhu, Jie/HPI-1935-2023; liu, jiayu/JCP-0511-2023; Liu,
   Jiayu/JCO-5073-2023; LI, RUIJIAN/GYJ-0470-2022; Chen, Yiran/L-4812-2017
OI Xue, Chun Jason/0000-0002-6431-9868; Li, Qingan/0000-0003-0110-5405;
   Chen, Yiran/0000-0002-1486-8412
FU Research Grants Council of the Hong Kong Special Administrative Region,
   China [CityU 123811, 123210]; National Nature Science Foundation of
   China [61073038]; Fundamental Research Funds for the Central
   Universities
FX This work was supported by grants from the Research Grants Council of
   the Hong Kong Special Administrative Region, China (No. CityU 123811 and
   123210) and, in part, by the National Nature Science Foundation of China
   (No. 61073038). It was also partially supported by the Fundamental
   Research Funds for the Central Universities.
CR [Anonymous], 2011, A Primer on Memory Consistency and Cache Coherence, Morgan \\
   [Anonymous], 2007, CALC MEM SYST POW DD
   Barth J, 2008, IEEE J SOLID-ST CIRC, V43, P86, DOI 10.1109/JSSC.2007.908006
   Bienia C., 2011, Ph.D. dissertation
   Chen E, 2010, IEEE T MAGN, V46, P1873, DOI 10.1109/TMAG.2010.2042041
   Chen YT, 2012, DES AUT TEST EUROPE, P45
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Dong XY, 2008, DES AUT CON, P554
   Flautner K, 2002, CONF PROC INT SYMP C, P148, DOI 10.1109/ISCA.2002.1003572
   Ghosh M, 2007, INT SYMP MICROARCH, P134, DOI 10.1109/MICRO.2007.13
   Hosomi M, 2005, INT EL DEVICES MEET, P473
   Hu ZG, 2002, ACM T COMPUT SYST, V20, P161, DOI 10.1145/507052.507055
   Jadidi A., 2011, 2011 International Symposium on Low Power Electronics and Design (ISLPED 2011), P79, DOI 10.1109/ISLPED.2011.5993611
   Jaleel A, 2010, CONF PROC INT SYMP C, P60, DOI 10.1145/1815961.1815971
   Jianhua Li, 2011, 2011 9th IEEE Symposium on Embedded Systems for Real-Time Multimedia, P19, DOI 10.1109/ESTIMedia.2011.6088521
   Jog A, 2012, DES AUT CON, P243
   Kahng AB, 2009, DES AUT TEST EUROPE, P423
   Kalla R, 2010, IEEE MICRO, V30, P7, DOI 10.1109/MM.2010.38
   Khan S. M., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P175, DOI 10.1109/MICRO.2010.24
   Khan S, 2010, PACT 2010: PROCEEDINGS OF THE NINETEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P489, DOI 10.1145/1854273.1854333
   Kim NS, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1250885
   Kin J, 1997, INT SYMP MICROARCH, P184, DOI 10.1109/MICRO.1997.645809
   Li Q., 2012, Proceedings of the ACM/IEEE international symposium on Low power electronics and design, P351
   Liu HM, 2008, INT SYMP MICROARCH, P222, DOI 10.1109/MICRO.2008.4771793
   Liu JM, 2012, CONF PROC INT SYMP C, P1, DOI 10.1109/ISCA.2012.6237001
   Magnusson PS, 2002, COMPUTER, V35, P50, DOI 10.1109/2.982916
   Martin MM., 2005, SIGARCH COMPUT ARCHI, V33, P92, DOI [DOI 10.1145/1105734.1105747, 10.1145/1105734.1105747]
   Meng Y, 2005, INT S HIGH PERF COMP, P154
   Muralimanohar N, 2007, INT SYMP MICROARCH, P3, DOI 10.1109/MICRO.2007.33
   Ping Zhou, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P264, DOI 10.1145/1687399.1687448
   Qureshi MK, 2008, IEEE MICRO, V28, P91, DOI 10.1109/MM.2008.14
   Rasquinha M., 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P389, DOI 10.1145/1840845.1840931
   Smullen CW IV, 2011, INT S HIGH PERF COMP, P50, DOI 10.1109/HPCA.2011.5749716
   Stuecheli J., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P375, DOI 10.1109/MICRO.2010.22
   Sun GY, 2009, INT S HIGH PERF COMP, P239, DOI 10.1109/HPCA.2009.4798259
   Sun ZY, 2011, INT SYMP MICROARCH, P329
   Sweazey P., 1986, Proceedings of the 13th annual international symposium on Computer architecture, ISCA '86, P414, DOI DOI 10.1145/17356.17404
   Taylor MB, 2002, IEEE MICRO, V22, P25, DOI 10.1109/MM.2002.997877
   Tehrani S, 2003, P IEEE, V91, P703, DOI 10.1109/JPROC.2003.811804
   Valero A., 2013, P 27 INT ACM C SUP I, P491
   Valero A, 2012, ACM T ARCHIT CODE OP, V9, DOI 10.1145/2355585.2355589
   Wu XX, 2010, ACM T ARCHIT CODE OP, V7, DOI 10.1145/1880037.1880040
   Xue C. J., 2011, 2011 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P325
NR 43
TC 7
Z9 7
U1 0
U2 13
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2013
VL 19
IS 1
AR 5
DI 10.1145/2534393
PG 23
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 281WJ
UT WOS:000329131400005
DA 2024-07-18
ER

PT J
AU Ramanujam, RS
   Lin, B
AF Ramanujam, Rohit Sunkam
   Lin, Bill
TI Destination-Based Congestion Awareness for Adaptive Routing in 2D Mesh
   Networks
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Algorithms; Design; On-chip networks; adaptive routing
AB The choice of routing algorithm plays a vital role in the performance of on-chip interconnection networks. Adaptive routing is appealing because it offers better latency and throughput than oblivious routing, especially under nonuniform and bursty traffic. The performance of an adaptive routing algorithm is determined by its ability to accurately estimate congestion in the network. In this regard, maintaining global congestion state using a separate monitoring network offers better congestion visibility into distant parts of the network compared to solutions relying only on local congestion. However, the main challenge in designing such routing schemes is to keep the logic and bandwidth overhead as low as possible to fit into the tight power, area, and delay budgets of on-chip routers. In this article, we propose a minimal destination-based adaptive routing strategy (DAR), where every node estimates the delay to every other node in the network, and routing decisions are based on these per-destination delay estimates. DAR outperforms Regional Congestion Awareness (RCA), the best previously known adaptive routing algorithm that uses nonlocal congestion state. The performance improvement is brought about by maintaining fine-grained per-destination delay estimates in DAR that are more accurate than regional congestion metrics measured in RCA. The increased accuracy is a consequence of the fact that the per-destination delay estimates are not corrupted by congestion on links outside the admissible routing paths to the destination. A scalable version of DAR, referred to as SDAR, is also proposed for minimizing the overheads associated with DAR in large network topologies. We show that DAR outperforms local adaptive routing by up to 79% and RCA by up to 58% in terms of latency on SPLASH-2 benchmarks. DAR and SDAR also outperform existing adaptive and oblivious routing algorithms in latency and throughput under synthetic traffic patterns on 8x8 and 16x16 mesh topologies, respectively.
C1 [Ramanujam, Rohit Sunkam; Lin, Bill] Univ Calif San Diego, Elect & Comp Engn Dept, San Diego, CA 92103 USA.
C3 University of California System; University of California San Diego
RP Ramanujam, RS (corresponding author), Univ Calif San Diego, Elect & Comp Engn Dept, San Diego, CA 92103 USA.
EM rohit.kgp@gmail.com
RI Lin, Binshan/A-9772-2009
OI Lin, Binshan/0000-0002-8481-302X
CR Balfour J.D., 2006, INT C SUP JUN 2006
   DALLY W. J., 1990, P ANN INT S COMP ARC
   DUATO J, 1995, IEEE T PARALL DISTR, V6, P1055, DOI 10.1109/71.473515
   GRATZ P., 2006, P IEEE INT C COMP DE
   Hu JC, 2004, DES AUT CON, P260
   *IBM, IBM BLUE GEN PROJ
   JIANG N., 2009, P ANN INT S COMP ARC
   Kahle JA, 2005, IBM J RES DEV, V49, P589, DOI 10.1147/rd.494.0589
   KECKLER S. W., 2008, P INT S HIGH PERF CO
   KIM J., 2005, P 41 ANN DES AUT C
   KIM J., 2007, P ANN ACM IEEE INT S
   KUMAR A., 2008, P ANN ACM IEEE INT S
   KUMAR A., 2007, P ANN INT S COMP ARC
   Li M, 2006, DES AUT CON, P849, DOI 10.1109/DAC.2006.229242
   Lugones D, 2009, CCGRID: 2009 9TH IEEE INTERNATIONAL SYMPOSIUM ON CLUSTER COMPUTING AND THE GRID, P396, DOI 10.1109/CCGRID.2009.13
   Ma S, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P413, DOI 10.1145/2024723.2000113
   MULLINS R., 2004, P ANN INT S COMP ARC
   Paxson V., 1997, Computer Communication Review, V27, P5, DOI 10.1145/269790.269792
   Ramanujam R. S., 2010, P ACM IEEE S ARCH NE
   SCOTT S. L., 1996, P ANN S HIGH PERF IN
   SEILER L., 2008, P ACM SIGGRAPH INT C
   SEO D., 2005, P ANN INT S COMP ARC
   SHANG L, 2003, P INT S HIGH PERF CO
   SINGH A., 2004, P ANN ACM S PAR ALG
   TAYLOR M., 2002, P ANN ACM IEEE INT S
   Towles B., 2003, Proc. of the fteenth annual ACM symposium on Parallel algorithms and architectures, P200, DOI DOI 10.1145/777412.777444
   Valiant L. G., 1981, P ANN ACM S THEOR CO
   VANGAL S, P IEEE INT SOL STAT
NR 28
TC 3
Z9 3
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2013
VL 18
IS 4
AR 60
DI 10.1145/2505055
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 253WC
UT WOS:000327119100016
DA 2024-07-18
ER

PT J
AU Abouelella, F
   Davidson, T
   Meeus, W
   Bruneel, K
   Stroobandt, D
AF Abouelella, Fatma
   Davidson, Tom
   Meeus, Wim
   Bruneel, Karel
   Stroobandt, Dirk
TI How to Efficiently Implement Dynamic Circuit Specialization Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Algorithms; Performance; Boolean Network evaluation; dynamic
   circuit specialization; FPGA; runtime reconfiguration
ID DIRECTED ACYCLIC GRAPHS; QUEUE LAYOUTS; STACK
AB Dynamic circuit specialization (DCS) is a technique used to implement FPGA applications where some of the input data, called parameters, change slowly compared to other inputs. Each time the parameter values change, the FPGA is reconfigured by a configuration that is specialized for those new parameter values. This specialized configuration is much smaller and faster than a regular configuration. However, the overhead associated with the specialization process should be minimized to achieve the desired benefits of using the DCS technique. This overhead is represented by both the FPGA resources needed to specialize the FPGA at runtime and by the specialization time. The introduction of parameterized configurations [Bruneel and Stroobandt 2008] has improved the efficiency of DCS implementations. However, the specialization overhead still takes a considerable amount of resources and time.
   In this article, we explore how to efficiently build DCS systems by presenting a variety of possible solutions for the specialization process and the overhead associated with each of them. We split the specialization process into two main phases: the evaluation and the configuration phase. The PowerPC embedded processor, the MicroBlaze, and a customized processor (CP) are used as alternatives in the evaluation phase. In the configuration phase, the ICAP and a custom configuration interface (SRL configuration) are used as alternatives. Each solution is used to implement a DCS system for three applications: an adaptive finite impulse response (FIR) filter, a ternary content-addressable memory (TCAM), and a regular expression matcher (RegEx). The experiments show that the use of our CP along with the SRL configuration achieves minimum overhead in terms of resources and time. Our CP is 1.8 and 3.5 times smaller than the PowerPC and the area-optimized implementation of the MicroBlaze, respectively. Moreover, the use of the CP enables a more compact representation for the parameterized configuration in comparison to both the PowerPC and the MicroBlaze processors. For instance, in the FIR, the parameterized configuration compiled for our CP is 6-7 times smaller than that for the embedded processors.
C1 [Abouelella, Fatma; Davidson, Tom; Meeus, Wim; Bruneel, Karel; Stroobandt, Dirk] Univ Ghent, B-9000 Ghent, Belgium.
C3 Ghent University
RP Abouelella, F (corresponding author), Univ Ghent, ELIS Dept, Sint Pietersnieuwstr 41, B-9000 Ghent, Belgium.
EM fatma.abouelella@ugent.be
FU European Commission [287804]
FX This work was supported by the European Commission in the context of the
   FP7 FASTER project (#287804).
CR ABOUELELLA F., 2010, P INT C FIELD PROGR
   Abouelella F, 2010, ADV PARALLEL COMPUT, V19, P624, DOI 10.3233/978-1-60750-530-3-624
   Al Farisi B, 2010, FPGA 10, P287
   ALTERA, 2001, 119 ALT
   ALTERA, 2008, FPGA RUN TIM REC 2 A
   ALTERA, 2009, INT EXT PROC ALT FPG
   ANDERSON I. AND KHALID, 2006, P INT C FIELD PROGR
   BAKER Z. K., 2006, P INT C FIELD PROGR
   BERNHART F, 1979, J COMB THEORY B, V27, P320, DOI 10.1016/0095-8956(79)90021-2
   BOBDA C., 2007, P INT C FIELD PROGR
   BRODIE B., 2006, P INT C APPL SPEC SY, V34, P2
   Bruneel K, 2011, ACM T DES AUTOMAT EL, V16, DOI 10.1145/2003695.2003703
   Bruneel K, 2008, I C FIELD PROG LOGIC, P360
   CHUNG FRK, 1987, SIAM J ALGEBRA DISCR, V8, P33, DOI 10.1137/0608002
   Ditech Networks, 2011, P EMB TRAIN PROGR EM
   DIVYASREE J., 2008, P INT C APPL SPEC SY
   FLETCHER B. H., 2005, P EMB TRAIN PROGR EM
   Foulk P. W., 1993, Proceedings IEEE Workshop on FPGAs for Custom Computing Machines (Cat. No.93TH0535-5), P163, DOI 10.1109/FPGA.1993.279467
   Heath LS, 1999, SIAM J COMPUT, V28, P1588, DOI 10.1137/S0097539795291550
   Heath LS, 1999, SIAM J COMPUT, V28, P1510, DOI 10.1137/S0097539795280287
   IBM, 2006, IBM POW 405 EMB COR
   KOOPMAN P, 1989, STACK COMPUTER NEW W
   Labovitz C, 1998, IEEE ACM T NETWORK, V6, P515, DOI 10.1109/90.731185
   MERLIER M., 2011, THESIS GHENT U GENT
   MISHCHENKO A., 2006, P INT WORKSH LOG SYN
   Pagiamtzis K, 2006, IEEE J SOLID-ST CIRC, V41, P712, DOI 10.1109/JSSC.2005.864128
   PRABHALA B, 1978, P 5 ACM SIGACT SIGPL
   SCHUCK C., 2009, SIGPLAN NOT, V11
   Sinha V., 1978, SIGPLAN Notices, V13, P88, DOI 10.1145/954587.954594
   Wirthlin MichaelJ., 1997, FPGA 97, P86
   XILINX, 2008, VIRT 2 PROL GUID HDL
   XILINX, 2010, PART REC US GUID
   XILINX, 2000, BEN US XIL FPGAS MIP
   YANNAKAKIS M., 1986, P 18 ANN ACM S THEOR
NR 34
TC 7
Z9 7
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2013
VL 18
IS 3
AR 35
DI 10.1145/2491477.2491479
PG 38
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 191XY
UT WOS:000322449700002
OA Green Published
DA 2024-07-18
ER

PT J
AU Shi, YY
   Xiong, JJ
   Zolotov, V
   Visweswariah, C
AF Shi, Yiyu
   Xiong, Jinjun
   Zolotov, Vladimir
   Visweswariah, Chandu
TI Order Statistics for Correlated Random Variables and Its Application to
   At-Speed Testing
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Theory; Algorithms; Reliability; Order statistics; path selection;
   process space coverage; at-speed testing
ID EXPONENTIAL RANDOM-VARIABLES; PATH SELECTION; TIMING ANALYSIS; SET
AB Although order statistics have been studied for several decades, most of the results are based on the assumption of independent and identically distributed (i.i.d.) random variables. In the literature, how to compute the mth order statistics of n correlated random variables is still a problem. This article proposes a recursive algorithm based on statistical min/max operations to compute order statistics for general correlated and not necessarily identically distributed random variables. The algorithm has an O(mn) time complexity and O(m+n) space complexity. A binary tree-based data structure is further developed to allow selective update of the order statistics with O(nm(2)) time. As a vehicle to demonstrate the algorithm, we apply it to the path selection algorithm in at-speed testing. A novel metric multilayer process space coverage metric is proposed to quantitatively gauge the quality of path selection. We then show that such a metric is directly linked to the order statistics, and our recursive algorithm can thus be applied. By employing a branch-and-bound path selection algorithm with these techniques, this article shows that selecting an optimal set of paths for a multimillion-gate design can be performed efficiently. Compared to the state of the art, experimental results show both the efficiency of our algorithms and better quality of our path selection.
C1 [Shi, Yiyu] Missouri Univ Sci & Technol, Elect & Comp Engn Dept, Rolla, MO 65409 USA.
   [Xiong, Jinjun; Zolotov, Vladimir] IBM Corp, Thomas J Watson Res Ctr, Yorktown Hts, NY 10598 USA.
   [Visweswariah, Chandu] IBM Microelect, Hopewell Jct, NY 12533 USA.
C3 University of Missouri System; Missouri University of Science &
   Technology; International Business Machines (IBM); International
   Business Machines (IBM)
RP Shi, YY (corresponding author), Missouri Univ Sci & Technol, Elect & Comp Engn Dept, Rolla, MO 65409 USA.
EM yshi@mst.edu
OI Xiong, Jinjun/0000-0002-2620-4859
CR [Anonymous], BOX COX TRANSFORMATI
   [Anonymous], P INT TEST C
   [Anonymous], ORDER STAT THEORY ME
   [Anonymous], P INT TEST C
   [Anonymous], P DES AUT C
   BALAKRISHNAN N, 1995, COMMUN STAT THEORY, V24, P1443, DOI 10.1080/03610929508831564
   BALAKRISHNAN N, 1994, COMPUT STAT DATA AN, V18, P203, DOI 10.1016/0167-9473(94)90172-4
   BALAKRISHNAN N, 1994, COMMUN STAT THEORY, V23, P3373, DOI 10.1080/03610929408831453
   Bushnell M., 2000, ESSENTIALS ELECT TES
   CARROLL RJ, 1981, BIOMETRIKA, V68, P609, DOI 10.1093/biomet/68.3.609
   CHENG KT, 1993, IEEE T COMPUT AID D, V12, P1217, DOI 10.1109/43.238614
   Childs A, 2006, J STAT PLAN INFER, V136, P2227, DOI 10.1016/j.jspi.2005.08.026
   CLARK CE, 1961, OPER RES, V9, P145, DOI 10.1287/opre.9.2.145
   David H. A., 2004, ORDER STAT
   Dudley R. M., 2002, Cambridge Studies in Advanced Mathematics, V2nd
   GAN GX, 1995, J STAT PLAN INFER, V44, P37, DOI 10.1016/0378-3758(95)92781-5
   GUILBAUD O, 1982, SCAND J STAT, V9, P229
   Iyengar V, 2007, IEEE IC CAD, P405
   KHATRI CG, 1962, ANN I STAT MATH, V14, P167, DOI 10.1007/BF02868637
   Liou JJ, 2002, DES AUT CON, P566, DOI 10.1109/DAC.2002.1012689
   Reiss R.-D., 1989, Springer Series in Statistics
   Sharma M, 2002, INT TEST CONF P, P974, DOI 10.1109/TEST.2002.1041853
   Visweswariah C, 2004, DES AUT CON, P331, DOI 10.1145/996566.996663
   Wang LC, 2004, IEEE T COMPUT AID D, V23, P1550, DOI 10.1109/TCAD.2004.835137
   Weiss N.A., 2007, INTRO STAT
   Xiong JJ, 2007, IEEE T COMPUT AID D, V26, P619, DOI 10.1109/TCAD.2006.884403
   Zhang LZ, 2005, DES AUT CON, P83, DOI 10.1109/DAC.2005.193778
   Zolotov V, 2010, IEEE T COMPUT AID D, V29, P749, DOI 10.1109/TCAD.2010.2043570
NR 28
TC 4
Z9 4
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JUL
PY 2013
VL 18
IS 3
AR 42
DI 10.1145/2491477.2491486
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 191XY
UT WOS:000322449700009
DA 2024-07-18
ER

PT J
AU Kornaros, G
   Pnevmatikatos, D
AF Kornaros, Georgios
   Pnevmatikatos, Dionisios
TI A Survey and Taxonomy of On-Chip Monitoring of Multicore Systems-on-Chip
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Reliability; Security On-chip monitoring; dynamic
   management; multicore; network-on-chip; adaptive SoC; on-line debugging;
   run-time optimization; reconfiguration; diagnosis; fault tolerance;
   security; proactive SoC management
ID THERMAL MANAGEMENT; POWER; PERFORMANCE; NETWORK; DESIGN; SUPPORT;
   ENERGY; DEBUG; ARCHITECTURE; INFRASTRUCTURE
AB Billion transistor systems-on-chip increasingly require dynamic management of their hardware components and careful coordination of the tasks that they carry out. Diverse real-time monitoring functions assist towards this objective through the collection of important system metrics, such as throughput of processing elements, communication latency, or resource utilization for each application. The online evaluation of these metrics can result in localized or global decisions that attempt to improve aspects of system behavior, system performance, quality-of-service, power and thermal effects under nominal conditions. This work provides a comprehensive categorization of monitoring approaches used in multiprocessor SoCs. As adaptive systems are encountered in many disciplines, it is imperative to present the prominent research efforts in developing online monitoring methods. To this end we offer a taxonomy that groups strongly related techniques that designers increasingly use to produce more efficient and adaptive chips. The provided classification helps to understand and compare architectural mechanisms that can be used in systems, while one can envisage the innovations required to build real adaptive and intelligent systems-on-chip.
C1 [Kornaros, Georgios; Pnevmatikatos, Dionisios] Tech Univ Crete, Dept Elect & Comp Engn, Khania 73100, Greece.
C3 Technical University of Crete
RP Kornaros, G (corresponding author), Tech Univ Crete, Dept Elect & Comp Engn, Khania 73100, Greece.
EM kornaros@mhl.tuc.gr; pnevmati@mhl.tuc.gr
RI Pnevmatikatos, Dionisios/AAI-2673-2020; Kornaros, George/ABI-7247-2020
OI Pnevmatikatos, Dionisios/0000-0003-3533-2761; Kornaros,
   George/0000-0002-2371-0633
FU European Community [FP7-ICT-2011-7, 288574]
FX This work is supported in part by the European Community FP7 virtical
   project under contract FP7-ICT-2011-7, No 288574.
CR Abramovici M, 2006, DES AUT CON, P7, DOI 10.1109/DAC.2006.238683
   AISOPOS K., 2011, P 48 DES AUT C DAC 1
   Al Faruque MA, 2008, DES AUT CON, P760
   Al Faruque MA, 2007, IEEE IC CAD, P26
   Anand R, 2009, SELF-DEFENSE IN INTERNATIONAL RELATIONS, P1, DOI 10.1057/9780230245747
   Anderson J. M., 1997, Operating Systems Review, V31, P1, DOI 10.1145/269005.266637
   [Anonymous], SIGOPS OPERATING SYS
   [Anonymous], CODES ISSS 09 P 7 IE
   [Anonymous], P ARCS WORKSH
   Arora D, 2005, DES AUT TEST EUROPE, P178, DOI 10.1109/DATE.2005.266
   Atienza D, 2008, ASIA S PACIF DES AUT, P503
   BABAOGLU O., 2006, ACM T AUTON ADAPT SY, V1
   Basu Arkaprava., 2011, P INT C SUPERCOMPUTI, P359, DOI DOI 10.1145/1995896.1995950
   Bauer L, 2008, IEEE T VLSI SYST, V16, P1295, DOI 10.1109/TVLSI.2008.2002430
   Benini L, 2000, IEEE T VLSI SYST, V8, P299, DOI 10.1109/92.845896
   Bhagavatula S, 2012, IEEE T CIRCUITS-I, V59, P1577, DOI 10.1109/TCSI.2011.2177129
   BIHARI TE, 1991, ACM T COMPUT SYST, V9, P143, DOI 10.1145/103720.103723
   Borkar S, 2005, IEEE MICRO, V25, P10, DOI 10.1109/MM.2005.110
   BOUTROS SAAB C., 2000, P IFIP S COMP ARCH H
   Bowman KA, 2011, IEEE T CIRCUITS-I, V58, P2017, DOI 10.1109/TCSI.2011.2163893
   Bowman KA, 2010, ICCAD-IEEE ACM INT, P85, DOI 10.1109/ICCAD.2010.5654317
   Bull D, 2011, IEEE J SOLID-ST CIRC, V46, P18, DOI 10.1109/JSSC.2010.2079410
   Chabloz J. M., 2010, Proceedings of the 16th ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED 2010), P247, DOI 10.1145/1840845.1840897
   Champac V, 2010, IEEE T VLSI SYST, V18, P256, DOI 10.1109/TVLSI.2008.2010398
   CHANDY M.K., 2006, EVENT DRIVEN APPL CO
   Chen Dehao., 2010, Proceedings of the 8th annual IEEE/ACM international symposium on Code generation and optimization. (Toronto, ON, Canada, P42, DOI DOI 10.1145/1772954.1772963
   Chen P, 2010, IEEE J SOLID-ST CIRC, V45, P600, DOI 10.1109/JSSC.2010.2040658
   Choi K, 2005, IEEE T COMPUT AID D, V24, P18, DOI 10.1109/TCAD.2004.839485
   Choi W, 2009, SCI PROGRAMMING-NETH, V17, P285, DOI [10.3233/SPR-2009-0289, 10.1155/2009/838745]
   Ciordas C, 2005, ACM T DES AUTOMAT EL, V10, P702, DOI 10.1145/1109118.1109126
   Ciordas C, 2008, J SYST ARCHITECT, V54, P397, DOI 10.1016/j.sysarc.2007.10.003
   Coskun AK, 2009, IEEE T COMPUT AID D, V28, P1503, DOI 10.1109/TCAD.2009.2026357
   Cota É, 2004, ACM T DES AUTOMAT EL, V9, P471, DOI 10.1145/1027084.1027088
   Dally WJ, 2001, DES AUT CON, P684, DOI 10.1109/DAC.2001.935594
   Daoud EA, 2011, IEEE T VLSI SYST, V19, P559, DOI 10.1109/TVLSI.2009.2038390
   de Paula FM, 2011, DES AUT CON, P411
   Dean J, 1997, INT SYMP MICROARCH, P292, DOI 10.1109/MICRO.1997.645821
   Demme J, 2011, ISCA 2011: PROCEEDINGS OF THE 38TH ANNUAL INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE, P353, DOI 10.1145/2024723.2000107
   Dilman M., 2006, IEEE J SEL AREA COMM, V20, P668, DOI [10.1109/INFCOM.2001.916294, DOI 10.1109/INFCOM.2001.916294]
   Dubach C., 2010, Proceedings 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 2010), P485, DOI 10.1109/MICRO.2010.14
   El Shobaki M, 2001, INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, P56, DOI 10.1109/ISQED.2001.915206
   Ernst D, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P7
   Fick D, 2009, DES AUT CON, P812
   Fiorin L, 2008, IEEE T COMPUT, V57, P1216, DOI 10.1109/TC.2008.69
   Fisch D, 2012, ACM T AUTON ADAP SYS, V7, DOI 10.1145/2168260.2168276
   Floyd MS, 2007, IBM J RES DEV, V51, P733, DOI 10.1147/rd.516.0733
   Floyd M, 2011, IEEE MICRO, V31, P60, DOI 10.1109/MM.2011.29
   Flynn MJ, 2005, IEEE MICRO, V25, P16, DOI 10.1109/MM.2005.56
   Furber SB, 2013, IEEE T COMPUT, V62, P2454, DOI 10.1109/TC.2012.142
   GHEITH A, 1993, ACM T COMPUT SYST, V11, P33, DOI 10.1145/151250.151252
   Gordon-Ross A, 2007, DES AUT TEST EUROPE, P755
   Ha D, 2012, IEEE T VLSI SYST, V20, P1590, DOI 10.1109/TVLSI.2011.2161783
   Hauswirth M, 2004, ACM SIGPLAN NOTICES, V39, P251, DOI 10.1145/1035292.1028998
   HEIDER KG, 1988, AM ANTHROPOL, V90, P73, DOI 10.1525/aa.1988.90.1.02a00050
   Hong S, 2010, CONF PROC INT SYMP C, P280, DOI 10.1145/1816038.1815998
   Hopkins ABT, 2006, IEEE T COMPUT, V55, P174, DOI 10.1109/TC.2006.22
   Hower DR, 2009, COMMUN ACM, V52, P93, DOI 10.1145/1516046.1516068
   IEEE-ISTO, 2009, NEX 5001 FOR STAND G
   INTEL XEON, 2012, PROC E5 2600 PROD FA
   Isci C, 2003, 36TH INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, PROCEEDINGS, P93
   Ishida Y., 2004, IMMUNITY BASED SYSTE
   Kaxiras S, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P108, DOI 10.1145/1013235.1013268
   Keung HNLC, 2004, 15TH INTERNATIONAL WORKSHOP ON DATABASE AND EXPERT SYSTEMS APPLICATIONS, PROCEEDINGS, P689, DOI 10.1109/DEXA.2004.1333554
   Khan Omer, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P258, DOI 10.1109/ICCAD.2008.4681583
   Kim TH, 2008, IEEE J SOLID-ST CIRC, V43, P874, DOI 10.1109/JSSC.2008.917502
   Kong J, 2012, ACM COMPUT SURV, V44, DOI 10.1145/2187671.2187675
   Kramer D, 2011, LECT NOTES COMPUT SC, V6566, P183, DOI 10.1007/978-3-642-19137-4_16
   Kyung HM, 2007, APPLIED COMPUTING 2007, VOL 1 AND 2, P1565, DOI 10.1145/1244002.1244336
   Leatherman R, 2005, IEEE POTENTIALS, V24, P12, DOI 10.1109/MP.2005.1405795
   LEATHERMAN R., 1997, ON CHIP INSTRUMENTAT
   Long J, 2008, ACM T ARCHIT CODE OP, V5, DOI 10.1145/1400112.1400114
   Lu CY, 2005, IEEE T PARALL DISTR, V16, P550, DOI 10.1109/TPDS.2005.73
   Luk CK, 2005, ACM SIGPLAN NOTICES, V40, P190, DOI 10.1145/1064978.1065034
   Lukovic S., 2010, P INT WORKSHOP SECUR
   Mangano Daniele, 2010, P 3 INT WORKSH NETW, P17, DOI [10.1145/1921249.1921255, DOI 10.1145/1921249.1921255]
   Marescaux T, 2007, DES AUT CON, P116, DOI 10.1109/DAC.2007.375136
   Martínez JF, 2002, INT SYMP MICROARCH, P3, DOI 10.1109/MICRO.2002.1176234
   Massie ML, 2004, PARALLEL COMPUT, V30, P817, DOI 10.1016/j.parco.2004.04.001
   McGowen R, 2006, IEEE J SOLID-ST CIRC, V41, P229, DOI 10.1109/JSSC.2005.859902
   Meng K, 2008, PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P177, DOI 10.1145/1454115.1454141
   Merkel A, 2008, EUROSYS'08: PROCEEDINGS OF THE EUROSYS 2008 CONFERENCE, P1, DOI 10.1145/1357010.1352594
   Milenkovic M., 2005, P 2005 INT C COMPILE, P55
   Mochocki BC, 2006, DES AUT CON, P592, DOI 10.1109/DAC.2006.229296
   Modarressi M, 2010, DES AUT CON, P166
   Moshovos A, 2001, HPCA: SEVENTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTING ARCHITECTURE, PROCEEDINGS, P85, DOI 10.1109/HPCA.2001.903254
   Mousa H, 2005, PACT 2005: 14TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, P38
   MUNAWAR M., 2006, P SIGMETRICS WORKSH
   Murali S, 2005, IEEE DES TEST COMPUT, V22, P434, DOI 10.1109/MDT.2005.104
   Nakka N, 2004, 2004 INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, P585
   Nethercote N, 2007, ACM SIGPLAN NOTICES, V42, P89, DOI 10.1145/1273442.1250746
   Nollet V, 2004, DES AUT CON, P256, DOI 10.1145/996566.996637
   Nowroz AN, 2010, DES AUT CON, P56
   Papadogiannakis A., 2006, P COREGRID INT WORKS
   Park SB, 2010, COMMUN ACM, V53, P106, DOI 10.1145/1646353.1646377
   Pastmak M, 2006, IEEE T CONSUM ELECTR, V52, P1418, DOI 10.1109/TCE.2006.273165
   Pouchard LC, 2009, ORNLTM2009145
   Pourshaghaghi Hamid Reza, 2009, 2009 16th IEEE International Conference on Electronics, Circuits and Systems (ICECS 2009), P779, DOI 10.1109/ICECS.2009.5410775
   Prvulovic M, 2002, CONF PROC INT SYMP C, P111, DOI 10.1109/ISCA.2002.1003567
   Qureshi MK, 2006, INT SYMP MICROARCH, P423
   Radetzki M, 2013, ACM COMPUT SURV, V46, DOI 10.1145/2522968.2522976
   Ragel R. G., 2005, P 2005 INT C COMP AR, P304
   Saab C. B., 2002, Cluster Computing, V5, P75, DOI 10.1023/A:1012748806955
   Saen M., 2007, 2007 IEEE International Solid-State Circuits Conference (IEEE Cat. No.07CH37858), P296, DOI 10.1109/ISSCC.2007.373411
   Salapura V, 2008, INT SYM PERFORM ANAL, P139, DOI 10.1109/ISPASS.2008.4510746
   Salfner F, 2010, ACM COMPUT SURV, V42, DOI 10.1145/1670679.1670680
   Sastry SS, 2001, CONF PROC INT SYMP C, P278, DOI 10.1109/ISCA.2001.937456
   Schmeck H, 2010, ACM T AUTON ADAP SYS, V5, DOI 10.1145/1837909.1837911
   Sharifi A, 2010, DES AUT TEST EUROPE, P1384
   Shi WD, 2006, CONF PROC INT SYMP C, P102, DOI 10.1145/1150019.1136520
   SHU L., 2010, P 2 INT C ED TECHN C, V2, pV2
   Singh P, 2012, IEEE T VLSI SYST, V20, P1645, DOI 10.1109/TVLSI.2011.2161784
   Skadron K, 2002, EIGHTH INTERNATIONAL SYMPOSIUM ON HIGH-PERFORMANCE COMPUTER ARCHITECTURE, PROCEEDINGS, P17
   Skadron K., 2004, ACM Trans. Archit. Code Optim, V1, P94
   Smolens JC, 2004, ACM SIGPLAN NOTICES, V39, P224, DOI 10.1145/1037187.1024420
   Sprunt B, 2002, IEEE MICRO, V22, P64, DOI 10.1109/MM.2002.1028477
   Stoica A, 2007, NASA/ESA CONFERENCE ON ADAPTIVE HARDWARE AND SYSTEMS, PROCEEDINGS, P486
   Suh GE, 2004, ACM SIGPLAN NOTICES, V39, P85, DOI 10.1145/1037187.1024404
   Sweeney PeterF., 2004, P C VIRT MACH RES TE, P5
   Sylvester D, 2006, IEEE DES TEST COMPUT, V23, P484, DOI 10.1109/MDT.2006.145
   TILERA CORPORATION, 2009, TILE64 CHIP
   Tschanz James, 2009, Proceedings of the 2009 IEEE/ACM International Conference on Computer-Aided Design (ICCAD 2009), P71, DOI 10.1145/1687399.1687414
   Tschanz J., 2010, 2010 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC), P282
   van den Brand JW, 2007, DES AUT TEST EUROPE, P948
   Vermeulen B, 2010, MULTI-CORE EMBEDDED SYSTEMS, P155
   Wang PH, 2011, ACM T ARCHIT CODE OP, V8, DOI 10.1145/2019608.2019612
   Wang YF, 2009, CONF PROC INT SYMP C, P314, DOI 10.1145/1555815.1555794
   Weissel A., 2004, P 1 WORKSH TEMP AW C
   Wells PM, 2009, ACM SIGPLAN NOTICES, V44, P169, DOI 10.1145/1508284.1508265
   Wen CN, 2012, IEEE T COMPUT, V61, P199, DOI 10.1109/TC.2010.254
   Xu M, 2003, CONF PROC INT SYMP C, P122, DOI 10.1109/ISCA.2003.1206994
   Yao J., 2008, Proceedings of the 6th IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), P85
   Yong Fu, 2010, Proceedings of the 16th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2010), P111, DOI 10.1109/RTAS.2010.9
   Zhang YF, 2011, IEEE T VLSI SYST, V19, P1617, DOI 10.1109/TVLSI.2010.2051567
   Zhao J, 2011, IEEE T VLSI SYST, V19, P1011, DOI 10.1109/TVLSI.2010.2043964
   Zhou P, 2007, INT S HIGH PERF COMP, P121
NR 135
TC 33
Z9 35
U1 0
U2 14
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD MAR
PY 2013
VL 18
IS 2
AR 17
DI 10.1145/2442087.2442088
PG 38
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 123YD
UT WOS:000317427700001
DA 2024-07-18
ER

PT J
AU Saladi, K
   Somakumar, H
   Ganapathi, M
AF Saladi, Kalyan
   Somakumar, Harikumar
   Ganapathi, Mahadevan
TI Concurrency-Aware Compiler Optimizations for Hardware Description
   Languages
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Common sub-expression elimination; VHDL Verilog
   Hardware Verification
AB In this article, we discuss the application of compiler technology for eliminating redundant computation in hardware simulation. We discuss how concurrency in hardware description languages (HDLs) presents opportunities for expression reuse across different threads. While accounting for discrete event simulation semantics, we extend the data flow analysis framework to concurrent threads. In this process, we introduce a rewriting scheme named partial derivative VF and a graph representation to model sensitivity relationships among threads. An algorithm for identifying common subexpressions as applied to HDLs is presented. Related issues, such as scheduling correctness, are also considered.
C1 [Saladi, Kalyan] Univ Calif Santa Cruz, Sch Engn, Santa Cruz, CA 95064 USA.
   [Somakumar, Harikumar] Google Inc, Mountain View, CA USA.
C3 University of California System; University of California Santa Cruz;
   Google Incorporated
RP Saladi, K (corresponding author), Univ Calif Santa Cruz, Sch Engn, Santa Cruz, CA 95064 USA.
EM skalyan@soe.ucsc.edu; harks@acm.org; gana@pacbell.net
CR Aho A.V., 1986, COMPILERS PRINCIPLES
   [Anonymous], 1996, 13641995 IEEE
   BARZILAI Z, 1987, IEEE T COMPUT AID D, V6, P601, DOI 10.1109/TCAD.1987.1270308
   Edwards SA, 2003, ACM T DES AUTOMAT EL, V8, P141, DOI 10.1145/762488.762489
   FERRANTE J, 1987, ACM T PROGR LANG SYS, V9, P319, DOI 10.1145/24039.24041
   FRENCH RS, 1995, DES AUT CON, P151
   Hansen C., 1988, 25th ACM/IEEE Design Automation Conference. Proceedings 1988 (Cat. No.88CH2540-3), P712, DOI 10.1109/DAC.1988.14848
   *IEEE, 1994, 10761993 IEEE
   Krishnaswamy V., 1998, Conference Proceedings of the 1998 International Conference on Supercomputing, P297, DOI 10.1145/277830.277901
   ROSEN BK, 1979, J ACM, V26, P322, DOI 10.1145/322123.322135
   Wang Zhicheng., 1990, DAC'90: Proceedings of the 27th ACM/IEEE conference on Design automation, P491
   WILLIS JC, 1992, IEEE DES TEST COMPUT, V9, P42, DOI 10.1109/54.156157
NR 12
TC 1
Z9 1
U1 0
U2 4
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD JAN
PY 2013
VL 18
IS 1
AR 10
DI 10.1145/2390191.2390201
PG 16
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 072IL
UT WOS:000313663500010
OA Green Submitted
DA 2024-07-18
ER

PT J
AU Lu, JC
   Taskin, B
AF Lu, Jianchao
   Taskin, Baris
TI Clock Buffer Polarity Assignment with Skew Tuning
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Clock network synthesis; physical design; clock skew; polarity
   assignment
AB A clock polarity assignment method is proposed that reduces the peak current on the vdd/gnd rails of an integrated circuit. The impacts of (i) the output capacitive load on the peak current drawn by the sink-level clock buffers, and (ii) the buffer/inverter replacement scheme of polarity assignment on timing accuracy are considered in the formulation. The proposed sink-level-only polarity assignment is performed by a lexi-search algorithm in order to balance the peak current on the clock tree. Most of the previous polarity assignment methods that do not include clock tree resynthesis lead to an undesirable increase in the worst corner clock skew. Hence, a skew-tuning scheme is proposed that reduces the clock skew through polarity refinement and not through clock tree resynthesis. The proposed polarity assignment method with the skew-tuning scheme is implemented within an industrial design flow for practicality. Experimental results show that the worst-case peak current drawn by the clock tree can be reduced by an average of 36.5%. The worst corner clock skew is increased from 60.7ps to 76.2ps by applying the proposed polarity assignment method. The proposed skew-tuning scheme reduces the worst-case clock skew from 76.2ps to 61.5ps, on average, with a limited degradation in the peak current improvement (36.5% to 31.2%, on average).
C1 [Lu, Jianchao; Taskin, Baris] Drexel Univ, Dept Elect & Comp Engn, Philadelphia, PA 19104 USA.
C3 Drexel University
RP Lu, JC (corresponding author), Drexel Univ, Dept Elect & Comp Engn, 3141 Chestnut St, Philadelphia, PA 19104 USA.
CR [Anonymous], 2009, SYN 90NM GEN LIB
   Arora S, 1998, EUR J OPER RES, V110, P314, DOI 10.1016/S0377-2217(97)00266-X
   Chen CP, 1999, IEEE T COMPUT AID D, V18, P1014, DOI 10.1109/43.771182
   Chen PY, 2009, ACM T DES AUTOMAT EL, V14, DOI 10.1145/1497561.1497574
   Jang H, 2011, IEEE T COMPUT AID D, V30, P96, DOI 10.1109/TCAD.2010.2066650
   Lu JC, 2010, IEEE COMP SOC ANN, P17, DOI 10.1109/ISVLSI.2010.62
   Lu JC, 2010, INT SYM QUAL ELECT, P765, DOI 10.1109/ISQED.2010.5450493
   Muller F. M., 2001, ELECT NOTES DISCRETE, P122
   Nieh YT, 2005, DES AUT CON, P182, DOI 10.1109/DAC.2005.193797
   Oh JW, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P287, DOI 10.1109/DAC.1998.724484
   PANDIT SNN, 1991, IEEE IJCNN, P2521, DOI 10.1109/IJCNN.1991.170768
   Pentico DW, 2007, EUR J OPER RES, V176, P774, DOI 10.1016/j.ejor.2005.09.014
   Rabaey J., DIGITAL INTEGRATED C
   Samanta R., 2006, International Conference on Computer-Aided Design (ICCAD), P558
   Synopsys Inc, 2008, DES COMP US GUID B 2
   Synopsys Inc, 2009, IC COMP US GUID IMPL
   Synopsys Inc, 2008, STAR RCXT US GUID B
   Synopsys Inc, 2008, NAN US GUID B 2008 0
   Yesin Ryu, 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), P416, DOI 10.1109/ICCAD.2008.4681608
   Zhao M, 2004, DES AUT CON, P165, DOI 10.1145/996566.996615
NR 20
TC 3
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2011
VL 16
IS 4
AR 49
DI 10.1145/2003695.2003709
PG 22
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 849PO
UT WOS:000297137800013
DA 2024-07-18
ER

PT J
AU Mu, JQ
   Lysecky, R
AF Mu, Jingqing
   Lysecky, Roman
TI Autonomous Hardware/Software Partitioning and Voltage/Frequency Scaling
   for Low-Power Embedded Systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE Design; Performance; Experimentation; Warp processing; low-power;
   hardware/software partitioning; dynamically adaptable systems; low-power
   FPGAs; reconfigurable computing
AB Warp processing is a recent computing technology capable of autonomously partitioning the critical kernels within an executing software application to hardware circuits implemented within an on-chip FPGA. While previous performance-driven warp processing has been shown to provide significant performance improvements over software only execution, the dynamic performance improvement of warp processors may be lost for certain application domains, such as real-time systems. Alternatively, as power consumption continue to become a dominant design constraint, we present and thoroughly analyze a low-power warp processing methodology that leverages voltage and/or frequency scaling to substantially reduce power consumption without any performance degradation-all without requiring designer effort beyond the initial software development.
C1 [Mu, Jingqing; Lysecky, Roman] Univ Arizona, Dept Elect Engn, Tucson, AZ 85721 USA.
C3 University of Arizona
RP Mu, JQ (corresponding author), Univ Arizona, Dept Elect Engn, Tucson, AZ 85721 USA.
EM jqmu@ece.aizona.edu; rlysecky@ece.arizona.edu
FU National Science Foundation [CNS-0844565]
FX This research was supported by the National Science Foundation
   (CNS-0844565).
CR *ARM LTD, 2009, ARM946E S PROC
   Böhm W, 2002, J SUPERCOMPUT, V21, P117, DOI 10.1023/A:1013623303037
   Burger D., 1997, Computer Architecture News, V25, P13, DOI 10.1145/268806.268810
   ERNST R, 1993, IEEE DES TEST COMPUT, V10, P64, DOI 10.1109/54.245964
   Flautner K, 2004, DESIGNERS' FORUM: DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, P324, DOI 10.1109/DATE.2004.1269261
   Gordon-Ross A., 2003, P 2003 INT C COMP AR, P117
   Guo Z, 2005, DES AUT TEST EUROPE, P112
   Henkel J., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P122, DOI 10.1109/DAC.1999.781296
   *INT CORP, 2006, XSCALE PXA27X PROC F
   Kean J.F., 2004, P FPGA04, P233
   Lee CH, 1997, INT SYMP MICROARCH, P330, DOI 10.1109/MICRO.1997.645830
   Lysecky R, 2005, ANN IEEE SYM FIELD P, P57
   Lysecky R, 2004, DES AUT CON, P954, DOI 10.1145/996566.996819
   Lysecky R, 2003, DES AUT CON, P334
   Lysecky R, 2007, DES AUT TEST EUROPE, P141
   Lysecky R, 2006, ACM T DES AUTOMAT EL, V11, P659, DOI 10.1145/1142980.1142986
   Malik A, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P241, DOI 10.1109/LPE.2000.876794
   Memik G, 2001, ICCAD 2001: IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, P39, DOI 10.1109/ICCAD.2001.968595
   Nair A., 2008, Proc. 2008 Int. Conf. Compil. Archit. Synth. Embed. Syst. - CASES '08, P23
   Najibi M., 2006, 2006 IEEEACM INT C C, P755
   Nakai M, 2005, IEEE J SOLID-ST CIRC, V40, P28, DOI 10.1109/JSSC.2004.838021
   Stitt G, 2005, IEEE IC CAD, P547, DOI 10.1109/ICCAD.2005.1560127
   Stitt G, 2005, 2005 International Conference on Hardware/Software Codesign and System Synthesis, P285
   Stitt G, 2002, IEEE DES TEST COMPUT, V19, P36, DOI 10.1109/MDT.2002.1047742
   Tuan Tim., 2006, P INT S FIELD PROGRA, P3
   Venkataramani G., 2001, PROC 2001 INT C COMP, P116
   Wan M, 1998, IEEE 1998 CUSTOM INTEGRATED CIRCUITS CONFERENCE - PROCEEDINGS, P111, DOI 10.1109/CICC.1998.694918
   [No title captured]
NR 28
TC 10
Z9 12
U1 0
U2 5
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD DEC
PY 2009
VL 15
IS 1
AR 2
DI 10.1145/1640457.1640459
PG 20
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 540IA
UT WOS:000273323600002
DA 2024-07-18
ER

PT J
AU Yang, ZJ
   Wang, C
   Gupta, A
   Ivancic, F
AF Yang, Zijiang
   Wang, Chao
   Gupta, Aarti
   Ivancic, Franjo
TI Model Checking Sequential Software Programs Via Mixed Symbolic Analysis
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article; Proceedings Paper
CT 4th ACM/IEEE International Conference on Formal Methods and Models for
   Co-Design
CY JUL 27-30, 2006
CL Napa Valley, CA
SP ACM SIGDA, IEEE Circuits & Syst Soc, IEEE Comp Soc, IEEE Council EDA
DE Verification; Model checking; reachability analysis; image computation;
   binary decision diagram; presburger arithmetic; composite symbolic
   formula
ID VERIFICATION
AB We present an efficient symbolic search algorithm for software model checking. Our algorithms perform word-level reasoning by using a combination of decision procedures in Boolean and integer and real domains, and use novel symbolic search strategies optimized specifically for sequential programs to improve scalability. Experiments on real-world C programs show that the new symbolic search algorithms can achieve several orders-of-magnitude improvements over existing methods based on bit-level (Boolean) reasoning.
C1 [Yang, Zijiang] Western Michigan Univ, Dept Comp Sci, Kalamazoo, MI 49008 USA.
C3 Western Michigan University
RP Yang, ZJ (corresponding author), Western Michigan Univ, Dept Comp Sci, Parkview Campus, Kalamazoo, MI 49008 USA.
EM zijiang.yang@wmich.edu
OI Gupta, Aarti/0000-0001-6676-9400
CR Anderson P, 2003, IEEE SOFTWARE, V20, P42, DOI 10.1109/MS.2003.1207453
   [Anonymous], 2006, COMPILERS PRINCIPLES
   Armando A, 2006, LECT NOTES COMPUT SC, V3925, P146
   Armando A, 2006, ELECTRON NOTES THEOR, V144, P79, DOI 10.1016/j.entcs.2006.01.006
   Asarin E, 2000, LECT NOTES COMPUT SC, V1790, P20
   Bagnara R, 2002, LECT NOTES COMPUT SC, V2477, P213
   Ball T, 2000, LECT NOTES COMPUT SC, V1885, P113
   BENSALEM S, 2000, P 5 LANGL FORM METH
   Beyer D., 2007, INT J SOFTW TOOLS TE
   Biere A, 1999, LECT NOTES COMPUT SC, V1579, P193
   BRYANT RE, 1986, IEEE T COMPUT, V35, P677, DOI 10.1109/TC.1986.1676819
   Bultan T, 2000, ACM T SOFTW ENG METH, V9, P3, DOI 10.1145/332740.332746
   Bultan Tevfik., 1997, Proceedings of the 9th International Conference on Computer Aided Verification (CAV 1997), P400
   BURCH JR, 1991, 28TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, P403, DOI 10.1145/127601.127702
   Bush WR, 2000, SOFTWARE PRACT EXPER, V30, P775, DOI 10.1002/(SICI)1097-024X(200006)30:7<775::AID-SPE309>3.0.CO;2-H
   Cabodi G, 1997, DES AUT CON, P728, DOI 10.1145/266021.266355
   Cardelli L., 1997, HDB COMPUTER SCI ENG
   CHAKI S, 2003, P INT C SOFTW ENG IC
   Clarke E, 2004, LECT NOTES COMPUT SC, V2988, P168, DOI 10.1007/978-3-540-24730-2_15
   Clarke. E. M., 1982, LOGICS OF PROGRAMS, P52, DOI [10 . 1007 / BFb0025774, DOI 10.1007/BFB0025774]
   Clarke Edmund M., 2001, Model Checking
   Cousot P, 1976, P 2 INT S PROGR
   DAS M., 2002, P ACM SIGPLAN C PROG
   DAVIS M, 1962, COMMUN ACM, V5, P394, DOI 10.1145/368273.368557
   EVANS D, 1994, P SIGSOFT S FDN SOFT
   Gay D., 2003, P ACM SIGPLAN C PROG
   Halbwachs N, 1997, FORM METHOD SYST DES, V11, P157, DOI 10.1023/A:1008678014487
   Henzinger TA, 1995, IEEE REAL TIME, P56, DOI 10.1109/REAL.1995.495196
   Hind M, 2001, SCI COMPUT PROGRAM, V39, P31, DOI 10.1016/S0167-6423(00)00014-9
   HOLZMANN G, 2002, P INT C COMP AID VER
   Ivancic F, 2005, PR IEEE COMP DESIGN, P297, DOI 10.1109/ICCD.2005.77
   Ivancic F, 2005, LECT NOTES COMPUT SC, V3576, P301
   IVANCIC F, 2009, THEOR COMPU IN PRESS
   Jayaraman G, 2005, LECT NOTES COMPUT SC, V3442, P269, DOI 10.1007/978-3-540-31984-9_20
   McMillan K.L., 1994, Symbolic Model Checking
   Miné A, 2001, EIGHTH WORKING CONFERENCE ON REVERSE ENGINEERING, PROCEEDINGS, P310, DOI 10.1109/WCRE.2001.957836
   NARAYAN A, 1997, P INT C COMP AID DES, P388
   NELSON G, 1984, CONT MATH, V29, P201
   Pugh W., 1991, Proceedings Supercomputing '91 (Cat. No.91CH3058-5), P4, DOI 10.1145/125826.125848
   QUIELLE JP, 1981, P 5 ANN S PROGR
   RANJAN RK, 1995, P INT WORKSH LOG SYN
   RUGINA R, 2000, P ACM SIGPLAN 00 C P, P182
   SANKARANARAYANA S, 2006, P STAT AN S
   SANKARANARAYANA S, 2007, P STAT AN S
   Séméria L, 1998, 1998 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN, P340, DOI 10.1109/ICCAD.1998.742894
   Somenzi Fabio., 1995, CUDD: CU Decision Diagram Package
   TIP F, 1995, J PROGRAM LANG, V3, P121
   Visser W, 2000, FIFTEENTH IEEE INTERNATIONAL CONFERENCE ON AUTOMATED SOFTWARE ENGINEERING, PROCEEDINGS, P3, DOI 10.1109/ASE.2000.873645
   WANG C, 2006, P 4 INT S AUT TECHN
   Wang C, 2007, ACM T DES AUTOMAT EL, V12, DOI 10.1145/1230800.1230802
   YANG Z, 2006, ACM IEEE INT C FORMA
   Yavuz-Kahveci T., 2003, International Journal on Software Tools for Technology Transfer, V5, P15, DOI 10.1007/s10009-002-0091-4
   Yavuz-Kahveci T, 2005, LECT NOTES COMPUT SC, V3576, P413
   YAVUZKAHVECI T, 2001, P 7 INT C TOOLS ALG
   Zaks A, 2008, IEEE T COMPUT AID D, V27, P1513, DOI 10.1109/TCAD.2008.925777
   [No title captured]
NR 56
TC 9
Z9 9
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2009
VL 14
IS 1
AR 10
DI 10.1145/1455229.1455239
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED); Conference Proceedings Citation Index - Science (CPCI-S)
SC Computer Science
GA 426BH
UT WOS:000264681900010
DA 2024-07-18
ER

PT J
AU Tzeng, CW
   Yang, JS
   Huang, SY
AF Tzeng, Chao-Wen
   Yang, Jheng-Syun
   Huang, Shi-Yu
TI A versatile paradigm for scan chain diagnosis of complex faults using
   signal processing techniques
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; diagnosis; design for testability; scan chain; fault;
   profiling
ID MULTIPLE TIMING FAULTS
AB Scan chains are popularly used as the channels for silicon testing and debugging. However, they have also been identified as one of the culprits of silicon failure more recently. To cope with this problem, several scan chain diagnosis approaches have been proposed in the past. The existing methods, however, suffer from one common drawback-that is, they rely on fault models and matching heuristics to locate the faults. Such a paradigm may. run into difficulty when the fault under diagnosis does not match the fault model exactly, for example, when there is a bridging between a flip-flop and a logic cell, or the fault is temporal and only manifests itself intermittently. In light of this, we propose in this article a more versatile model-free paradigm for locating the faulty flip-flops in a scan chain, incorporating a number of signal processing techniques, such as filtering and edge detection. These techniques performed on the test responses of the failing chip under diagnosis directly can effectively reveal the fault location(s) in a scan chain. As compared to the previous works, our approach is better capable of handling intermittent faults and bridging faults, even under nonideal conditions, for example, when the core logic is also faulty. Experimental results on several real designs indicate that this approach can indeed catch some nasty faults that previous methods could not catch.
C1 [Tzeng, Chao-Wen; Yang, Jheng-Syun; Huang, Shi-Yu] Natl Tsing Hua Univ, Dept Elect Engn, Hsinchu, Taiwan.
C3 National Tsing Hua University
RP Tzeng, CW (corresponding author), Natl Tsing Hua Univ, Dept Elect Engn, Hsinchu, Taiwan.
CR ACKEN JM, 1992, P IEEE C CUST INT CI
   Bhatti N.K., 2006, PROC IEEE INT TEST C, P1
   Blanton RD, 2002, INT TEST CONF P, P233, DOI 10.1109/TEST.2002.1041765
   Edirisooriya S., 1995, Proceedings 13th IEEE VLSI Test Symposium (Cat. No.95TH8068), P250, DOI 10.1109/VTEST.1995.512645
   GUO, 2001, P INT TEST C ITC, P268
   Hsu E, 2006, 2006 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION, AND TEST (VLSI-DAT), PROCEEDINGS OF TECHNICAL PAPERS, P171
   Huang Y, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P1072, DOI 10.1109/DATE.2004.1269035
   Huang Y, 2003, ATS 2003: 12TH ASIAN TEST SYMPOSIUM, PROCEEDINGS, P44, DOI 10.1109/ATS.2003.1250781
   Huang Y, 2003, INT TEST CONF P, P319, DOI 10.1109/TEST.2003.1270854
   Huang Y, 2005, ASIA S PACIF DES AUT, P1176
   KUNDU S, 1993, P VLSI TEST S, P303
   Li JCM, 2005, IEICE T FUND ELECTR, VE88A, P1024, DOI 10.1093/ietfec/e88-a.4.1024
   Li JCM, 2005, IEEE T VLSI SYST, V13, P708, DOI 10.1109/TVLSI.2005.848800
   Millman S. D., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P411, DOI 10.1109/TEST.1991.519701
   Narayanan S, 1997, INT TEST CONF P, P704, DOI 10.1109/TEST.1997.639683
   Patil S., 1992, Proceedings International Test Conference 1992 (Cat. No.92CH3191-4), P714, DOI 10.1109/TEST.1992.527893
   Sato Y, 2002, INT TEST CONF P, P242, DOI 10.1109/TEST.2002.1041766
   SAVIR J, 1992, INTERNATIONAL TEST CONFERENCE 1992 : PROCEEDINGS, P705, DOI 10.1109/TEST.1992.527892
   Schafer J. L., 1992, P IEEE VLSI TEST S, P198
   Song PL, 2004, INT TEST CONF P, P140
   Stanley K, 2001, IEEE DES TEST COMPUT, V18, P56, DOI 10.1109/54.970425
   Storey T., 1991, Proceedings. International Test Conference 1991 (IEEE Cat. No.91CH3032-0), P311, DOI 10.1109/TEST.1991.519523
   STOREY TM, 1990, PROCEEDINGS : INTERNATIONAL TEST CONFERENCE 1990, P842, DOI 10.1109/TEST.1990.114102
   Tzeng CW, 2007, IET COMPUT DIGIT TEC, V1, P706, DOI 10.1049/iet-cdt:20060205
   Tzeng CW, 2007, IEEE T CIRCUITS-II, V54, P690, DOI 10.1109/TCSII.2007.896939
   Wu YJ, 1998, INT SYM DEFEC FAU TO, P217, DOI 10.1109/DFTVS.1998.732169
   Yang JS, 2005, PR IEEE COMP DESIGN, P157
NR 27
TC 4
Z9 4
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2008
VL 13
IS 1
AR 9
DI 10.1145/1297666.1297675
PG 27
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 259SZ
UT WOS:000252962500008
DA 2024-07-18
ER

PT J
AU Mochocki, B
   Hu, XBS
   Quan, G
AF Mochocki, Bren
   Hu, Xiaobo Sharon
   Quan, Gang
TI Transition-overhead-aware voltage scheduling for fixed-priority
   real-time systems
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; performance; dynamic voltage scaling; fixed priority; low
   power; scheduling; transition overhead
AB Time transition overhead is a critical problem for hard real-time systems that employ dynamic voltage scaling (DVS) for power and energy management. While it is a common practice of much previous work to ignore transition overhead, these algorithms cannot guarantee deadlines and/or are less effective in saving energy when transition overhead is significant and not appropriately dealt with. In this article we introduce two techniques, one offline and one online, to correctly account for transition overhead in preemptive fixed-priority real-time systems. We present several DVS scheduling algorithms that implement these methods that can guarantee task deadlines under arbitrarily large transition time overheads and reduce energy consumption by as much as 40% when compared to previous methods.
C1 Univ Notre Dame, Dept Comp Sci & Engn, Notre Dame, IN 46556 USA.
   Univ S Carolina, Dept Comp Sci & Engn, Columbia, SC 29208 USA.
C3 University of Notre Dame; University of South Carolina System;
   University of South Carolina Columbia
RP Mochocki, B (corresponding author), Univ Notre Dame, Dept Comp Sci & Engn, Notre Dame, IN 46556 USA.
EM bmochock@cse.nd.edu; shu@cse.nd.edu; gquan@cse.sc.edu
RI Quan, Gang/JVZ-6756-2024; Hu, Xiaobo/B-9367-2018
OI Quan, Gang/0000-0002-1007-4850; Hu, Xiaobo/0000-0002-6636-9738
FU Direct For Computer & Info Scie & Enginr; Division Of Computer and
   Network Systems [0969013] Funding Source: National Science Foundation
CR *AMD, 2001, 24319 ADV MICR DEV
   Andrei A, 2005, DES AUT TEST EUROPE, P514, DOI 10.1109/DATE.2005.250
   Andrei A., 2004, P C DES AUT TEST EUR
   BURD T, 2001, THESIS U CALIFORNIA
   Burd TD, 2000, ISLPED '00: PROCEEDINGS OF THE 2000 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P9, DOI 10.1109/LPE.2000.876749
   BURNS A, 1995, IEEE T SOFTWARE ENG, V21, P475, DOI 10.1109/32.387477
   Gruian F, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P465
   Hong IK, 1998, REAL TIM SYST SYMP P, P178, DOI 10.1109/REAL.1998.739744
   Intel Corporation, 2000, INT XSCAL MICR
   Kim NY, 1996, REAL TIM SYST SYMP P, P300, DOI 10.1109/REAL.1996.563726
   Kim W, 2004, ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P393
   Kim W, 2003, ISLPED'03: PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, P396
   Liu J., 2000, Real-Time Systems
   Martin SM, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P721, DOI 10.1109/ICCAD.2002.1167611
   Mochocki B, 2005, RTAS 2005: 11TH IEEE REAL TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P224
   Mochocki B, 2002, IEEE/ACM INTERNATIONAL CONFERENCE ON CAD-02, DIGEST OF TECHNICAL PAPERS, P726, DOI 10.1109/ICCAD.2002.1167612
   Pillai Padmanabhan., 2001, P 18 ACM S OPERATING, P89, DOI DOI 10.1145/502034.502044
   POUWELSE J, 2001, P 7 ANN INT C MOB CO, P251, DOI DOI 10.1145/381677.381701
   QIN W, 2004, SIMIT ARM VERY FAST
   Quan G, 2004, REAL TIM SYST SYMP P, P309
   Quan G, 2002, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, P782, DOI 10.1109/DATE.2002.998388
   Quan G, 2001, DES AUT CON, P828, DOI 10.1109/DAC.2001.935620
   Saewong S, 2003, 9TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATIONS SYMPOSIUM, PROCEEDINGS, P106, DOI 10.1109/RTTAS.2003.1203042
   Seo J, 2005, IEEE IC CAD, P450, DOI 10.1109/ICCAD.2005.1560110
   Seo J, 2006, IEEE T COMPUT AID D, V25, P47, DOI 10.1109/TCAD.2005.853703
   Seo J, 2004, DES AUT CON, P87
   Yao F, 1995, AN S FDN CO, P374, DOI 10.1109/SFCS.1995.492493
   ZHANG Y, 2004, P C DES AUT TEST EUR
   Zhang YM, 2003, ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, P65, DOI 10.1109/ASPDAC.2003.1194995
NR 29
TC 25
Z9 26
U1 0
U2 3
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 2 PENN PLAZA, STE 701, NEW YORK, NY 10121-0701 USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD APR
PY 2007
VL 12
IS 2
AR 11
DI 10.1145/1230800.1230803
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 170VC
UT WOS:000246693300003
DA 2024-07-18
ER

PT J
AU Ghosh, S
   Bhunia, S
   Roy, K
AF Ghosh, Swaroop
   Bhunia, Swarup
   Roy, Kaushik
TI Low-power and testable circuit synthesis using Shannon decomposition
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE design; design-for-test; dynamic supply gating; Shannon expansion; test
   power; test coverage; IDDQ; noise immunity
AB Structural transformation of a design to enhance its testability while satisfying design constraints on power and performance can result in improved test cost and test confidence. In this article, we analyze the testability in a new style of logic design based on Shannon's decomposition and supply gating. We observe that the tree structure of a logic circuit due to Shannon's decomposition makes it intrinsically more testable than a conventionally synthesized circuit, while at the same time providing an improvement in active power. We have analyzed four different aspects of the testability of a circuit: a) IDDQ test sensitivity, b) test power during scan-based testing, c) test length (for both ATPG-generated deterministic and random patterns), and d) noise immunity. Simulation results on a set of MCNC benchmarks show promising results on all these aspects (an average improvement of 94% in IDDQ sensitivity, 50% in test power, 19% (21%) in test length for deterministic (random) patterns, and 50% in coupling noise immunity). We have also demonstrated that the new logic structure can improve parametric yield (6% on average) of a circuit under process variations when considering a bound on circuit leakage.
C1 Purdue Univ, W Lafayette, IN 47907 USA.
C3 Purdue University System; Purdue University
RP Ghosh, S (corresponding author), Purdue Univ, W Lafayette, IN 47907 USA.
EM ghosh3@purdue.edu
OI Bhunia, Swarup/0000-0001-6082-6961
CR BHUNIA S, 2005, DES AUT C
   Brglez F, 1984, P INT S CIRC SYST, P221
   Bushnell M., 2000, ESSENTIALS ELECT TES
   Ghosh S, 2005, ASIAN TEST SYMPOSIUM, P404, DOI 10.1109/ATS.2005.98
   Kundu S, 2000, IEEE EUROPEAN TEST WORKSHOP, PROCEEDINGS, P83, DOI 10.1109/ETW.2000.873783
   LAVAGNO L, 1995, DES AUT CON, P254
NR 6
TC 0
Z9 0
U1 0
U2 0
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PY 2007
VL 12
IS 4
AR 47
DI 10.1145/1278349.1278360
PG 6
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 221LA
UT WOS:000250227600011
DA 2024-07-18
ER

PT J
AU Liu, YY
   Wang, KH
   Hwang, TT
AF Liu, Yi-Yu
   Wang, Kuo-Hua
   Hwang, Tingting
TI Crosstalk minimization in logic synthesis for PLAs
SO ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS
LA English
DT Article
DE algorithms; performance; crosstalk; PLA; synthesis; domino logic
ID HIGH-SPEED; LOW-POWER; DESIGN
AB We propose a maximum crosstalk effect minimization algorithm that takes logic synthesis into consideration for PLA structures. To minimize the crosstalk effect, a technique for permuting wire is used which contains the following steps. First, product terms are partitioned into long and short sets, and then the product terms in the long and short sets are interleaved. After that, we take advantage of the crosstalk immunity of product terms in the long set to further reduce the maximum coupling capacitance of the PLA. Finally, synthesis techniques such as local and global transformations are taken into consideration to search for a better result. The experiments demonstrate that our algorithm can effectively minimize the maximum coupling capacitance of a circuit by 51% as compared with the original area-minimized PLA without crosstalk effect minimization.
C1 Yuan Ze Univ, Dept Comp Sci & Engn, Tao Yuan 320, Taiwan.
   Natl Tsing Hua Univ, Dept Comp Sci, Hsinchu 300, Taiwan.
   Fu Jen Catholic Univ, Dept Comp Sci & Informat Engn, Taipei 24205, Taiwan.
C3 Yuan Ze University; National Tsing Hua University; Fu Jen Catholic
   University
RP Liu, YY (corresponding author), Yuan Ze Univ, Dept Comp Sci & Engn, 135,Far East Rd, Tao Yuan 320, Taiwan.
EM yyliu@saturn.yzu.edu.tw
RI Pei, Jiaxin/ACL-2462-2022
CR [Anonymous], 1994, SYNTHESIS OPTIMIZATI, DOI DOI 10.5555/541643
   BLAIR GM, 1992, IEEE J SOLID-ST CIRC, V27, P1211, DOI 10.1109/4.148332
   CADENCE, 1999, VIRTUOSO LAYOUT
   DHONG YB, 1992, IEEE T CIRCUITS-II, V39, P557, DOI 10.1109/82.168948
   Duan C, 2004, DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, P778, DOI 10.1109/DATE.2004.1268974
   HARRIS D, 2004, TUT NOT DES AUT TEST
   Jiang IHR, 2000, IEEE T COMPUT AID D, V19, P999, DOI 10.1109/43.863640
   Khatri S. P., 1999, Proceedings 1999 Design Automation Conference (Cat. No. 99CH36361), P491, DOI 10.1109/DAC.1999.781365
   KHATRI SP, 2001, CROSS TALK NOISE IMM
   Kim KW, 2000, DES AUT CON, P280
   Lee SH, 2002, IEEE T NANOTECHNOL, V1, P226, DOI 10.1109/TNANO.2002.807394
   Mo F, 2002, DES AUT CON, P201, DOI 10.1109/DAC.2002.1012620
   POSLUSZNY S, 1998, P COMP DES C AUST TX, V1, P17
   SAKURAI T, 1983, IEEE T ELECTRON DEV, V30, P183, DOI 10.1109/T-ED.1983.21093
   SELLERS FF, 1968, IEEE T COMPUT, VC 17, P676, DOI 10.1109/TC.1968.227417
   Sentovich EM., 1992, SIS SYSTEM SEQUENTIA
   Shepard KL, 1996, IEEE IC CAD, P524, DOI 10.1109/ICCAD.1996.569906
   Sinha S, 2000, PR IEEE COMP DESIGN, P494, DOI 10.1109/ICCD.2000.878328
   *SYN, 2001, STARHSP
   Tien TK, 2002, IEEE T COMPUT AID D, V21, P1416, DOI 10.1109/TCAD.2002.804384
   TIEN TK, 2003, THESIS NAT CHUNG CHE
   Tseng HP, 1998, 1998 DESIGN AUTOMATION CONFERENCE, PROCEEDINGS, P378, DOI 10.1109/DAC.1998.724501
   *UCB DEV GROUP, 2002, BERK PRED TECHN MOD
   Vittal A, 1997, IEEE T COMPUT AID D, V16, P290, DOI 10.1109/43.594834
   Wang CC, 1999, IEEE T CIRCUITS-I, V46, P857, DOI 10.1109/81.774233
   Wang JS, 2001, IEEE J SOLID-ST CIRC, V36, P1250, DOI 10.1109/4.938375
   ZHAO H, 1999, IEEE T COMPUT AID D, V18, P1683
NR 27
TC 1
Z9 1
U1 0
U2 1
PU ASSOC COMPUTING MACHINERY
PI NEW YORK
PA 1601 Broadway, 10th Floor, NEW YORK, NY USA
SN 1084-4309
EI 1557-7309
J9 ACM T DES AUTOMAT EL
JI ACM Transact. Des. Automat. Electron. Syst.
PD OCT
PY 2006
VL 11
IS 4
BP 890
EP 915
DI 10.1145/1179461.1179466
PG 26
WC Computer Science, Hardware & Architecture; Computer Science, Software
   Engineering
WE Science Citation Index Expanded (SCI-EXPANDED)
SC Computer Science
GA 121HA
UT WOS:000243147500005
DA 2024-07-18
ER

EF