Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/xelab.exe -wto de751348d7a34d128b0ebf74b514aeb9 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_0 -L xil_defaultlib -L dist_mem_gen_v8_0_12 -L xbip_utils_v3_0_8 -L c_reg_fd_v12_0_4 -L c_mux_bit_v12_0_4 -L c_shift_ram_v12_0_11 -L blk_mem_gen_v8_4_0 -L xbip_pipe_v3_0_4 -L xbip_bram18k_v3_0_4 -L mult_gen_v12_0_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Kyber_tb_behav xil_defaultlib.Kyber_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port d [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/imports/new/NTT_core_Server.v:662]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port d [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/imports/new/NTT_core_Client.v:497]
WARNING: [VRFC 10-1374] size mismatch in mixed language port association, vhdl port d [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/imports/new/NTT_core_Client.v:499]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 34 for port din [E:/Vivado_projects/Crystals-kyber/Crystals-kyber.srcs/sources_1/imports/new/Kyber_Client.v:505]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2419]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [/wrk/2017.3/nightly/2017_10_04_2018833/packages/customer/vivado/data/ip/xilinx/blk_mem_gen_v8_4/simulation/blk_mem_gen_v8_4.v:2420]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_viv_comp
Compiling package xbip_utils_v3_0_8.xbip_utils_v3_0_8_pkg
Compiling package mult_gen_v12_0_13.mult_gen_v12_0_13_pkg
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_signed
Compiling package unisim.vcomponents
Compiling package mult_gen_v12_0_13.dsp_pkg
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv_comp
Compiling package c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_pkg
Compiling package c_mux_bit_v12_0_4.c_mux_bit_v12_0_4_viv_comp
Compiling package c_reg_fd_v12_0_4.c_reg_fd_v12_0_4_viv_comp
Compiling architecture xilinx of entity mult_gen_v12_0_13.delay_line [\delay_line(c_xdevicefamily="art...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.op_resize [\op_resize(ai_width=12,bi_width=...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.dsp [\dsp(c_xdevicefamily="artix7",c_...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13_viv [\mult_gen_v12_0_13_viv(c_verbosi...]
Compiling architecture xilinx of entity mult_gen_v12_0_13.mult_gen_v12_0_13 [\mult_gen_v12_0_13(c_xdevicefami...]
Compiling architecture mult_gen_0_arch of entity xil_defaultlib.mult_gen_0 [mult_gen_0_default]
Compiling module xil_defaultlib.reduc
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11 [\c_shift_ram_v12_0_11(c_xdevicef...]
Compiling architecture c_shift_ram_0_arch of entity xil_defaultlib.c_shift_ram_0 [c_shift_ram_0_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11 [\c_shift_ram_v12_0_11(c_xdevicef...]
Compiling architecture c_shift_ram_1_arch of entity xil_defaultlib.c_shift_ram_1 [c_shift_ram_1_default]
Compiling architecture c_shift_ram_9_arch of entity xil_defaultlib.c_shift_ram_9 [c_shift_ram_9_default]
Compiling module xil_defaultlib.butterfly_Ser
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_5
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_6
Compiling module dist_mem_gen_v8_0_12.dist_mem_gen_v8_0_12(C_FAMILY="a...
Compiling module xil_defaultlib.dist_mem_gen_7
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_2
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_output_stage(...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_softecc_outpu...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0_mem_module(C_...
Compiling module blk_mem_gen_v8_4_0.blk_mem_gen_v8_4_0(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_1
Compiling module xil_defaultlib.mux4to2
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11 [\c_shift_ram_v12_0_11(c_xdevicef...]
Compiling architecture c_shift_ram_2_arch of entity xil_defaultlib.c_shift_ram_2 [c_shift_ram_2_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11 [\c_shift_ram_v12_0_11(c_xdevicef...]
Compiling architecture c_shift_ram_3_arch of entity xil_defaultlib.c_shift_ram_3 [c_shift_ram_3_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11 [\c_shift_ram_v12_0_11(c_xdevicef...]
Compiling architecture c_shift_ram_4_arch of entity xil_defaultlib.c_shift_ram_4 [c_shift_ram_4_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11 [\c_shift_ram_v12_0_11(c_xdevicef...]
Compiling architecture c_shift_ram_5_arch of entity xil_defaultlib.c_shift_ram_5 [c_shift_ram_5_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11 [\c_shift_ram_v12_0_11(c_xdevicef...]
Compiling architecture c_shift_ram_6_arch of entity xil_defaultlib.c_shift_ram_6 [c_shift_ram_6_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11 [\c_shift_ram_v12_0_11(c_xdevicef...]
Compiling architecture c_shift_ram_8_arch of entity xil_defaultlib.c_shift_ram_8 [c_shift_ram_8_default]
Compiling architecture struct of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_legacy [\c_shift_ram_v12_0_11_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11_viv [\c_shift_ram_v12_0_11_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_11.c_shift_ram_v12_0_11 [\c_shift_ram_v12_0_11(c_xdevicef...]
Compiling architecture c_shift_ram_11_arch of entity xil_defaultlib.c_shift_ram_11 [c_shift_ram_11_default]
Compiling module xil_defaultlib.NTT_core_Server
Compiling architecture behavioral of entity xil_defaultlib.RegisterFDRE [\RegisterFDRE(size=1600)\]
Compiling architecture dataflow of entity xil_defaultlib.theta [theta_default]
Compiling architecture dataflow of entity xil_defaultlib.rho [rho_default]
Compiling architecture dataflow of entity xil_defaultlib.pi [pi_default]
Compiling architecture dataflow of entity xil_defaultlib.chi [chi_default]
Compiling architecture dataflow of entity xil_defaultlib.iota [iota_default]
Compiling architecture structural of entity xil_defaultlib.Round [round_default]
Compiling architecture fsm of entity xil_defaultlib.StateMachine [statemachine_default]
Compiling architecture structural of entity xil_defaultlib.Keccak1600 [keccak1600_default]
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_bhv_ver_s...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_CONV_VER(...
Compiling module fifo_generator_v13_2_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_0
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_bhv_ver_s...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_CONV_VER(...
Compiling module fifo_generator_v13_2_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_1
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_bhv_ver_s...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_CONV_VER(...
Compiling module fifo_generator_v13_2_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_7
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_bhv_ver_s...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_CONV_VER(...
Compiling module fifo_generator_v13_2_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_8
Compiling module xil_defaultlib.decode_keccak
Compiling module xil_defaultlib.hash_core_Server
Compiling module xil_defaultlib.decode_Server
Compiling module xil_defaultlib.encode_Server
Compiling module xil_defaultlib.pattern
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_bhv_ver_s...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_CONV_VER(...
Compiling module fifo_generator_v13_2_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_2
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_bhv_ver_s...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_CONV_VER(...
Compiling module fifo_generator_v13_2_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_3
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_bhv_ver_s...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_CONV_VER(...
Compiling module fifo_generator_v13_2_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_4
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_bhv_ver_s...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_CONV_VER(...
Compiling module fifo_generator_v13_2_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_5
Compiling module xil_defaultlib.Kyber_Server
Compiling module xil_defaultlib.butterfly_Cli
Compiling module xil_defaultlib.NTT_core_Client
Compiling module xil_defaultlib.hash_core_Client
Compiling module xil_defaultlib.decode_Client
Compiling module xil_defaultlib.encode_Client
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_bhv_ver_s...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0_CONV_VER(...
Compiling module fifo_generator_v13_2_0.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_0.fifo_generator_v13_2_0(C_COMMON_...
Compiling module xil_defaultlib.fifo_generator_6
Compiling module xil_defaultlib.Kyber_Client
Compiling module xil_defaultlib.Kyber_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Kyber_tb_behav
