{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691640111809 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691640111809 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 05:01:51 2023 " "Processing started: Thu Aug 10 05:01:51 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691640111809 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1691640111809 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TS_RECORDER -c TS_RECORDER --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off TS_RECORDER -c TS_RECORDER --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1691640111809 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1691640112598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1691640112598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_op.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_op.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER_OP " "Found entity 1: BUFFER_OP" {  } { { "BUFFER_OP.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/BUFFER_OP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691640124641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691640124641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_ip.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_ip.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER_IP " "Found entity 1: BUFFER_IP" {  } { { "BUFFER_IP.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/BUFFER_IP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691640124650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691640124650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_comb.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_comb.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUFFER_COMB " "Found entity 1: BUFFER_COMB" {  } { { "BUFFER_COMB.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/BUFFER_COMB.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691640124659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691640124659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "resetsynchroniser.v 1 1 " "Found 1 design units, including 1 entities, in source file resetsynchroniser.v" { { "Info" "ISGN_ENTITY_NAME" "1 ResetSynchroniser " "Found entity 1: ResetSynchroniser" {  } { { "ResetSynchroniser.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/ResetSynchroniser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691640124665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691640124665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitsynchroniser.v 1 1 " "Found 1 design units, including 1 entities, in source file nbitsynchroniser.v" { { "Info" "ISGN_ENTITY_NAME" "1 NBitSynchroniser " "Found entity 1: NBitSynchroniser" {  } { { "NBitSynchroniser.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/NBitSynchroniser.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691640124671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691640124671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "button_rel_det.v 1 1 " "Found 1 design units, including 1 entities, in source file button_rel_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUTTON_REL_DET " "Found entity 1: BUTTON_REL_DET" {  } { { "BUTTON_REL_DET.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/BUTTON_REL_DET.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691640124677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691640124677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ts_wire.v 1 1 " "Found 1 design units, including 1 entities, in source file ts_wire.v" { { "Info" "ISGN_ENTITY_NAME" "1 TS_WIRE " "Found entity 1: TS_WIRE" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691640124684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691640124684 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "TS_STATE_MACHINE.v(48) " "Verilog HDL information at TS_STATE_MACHINE.v(48): always construct contains both blocking and non-blocking assignments" {  } { { "TS_STATE_MACHINE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_STATE_MACHINE.v" 48 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1691640124689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ts_state_machine.v 1 1 " "Found 1 design units, including 1 entities, in source file ts_state_machine.v" { { "Info" "ISGN_ENTITY_NAME" "1 TS_STATE_MACHINE " "Found entity 1: TS_STATE_MACHINE" {  } { { "TS_STATE_MACHINE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_STATE_MACHINE.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691640124691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691640124691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 DECODER_7SEGMENT " "Found entity 1: DECODER_7SEGMENT" {  } { { "DECODER_7SEGMENT.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/DECODER_7SEGMENT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691640124697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1691640124697 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TS_WIRE " "Elaborating entity \"TS_WIRE\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1691640124742 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX_0 TS_WIRE.v(23) " "Output port \"HEX_0\" at TS_WIRE.v(23) has no driver" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1691640124743 "|TS_WIRE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX_1 TS_WIRE.v(24) " "Output port \"HEX_1\" at TS_WIRE.v(24) has no driver" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 24 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1691640124743 "|TS_WIRE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX_2 TS_WIRE.v(25) " "Output port \"HEX_2\" at TS_WIRE.v(25) has no driver" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1691640124743 "|TS_WIRE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX_3 TS_WIRE.v(26) " "Output port \"HEX_3\" at TS_WIRE.v(26) has no driver" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1691640124743 "|TS_WIRE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX_4 TS_WIRE.v(27) " "Output port \"HEX_4\" at TS_WIRE.v(27) has no driver" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1691640124743 "|TS_WIRE"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX_5 TS_WIRE.v(29) " "Output port \"HEX_5\" at TS_WIRE.v(29) has no driver" {  } { { "TS_WIRE.v" "" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Design Software" 0 -1 1691640124743 "|TS_WIRE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetSynchroniser ResetSynchroniser:SYS_SYNC_R " "Elaborating entity \"ResetSynchroniser\" for hierarchy \"ResetSynchroniser:SYS_SYNC_R\"" {  } { { "TS_WIRE.v" "SYS_SYNC_R" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1691640124761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NBitSynchroniser NBitSynchroniser:SYS_SYNC_IP " "Elaborating entity \"NBitSynchroniser\" for hierarchy \"NBitSynchroniser:SYS_SYNC_IP\"" {  } { { "TS_WIRE.v" "SYS_SYNC_IP" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1691640124764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUTTON_REL_DET BUTTON_REL_DET:DET_IN " "Elaborating entity \"BUTTON_REL_DET\" for hierarchy \"BUTTON_REL_DET:DET_IN\"" {  } { { "TS_WIRE.v" "DET_IN" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1691640124767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TS_STATE_MACHINE TS_STATE_MACHINE:SM " "Elaborating entity \"TS_STATE_MACHINE\" for hierarchy \"TS_STATE_MACHINE:SM\"" {  } { { "TS_WIRE.v" "SM" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_WIRE.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1691640124770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER_IP TS_STATE_MACHINE:SM\|BUFFER_IP:TS_BUFFER_IP " "Elaborating entity \"BUFFER_IP\" for hierarchy \"TS_STATE_MACHINE:SM\|BUFFER_IP:TS_BUFFER_IP\"" {  } { { "TS_STATE_MACHINE.v" "TS_BUFFER_IP" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_STATE_MACHINE.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1691640124773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER_COMB TS_STATE_MACHINE:SM\|BUFFER_COMB:TS_BUFFER_OP " "Elaborating entity \"BUFFER_COMB\" for hierarchy \"TS_STATE_MACHINE:SM\|BUFFER_COMB:TS_BUFFER_OP\"" {  } { { "TS_STATE_MACHINE.v" "TS_BUFFER_OP" { Text "C:/Users/marie/Workspace/TS_RECORDER/TS_STATE_MACHINE.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1691640124775 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUFFER_OP TS_STATE_MACHINE:SM\|BUFFER_COMB:TS_BUFFER_OP\|BUFFER_OP:B_OP " "Elaborating entity \"BUFFER_OP\" for hierarchy \"TS_STATE_MACHINE:SM\|BUFFER_COMB:TS_BUFFER_OP\|BUFFER_OP:B_OP\"" {  } { { "BUFFER_COMB.v" "B_OP" { Text "C:/Users/marie/Workspace/TS_RECORDER/BUFFER_COMB.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1691640124778 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1691640124939 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/marie/Workspace/TS_RECORDER/output_files/TS_RECORDER.map.smsg " "Generated suppressed messages file C:/Users/marie/Workspace/TS_RECORDER/output_files/TS_RECORDER.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1691640124968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691640124991 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 05:02:04 2023 " "Processing ended: Thu Aug 10 05:02:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691640124991 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691640124991 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691640124991 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1691640124991 ""}
