

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Thu Aug 25 11:11:28 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 0.785 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+----------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type   |
    +---------+---------+-----------+-----------+-------+-------+----------+
    |    12323|    12323| 61.615 us | 61.615 us |  12324|  12324| dataflow |
    +---------+---------+-----------+-----------+-------+-------+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                   |                                                  |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                      Instance                     |                      Module                      |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +---------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |resize_nearest_v1_ap_fixed_16_14_5_3_0_config2_U0  |resize_nearest_v1_ap_fixed_16_14_5_3_0_config2_s  |    12323|    12323| 61.615 us | 61.615 us |  12323|  12323|   none  |
        |Block_proc_U0                                      |Block_proc                                        |        0|        0|    0 ns   |    0 ns   |      0|      0|   none  |
        +---------------------------------------------------+--------------------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      32|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|     817|    1669|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      36|    -|
|Register         |        -|      -|       6|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     823|    1737|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------+--------------------------------------------------+---------+-------+-----+------+-----+
    |                      Instance                     |                      Module                      | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +---------------------------------------------------+--------------------------------------------------+---------+-------+-----+------+-----+
    |Block_proc_U0                                      |Block_proc                                        |        0|      0|    2|    11|    0|
    |resize_nearest_v1_ap_fixed_16_14_5_3_0_config2_U0  |resize_nearest_v1_ap_fixed_16_14_5_3_0_config2_s  |        0|      0|  815|  1658|    0|
    +---------------------------------------------------+--------------------------------------------------+---------+-------+-----+------+-----+
    |Total                                              |                                                  |        0|      0|  817|  1669|    0|
    +---------------------------------------------------+--------------------------------------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                            Variable Name                           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_proc_U0_ap_ready_count                                        |     +    |      0|  0|   9|           2|           1|
    |resize_nearest_v1_ap_fixed_16_14_5_3_0_config2_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |Block_proc_U0_ap_start                                              |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                                             |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                                                        |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                                                       |    and   |      0|  0|   2|           1|           1|
    |resize_nearest_v1_ap_fixed_16_14_5_3_0_config2_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Block_proc_U0_ap_ready                                      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_resize_nearest_v1_ap_fixed_16_14_5_3_0_config2_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                               |          |      0|  0|  32|          11|           9|
    +--------------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                  Name                                  | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Block_proc_U0_ap_ready_count                                            |   9|          2|    2|          4|
    |ap_sync_reg_Block_proc_U0_ap_ready                                      |   9|          2|    1|          2|
    |ap_sync_reg_resize_nearest_v1_ap_fixed_16_14_5_3_0_config2_U0_ap_ready  |   9|          2|    1|          2|
    |resize_nearest_v1_ap_fixed_16_14_5_3_0_config2_U0_ap_ready_count        |   9|          2|    2|          4|
    +------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                   |  36|          8|    6|         12|
    +------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |                                  Name                                  | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |Block_proc_U0_ap_ready_count                                            |  2|   0|    2|          0|
    |ap_sync_reg_Block_proc_U0_ap_ready                                      |  1|   0|    1|          0|
    |ap_sync_reg_resize_nearest_v1_ap_fixed_16_14_5_3_0_config2_U0_ap_ready  |  1|   0|    1|          0|
    |resize_nearest_v1_ap_fixed_16_14_5_3_0_config2_U0_ap_ready_count        |  2|   0|    2|          0|
    +------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                   |  6|   0|    6|          0|
    +------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+-----+------------+------------------+--------------+
|input_1_V_V_TDATA        |  in |   16|    axis    |    input_1_V_V   |    pointer   |
|input_1_V_V_TVALID       |  in |    1|    axis    |    input_1_V_V   |    pointer   |
|input_1_V_V_TREADY       | out |    1|    axis    |    input_1_V_V   |    pointer   |
|layer2_out_V_V_TDATA     | out |   16|    axis    |  layer2_out_V_V  |    pointer   |
|layer2_out_V_V_TVALID    | out |    1|    axis    |  layer2_out_V_V  |    pointer   |
|layer2_out_V_V_TREADY    |  in |    1|    axis    |  layer2_out_V_V  |    pointer   |
|const_size_in_1          | out |   16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |    1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |   16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |    1|   ap_vld   | const_size_out_1 |    pointer   |
|ap_clk                   |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_rst_n                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |     myproject    | return value |
+-------------------------+-----+-----+------------+------------------+--------------+

