<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: SYS_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.0.7000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">SYS_T Struct Reference<div class="ingroups"><a class="el" href="group___r_e_g_i_s_t_e_r.html">Control Register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a98c44c630b54e2df3bf779fca81ff37e"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a98c44c630b54e2df3bf779fca81ff37e">PDID</a></td></tr>
<tr class="separator:a98c44c630b54e2df3bf779fca81ff37e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a378aa7441637420df17bde686e165770"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a378aa7441637420df17bde686e165770">RSTSTS</a></td></tr>
<tr class="separator:a378aa7441637420df17bde686e165770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae220d21942847ae93322ba00e6911e5c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#ae220d21942847ae93322ba00e6911e5c">IPRST0</a></td></tr>
<tr class="separator:ae220d21942847ae93322ba00e6911e5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8683a6bf8116c92108bbb38385942e0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#af8683a6bf8116c92108bbb38385942e0">IPRST1</a></td></tr>
<tr class="separator:af8683a6bf8116c92108bbb38385942e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15fba5658eb489848ce7e205bb20cf4f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a15fba5658eb489848ce7e205bb20cf4f">IPRST2</a></td></tr>
<tr class="separator:a15fba5658eb489848ce7e205bb20cf4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0ec534d4476785f80e2a0aabdefc3ec"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#aa0ec534d4476785f80e2a0aabdefc3ec">BODCTL</a></td></tr>
<tr class="separator:aa0ec534d4476785f80e2a0aabdefc3ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a552b276e5bff03b91856d12227352a4c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a552b276e5bff03b91856d12227352a4c">IVSCTL</a></td></tr>
<tr class="separator:a552b276e5bff03b91856d12227352a4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58c4205ce6e8c27ddaca0493c99cdda5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a58c4205ce6e8c27ddaca0493c99cdda5">PORCTL</a></td></tr>
<tr class="separator:a58c4205ce6e8c27ddaca0493c99cdda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49e072f62693f85c4a59311d3e3dca74"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a49e072f62693f85c4a59311d3e3dca74">VREFCTL</a></td></tr>
<tr class="separator:a49e072f62693f85c4a59311d3e3dca74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a89a015c69af600740dcd0d9ffd07aac8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a89a015c69af600740dcd0d9ffd07aac8">USBPHY</a></td></tr>
<tr class="separator:a89a015c69af600740dcd0d9ffd07aac8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a03e10c205b034173e15b13cf250c54"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a9a03e10c205b034173e15b13cf250c54">GPA_MFPL</a></td></tr>
<tr class="separator:a9a03e10c205b034173e15b13cf250c54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21b93ff188c442c3ad97b3e55b215b2b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a21b93ff188c442c3ad97b3e55b215b2b">GPA_MFPH</a></td></tr>
<tr class="separator:a21b93ff188c442c3ad97b3e55b215b2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af54a1e3222a0f16f98af64069587b636"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#af54a1e3222a0f16f98af64069587b636">GPB_MFPL</a></td></tr>
<tr class="separator:af54a1e3222a0f16f98af64069587b636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a44b4dcf365ceb2fe570865a5a6d4a0e6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a44b4dcf365ceb2fe570865a5a6d4a0e6">GPB_MFPH</a></td></tr>
<tr class="separator:a44b4dcf365ceb2fe570865a5a6d4a0e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc350722fe458151421ed6a33471a7e8"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#acc350722fe458151421ed6a33471a7e8">GPC_MFPL</a></td></tr>
<tr class="separator:acc350722fe458151421ed6a33471a7e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc41156a35c42847828d926efd65b65f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#abc41156a35c42847828d926efd65b65f">GPC_MFPH</a></td></tr>
<tr class="separator:abc41156a35c42847828d926efd65b65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a955475a9fe10d5a8b98cd8a509c21f9b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a955475a9fe10d5a8b98cd8a509c21f9b">GPD_MFPL</a></td></tr>
<tr class="separator:a955475a9fe10d5a8b98cd8a509c21f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb72336a6b365d90b2462a3ba2300c66"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#adb72336a6b365d90b2462a3ba2300c66">GPD_MFPH</a></td></tr>
<tr class="separator:adb72336a6b365d90b2462a3ba2300c66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a78c990a849c14895d01f3c090c5062a2"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a78c990a849c14895d01f3c090c5062a2">GPE_MFPL</a></td></tr>
<tr class="separator:a78c990a849c14895d01f3c090c5062a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f0a692b2b8e437b037456d9bf671848"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a8f0a692b2b8e437b037456d9bf671848">GPE_MFPH</a></td></tr>
<tr class="separator:a8f0a692b2b8e437b037456d9bf671848"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af03540e23beda3a30fe90e9aa839368b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#af03540e23beda3a30fe90e9aa839368b">GPF_MFPL</a></td></tr>
<tr class="separator:af03540e23beda3a30fe90e9aa839368b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad01c4cca1c5c1011e2b090814151da0b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#ad01c4cca1c5c1011e2b090814151da0b">GPF_MFPH</a></td></tr>
<tr class="separator:ad01c4cca1c5c1011e2b090814151da0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7929c3b6ded9f707d6a36f89c87f910f"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a7929c3b6ded9f707d6a36f89c87f910f">GPG_MFPL</a></td></tr>
<tr class="separator:a7929c3b6ded9f707d6a36f89c87f910f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8e5c45b38999d58eb982cb6be20c7b5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#ad8e5c45b38999d58eb982cb6be20c7b5">GPG_MFPH</a></td></tr>
<tr class="separator:ad8e5c45b38999d58eb982cb6be20c7b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53c8a26fa363ac3e9b46771f45348897"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a53c8a26fa363ac3e9b46771f45348897">GPH_MFPL</a></td></tr>
<tr class="separator:a53c8a26fa363ac3e9b46771f45348897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13a9186480fed07f7ccb94bc45a0abda"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a13a9186480fed07f7ccb94bc45a0abda">GPH_MFPH</a></td></tr>
<tr class="separator:a13a9186480fed07f7ccb94bc45a0abda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c5a9af5384d1cbef1b50d3112e9cfa4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a3c5a9af5384d1cbef1b50d3112e9cfa4">GPA_MFOS</a></td></tr>
<tr class="separator:a3c5a9af5384d1cbef1b50d3112e9cfa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f4dda0481d415721950ae1269b0a3d"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a31f4dda0481d415721950ae1269b0a3d">GPB_MFOS</a></td></tr>
<tr class="separator:a31f4dda0481d415721950ae1269b0a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a578506091c5e057a77e15484c3764"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a49a578506091c5e057a77e15484c3764">GPC_MFOS</a></td></tr>
<tr class="separator:a49a578506091c5e057a77e15484c3764"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae4f4eaa03a193b4b5efa9e07cb325763"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#ae4f4eaa03a193b4b5efa9e07cb325763">GPD_MFOS</a></td></tr>
<tr class="separator:ae4f4eaa03a193b4b5efa9e07cb325763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac31c764bd4674a368f8dbbcaf4f1dc49"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#ac31c764bd4674a368f8dbbcaf4f1dc49">GPE_MFOS</a></td></tr>
<tr class="separator:ac31c764bd4674a368f8dbbcaf4f1dc49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aac0970918bfa1f33c0afce757ef3a0bc"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#aac0970918bfa1f33c0afce757ef3a0bc">GPF_MFOS</a></td></tr>
<tr class="separator:aac0970918bfa1f33c0afce757ef3a0bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3edf0bb8b57c9e919cdf5c06fe5cc7ac"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a3edf0bb8b57c9e919cdf5c06fe5cc7ac">GPG_MFOS</a></td></tr>
<tr class="separator:a3edf0bb8b57c9e919cdf5c06fe5cc7ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a879ce5c37621223e44a72f9d2f9a4a56"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a879ce5c37621223e44a72f9d2f9a4a56">GPH_MFOS</a></td></tr>
<tr class="separator:a879ce5c37621223e44a72f9d2f9a4a56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d77e73a35c65a4e877072471bc720e5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a6d77e73a35c65a4e877072471bc720e5">SRAM_INTCTL</a></td></tr>
<tr class="separator:a6d77e73a35c65a4e877072471bc720e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c21dc57edf3b082d1b1ac0a498e5538"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a9c21dc57edf3b082d1b1ac0a498e5538">SRAM_STATUS</a></td></tr>
<tr class="separator:a9c21dc57edf3b082d1b1ac0a498e5538"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ca93367cff3ca1cf6916d09a27a74ba"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a1ca93367cff3ca1cf6916d09a27a74ba">SRAM_ERRADDR</a></td></tr>
<tr class="separator:a1ca93367cff3ca1cf6916d09a27a74ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0388aae01b1b61980c0047307f992c84"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a0388aae01b1b61980c0047307f992c84">SRAM_BISTCTL</a></td></tr>
<tr class="separator:a0388aae01b1b61980c0047307f992c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c7d95c6ede74edbb82e5a208b6421f4"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a9c7d95c6ede74edbb82e5a208b6421f4">SRAM_BISTSTS</a></td></tr>
<tr class="separator:a9c7d95c6ede74edbb82e5a208b6421f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5be01aec8564e70a2ec42457734b787"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#ae5be01aec8564e70a2ec42457734b787">HIRCTCTL</a></td></tr>
<tr class="separator:ae5be01aec8564e70a2ec42457734b787"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d3438484b4102a3dcea46deae48af61"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a0d3438484b4102a3dcea46deae48af61">HIRCTIEN</a></td></tr>
<tr class="separator:a0d3438484b4102a3dcea46deae48af61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf9d8799fc1a481f5922e212ccaccd2a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#acf9d8799fc1a481f5922e212ccaccd2a">HIRCTISTS</a></td></tr>
<tr class="separator:acf9d8799fc1a481f5922e212ccaccd2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa51a5824b1af00c8f26ff83ce56f783"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#aaa51a5824b1af00c8f26ff83ce56f783">IRCTCTL</a></td></tr>
<tr class="separator:aaa51a5824b1af00c8f26ff83ce56f783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c06a5e28aa9c28124e02c92522cf1e4"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a4c06a5e28aa9c28124e02c92522cf1e4">IRCTIEN</a></td></tr>
<tr class="separator:a4c06a5e28aa9c28124e02c92522cf1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bf1f8624823a7294d240fc7e74a27cb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a1bf1f8624823a7294d240fc7e74a27cb">IRCTISTS</a></td></tr>
<tr class="separator:a1bf1f8624823a7294d240fc7e74a27cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a197e4fed077b77ad85d90e67954bfb2c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a197e4fed077b77ad85d90e67954bfb2c">REGLCTL</a></td></tr>
<tr class="separator:a197e4fed077b77ad85d90e67954bfb2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a416a1a177a00b0f3a9c583b778941495"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a416a1a177a00b0f3a9c583b778941495">PORDISAN</a></td></tr>
<tr class="separator:a416a1a177a00b0f3a9c583b778941495"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a932064a87013a365ede1a9e9913373fc"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a932064a87013a365ede1a9e9913373fc">CSERVER</a></td></tr>
<tr class="separator:a932064a87013a365ede1a9e9913373fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1469b3e762e064bd3402836e6a955837"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a1469b3e762e064bd3402836e6a955837">PLCTL</a></td></tr>
<tr class="separator:a1469b3e762e064bd3402836e6a955837"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a257b7829bc326c74e117ec7338566c94"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a257b7829bc326c74e117ec7338566c94">PLSTS</a></td></tr>
<tr class="separator:a257b7829bc326c74e117ec7338566c94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7646340bd1992ec704715beaeacd53ab"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_y_s___t.html#a7646340bd1992ec704715beaeacd53ab">AHBMCTL</a></td></tr>
<tr class="separator:a7646340bd1992ec704715beaeacd53ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><pre class="fragment">@addtogroup SYS System Manger Controller(SYS)
Memory Mapped Structure for SYS Controller
</pre> 
<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l00026">26</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a7646340bd1992ec704715beaeacd53ab" name="a7646340bd1992ec704715beaeacd53ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7646340bd1992ec704715beaeacd53ab">&#9670;&nbsp;</a></span>AHBMCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::AHBMCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0400] AHB Bus Matrix Priority Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">AHBMCTL
</font><br><p> <font size="2">
Offset: 0x400  AHB Bus Matrix Priority Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>INTACTEN</td><td><div style="word-wrap: break-word;"><b>Highest AHB Bus Priority of Cortex M4 Core Enable Bit (Write Protect)
</b><br>
Enable Cortex-M4 Core With Highest AHB Bus Priority In AHB Bus Matrix
<br>
0 = Run robin mode.
<br>
1 = Cortex-M4 CPU with highest bus priority when interrupt occurred.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04818">4818</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="aa0ec534d4476785f80e2a0aabdefc3ec" name="aa0ec534d4476785f80e2a0aabdefc3ec"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0ec534d4476785f80e2a0aabdefc3ec">&#9670;&nbsp;</a></span>BODCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::BODCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0018] Brown-Out Detector Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">BODCTL
</font><br><p> <font size="2">
Offset: 0x18  Brown-Out Detector Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>BODEN</td><td><div style="word-wrap: break-word;"><b>Brown-out Detector Enable Bit (Write Protect)
</b><br>
The default value is set by flash controller user configuration register CBODEN(CONFIG0 [19]).
<br>
0 = Brown-out Detector function Disabled.
<br>
1 = Brown-out Detector function Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[3]</td><td>BODRSTEN</td><td><div style="word-wrap: break-word;"><b>Brown-out Reset Enable Bit (Write Protect)
</b><br>
The default value is set by flash controller user configuration register CBORST(CONFIG0[20]) bit .
<br>
0 = Brown-out INTERRUPT function Enabled.
<br>
1 = Brown-out RESET function Enabled.
<br>
Note1:
<br>
While the Brown-out Detector function is enabled (BODEN high) and BOD reset function is enabled (BODRSTEN high), BOD will assert a signal to reset chip when the detected voltage is lower than the threshold (BODOUT high).
<br>
While the BOD function is enabled (BODEN high) and BOD interrupt function is enabled (BODRSTEN low), BOD will assert an interrupt if BODOUT is high
<br>
BOD interrupt will keep till to the BODEN set to 0
<br>
BOD interrupt can be blocked by disabling the NVIC BOD interrupt or disabling BOD function (set BODEN low).
<br>
Note2: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[4]</td><td>BODIF</td><td><div style="word-wrap: break-word;"><b>Brown-out Detector Interrupt Flag
</b><br>
0 = Brown-out Detector does not detect any voltage draft at VDD down through or up through the voltage of BODVL setting.
<br>
1 = When Brown-out Detector detects the VDD is dropped down through the voltage of BODVL setting or the VDD is raised up through the voltage of BODVL setting, this bit is set to 1 and the brown-out interrupt is requested if brown-out interrupt is enabled.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[5]</td><td>BODLPM</td><td><div style="word-wrap: break-word;"><b>Brown-out Detector Low Power Mode (Write Protect)
</b><br>
0 = BOD operate in normal mode (default).
<br>
1 = BOD Low Power mode Enabled.
<br>
Note1: The BOD consumes about 100uA in normal mode, the low power mode can reduce the current to about 1/10 but slow the BOD response.
<br>
Note2: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[6]</td><td>BODOUT</td><td><div style="word-wrap: break-word;"><b>Brown-out Detector Output Status
</b><br>
0 = Brown-out Detector output status is 0.
<br>
It means the detected voltage is higher than BODVL setting or BODEN is 0.
<br>
1 = Brown-out Detector output status is 1.
<br>
It means the detected voltage is lower than BODVL setting
<br>
If the BODEN is 0, BOD function disabled , this bit always responds 0000.
<br>
</div></td></tr><tr><td>
[7]</td><td>LVREN</td><td><div style="word-wrap: break-word;"><b>Low Voltage Reset Enable Bit (Write Protect)
</b><br>
The LVR function resets the chip when the input power voltage is lower than LVR circuit setting
<br>
LVR function is enabled by default.
<br>
0 = Low Voltage Reset function Disabled.
<br>
1 = Low Voltage Reset function Enabled.
<br>
Note1: After enabling the bit, the LVR function will be active with 100us delay for LVR output stable (default).
<br>
Note2: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[10:8]</td><td>BODDGSEL</td><td><div style="word-wrap: break-word;"><b>Brown-out Detector Output De-glitch Time Select (Write Protect)
</b><br>
000 = BOD output is sampled by RC10K clock.
<br>
001 = 4 system clock (HCLK).
<br>
010 = 8 system clock (HCLK).
<br>
011 = 16 system clock (HCLK).
<br>
100 = 32 system clock (HCLK).
<br>
101 = 64 system clock (HCLK).
<br>
110 = 128 system clock (HCLK).
<br>
111 = 256 system clock (HCLK).
<br>
Note: These bits are write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[14:12]</td><td>LVRDGSEL</td><td><div style="word-wrap: break-word;"><b>LVR Output De-glitch Time Select (Write Protect)
</b><br>
000 = Without de-glitch function.
<br>
001 = 4 system clock (HCLK).
<br>
010 = 8 system clock (HCLK).
<br>
011 = 16 system clock (HCLK).
<br>
100 = 32 system clock (HCLK).
<br>
101 = 64 system clock (HCLK).
<br>
110 = 128 system clock (HCLK).
<br>
111 = 256 system clock (HCLK).
<br>
Note: These bits are write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[18:16]</td><td>BODVL</td><td><div style="word-wrap: break-word;"><b>Brown-out Detector Threshold Voltage Selection (Write Protect)
</b><br>
The default value is set by flash controller user configuration register CBOV (CONFIG0 [23:21]).
<br>
000 = Brown-Out Detector threshold voltage is 1.6V.
<br>
001 = Brown-Out Detector threshold voltage is 1.8V.
<br>
010 = Brown-Out Detector threshold voltage is 2.0V.
<br>
011 = Brown-Out Detector threshold voltage is 2.2V.
<br>
100 = Brown-Out Detector threshold voltage is 2.4V.
<br>
101 = Brown-Out Detector threshold voltage is 2.6V.
<br>
110 = Brown-Out Detector threshold voltage is 2.8V.
<br>
111 = Brown-Out Detector threshold voltage is 3.0V.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04746">4746</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a932064a87013a365ede1a9e9913373fc" name="a932064a87013a365ede1a9e9913373fc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a932064a87013a365ede1a9e9913373fc">&#9670;&nbsp;</a></span>CSERVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">__I uint32_t SYS_T::CSERVER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x01f4] Chip Series Version Register <br  />
 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04812">4812</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a3c5a9af5384d1cbef1b50d3112e9cfa4" name="a3c5a9af5384d1cbef1b50d3112e9cfa4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c5a9af5384d1cbef1b50d3112e9cfa4">&#9670;&nbsp;</a></span>GPA_MFOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPA_MFOS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0080] GPIOA Multiple Function Output Select Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPA_MFOS
</font><br><p> <font size="2">
Offset: 0x80  GPIOA Multiple Function Output Select Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>MFOS0</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[1]</td><td>MFOS1</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[2]</td><td>MFOS2</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[3]</td><td>MFOS3</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[4]</td><td>MFOS4</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[5]</td><td>MFOS5</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[6]</td><td>MFOS6</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[7]</td><td>MFOS7</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[8]</td><td>MFOS8</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[9]</td><td>MFOS9</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[10]</td><td>MFOS10</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[11]</td><td>MFOS11</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[12]</td><td>MFOS12</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[13]</td><td>MFOS13</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[14]</td><td>MFOS14</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[15]</td><td>MFOS15</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04773">4773</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a21b93ff188c442c3ad97b3e55b215b2b" name="a21b93ff188c442c3ad97b3e55b215b2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21b93ff188c442c3ad97b3e55b215b2b">&#9670;&nbsp;</a></span>GPA_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPA_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0034] GPIOA High Byte Multiple Function Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPA_MFPH
</font><br><p> <font size="2">
Offset: 0x34  GPIOA High Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PA8MFP</td><td><div style="word-wrap: break-word;"><b>PA.8 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PA9MFP</td><td><div style="word-wrap: break-word;"><b>PA.9 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PA10MFP</td><td><div style="word-wrap: break-word;"><b>PA.10 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PA11MFP</td><td><div style="word-wrap: break-word;"><b>PA.11 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PA12MFP</td><td><div style="word-wrap: break-word;"><b>PA.12 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PA13MFP</td><td><div style="word-wrap: break-word;"><b>PA.13 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PA14MFP</td><td><div style="word-wrap: break-word;"><b>PA.14 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PA15MFP</td><td><div style="word-wrap: break-word;"><b>PA.15 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04755">4755</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a9a03e10c205b034173e15b13cf250c54" name="a9a03e10c205b034173e15b13cf250c54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a03e10c205b034173e15b13cf250c54">&#9670;&nbsp;</a></span>GPA_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPA_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0030] GPIOA Low Byte Multiple Function Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPA_MFPL
</font><br><p> <font size="2">
Offset: 0x30  GPIOA Low Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PA0MFP</td><td><div style="word-wrap: break-word;"><b>PA.0 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PA1MFP</td><td><div style="word-wrap: break-word;"><b>PA.1 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PA2MFP</td><td><div style="word-wrap: break-word;"><b>PA.2 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PA3MFP</td><td><div style="word-wrap: break-word;"><b>PA.3 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PA4MFP</td><td><div style="word-wrap: break-word;"><b>PA.4 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PA5MFP</td><td><div style="word-wrap: break-word;"><b>PA.5 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PA6MFP</td><td><div style="word-wrap: break-word;"><b>PA.6 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PA7MFP</td><td><div style="word-wrap: break-word;"><b>PA.7 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04754">4754</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a31f4dda0481d415721950ae1269b0a3d" name="a31f4dda0481d415721950ae1269b0a3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31f4dda0481d415721950ae1269b0a3d">&#9670;&nbsp;</a></span>GPB_MFOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPB_MFOS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0084] GPIOB Multiple Function Output Select Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPB_MFOS
</font><br><p> <font size="2">
Offset: 0x84  GPIOB Multiple Function Output Select Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>MFOS0</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[1]</td><td>MFOS1</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[2]</td><td>MFOS2</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[3]</td><td>MFOS3</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[4]</td><td>MFOS4</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[5]</td><td>MFOS5</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[6]</td><td>MFOS6</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[7]</td><td>MFOS7</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[8]</td><td>MFOS8</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[9]</td><td>MFOS9</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[10]</td><td>MFOS10</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[11]</td><td>MFOS11</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[12]</td><td>MFOS12</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[13]</td><td>MFOS13</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[14]</td><td>MFOS14</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[15]</td><td>MFOS15</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04774">4774</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a44b4dcf365ceb2fe570865a5a6d4a0e6" name="a44b4dcf365ceb2fe570865a5a6d4a0e6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a44b4dcf365ceb2fe570865a5a6d4a0e6">&#9670;&nbsp;</a></span>GPB_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPB_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x003c] GPIOB High Byte Multiple Function Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPB_MFPH
</font><br><p> <font size="2">
Offset: 0x3C  GPIOB High Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PB8MFP</td><td><div style="word-wrap: break-word;"><b>PB.8 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PB9MFP</td><td><div style="word-wrap: break-word;"><b>PB.9 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PB10MFP</td><td><div style="word-wrap: break-word;"><b>PB.10 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PB11MFP</td><td><div style="word-wrap: break-word;"><b>PB.11 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PB12MFP</td><td><div style="word-wrap: break-word;"><b>PB.12 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PB13MFP</td><td><div style="word-wrap: break-word;"><b>PB.13 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PB14MFP</td><td><div style="word-wrap: break-word;"><b>PB.14 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PB15MFP</td><td><div style="word-wrap: break-word;"><b>PB.15 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04757">4757</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="af54a1e3222a0f16f98af64069587b636" name="af54a1e3222a0f16f98af64069587b636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af54a1e3222a0f16f98af64069587b636">&#9670;&nbsp;</a></span>GPB_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPB_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0038] GPIOB Low Byte Multiple Function Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPB_MFPL
</font><br><p> <font size="2">
Offset: 0x38  GPIOB Low Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PB0MFP</td><td><div style="word-wrap: break-word;"><b>PB.0 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PB1MFP</td><td><div style="word-wrap: break-word;"><b>PB.1 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PB2MFP</td><td><div style="word-wrap: break-word;"><b>PB.2 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PB3MFP</td><td><div style="word-wrap: break-word;"><b>PB.3 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PB4MFP</td><td><div style="word-wrap: break-word;"><b>PB.4 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PB5MFP</td><td><div style="word-wrap: break-word;"><b>PB.5 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PB6MFP</td><td><div style="word-wrap: break-word;"><b>PB.6 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PB7MFP</td><td><div style="word-wrap: break-word;"><b>PB.7 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04756">4756</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a49a578506091c5e057a77e15484c3764" name="a49a578506091c5e057a77e15484c3764"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49a578506091c5e057a77e15484c3764">&#9670;&nbsp;</a></span>GPC_MFOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPC_MFOS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0088] GPIOC Multiple Function Output Select Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPC_MFOS
</font><br><p> <font size="2">
Offset: 0x88  GPIOC Multiple Function Output Select Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>MFOS0</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[1]</td><td>MFOS1</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[2]</td><td>MFOS2</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[3]</td><td>MFOS3</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[4]</td><td>MFOS4</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[5]</td><td>MFOS5</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[6]</td><td>MFOS6</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[7]</td><td>MFOS7</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[8]</td><td>MFOS8</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[9]</td><td>MFOS9</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[10]</td><td>MFOS10</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[11]</td><td>MFOS11</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[12]</td><td>MFOS12</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[13]</td><td>MFOS13</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[14]</td><td>MFOS14</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[15]</td><td>MFOS15</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04775">4775</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="abc41156a35c42847828d926efd65b65f" name="abc41156a35c42847828d926efd65b65f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc41156a35c42847828d926efd65b65f">&#9670;&nbsp;</a></span>GPC_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPC_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0044] GPIOC High Byte Multiple Function Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPC_MFPH
</font><br><p> <font size="2">
Offset: 0x44  GPIOC High Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PC8MFP</td><td><div style="word-wrap: break-word;"><b>PC.8 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PC9MFP</td><td><div style="word-wrap: break-word;"><b>PC.9 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PC10MFP</td><td><div style="word-wrap: break-word;"><b>PC.10 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PC11MFP</td><td><div style="word-wrap: break-word;"><b>PC.11 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PC12MFP</td><td><div style="word-wrap: break-word;"><b>PC.12 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PC13MFP</td><td><div style="word-wrap: break-word;"><b>PC.13 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PC14MFP</td><td><div style="word-wrap: break-word;"><b>PC.14 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PC15MFP</td><td><div style="word-wrap: break-word;"><b>PC.15 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04759">4759</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="acc350722fe458151421ed6a33471a7e8" name="acc350722fe458151421ed6a33471a7e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc350722fe458151421ed6a33471a7e8">&#9670;&nbsp;</a></span>GPC_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPC_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0040] GPIOC Low Byte Multiple Function Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPC_MFPL
</font><br><p> <font size="2">
Offset: 0x40  GPIOC Low Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PC0MFP</td><td><div style="word-wrap: break-word;"><b>PC.0 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PC1MFP</td><td><div style="word-wrap: break-word;"><b>PC.1 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PC2MFP</td><td><div style="word-wrap: break-word;"><b>PC.2 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PC3MFP</td><td><div style="word-wrap: break-word;"><b>PC.3 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PC4MFP</td><td><div style="word-wrap: break-word;"><b>PC.4 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PC5MFP</td><td><div style="word-wrap: break-word;"><b>PC.5 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PC6MFP</td><td><div style="word-wrap: break-word;"><b>PC.6 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PC7MFP</td><td><div style="word-wrap: break-word;"><b>PC.7 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04758">4758</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="ae4f4eaa03a193b4b5efa9e07cb325763" name="ae4f4eaa03a193b4b5efa9e07cb325763"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4f4eaa03a193b4b5efa9e07cb325763">&#9670;&nbsp;</a></span>GPD_MFOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPD_MFOS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x008c] GPIOD Multiple Function Output Select Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPD_MFOS
</font><br><p> <font size="2">
Offset: 0x8C  GPIOD Multiple Function Output Select Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>MFOS0</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[1]</td><td>MFOS1</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[2]</td><td>MFOS2</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[3]</td><td>MFOS3</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[4]</td><td>MFOS4</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[5]</td><td>MFOS5</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[6]</td><td>MFOS6</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[7]</td><td>MFOS7</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[8]</td><td>MFOS8</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[9]</td><td>MFOS9</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[10]</td><td>MFOS10</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[11]</td><td>MFOS11</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[12]</td><td>MFOS12</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[13]</td><td>MFOS13</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[14]</td><td>MFOS14</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[15]</td><td>MFOS15</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04776">4776</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="adb72336a6b365d90b2462a3ba2300c66" name="adb72336a6b365d90b2462a3ba2300c66"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb72336a6b365d90b2462a3ba2300c66">&#9670;&nbsp;</a></span>GPD_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPD_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x004c] GPIOD High Byte Multiple Function Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPD_MFPH
</font><br><p> <font size="2">
Offset: 0x4C  GPIOD High Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PD8MFP</td><td><div style="word-wrap: break-word;"><b>PD.8 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PD9MFP</td><td><div style="word-wrap: break-word;"><b>PD.9 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PD10MFP</td><td><div style="word-wrap: break-word;"><b>PD.10 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PD11MFP</td><td><div style="word-wrap: break-word;"><b>PD.11 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PD12MFP</td><td><div style="word-wrap: break-word;"><b>PD.12 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PD13MFP</td><td><div style="word-wrap: break-word;"><b>PD.13 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PD14MFP</td><td><div style="word-wrap: break-word;"><b>PD.14 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PD15MFP</td><td><div style="word-wrap: break-word;"><b>PD.15 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04761">4761</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a955475a9fe10d5a8b98cd8a509c21f9b" name="a955475a9fe10d5a8b98cd8a509c21f9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a955475a9fe10d5a8b98cd8a509c21f9b">&#9670;&nbsp;</a></span>GPD_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPD_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0048] GPIOD Low Byte Multiple Function Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPD_MFPL
</font><br><p> <font size="2">
Offset: 0x48  GPIOD Low Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PD0MFP</td><td><div style="word-wrap: break-word;"><b>PD.0 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PD1MFP</td><td><div style="word-wrap: break-word;"><b>PD.1 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PD2MFP</td><td><div style="word-wrap: break-word;"><b>PD.2 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PD3MFP</td><td><div style="word-wrap: break-word;"><b>PD.3 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PD4MFP</td><td><div style="word-wrap: break-word;"><b>PD.4 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PD5MFP</td><td><div style="word-wrap: break-word;"><b>PD.5 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PD6MFP</td><td><div style="word-wrap: break-word;"><b>PD.6 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PD7MFP</td><td><div style="word-wrap: break-word;"><b>PD.7 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04760">4760</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="ac31c764bd4674a368f8dbbcaf4f1dc49" name="ac31c764bd4674a368f8dbbcaf4f1dc49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac31c764bd4674a368f8dbbcaf4f1dc49">&#9670;&nbsp;</a></span>GPE_MFOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPE_MFOS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0090] GPIOE Multiple Function Output Select Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPE_MFOS
</font><br><p> <font size="2">
Offset: 0x90  GPIOE Multiple Function Output Select Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>MFOS0</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[1]</td><td>MFOS1</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[2]</td><td>MFOS2</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[3]</td><td>MFOS3</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[4]</td><td>MFOS4</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[5]</td><td>MFOS5</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[6]</td><td>MFOS6</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[7]</td><td>MFOS7</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[8]</td><td>MFOS8</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[9]</td><td>MFOS9</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[10]</td><td>MFOS10</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[11]</td><td>MFOS11</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[12]</td><td>MFOS12</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[13]</td><td>MFOS13</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[14]</td><td>MFOS14</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[15]</td><td>MFOS15</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04777">4777</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a8f0a692b2b8e437b037456d9bf671848" name="a8f0a692b2b8e437b037456d9bf671848"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f0a692b2b8e437b037456d9bf671848">&#9670;&nbsp;</a></span>GPE_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPE_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0054] GPIOE High Byte Multiple Function Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPE_MFPH
</font><br><p> <font size="2">
Offset: 0x54  GPIOE High Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PE8MFP</td><td><div style="word-wrap: break-word;"><b>PE.8 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PE9MFP</td><td><div style="word-wrap: break-word;"><b>PE.9 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PE10MFP</td><td><div style="word-wrap: break-word;"><b>PE.10 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PE11MFP</td><td><div style="word-wrap: break-word;"><b>PE.11 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PE12MFP</td><td><div style="word-wrap: break-word;"><b>PE.12 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PE13MFP</td><td><div style="word-wrap: break-word;"><b>PE.13 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PE14MFP</td><td><div style="word-wrap: break-word;"><b>PE.14 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PE15MFP</td><td><div style="word-wrap: break-word;"><b>PE.15 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04763">4763</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a78c990a849c14895d01f3c090c5062a2" name="a78c990a849c14895d01f3c090c5062a2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a78c990a849c14895d01f3c090c5062a2">&#9670;&nbsp;</a></span>GPE_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPE_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0050] GPIOE Low Byte Multiple Function Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPE_MFPL
</font><br><p> <font size="2">
Offset: 0x50  GPIOE Low Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PE0MFP</td><td><div style="word-wrap: break-word;"><b>PE.0 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PE1MFP</td><td><div style="word-wrap: break-word;"><b>PE.1 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PE2MFP</td><td><div style="word-wrap: break-word;"><b>PE.2 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PE3MFP</td><td><div style="word-wrap: break-word;"><b>PE.3 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PE4MFP</td><td><div style="word-wrap: break-word;"><b>PE.4 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PE5MFP</td><td><div style="word-wrap: break-word;"><b>PE.5 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PE6MFP</td><td><div style="word-wrap: break-word;"><b>PE.6 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PE7MFP</td><td><div style="word-wrap: break-word;"><b>PE.7 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04762">4762</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="aac0970918bfa1f33c0afce757ef3a0bc" name="aac0970918bfa1f33c0afce757ef3a0bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aac0970918bfa1f33c0afce757ef3a0bc">&#9670;&nbsp;</a></span>GPF_MFOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPF_MFOS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0094] GPIOF Multiple Function Output Select Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPF_MFOS
</font><br><p> <font size="2">
Offset: 0x94  GPIOF Multiple Function Output Select Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>MFOS0</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[1]</td><td>MFOS1</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[2]</td><td>MFOS2</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[3]</td><td>MFOS3</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[4]</td><td>MFOS4</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[5]</td><td>MFOS5</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[6]</td><td>MFOS6</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[7]</td><td>MFOS7</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[8]</td><td>MFOS8</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[9]</td><td>MFOS9</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[10]</td><td>MFOS10</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[11]</td><td>MFOS11</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[12]</td><td>MFOS12</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[13]</td><td>MFOS13</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[14]</td><td>MFOS14</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[15]</td><td>MFOS15</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04778">4778</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="ad01c4cca1c5c1011e2b090814151da0b" name="ad01c4cca1c5c1011e2b090814151da0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad01c4cca1c5c1011e2b090814151da0b">&#9670;&nbsp;</a></span>GPF_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPF_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x005c] GPIOF High Byte Multiple Function Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPF_MFPH
</font><br><p> <font size="2">
Offset: 0x5C  GPIOF High Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PF8MFP</td><td><div style="word-wrap: break-word;"><b>PF.8 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PF9MFP</td><td><div style="word-wrap: break-word;"><b>PF.9 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PF10MFP</td><td><div style="word-wrap: break-word;"><b>PF.10 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PF11MFP</td><td><div style="word-wrap: break-word;"><b>PF.11 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PF12MFP</td><td><div style="word-wrap: break-word;"><b>PF.12 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PF13MFP</td><td><div style="word-wrap: break-word;"><b>PF.13 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PF14MFP</td><td><div style="word-wrap: break-word;"><b>PF.14 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PF15MFP</td><td><div style="word-wrap: break-word;"><b>PF.15 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04765">4765</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="af03540e23beda3a30fe90e9aa839368b" name="af03540e23beda3a30fe90e9aa839368b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af03540e23beda3a30fe90e9aa839368b">&#9670;&nbsp;</a></span>GPF_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPF_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0058] GPIOF Low Byte Multiple Function Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPF_MFPL
</font><br><p> <font size="2">
Offset: 0x58  GPIOF Low Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PF0MFP</td><td><div style="word-wrap: break-word;"><b>PF.0 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PF1MFP</td><td><div style="word-wrap: break-word;"><b>PF.1 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PF2MFP</td><td><div style="word-wrap: break-word;"><b>PF.2 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PF3MFP</td><td><div style="word-wrap: break-word;"><b>PF.3 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PF4MFP</td><td><div style="word-wrap: break-word;"><b>PF.4 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PF5MFP</td><td><div style="word-wrap: break-word;"><b>PF.5 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PF6MFP</td><td><div style="word-wrap: break-word;"><b>PF.6 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PF7MFP</td><td><div style="word-wrap: break-word;"><b>PF.7 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04764">4764</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a3edf0bb8b57c9e919cdf5c06fe5cc7ac" name="a3edf0bb8b57c9e919cdf5c06fe5cc7ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3edf0bb8b57c9e919cdf5c06fe5cc7ac">&#9670;&nbsp;</a></span>GPG_MFOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPG_MFOS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0098] GPIOG Multiple Function Output Select Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPG_MFOS
</font><br><p> <font size="2">
Offset: 0x98  GPIOG Multiple Function Output Select Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>MFOS0</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[1]</td><td>MFOS1</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[2]</td><td>MFOS2</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[3]</td><td>MFOS3</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[4]</td><td>MFOS4</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[5]</td><td>MFOS5</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[6]</td><td>MFOS6</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[7]</td><td>MFOS7</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[8]</td><td>MFOS8</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[9]</td><td>MFOS9</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[10]</td><td>MFOS10</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[11]</td><td>MFOS11</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[12]</td><td>MFOS12</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[13]</td><td>MFOS13</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[14]</td><td>MFOS14</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[15]</td><td>MFOS15</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04779">4779</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="ad8e5c45b38999d58eb982cb6be20c7b5" name="ad8e5c45b38999d58eb982cb6be20c7b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad8e5c45b38999d58eb982cb6be20c7b5">&#9670;&nbsp;</a></span>GPG_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPG_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0064] GPIOG High Byte Multiple Function Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPG_MFPH
</font><br><p> <font size="2">
Offset: 0x64  GPIOG High Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PG8MFP</td><td><div style="word-wrap: break-word;"><b>PG.8 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PG9MFP</td><td><div style="word-wrap: break-word;"><b>PG.9 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PG10MFP</td><td><div style="word-wrap: break-word;"><b>PG.10 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PG11MFP</td><td><div style="word-wrap: break-word;"><b>PG.11 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PG12MFP</td><td><div style="word-wrap: break-word;"><b>PG.12 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PG13MFP</td><td><div style="word-wrap: break-word;"><b>PG.13 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PG14MFP</td><td><div style="word-wrap: break-word;"><b>PG.14 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PG15MFP</td><td><div style="word-wrap: break-word;"><b>PG.15 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04767">4767</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a7929c3b6ded9f707d6a36f89c87f910f" name="a7929c3b6ded9f707d6a36f89c87f910f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7929c3b6ded9f707d6a36f89c87f910f">&#9670;&nbsp;</a></span>GPG_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPG_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0060] GPIOG Low Byte Multiple Function Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPG_MFPL
</font><br><p> <font size="2">
Offset: 0x60  GPIOG Low Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PG0MFP</td><td><div style="word-wrap: break-word;"><b>PG.0 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PG1MFP</td><td><div style="word-wrap: break-word;"><b>PG.1 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PG2MFP</td><td><div style="word-wrap: break-word;"><b>PG.2 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PG3MFP</td><td><div style="word-wrap: break-word;"><b>PG.3 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PG4MFP</td><td><div style="word-wrap: break-word;"><b>PG.4 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PG5MFP</td><td><div style="word-wrap: break-word;"><b>PG.5 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PG6MFP</td><td><div style="word-wrap: break-word;"><b>PG.6 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PG7MFP</td><td><div style="word-wrap: break-word;"><b>PG.7 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04766">4766</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a879ce5c37621223e44a72f9d2f9a4a56" name="a879ce5c37621223e44a72f9d2f9a4a56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a879ce5c37621223e44a72f9d2f9a4a56">&#9670;&nbsp;</a></span>GPH_MFOS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPH_MFOS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x009c] GPIOH Multiple Function Output Select Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPH_MFOS
</font><br><p> <font size="2">
Offset: 0x9C  GPIOH Multiple Function Output Select Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>MFOS0</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[1]</td><td>MFOS1</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[2]</td><td>MFOS2</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[3]</td><td>MFOS3</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[4]</td><td>MFOS4</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[5]</td><td>MFOS5</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[6]</td><td>MFOS6</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[7]</td><td>MFOS7</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[8]</td><td>MFOS8</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[9]</td><td>MFOS9</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[10]</td><td>MFOS10</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[11]</td><td>MFOS11</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[12]</td><td>MFOS12</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[13]</td><td>MFOS13</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[14]</td><td>MFOS14</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr><tr><td>
[15]</td><td>MFOS15</td><td><div style="word-wrap: break-word;"><b>GPIOA-H Pin[n] Multiple Function Pin Output Mode Select
</b><br>
This bit used to select multiple function pin output mode type for Px.n pin
<br>
0 = Multiple function pin output mode type is Push-pull mode.
<br>
1 = Multiple function pin output mode type is Open-drain mode.
<br>
Note:
<br>
Max. n=15 for port A/B/E/G.
<br>
Max. n=14 for port C/D.
<br>
Max. n=11 for port F/H.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04780">4780</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a13a9186480fed07f7ccb94bc45a0abda" name="a13a9186480fed07f7ccb94bc45a0abda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13a9186480fed07f7ccb94bc45a0abda">&#9670;&nbsp;</a></span>GPH_MFPH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPH_MFPH</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x006c] GPIOH High Byte Multiple Function Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPH_MFPH
</font><br><p> <font size="2">
Offset: 0x6C  GPIOH High Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PH8MFP</td><td><div style="word-wrap: break-word;"><b>PH.8 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PH9MFP</td><td><div style="word-wrap: break-word;"><b>PH.9 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PH10MFP</td><td><div style="word-wrap: break-word;"><b>PH.10 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PH11MFP</td><td><div style="word-wrap: break-word;"><b>PH.11 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PH12MFP</td><td><div style="word-wrap: break-word;"><b>PH.12 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PH13MFP</td><td><div style="word-wrap: break-word;"><b>PH.13 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PH14MFP</td><td><div style="word-wrap: break-word;"><b>PH.14 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PH15MFP</td><td><div style="word-wrap: break-word;"><b>PH.15 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04769">4769</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a53c8a26fa363ac3e9b46771f45348897" name="a53c8a26fa363ac3e9b46771f45348897"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a53c8a26fa363ac3e9b46771f45348897">&#9670;&nbsp;</a></span>GPH_MFPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::GPH_MFPL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0068] GPIOH Low Byte Multiple Function Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">GPH_MFPL
</font><br><p> <font size="2">
Offset: 0x68  GPIOH Low Byte Multiple Function Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[3:0]</td><td>PH0MFP</td><td><div style="word-wrap: break-word;"><b>PH.0 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[7:4]</td><td>PH1MFP</td><td><div style="word-wrap: break-word;"><b>PH.1 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[11:8]</td><td>PH2MFP</td><td><div style="word-wrap: break-word;"><b>PH.2 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[15:12]</td><td>PH3MFP</td><td><div style="word-wrap: break-word;"><b>PH.3 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[19:16]</td><td>PH4MFP</td><td><div style="word-wrap: break-word;"><b>PH.4 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[23:20]</td><td>PH5MFP</td><td><div style="word-wrap: break-word;"><b>PH.5 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[27:24]</td><td>PH6MFP</td><td><div style="word-wrap: break-word;"><b>PH.6 Multi-function Pin Selection
</b><br>
</div></td></tr><tr><td>
[31:28]</td><td>PH7MFP</td><td><div style="word-wrap: break-word;"><b>PH.7 Multi-function Pin Selection
</b><br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04768">4768</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="ae5be01aec8564e70a2ec42457734b787" name="ae5be01aec8564e70a2ec42457734b787"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae5be01aec8564e70a2ec42457734b787">&#9670;&nbsp;</a></span>HIRCTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::HIRCTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00e4] HIRC48M Trim Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HIRCTCTL
</font><br><p> <font size="2">
Offset: 0xE4  HIRC48M Trim Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>FREQSEL</td><td><div style="word-wrap: break-word;"><b>Trim Frequency Selection
</b><br>
This field indicates the target frequency of 48 MHz internal high speed RC oscillator (HIRC) auto trim.
<br>
During auto trim operation, if clock error detected with CESTOPEN is set to 1 or trim retry limitation count reached, this field will be cleared to 00 automatically.
<br>
00 = Disable HIRC auto trim function.
<br>
01 = Enable HIRC auto trim function and trim HIRC to 48 MHz.
<br>
10 = Reserved..
<br>
11 = Reserved.
<br>
</div></td></tr><tr><td>
[5:4]</td><td>LOOPSEL</td><td><div style="word-wrap: break-word;"><b>Trim Calculation Loop Selection
</b><br>
This field defines that trim value calculation is based on how many reference clocks.
<br>
00 = Trim value calculation is based on average difference in 4 clocks of reference clock.
<br>
01 = Trim value calculation is based on average difference in 8 clocks of reference clock.
<br>
10 = Trim value calculation is based on average difference in 16 clocks of reference clock.
<br>
11 = Trim value calculation is based on average difference in 32 clocks of reference clock.
<br>
Note: For example, if LOOPSEL is set as 00, auto trim circuit will calculate trim value based on the average frequency difference in 4 clocks of reference clock.
<br>
</div></td></tr><tr><td>
[7:6]</td><td>RETRYCNT</td><td><div style="word-wrap: break-word;"><b>Trim Value Update Limitation Count
</b><br>
This field defines that how many times the auto trim circuit will try to update the HIRC trim value before the frequency of HIRC locked.
<br>
Once the HIRC locked, the internal trim value update counter will be reset.
<br>
If the trim value update counter reached this limitation value and frequency of HIRC still doesn't lock, the auto trim operation will be disabled and FREQSEL will be cleared to 00.
<br>
00 = Trim retry count limitation is 64 loops.
<br>
01 = Trim retry count limitation is 128 loops.
<br>
10 = Trim retry count limitation is 256 loops.
<br>
11 = Trim retry count limitation is 512 loops.
<br>
</div></td></tr><tr><td>
[8]</td><td>CESTOPEN</td><td><div style="word-wrap: break-word;"><b>Clock Error Stop Enable Bit
</b><br>
0 = The trim operation is keep going if clock is inaccuracy.
<br>
1 = The trim operation is stopped if clock is inaccuracy.
<br>
</div></td></tr><tr><td>
[9]</td><td>BOUNDEN</td><td><div style="word-wrap: break-word;"><b>Boundary Enable Bit
</b><br>
0 = Boundary function is disable.
<br>
1 = Boundary function is enable.
<br>
</div></td></tr><tr><td>
[10]</td><td>REFCKSEL</td><td><div style="word-wrap: break-word;"><b>Reference Clock Selection
</b><br>
0 = HIRC trim reference from external 32.768 kHz crystal oscillator.
<br>
1 = HIRC trim reference from internal USB synchronous mode.
<br>
Note: HIRC trim reference clock is 20Khz in test mode.
<br>
</div></td></tr><tr><td>
</td><td> </td><td><div style="word-wrap: break-word;"><b>[20:16  |BOUNDARY  |Boundary Selection
</b><br>
Fill the boundary range from 0x1 to 0x31, 0x0 is reserved.
<br>
Note1: This field is effective only when the BOUNDEN(SYS_HIRCTRIMCTL[9]) is enable.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04795">4795</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a0d3438484b4102a3dcea46deae48af61" name="a0d3438484b4102a3dcea46deae48af61"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d3438484b4102a3dcea46deae48af61">&#9670;&nbsp;</a></span>HIRCTIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::HIRCTIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00e8] HIRC48M Trim Interrupt Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HIRCTIEN
</font><br><p> <font size="2">
Offset: 0xE8  HIRC48M Trim Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1]</td><td>TFAILIEN</td><td><div style="word-wrap: break-word;"><b>Trim Failure Interrupt Enable Bit
</b><br>
This bit controls if an interrupt will be triggered while HIRC trim value update limitation count reached and HIRC frequency still not locked on target frequency set by FREQSEL(SYS_HIRCTCTL[1:0]).
<br>
If this bit is high and TFAILIF(SYS_HIRCTISTS[1]) is set during auto trim operation, an interrupt will be triggered to notify that HIRC trim value update limitation count was reached.
<br>
0 = Disable TFAILIF(SYS_HIRCTISTS[1]) status to trigger an interrupt to CPU.
<br>
1 = Enable TFAILIF(SYS_HIRCTISTS[1]) status to trigger an interrupt to CPU.
<br>
</div></td></tr><tr><td>
[2]</td><td>CLKEIEN</td><td><div style="word-wrap: break-word;"><b>Clock Error Interrupt Enable Bit
</b><br>
This bit controls if CPU would get an interrupt while clock is inaccuracy during auto trim operation.
<br>
If this bit is set to1, and CLKERRIF(SYS_HIRCTISTS[2]) is set during auto trim operation, an interrupt will be triggered to notify the clock frequency is inaccuracy.
<br>
0 = Disable CLKERRIF(SYS_HIRCTISTS[2]) status to trigger an interrupt to CPU.
<br>
1 = Enable CLKERRIF(SYS_HIRCTISTS[2]) status to trigger an interrupt to CPU.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04796">4796</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="acf9d8799fc1a481f5922e212ccaccd2a" name="acf9d8799fc1a481f5922e212ccaccd2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf9d8799fc1a481f5922e212ccaccd2a">&#9670;&nbsp;</a></span>HIRCTISTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::HIRCTISTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00ec] HIRC48M Trim Interrupt Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">HIRCTISTS
</font><br><p> <font size="2">
Offset: 0xEC  HIRC48M Trim Interrupt Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>FREQLOCK</td><td><div style="word-wrap: break-word;"><b>HIRC Frequency Lock Status
</b><br>
This bit indicates the HIRC frequency is locked.
<br>
This is a status bit and doesn't trigger any interrupt
<br>
Write 1 to clear this to 0
<br>
This bit will be set automatically, if the frequency is lock and the RC_TRIM is enabled.
<br>
0 = The internal high-speed oscillator frequency doesn't lock at 48 MHz yet.
<br>
1 = The internal high-speed oscillator frequency locked at 48 MHz.
<br>
</div></td></tr><tr><td>
[1]</td><td>TFAILIF</td><td><div style="word-wrap: break-word;"><b>Trim Failure Interrupt Status
</b><br>
This bit indicates that HIRC trim value update limitation count reached and the HIRC clock frequency still doesn't be locked
<br>
Once this bit is set, the auto trim operation stopped and FREQSEL(SYS_HIRCTCTL[1:0]) will be cleared to 00 by hardware automatically.
<br>
If this bit is set and TFAILIEN(SYS_HIRCTIEN[1]) is high, an interrupt will be triggered to notify that HIRC trim value update limitation count was reached
<br>
Write 1 to clear this to 0.
<br>
0 = Trim value update limitation count does not reach.
<br>
1 = Trim value update limitation count reached and HIRC frequency still not locked.
<br>
</div></td></tr><tr><td>
[2]</td><td>CLKERRIF</td><td><div style="word-wrap: break-word;"><b>Clock Error Interrupt Status
</b><br>
When the frequency of 32.768 kHz external low speed crystal oscillator (LXT) or 48MHz internal high speed RC oscillator (HIRC) is shift larger to unreasonable value, this bit will be set and to be an indicate that clock frequency is inaccuracy.
<br>
Once this bit is set to 1, the auto trim operation stopped and FREQSEL(SYS_HIRCTCL[1:0]) will be cleared to 00 by hardware automatically if CESTOPEN(SYS_HIRCTCTL[8]) is set to 1.
<br>
If this bit is set and CLKEIEN(SYS_HIRCTIEN[2]) is high, an interrupt will be triggered to notify the clock frequency is inaccuracy.
<br>
Write 1 to clear this to 0.
<br>
0 = Clock frequency is accurate.
<br>
1 = Clock frequency is inaccurate.
<br>
</div></td></tr><tr><td>
[3]</td><td>OVBDIF</td><td><div style="word-wrap: break-word;"><b>Over Boundary Status
</b><br>
When the over boundary function is set, if there occurs the over boundary condition, this flag will be set.
<br>
Note1: Write 1 to clear this flag.
<br>
Note2: This function is only supported in M48xGC/M48xG8.
<br>
0 = Over boundary condition did not occur.
<br>
1 = Over boundary condition occurred.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04797">4797</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="ae220d21942847ae93322ba00e6911e5c" name="ae220d21942847ae93322ba00e6911e5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae220d21942847ae93322ba00e6911e5c">&#9670;&nbsp;</a></span>IPRST0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IPRST0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0008] Peripheral Reset Control Register 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">IPRST0
</font><br><p> <font size="2">
Offset: 0x08  Peripheral  Reset Control Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>CHIPRST</td><td><div style="word-wrap: break-word;"><b>Chip One-shot Reset (Write Protect)
</b><br>
Setting this bit will reset the whole chip, including Processor core and all peripherals, and this bit will automatically return to 0 after the 2 clock cycles.
<br>
The CHIPRST is same as the POR reset, all the chip controllers is reset and the chip setting from flash are also reload.
<br>
About the difference between CHIPRST and SYSRESETREQ(AIRCR[2]), please refer to section 6.2.2
<br>
0 = Chip normal operation.
<br>
1 = Chip one-shot reset.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[1]</td><td>CPURST</td><td><div style="word-wrap: break-word;"><b>Processor Core One-shot Reset (Write Protect)
</b><br>
Setting this bit will only reset the processor core and Flash Memory Controller(FMC), and this bit will automatically return to 0 after the 2 clock cycles.
<br>
0 = Processor core normal operation.
<br>
1 = Processor core one-shot reset.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[2]</td><td>PDMARST</td><td><div style="word-wrap: break-word;"><b>PDMA Controller Reset (Write Protect)
</b><br>
Setting this bit to 1 will generate a reset signal to the PDMA
<br>
User needs to set this bit to 0 to release from reset state.
<br>
0 = PDMA controller normal operation.
<br>
1 = PDMA controller reset.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[3]</td><td>EBIRST</td><td><div style="word-wrap: break-word;"><b>EBI Controller Reset (Write Protect)
</b><br>
Set this bit to 1 will generate a reset signal to the EBI
<br>
User needs to set this bit to 0 to release from the reset state.
<br>
0 = EBI controller normal operation.
<br>
1 = EBI controller reset.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[5]</td><td>EMACRST</td><td><div style="word-wrap: break-word;"><b>EMAC Controller Reset (Write Protect)
</b><br>
Setting this bit to 1 will generate a reset signal to the EMAC controller
<br>
User needs to set this bit to 0 to release from the reset state.
<br>
0 = EMAC controller normal operation.
<br>
1 = EMAC controller reset.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[6]</td><td>SDH0RST</td><td><div style="word-wrap: break-word;"><b>SDHOST0 Controller Reset (Write Protect)
</b><br>
Setting this bit to 1 will generate a reset signal to the SDHOST0 controller
<br>
User needs to set this bit to 0 to release from the reset state.
<br>
0 = SDHOST0 controller normal operation.
<br>
1 = SDHOST0 controller reset.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[7]</td><td>CRCRST</td><td><div style="word-wrap: break-word;"><b>CRC Calculation Controller Reset (Write Protect)
</b><br>
Set this bit to 1 will generate a reset signal to the CRC calculation controller
<br>
User needs to set this bit to 0 to release from the reset state.
<br>
0 = CRC calculation controller normal operation.
<br>
1 = CRC calculation controller reset.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[8]</td><td>CCAPRST</td><td><div style="word-wrap: break-word;"><b>CCAP Controller Reset (Write Protect)
</b><br>
Set this bit to 1 will generate a reset signal to the CCAP controller.
<br>
User needs to set this bit to 0 to release from the reset state.
<br>
0 = CCAP controller normal operation.
<br>
1 = CCAP controller reset.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[10]</td><td>HSUSBDRST</td><td><div style="word-wrap: break-word;"><b>HSUSBD Controller Reset (Write Protect)
</b><br>
Setting this bit to 1 will generate a reset signal to the HSUSBD controller
<br>
User needs to set this bit to 0 to release from the reset state.
<br>
0 = HSUSBD controller normal operation.
<br>
1 = HSUSBD controller reset.
<br>
</div></td></tr><tr><td>
[12]</td><td>CRPTRST</td><td><div style="word-wrap: break-word;"><b>CRYPTO Controller Reset (Write Protect)
</b><br>
Setting this bit to 1 will generate a reset signal to the CRYPTO controller
<br>
User needs to set this bit to 0 to release from the reset state.
<br>
0 = CRYPTO controller normal operation.
<br>
1 = CRYPTO controller reset.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[14]</td><td>SPIMRST</td><td><div style="word-wrap: break-word;"><b>SPIM Controller Reset
</b><br>
Setting this bit to 1 will generate a reset signal to the SPIM controller
<br>
User needs to set this bit to 0 to release from the reset state.
<br>
0 = SPIM controller normal operation.
<br>
1 = SPIM controller reset.
<br>
</div></td></tr><tr><td>
[16]</td><td>USBHRST</td><td><div style="word-wrap: break-word;"><b>USBH Controller Reset (Write Protect)
</b><br>
Set this bit to 1 will generate a reset signal to the USBH controller
<br>
User needs to set this bit to 0 to release from the reset state.
<br>
0 = USBH controller normal operation.
<br>
1 = USBH controller reset.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[17]</td><td>SDH1RST</td><td><div style="word-wrap: break-word;"><b>SDHOST1 Controller Reset (Write Protect)
</b><br>
Setting this bit to 1 will generate a reset signal to the SDHOST1 controller
<br>
User needs to set this bit to 0 to release from the reset state.
<br>
0 = SDHOST1 controller normal operation.
<br>
1 = SDHOST1 controller reset.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04740">4740</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="af8683a6bf8116c92108bbb38385942e0" name="af8683a6bf8116c92108bbb38385942e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af8683a6bf8116c92108bbb38385942e0">&#9670;&nbsp;</a></span>IPRST1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IPRST1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x000c] Peripheral Reset Control Register 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">IPRST1
</font><br><p> <font size="2">
Offset: 0x0C  Peripheral Reset Control Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1]</td><td>GPIORST</td><td><div style="word-wrap: break-word;"><b>GPIO Controller Reset
</b><br>
0 = GPIO controller normal operation.
<br>
1 = GPIO controller reset.
<br>
</div></td></tr><tr><td>
[2]</td><td>TMR0RST</td><td><div style="word-wrap: break-word;"><b>Timer0 Controller Reset
</b><br>
0 = Timer0 controller normal operation.
<br>
1 = Timer0 controller reset.
<br>
</div></td></tr><tr><td>
[3]</td><td>TMR1RST</td><td><div style="word-wrap: break-word;"><b>Timer1 Controller Reset
</b><br>
0 = Timer1 controller normal operation.
<br>
1 = Timer1 controller reset.
<br>
</div></td></tr><tr><td>
[4]</td><td>TMR2RST</td><td><div style="word-wrap: break-word;"><b>Timer2 Controller Reset
</b><br>
0 = Timer2 controller normal operation.
<br>
1 = Timer2 controller reset.
<br>
</div></td></tr><tr><td>
[5]</td><td>TMR3RST</td><td><div style="word-wrap: break-word;"><b>Timer3 Controller Reset
</b><br>
0 = Timer3 controller normal operation.
<br>
1 = Timer3 controller reset.
<br>
</div></td></tr><tr><td>
[7]</td><td>ACMP01RST</td><td><div style="word-wrap: break-word;"><b>Analog Comparator 0/1 Controller Reset
</b><br>
0 = Analog Comparator 0/1 controller normal operation.
<br>
1 = Analog Comparator 0/1 controller reset.
<br>
</div></td></tr><tr><td>
[8]</td><td>I2C0RST</td><td><div style="word-wrap: break-word;"><b>I2C0 Controller Reset
</b><br>
0 = I2C0 controller normal operation.
<br>
1 = I2C0 controller reset.
<br>
</div></td></tr><tr><td>
[9]</td><td>I2C1RST</td><td><div style="word-wrap: break-word;"><b>I2C1 Controller Reset
</b><br>
0 = I2C1 controller normal operation.
<br>
1 = I2C1 controller reset.
<br>
</div></td></tr><tr><td>
[10]</td><td>I2C2RST</td><td><div style="word-wrap: break-word;"><b>I2C2 Controller Reset
</b><br>
0 = I2C2 controller normal operation.
<br>
1 = I2C2 controller reset.
<br>
</div></td></tr><tr><td>
[12]</td><td>QSPI0RST</td><td><div style="word-wrap: break-word;"><b>QSPI0 Controller Reset
</b><br>
0 = QSPI0 controller normal operation.
<br>
1 = QSPI0 controller reset.
<br>
</div></td></tr><tr><td>
[13]</td><td>SPI0RST</td><td><div style="word-wrap: break-word;"><b>SPI0 Controller Reset
</b><br>
0 = SPI0 controller normal operation.
<br>
1 = SPI0 controller reset.
<br>
</div></td></tr><tr><td>
[14]</td><td>SPI1RST</td><td><div style="word-wrap: break-word;"><b>SPI1 Controller Reset
</b><br>
0 = SPI1 controller normal operation.
<br>
1 = SPI1 controller reset.
<br>
</div></td></tr><tr><td>
[15]</td><td>SPI2RST</td><td><div style="word-wrap: break-word;"><b>SPI2 Controller Reset
</b><br>
0 = SPI2 controller normal operation.
<br>
1 = SPI2 controller reset.
<br>
</div></td></tr><tr><td>
[16]</td><td>UART0RST</td><td><div style="word-wrap: break-word;"><b>UART0 Controller Reset
</b><br>
0 = UART0 controller normal operation.
<br>
1 = UART0 controller reset.
<br>
</div></td></tr><tr><td>
[17]</td><td>UART1RST</td><td><div style="word-wrap: break-word;"><b>UART1 Controller Reset
</b><br>
0 = UART1 controller normal operation.
<br>
1 = UART1 controller reset.
<br>
</div></td></tr><tr><td>
[18]</td><td>UART2RST</td><td><div style="word-wrap: break-word;"><b>UART2 Controller Reset
</b><br>
0 = UART2 controller normal operation.
<br>
1 = UART2 controller reset.
<br>
</div></td></tr><tr><td>
[19]</td><td>UART3RST</td><td><div style="word-wrap: break-word;"><b>UART3 Controller Reset
</b><br>
0 = UART3 controller normal operation.
<br>
1 = UART3 controller reset.
<br>
</div></td></tr><tr><td>
[20]</td><td>UART4RST</td><td><div style="word-wrap: break-word;"><b>UART4 Controller Reset
</b><br>
0 = UART4 controller normal operation.
<br>
1 = UART4 controller reset.
<br>
</div></td></tr><tr><td>
[21]</td><td>UART5RST</td><td><div style="word-wrap: break-word;"><b>UART5 Controller Reset
</b><br>
0 = UART5 controller normal operation.
<br>
1 = UART5 controller reset.
<br>
</div></td></tr><tr><td>
[24]</td><td>CAN0RST</td><td><div style="word-wrap: break-word;"><b>CAN0 Controller Reset
</b><br>
0 = CAN0 controller normal operation.
<br>
1 = CAN0 controller reset.
<br>
</div></td></tr><tr><td>
[25]</td><td>CAN1RST</td><td><div style="word-wrap: break-word;"><b>CAN1 Controller Reset
</b><br>
0 = CAN1 controller normal operation.
<br>
1 = CAN1 controller reset.
<br>
</div></td></tr><tr><td>
[27]</td><td>USBDRST</td><td><div style="word-wrap: break-word;"><b>USBD Controller Reset
</b><br>
0 = USBD controller normal operation.
<br>
1 = USBD controller reset.
<br>
</div></td></tr><tr><td>
[28]</td><td>EADCRST</td><td><div style="word-wrap: break-word;"><b>EADC Controller Reset
</b><br>
0 = EADC controller normal operation.
<br>
1 = EADC controller reset.
<br>
</div></td></tr><tr><td>
[29]</td><td>I2S0RST</td><td><div style="word-wrap: break-word;"><b>I2S0 Controller Reset
</b><br>
0 = I2S0 controller normal operation.
<br>
1 = I2S0 controller reset.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04741">4741</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a15fba5658eb489848ce7e205bb20cf4f" name="a15fba5658eb489848ce7e205bb20cf4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a15fba5658eb489848ce7e205bb20cf4f">&#9670;&nbsp;</a></span>IPRST2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IPRST2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0010] Peripheral Reset Control Register 2 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">IPRST2
</font><br><p> <font size="2">
Offset: 0x10  Peripheral Reset Control Register 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SC0RST</td><td><div style="word-wrap: break-word;"><b>SC0 Controller Reset
</b><br>
0 = SC0 controller normal operation.
<br>
1 = SC0 controller reset.
<br>
</div></td></tr><tr><td>
[1]</td><td>SC1RST</td><td><div style="word-wrap: break-word;"><b>SC1 Controller Reset
</b><br>
0 = SC1 controller normal operation.
<br>
1 = SC1 controller reset.
<br>
</div></td></tr><tr><td>
[2]</td><td>SC2RST</td><td><div style="word-wrap: break-word;"><b>SC2 Controller Reset
</b><br>
0 = SC2 controller normal operation.
<br>
1 = SC2 controller reset.
<br>
</div></td></tr><tr><td>
[6]</td><td>SPI3RST</td><td><div style="word-wrap: break-word;"><b>SPI3 Controller Reset
</b><br>
0 = SPI3 controller normal operation.
<br>
1 = SPI3 controller reset.
<br>
</div></td></tr><tr><td>
[8]</td><td>USCI0RST</td><td><div style="word-wrap: break-word;"><b>USCI0 Controller Reset
</b><br>
0 = USCI0 controller normal operation.
<br>
1 = USCI0 controller reset.
<br>
</div></td></tr><tr><td>
[9]</td><td>USCI1RST</td><td><div style="word-wrap: break-word;"><b>USCI1 Controller Reset
</b><br>
0 = USCI1 controller normal operation.
<br>
1 = USCI1 controller reset.
<br>
</div></td></tr><tr><td>
[12]</td><td>DACRST</td><td><div style="word-wrap: break-word;"><b>DAC Controller Reset
</b><br>
0 = DAC controller normal operation.
<br>
1 = DAC controller reset.
<br>
</div></td></tr><tr><td>
[16]</td><td>EPWM0RST</td><td><div style="word-wrap: break-word;"><b>EPWM0 Controller Reset
</b><br>
0 = EPWM0 controller normal operation.
<br>
1 = EPWM0 controller reset.
<br>
</div></td></tr><tr><td>
[17]</td><td>EPWM1RST</td><td><div style="word-wrap: break-word;"><b>EPWM1 Controller Reset
</b><br>
0 = EPWM1 controller normal operation.
<br>
1 = EPWM1 controller reset.
<br>
</div></td></tr><tr><td>
[18]</td><td>BPWM0RST</td><td><div style="word-wrap: break-word;"><b>BPWM0 Controller Reset
</b><br>
0 = BPWM0 controller normal operation.
<br>
1 = BPWM0 controller reset.
<br>
</div></td></tr><tr><td>
[19]</td><td>BPWM1RST</td><td><div style="word-wrap: break-word;"><b>BPWM1 Controller Reset
</b><br>
0 = BPWM1 controller normal operation.
<br>
1 = BPWM1 controller reset.
<br>
</div></td></tr><tr><td>
[22]</td><td>QEI0RST</td><td><div style="word-wrap: break-word;"><b>QEI0 Controller Reset
</b><br>
0 = QEI0 controller normal operation.
<br>
1 = QEI0 controller reset.
<br>
</div></td></tr><tr><td>
[23]</td><td>QEI1RST</td><td><div style="word-wrap: break-word;"><b>QEI1 Controller Reset
</b><br>
0 = QEI1 controller normal operation.
<br>
1 = QEI1 controller reset.
<br>
</div></td></tr><tr><td>
[26]</td><td>ECAP0RST</td><td><div style="word-wrap: break-word;"><b>ECAP0 Controller Reset
</b><br>
0 = ECAP0 controller normal operation.
<br>
1 = ECAP0 controller reset.
<br>
</div></td></tr><tr><td>
[27]</td><td>ECAP1RST</td><td><div style="word-wrap: break-word;"><b>ECAP1 Controller Reset
</b><br>
0 = ECAP1 controller normal operation.
<br>
1 = ECAP1 controller reset.
<br>
</div></td></tr><tr><td>
[28]</td><td>CAN2RST</td><td><div style="word-wrap: break-word;"><b>CAN2 Controller Reset
</b><br>
0 = CAN2 controller normal operation.
<br>
1 = CAN2 controller reset.
<br>
</div></td></tr><tr><td>
[30]</td><td>OPARST</td><td><div style="word-wrap: break-word;"><b>OP Amplifier (OPA) Controller Reset
</b><br>
0 = OPA controller normal operation.
<br>
1 = OPA controller reset.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04742">4742</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="aaa51a5824b1af00c8f26ff83ce56f783" name="aaa51a5824b1af00c8f26ff83ce56f783"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa51a5824b1af00c8f26ff83ce56f783">&#9670;&nbsp;</a></span>IRCTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IRCTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00f0] HIRC Trim Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">IRCTCTL
</font><br><p> <font size="2">
Offset: 0xF0  HIRC Trim Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>FREQSEL</td><td><div style="word-wrap: break-word;"><b>Trim Frequency Selection
</b><br>
This field indicates the target frequency of 12 MHz internal high speed RC oscillator (HIRC) auto trim.
<br>
During auto trim operation, if clock error detected with CESTOPEN is set to 1 or trim retry limitation count reached, this field will be cleared to 00 automatically.
<br>
00 = Disable HIRC auto trim function.
<br>
01 = Enable HIRC auto trim function and trim HIRC to 12 MHz.
<br>
10 = Reserved..
<br>
11 = Reserved.
<br>
</div></td></tr><tr><td>
[5:4]</td><td>LOOPSEL</td><td><div style="word-wrap: break-word;"><b>Trim Calculation Loop Selection
</b><br>
This field defines that trim value calculation is based on how many reference clocks.
<br>
00 = Trim value calculation is based on average difference in 4 clocks of reference clock.
<br>
01 = Trim value calculation is based on average difference in 8 clocks of reference clock.
<br>
10 = Trim value calculation is based on average difference in 16 clocks of reference clock.
<br>
11 = Trim value calculation is based on average difference in 32 clocks of reference clock.
<br>
Note: For example, if LOOPSEL is set as 00, auto trim circuit will calculate trim value based on the average frequency difference in 4 clocks of reference clock.
<br>
</div></td></tr><tr><td>
[7:6]</td><td>RETRYCNT</td><td><div style="word-wrap: break-word;"><b>Trim Value Update Limitation Count
</b><br>
This field defines that how many times the auto trim circuit will try to update the HIRC trim value before the frequency of HIRC locked.
<br>
Once the HIRC locked, the internal trim value update counter will be reset.
<br>
If the trim value update counter reached this limitation value and frequency of HIRC still doesn't lock, the auto trim operation will be disabled and FREQSEL will be cleared to 00.
<br>
00 = Trim retry count limitation is 64 loops.
<br>
01 = Trim retry count limitation is 128 loops.
<br>
10 = Trim retry count limitation is 256 loops.
<br>
11 = Trim retry count limitation is 512 loops.
<br>
</div></td></tr><tr><td>
[8]</td><td>CESTOPEN</td><td><div style="word-wrap: break-word;"><b>Clock Error Stop Enable Bit
</b><br>
0 = The trim operation is keep going if clock is inaccuracy.
<br>
1 = The trim operation is stopped if clock is inaccuracy.
<br>
</div></td></tr><tr><td>
[10]</td><td>REFCKSEL</td><td><div style="word-wrap: break-word;"><b>Reference Clock Selection
</b><br>
0 = HIRC trim reference from external 32.768 kHz crystal oscillator.
<br>
1 = HIRC trim reference from internal USB synchronous mode.
<br>
Note: HIRC trim reference clock is 20Khz in test mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04798">4798</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a4c06a5e28aa9c28124e02c92522cf1e4" name="a4c06a5e28aa9c28124e02c92522cf1e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4c06a5e28aa9c28124e02c92522cf1e4">&#9670;&nbsp;</a></span>IRCTIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IRCTIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00f4] HIRC Trim Interrupt Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">IRCTIEN
</font><br><p> <font size="2">
Offset: 0xF4  HIRC Trim Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1]</td><td>TFAILIEN</td><td><div style="word-wrap: break-word;"><b>Trim Failure Interrupt Enable Bit
</b><br>
This bit controls if an interrupt will be triggered while HIRC trim value update limitation count reached and HIRC frequency still not locked on target frequency set by FREQSEL(SYS_IRCTCTL[1:0]).
<br>
If this bit is high and TFAILIF(SYS_IRCTISTS[1]) is set during auto trim operation, an interrupt will be triggered to notify that HIRC trim value update limitation count was reached.
<br>
0 = Disable TFAILIF(SYS_IRCTISTS[1]) status to trigger an interrupt to CPU.
<br>
1 = Enable TFAILIF(SYS_IRCTISTS[1]) status to trigger an interrupt to CPU.
<br>
</div></td></tr><tr><td>
[2]</td><td>CLKEIEN</td><td><div style="word-wrap: break-word;"><b>Clock Error Interrupt Enable Bit
</b><br>
This bit controls if CPU would get an interrupt while clock is inaccuracy during auto trim operation.
<br>
If this bit is set to1, and CLKERRIF(SYS_IRCTISTS[2]) is set during auto trim operation, an interrupt will be triggered to notify the clock frequency is inaccuracy.
<br>
0 = Disable CLKERRIF(SYS_IRCTISTS[2]) status to trigger an interrupt to CPU.
<br>
1 = Enable CLKERRIF(SYS_IRCTISTS[2]) status to trigger an interrupt to CPU.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04799">4799</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a1bf1f8624823a7294d240fc7e74a27cb" name="a1bf1f8624823a7294d240fc7e74a27cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bf1f8624823a7294d240fc7e74a27cb">&#9670;&nbsp;</a></span>IRCTISTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IRCTISTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00f8] HIRC Trim Interrupt Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">IRCTISTS
</font><br><p> <font size="2">
Offset: 0xF8  HIRC Trim Interrupt Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>FREQLOCK</td><td><div style="word-wrap: break-word;"><b>HIRC Frequency Lock Status
</b><br>
This bit indicates the HIRC frequency is locked.
<br>
This is a status bit and doesn't trigger any interrupt
<br>
Write 1 to clear this to 0
<br>
This bit will be set automatically, if the frequency is lock and the RC_TRIM is enabled.
<br>
0 = The internal high-speed oscillator frequency doesn't lock at 12 MHz yet.
<br>
1 = The internal high-speed oscillator frequency locked at 12 MHz.
<br>
</div></td></tr><tr><td>
[1]</td><td>TFAILIF</td><td><div style="word-wrap: break-word;"><b>Trim Failure Interrupt Status
</b><br>
This bit indicates that HIRC trim value update limitation count reached and the HIRC clock frequency still doesn't be locked
<br>
Once this bit is set, the auto trim operation stopped and FREQSEL(SYS_IRCTCTL[1:0]) will be cleared to 00 by hardware automatically.
<br>
If this bit is set and TFAILIEN(SYS_IRCTIEN[1]) is high, an interrupt will be triggered to notify that HIRC trim value update limitation count was reached
<br>
Write 1 to clear this to 0.
<br>
0 = Trim value update limitation count does not reach.
<br>
1 = Trim value update limitation count reached and HIRC frequency still not locked.
<br>
</div></td></tr><tr><td>
[2]</td><td>CLKERRIF</td><td><div style="word-wrap: break-word;"><b>Clock Error Interrupt Status
</b><br>
When the frequency of 32.768 kHz external low speed crystal oscillator (LXT) or 12MHz internal high speed RC oscillator (HIRC) is shift larger to unreasonable value, this bit will be set and to be an indicate that clock frequency is inaccuracy.
<br>
Once this bit is set to 1, the auto trim operation stopped and FREQSEL(SYS_IRCTCL[1:0]) will be cleared to 00 by hardware automatically if CESTOPEN(SYS_IRCTCTL[8]) is set to 1.
<br>
If this bit is set and CLKEIEN(SYS_IRCTIEN[2]) is high, an interrupt will be triggered to notify the clock frequency is inaccuracy.
<br>
Write 1 to clear this to 0.
<br>
0 = Clock frequency is accurate.
<br>
1 = Clock frequency is inaccurate.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04800">4800</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a552b276e5bff03b91856d12227352a4c" name="a552b276e5bff03b91856d12227352a4c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a552b276e5bff03b91856d12227352a4c">&#9670;&nbsp;</a></span>IVSCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::IVSCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x001c] Internal Voltage Source Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">IVSCTL
</font><br><p> <font size="2">
Offset: 0x1C  Internal Voltage Source Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>VTEMPEN</td><td><div style="word-wrap: break-word;"><b>Temperature Sensor Enable Bit
</b><br>
This bit is used to enable/disable temperature sensor function.
<br>
0 = Temperature sensor function Disabled (default).
<br>
1 = Temperature sensor function Enabled.
<br>
Note: After this bit is set to 1, the value of temperature sensor output can be obtained through GPC.9.
<br>
</div></td></tr><tr><td>
[1]</td><td>VBATUGEN</td><td><div style="word-wrap: break-word;"><b>VBAT Unity Gain Buffer Enable Bit
</b><br>
This bit is used to enable/disable VBAT unity gain buffer function.
<br>
0 = VBAT unity gain buffer function Disabled (default).
<br>
1 = VBAT unity gain buffer function Enabled.
<br>
Note: After this bit is set to 1, the value of VBAT unity gain buffer output voltage can be obtained from ADC conversion result
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04747">4747</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a98c44c630b54e2df3bf779fca81ff37e" name="a98c44c630b54e2df3bf779fca81ff37e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a98c44c630b54e2df3bf779fca81ff37e">&#9670;&nbsp;</a></span>PDID</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::PDID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0000] Part Device Identification Number Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PDID
</font><br><p> <font size="2">
Offset: 0x00  Part Device Identification Number Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>PDID</td><td><div style="word-wrap: break-word;"><b>Part Device Identification Number (Read Only)
</b><br>
This register reflects device part number code
<br>
Software can read this register to identify which device is used.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04738">4738</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a1469b3e762e064bd3402836e6a955837" name="a1469b3e762e064bd3402836e6a955837"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1469b3e762e064bd3402836e6a955837">&#9670;&nbsp;</a></span>PLCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::PLCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x01f8] Power Level Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PLCTL
</font><br><p> <font size="2">
Offset: 0x1F8  Power Level Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>PLSEL</td><td><div style="word-wrap: break-word;"><b>Power Level Select(Write Protect)
</b><br>
00 = Power level is PL0.
<br>
01 = Power level is PL1.
<br>
Others = Reserved.
<br>
</div></td></tr><tr><td>
[21:16]</td><td>LVSSTEP</td><td><div style="word-wrap: break-word;"><b>LDO Voltage Scaling Step(Write Protect)
</b><br>
The LVSSTEP value is LDO voltage rising step.
<br>
Core voltage scaling voltage step = (LVSSTEP + 1) * 10mV.
<br>
</div></td></tr><tr><td>
[31:24]</td><td>LVSPRD</td><td><div style="word-wrap: break-word;"><b>LDO Voltage Scaling Period(Write Protect)
</b><br>
The LVSPRD value is the period of each LDO voltage rising step.
<br>
LDO voltage scaling period = (LVSPRD + 1) * 1us.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04813">4813</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a257b7829bc326c74e117ec7338566c94" name="a257b7829bc326c74e117ec7338566c94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a257b7829bc326c74e117ec7338566c94">&#9670;&nbsp;</a></span>PLSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::PLSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x01fc] Power Level Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PLSTS
</font><br><p> <font size="2">
Offset: 0x1FC  Power Level Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>PLCBUSY</td><td><div style="word-wrap: break-word;"><b>Power Level Change Busy Bit (Read Only)
</b><br>
This bit is set by hardware when core voltage is changing
<br>
After core voltage change is completed, this bit will be cleared automatically by hardware.
<br>
0 = Core voltage change is completed.
<br>
1 = Core voltage change is ongoing.
<br>
</div></td></tr><tr><td>
[9:8]</td><td>PLSTATUS</td><td><div style="word-wrap: break-word;"><b>Power Level Status (Read Only)
</b><br>
00 = Power level is PL0.
<br>
01 = Power level is PL1.
<br>
Others = Reserved.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04814">4814</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a58c4205ce6e8c27ddaca0493c99cdda5" name="a58c4205ce6e8c27ddaca0493c99cdda5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58c4205ce6e8c27ddaca0493c99cdda5">&#9670;&nbsp;</a></span>PORCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::PORCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0024] Power-On-Reset Controller Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PORCTL
</font><br><p> <font size="2">
Offset: 0x24  Power-On-Reset Controller Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>POROFF</td><td><div style="word-wrap: break-word;"><b>Power-on Reset Enable Bit (Write Protect)
</b><br>
When powered on, the POR circuit generates a reset signal to reset the whole chip function, but noise on the power may cause the POR active again
<br>
User can disable internal POR circuit to avoid unpredictable noise to cause chip reset by writing 0x5AA5 to this field.
<br>
The POR function will be active again when this field is set to another value or chip is reset by other reset source, including:
<br>
nRESET, Watchdog, LVR reset, BOD reset, ICE reset command and the software-chip reset function.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04751">4751</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a416a1a177a00b0f3a9c583b778941495" name="a416a1a177a00b0f3a9c583b778941495"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a416a1a177a00b0f3a9c583b778941495">&#9670;&nbsp;</a></span>PORDISAN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::PORDISAN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x01ec] Analog POR Disable Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PORDISAN
</font><br><p> <font size="2">
Offset: 0x1EC  Analog POR Disable Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>POROFFAN</td><td><div style="word-wrap: break-word;"><b>Power-on Reset Enable Bit (Write Protect)
</b><br>
After powered on, User can turn off internal analog POR circuit to save power by writing 0x5AA5 to this field.
<br>
The analog POR circuit will be active again when  this field is set to another value or chip is reset by other reset source, including:
<br>
nRESET, Watchdog, LVR reset, BOD reset, ICE reset command and the software-chip reset function.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04808">4808</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a197e4fed077b77ad85d90e67954bfb2c" name="a197e4fed077b77ad85d90e67954bfb2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a197e4fed077b77ad85d90e67954bfb2c">&#9670;&nbsp;</a></span>REGLCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::REGLCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0100] Register Lock Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">REGLCTL
</font><br><p> <font size="2">
Offset: 0x100  Register Lock Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[7:0]</td><td>REGLCTL</td><td><div style="word-wrap: break-word;"><b>Register Lock Control Code
</b><br>
Some registers have write-protection function
<br>
Writing these registers have to disable the protected function by writing the sequence value "59h", "16h", "88h" to this field.
<br>
After this sequence is completed, the REGLCTL bit will be set to 1 and write-protection registers can be normal write.
<br>
Register Lock Control Code
<br>
0 = Write-protection Enabled for writing protected registers
<br>
Any write to the protected register is ignored.
<br>
1 = Write-protection Disabled for writing protected registers.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04804">4804</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a378aa7441637420df17bde686e165770" name="a378aa7441637420df17bde686e165770"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a378aa7441637420df17bde686e165770">&#9670;&nbsp;</a></span>RSTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::RSTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0004] System Reset Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">RSTSTS
</font><br><p> <font size="2">
Offset: 0x04  System Reset Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>PORF</td><td><div style="word-wrap: break-word;"><b>POR Reset Flag
</b><br>
The POR reset flag is set by the "Reset Signal" from the Power-on Reset (POR) Controller or bit CHIPRST (SYS_IPRST0[0]) to indicate the previous reset source.
<br>
0 = No reset from POR or CHIPRST.
<br>
1 = Power-on Reset (POR) or CHIPRST had issued the reset signal to reset the system.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[1]</td><td>PINRF</td><td><div style="word-wrap: break-word;"><b>NRESET Pin Reset Flag
</b><br>
The nRESET pin reset flag is set by the "Reset Signal" from the nRESET Pin to indicate the previous reset source.
<br>
0 = No reset from nRESET pin.
<br>
1 = Pin nRESET had issued the reset signal to reset the system.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[2]</td><td>WDTRF</td><td><div style="word-wrap: break-word;"><b>WDT Reset Flag
</b><br>
The WDT reset flag is set by the "Reset Signal" from the Watchdog Timer or Window Watchdog Timer to indicate the previous reset source.
<br>
0 = No reset from watchdog timer or window watchdog timer.
<br>
1 = The watchdog timer or window watchdog timer had issued the reset signal to reset the system.
<br>
Note1: Write 1 to clear this bit to 0.
<br>
Note2: Watchdog Timer register RSTF(WDT_CTL[2]) bit is set if the system has been reset by WDT time-out reset
<br>
Window Watchdog Timer register WWDTRF(WWDT_STATUS[1]) bit is set if the system has been reset by WWDT time-out reset.
<br>
</div></td></tr><tr><td>
[3]</td><td>LVRF</td><td><div style="word-wrap: break-word;"><b>LVR Reset Flag
</b><br>
The LVR reset flag is set by the "Reset Signal" from the Low Voltage Reset Controller to indicate the previous reset source.
<br>
0 = No reset from LVR.
<br>
1 = LVR controller had issued the reset signal to reset the system.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[4]</td><td>BODRF</td><td><div style="word-wrap: break-word;"><b>BOD Reset Flag
</b><br>
The BOD reset flag is set by the "Reset Signal" from the Brown-Out Detector to indicate the previous reset source.
<br>
0 = No reset from BOD.
<br>
1 = The BOD had issued the reset signal to reset the system.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[5]</td><td>SYSRF</td><td><div style="word-wrap: break-word;"><b>System Reset Flag
</b><br>
The system reset flag is set by the "Reset Signal" from the Cortex-M4 Core to indicate the previous reset source.
<br>
0 = No reset from Cortex-M4.
<br>
1 = The Cortex-M4 had issued the reset signal to reset the system by writing 1 to the bit SYSRESETREQ(AIRCR[2], Application Interrupt and Reset Control Register, address = 0xE000ED0C) in system control registers of Cortex-M4 core.
<br>
Note: Write 1 to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[7]</td><td>CPURF</td><td><div style="word-wrap: break-word;"><b>CPU Reset Flag
</b><br>
The CPU reset flag is set by hardware if software writes CPURST (SYS_IPRST0[1]) 1 to reset Cortex-M4 Core and Flash Memory Controller (FMC).
<br>
0 = No reset from CPU.
<br>
1 = The Cortex-M4 Core and FMC are reset by software setting CPURST to 1.
<br>
Note: Write to clear this bit to 0.
<br>
</div></td></tr><tr><td>
[8]</td><td>CPULKRF</td><td><div style="word-wrap: break-word;"><b>CPU Lock-up Reset Flag
</b><br>
0 = No reset from CPU lock-up happened.
<br>
1 = The Cortex-M4 lock-up happened and chip is reset.
<br>
Note: Write 1 to clear this bit to 0.
<br>
Note2: When CPU lock-up happened under ICE is connected, This flag will set to 1 but chip will not reset.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04739">4739</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a0388aae01b1b61980c0047307f992c84" name="a0388aae01b1b61980c0047307f992c84"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0388aae01b1b61980c0047307f992c84">&#9670;&nbsp;</a></span>SRAM_BISTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::SRAM_BISTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00d0] System SRAM BIST Test Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SRAM_BISTCTL
</font><br><p> <font size="2">
Offset: 0xD0  System SRAM BIST Test Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SRBIST0</td><td><div style="word-wrap: break-word;"><b>SRAM Bank0 BIST Enable Bit (Write Protect)
</b><br>
This bit enables BIST test for SRAM bank0.
<br>
0 = system SRAM bank0 BIST Disabled.
<br>
1 = system SRAM bank0 BIST Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[1]</td><td>SRBIST1</td><td><div style="word-wrap: break-word;"><b>SRAM Bank1 BIST Enable Bit (Write Protect)
</b><br>
This bit enables BIST test for SRAM bank1.
<br>
0 = system SRAM bank1 BIST Disabled.
<br>
1 = system SRAM bank1 BIST Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[2]</td><td>CRBIST</td><td><div style="word-wrap: break-word;"><b>CACHE BIST Enable Bit (Write Protect)
</b><br>
This bit enables BIST test for CACHE RAM
<br>
0 = system CACHE BIST Disabled.
<br>
1 = system CACHE BIST Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[3]</td><td>CANBIST</td><td><div style="word-wrap: break-word;"><b>CAN BIST Enable Bit (Write Protect)
</b><br>
This bit enables BIST test for CAN RAM
<br>
0 = system CAN BIST Disabled.
<br>
1 = system CAN BIST Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[4]</td><td>USBBIST</td><td><div style="word-wrap: break-word;"><b>USB BIST Enable Bit (Write Protect)
</b><br>
This bit enables BIST test for USB RAM
<br>
0 = system USB BIST Disabled.
<br>
1 = system USB BIST Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[5]</td><td>SPIMBIST</td><td><div style="word-wrap: break-word;"><b>SPIM BIST Enable Bit (Write Protect)
</b><br>
This bit enables BIST test for SPIM RAM
<br>
0 = system SPIM BIST Disabled.
<br>
1 = system SPIM BIST Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[6]</td><td>EMCBIST</td><td><div style="word-wrap: break-word;"><b>EMC BIST Enable Bit (Write Protect)
</b><br>
This bit enables BIST test for EMC RAM
<br>
0 = system EMC BIST Disabled.
<br>
1 = system EMC BIST Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[7]</td><td>PDMABIST</td><td><div style="word-wrap: break-word;"><b>PDMA BIST Enable Bit (Write Protect)
</b><br>
This bit enables BIST test for PDMA RAM
<br>
0 = system PDMA BIST Disabled.
<br>
1 = system PDMA BIST Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[8]</td><td>HSUSBDBIST</td><td><div style="word-wrap: break-word;"><b>HSUSBD BIST Enable Bit (Write Protect)
</b><br>
This bit enables BIST test for HSUSBD RAM
<br>
0 = system HSUSBD BIST Disabled.
<br>
1 = system HSUSBD BIST Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[9]</td><td>HSUSBHBIST</td><td><div style="word-wrap: break-word;"><b>HSUSBH BIST Enable Bit (Write Protect)
</b><br>
This bit enables BIST test for HSUSBH RAM
<br>
0 = system HSUSBH BIST Disabled.
<br>
1 = system HSUSBH BIST Enabled.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[16]</td><td>SRB0S0</td><td><div style="word-wrap: break-word;"><b>SRAM Bank0 Section 0 BIST Select (Write Protect)
</b><br>
This bit define if the first 16KB section of SRAM bank0 is selected or not when doing bist test.
<br>
0 = SRAM bank0 section 0 is deselected when doing bist test.
<br>
1 = SRAM bank0 section 0 is selected when doing bist test.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
Note: At least one section of SRAM bank0 should be selected when doing SRAM bank0 bist test.
<br>
</div></td></tr><tr><td>
[17]</td><td>SRB0S1</td><td><div style="word-wrap: break-word;"><b>SRAM Bank0 Section 1 BIST Select (Write Protect)
</b><br>
This bit define if the second 16KB section of SRAM bank0 is selected or not when doing bist test.
<br>
0 = SRAM bank0 section 1 is deselected when doing bist test.
<br>
1 = SRAM bank0 section 1 is selected when doing bist test.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
Note: At least one section of SRAM bank0 should be selected when doing SRAM bank0 bist test.
<br>
</div></td></tr><tr><td>
[18]</td><td>SRB1S0</td><td><div style="word-wrap: break-word;"><b>SRAM Bank1 Section 0 BIST Select (Write Protect)
</b><br>
This bit define if the first 16KB section of SRAM bank1 is selected or not when doing bist test.
<br>
0 = SRAM bank1 first 16KB section is deselected when doing bist test.
<br>
1 = SRAM bank1 first 16KB section is selected when doing bist test.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
Note: At least one section of SRAM bank1 should be selected when doing SRAM bank1 bist test.
<br>
</div></td></tr><tr><td>
[19]</td><td>SRB1S1</td><td><div style="word-wrap: break-word;"><b>SRAM Bank1 Section 1 BIST Select (Write Protect)
</b><br>
This bit define if the second 16KB section of SRAM bank1 is selected or not when doing bist test.
<br>
0 = SRAM bank1 second 16KB section is deselected when doing bist test.
<br>
1 = SRAM bank1 second 16KB section is selected when doing bist test.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
Note: At least one section of SRAM bank1 should be selected when doing SRAM bank1 bist test.
<br>
</div></td></tr><tr><td>
[20]</td><td>SRB1S2</td><td><div style="word-wrap: break-word;"><b>SRAM Bank1 Section 0 BIST Select (Write Protect)
</b><br>
This bit define if the third 16KB section of SRAM bank1 is selected or not when doing bist test.
<br>
0 = SRAM bank1 third 16KB section is deselected when doing bist test.
<br>
1 = SRAM bank1 third 16KB section is selected when doing bist test.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
Note: At least one section of SRAM bank1 should be selected when doing SRAM bank1 bist test.
<br>
</div></td></tr><tr><td>
[21]</td><td>SRB1S3</td><td><div style="word-wrap: break-word;"><b>SRAM Bank1 Section 1 BIST Select (Write Protect)
</b><br>
This bit define if the fourth 16KB section of SRAM bank1 is selected or not when doing bist test.
<br>
0 = SRAM bank1 fourth 16KB section is deselected when doing bist test.
<br>
1 = SRAM bank1 fourth 16KB section is selected when doing bist test.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
Note: At least one section of SRAM bank1 should be selected when doing SRAM bank1 bist test.
<br>
</div></td></tr><tr><td>
[22]</td><td>SRB1S4</td><td><div style="word-wrap: break-word;"><b>SRAM Bank1 Section 0 BIST Select (Write Protect)
</b><br>
This bit define if the fifth 16KB section of SRAM bank1 is selected or not when doing bist test.
<br>
0 = SRAM bank1 fifth 16KB section is deselected when doing bist test.
<br>
1 = SRAM bank1 fifth 16KB section is selected when doing bist test.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
Note: At least one section of SRAM bank1 should be selected when doing SRAM bank1 bist test.
<br>
</div></td></tr><tr><td>
[23]</td><td>SRB1S5</td><td><div style="word-wrap: break-word;"><b>SRAM Bank1 Section 1 BIST Select (Write Protect)
</b><br>
This bit define if the sixth 16KB section of SRAM bank1 is selected or not when doing bist test.
<br>
0 = SRAM bank1 sixth 16KB section is deselected when doing bist test.
<br>
1 = SRAM bank1 sixth 16KB section is selected when doing bist test.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
Note: At least one section of SRAM bank1 should be selected when doing SRAM bank1 bist test.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04790">4790</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a9c7d95c6ede74edbb82e5a208b6421f4" name="a9c7d95c6ede74edbb82e5a208b6421f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c7d95c6ede74edbb82e5a208b6421f4">&#9670;&nbsp;</a></span>SRAM_BISTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::SRAM_BISTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00d4] System SRAM BIST Test Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SRAM_BISTSTS
</font><br><p> <font size="2">
Offset: 0xD4  System SRAM BIST Test Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>SRBISTEF0</td><td><div style="word-wrap: break-word;"><b>1st System SRAM BIST Fail Flag
</b><br>
0 = 1st system SRAM BIST test pass.
<br>
1 = 1st system SRAM BIST test fail.
<br>
</div></td></tr><tr><td>
[1]</td><td>SRBISTEF1</td><td><div style="word-wrap: break-word;"><b>2nd System SRAM BIST Fail Flag
</b><br>
0 = 2nd system SRAM BIST test pass.
<br>
1 = 2nd system SRAM BIST test fail.
<br>
</div></td></tr><tr><td>
[2]</td><td>CRBISTEF</td><td><div style="word-wrap: break-word;"><b>CACHE SRAM BIST Fail Flag
</b><br>
0 = System CACHE RAM BIST test pass.
<br>
1 = System CACHE RAM BIST test fail.
<br>
</div></td></tr><tr><td>
[3]</td><td>CANBEF</td><td><div style="word-wrap: break-word;"><b>CAN SRAM BIST Fail Flag
</b><br>
0 = CAN SRAM BIST test pass.
<br>
1 = CAN SRAM BIST test fail.
<br>
</div></td></tr><tr><td>
[4]</td><td>USBBEF</td><td><div style="word-wrap: break-word;"><b>USB SRAM BIST Fail Flag
</b><br>
0 = USB SRAM BIST test pass.
<br>
1 = USB SRAM BIST test fail.
<br>
</div></td></tr><tr><td>
[16]</td><td>SRBEND0</td><td><div style="word-wrap: break-word;"><b>1st SRAM BIST Test Finish
</b><br>
0 = 1st system SRAM BIST active.
<br>
1 =1st system SRAM BIST finish.
<br>
</div></td></tr><tr><td>
[17]</td><td>SRBEND1</td><td><div style="word-wrap: break-word;"><b>2nd SRAM BIST Test Finish
</b><br>
0 = 2nd system SRAM BIST is active.
<br>
1 = 2nd system SRAM BIST finish.
<br>
</div></td></tr><tr><td>
[18]</td><td>CRBEND</td><td><div style="word-wrap: break-word;"><b>CACHE SRAM BIST Test Finish
</b><br>
0 = System CACHE RAM BIST is active.
<br>
1 = System CACHE RAM BIST test finish.
<br>
</div></td></tr><tr><td>
[19]</td><td>CANBEND</td><td><div style="word-wrap: break-word;"><b>CAN SRAM BIST Test Finish
</b><br>
0 = CAN SRAM BIST is active.
<br>
1 = CAN SRAM BIST test finish.
<br>
</div></td></tr><tr><td>
[20]</td><td>USBBEND</td><td><div style="word-wrap: break-word;"><b>USB SRAM BIST Test Finish
</b><br>
0 = USB SRAM BIST is active.
<br>
1 = USB SRAM BIST test finish.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04791">4791</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a1ca93367cff3ca1cf6916d09a27a74ba" name="a1ca93367cff3ca1cf6916d09a27a74ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1ca93367cff3ca1cf6916d09a27a74ba">&#9670;&nbsp;</a></span>SRAM_ERRADDR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::SRAM_ERRADDR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00c8] System SRAM Parity Check Error Address Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SRAM_ERRADDR
</font><br><p> <font size="2">
Offset: 0xC8  System SRAM Parity Check Error Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>ERRADDR</td><td><div style="word-wrap: break-word;"><b>System SRAM Parity Error Address
</b><br>
This register shows system SRAM parity error byte address.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04786">4786</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a6d77e73a35c65a4e877072471bc720e5" name="a6d77e73a35c65a4e877072471bc720e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6d77e73a35c65a4e877072471bc720e5">&#9670;&nbsp;</a></span>SRAM_INTCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::SRAM_INTCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00c0] System SRAM Interrupt Enable Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SRAM_INTCTL
</font><br><p> <font size="2">
Offset: 0xC0  System SRAM Interrupt Enable Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>PERRIEN</td><td><div style="word-wrap: break-word;"><b>SRAM Parity Check Error Interrupt Enable Bit
</b><br>
0 = SRAM parity check error interrupt Disabled.
<br>
1 = SRAM parity check error interrupt Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04784">4784</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a9c21dc57edf3b082d1b1ac0a498e5538" name="a9c21dc57edf3b082d1b1ac0a498e5538"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c21dc57edf3b082d1b1ac0a498e5538">&#9670;&nbsp;</a></span>SRAM_STATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::SRAM_STATUS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x00c4] System SRAM Parity Error Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SRAM_STATUS
</font><br><p> <font size="2">
Offset: 0xC4  System SRAM Parity Error Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>PERRIF</td><td><div style="word-wrap: break-word;"><b>SRAM Parity Check Error Flag
</b><br>
This bit indicates the System SRAM parity error occurred. Write 1 to clear this to 0.
<br>
0 = No System SRAM parity error.
<br>
1 = System SRAM parity error occur.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04785">4785</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a89a015c69af600740dcd0d9ffd07aac8" name="a89a015c69af600740dcd0d9ffd07aac8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a89a015c69af600740dcd0d9ffd07aac8">&#9670;&nbsp;</a></span>USBPHY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::USBPHY</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x002c] USB PHY Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">USBPHY
</font><br><p> <font size="2">
Offset: 0x2C  USB PHY Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>USBROLE</td><td><div style="word-wrap: break-word;"><b>USB Role Option (Write Protect)
</b><br>
These two bits are used to select the role of USB.
<br>
00 = Standard USB Device mode.
<br>
01 = Standard USB Host mode.
<br>
10 = ID dependent mode.
<br>
11 = Reserved.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[2]</td><td>SBO</td><td><div style="word-wrap: break-word;"><b>Note: This bit must always be kept 1. If set to 0, the result is unpredictable
</b><br>
</div></td></tr><tr><td>
[8]</td><td>USBEN</td><td><div style="word-wrap: break-word;"><b>USB PHY Enable (Write Protect)
</b><br>
This bit is used to enable/disable USB PHY.
<br>
0 = USB PHY Disabled.
<br>
1 = USB PHY Enabled.
<br>
</div></td></tr><tr><td>
[17:16]</td><td>HSUSBROLE</td><td><div style="word-wrap: break-word;"><b>HSUSB Role Option (Write Protect)
</b><br>
These two bits are used to select the role of HSUSB
<br>
00 = Standard HSUSB Device mode.
<br>
01 = Standard HSUSB Host mode.
<br>
10 = ID dependent mode.
<br>
11 = Reserved.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[24]</td><td>HSUSBEN</td><td><div style="word-wrap: break-word;"><b>HSUSB PHY Enable (Write Protect)
</b><br>
This bit is used to enable/disable HSUSB PHY.
<br>
0 = HSUSB PHY Disabled.
<br>
1 = HSUSB PHY Enabled.
<br>
</div></td></tr><tr><td>
[25]</td><td>HSUSBACT</td><td><div style="word-wrap: break-word;"><b>HSUSB PHY Active Control
</b><br>
This bit is used to control HSUSB PHY at reset state or active state.
<br>
0 = HSUSB PHY at reset state.
<br>
1 = HSUSB PHY at active state.
<br>
Note: After set HSUSBEN (SYS_USBPHY[24]) to enable HSUSB PHY, user should keep HSUSB PHY at reset mode at lease 10uS before changing to active mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04753">4753</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<a id="a49e072f62693f85c4a59311d3e3dca74" name="a49e072f62693f85c4a59311d3e3dca74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49e072f62693f85c4a59311d3e3dca74">&#9670;&nbsp;</a></span>VREFCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">SYS_T::VREFCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0028] VREF Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">VREFCTL
</font><br><p> <font size="2">
Offset: 0x28  VREF Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[4:0]</td><td>VREFCTL</td><td><div style="word-wrap: break-word;"><b>VREF Control Bits (Write Protect)
</b><br>
00000 = VREF is from external pin.
<br>
00011 = VREF is internal 1.6V.
<br>
00111 = VREF is internal 2.0V.
<br>
01011 = VREF is internal 2.5V.
<br>
01111 = VREF is internal 3.0V.
<br>
Others = Reserved.
<br>
Note: This bit is write protected. Refer to the SYS_REGLCTL register.
<br>
</div></td></tr><tr><td>
[7:6]</td><td>PRELOAD_SEL</td><td><div style="word-wrap: break-word;"><b>Pre-load Timing Selection.
</b><br>
00 = pre-load time is 60us for 0.1uF Capacitor.
<br>
01 = pre-load time is 310us for 1uF Capacitor.
<br>
10 = pre-load time is 1270us for 4.7uF Capacitor.
<br>
11 = pre-load time is 2650us for 10uF Capacitor.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="sys__reg_8h_source.html#l04752">4752</a> of file <a class="el" href="sys__reg_8h_source.html">sys_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Library/Device/Nuvoton/M480/Include/<a class="el" href="sys__reg_8h_source.html">sys_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 18 2025 10:07:27 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
