
*** Running vivado
    with args -log design_1_v_gamma_lut_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_v_gamma_lut_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_v_gamma_lut_0_0.tcl -notrace
Converted RTL already exists. Skipping compile_c
Command: synth_design -top design_1_v_gamma_lut_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 23820 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 433.160 ; gain = 101.320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0' [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/synth/design_1_v_gamma_lut_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_v_gamma_lut_CTRL_s_axi' [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_v_gamma_lut_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_v_gamma_lut_CTRL_s_axi_ram' [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_v_gamma_lut_CTRL_s_axi.v:659]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_v_gamma_lut_CTRL_s_axi_ram' (1#1) [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_v_gamma_lut_CTRL_s_axi.v:659]
INFO: [Synth 8-155] case statement is not full and has no default [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_v_gamma_lut_CTRL_s_axi.v:346]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_v_gamma_lut_CTRL_s_axi' (2#1) [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_v_gamma_lut_CTRL_s_axi.v:9]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStr' [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStr.v:83]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_reg_unsigned_short_s' [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_reg_unsigned_short_s.v:38]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_reg_unsigned_short_s' (3#1) [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_reg_unsigned_short_s.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStr' (4#1) [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStr.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_Gamma_lut_0_0_V' [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_Gamma_lut_0_0_V.v:46]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_Gamma_lut_0_0_V_ram' [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_Gamma_lut_0_0_V.v:9]
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_Gamma_lut_0_0_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_Gamma_lut_0_0_V_ram' (5#1) [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_Gamma_lut_0_0_V.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_Gamma_lut_0_0_V' (6#1) [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_Gamma_lut_0_0_V.v:46]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_MultiPixStream2AXIvi' [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_MultiPixStream2AXIvi.v:78]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_dest_V_1_sel_rd_reg was removed.  [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_MultiPixStream2AXIvi.v:262]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_id_V_1_sel_rd_reg was removed.  [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_MultiPixStream2AXIvi.v:288]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_keep_V_1_sel_rd_reg was removed.  [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_MultiPixStream2AXIvi.v:314]
WARNING: [Synth 8-6014] Unused sequential element AXI_video_strm_V_strb_V_1_sel_rd_reg was removed.  [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_MultiPixStream2AXIvi.v:376]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_MultiPixStream2AXIvi' (8#1) [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_MultiPixStream2AXIvi.v:10]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_fifo_w8_d2_A' [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0_fifo_w8_d2_A_shiftReg' [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_fifo_w8_d2_A_shiftReg' (9#1) [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_fifo_w8_d2_A.v:11]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0_fifo_w8_d2_A' (10#1) [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_fifo_w8_d2_A.v:45]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0' (12#1) [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/synth/design_1_v_gamma_lut_0_0.v:57]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma_lut_0_0_V has unconnected port reset
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_0_q0[15]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_0_q0[14]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_0_q0[13]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_0_q0[12]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_0_q0[11]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_0_q0[10]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_0_q0[9]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_0_q0[8]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_1_q0[15]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_1_q0[14]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_1_q0[13]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_1_q0[12]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_1_q0[11]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_1_q0[10]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_1_q0[9]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_1_q0[8]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_2_q0[15]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_2_q0[14]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_2_q0[13]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_2_q0[12]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_2_q0[11]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_2_q0[10]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_2_q0[9]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_2_q0[8]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[2]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[1]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[0]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[2]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[1]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[0]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TID[0]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TDEST[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 491.234 ; gain = 159.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 491.234 ; gain = 159.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 491.234 ; gain = 159.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0_ooc.xdc] for cell 'inst'
Parsing XDC File [U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.runs/design_1_v_gamma_lut_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.runs/design_1_v_gamma_lut_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0.xdc] for cell 'inst'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.230 . Memory (MB): peak = 862.309 ; gain = 1.520
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 862.309 ; gain = 530.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 862.309 ; gain = 530.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.runs/design_1_v_gamma_lut_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:21 . Memory (MB): peak = 862.309 ; gain = 530.469
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element int_HwReg_gamma_lut_0_shift_reg was removed.  [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_v_gamma_lut_CTRL_s_axi.v:527]
WARNING: [Synth 8-6014] Unused sequential element int_HwReg_gamma_lut_1_shift_reg was removed.  [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_v_gamma_lut_CTRL_s_axi.v:539]
WARNING: [Synth 8-6014] Unused sequential element int_HwReg_gamma_lut_2_shift_reg was removed.  [u:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/hdl/verilog/design_1_v_gamma_lut_0_0_v_gamma_lut_CTRL_s_axi.v:551]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond3_fu_361_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "internal_empty_n" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-3971] The signal gen_write[1].mem_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 862.309 ; gain = 530.469
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "data51" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond3_fu_361_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_0_q0[15]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_0_q0[14]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_0_q0[13]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_0_q0[12]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_0_q0[11]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_0_q0[10]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_0_q0[9]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_0_q0[8]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_1_q0[15]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_1_q0[14]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_1_q0[13]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_1_q0[12]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_1_q0[11]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_1_q0[10]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_1_q0[9]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_1_q0[8]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_2_q0[15]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_2_q0[14]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_2_q0[13]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_2_q0[12]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_2_q0[11]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_2_q0[10]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_2_q0[9]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_Gamma has unconnected port hwreg_gamma_lut_2_q0[8]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[2]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[1]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TKEEP[0]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[2]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[1]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TSTRB[0]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TID[0]
WARNING: [Synth 8-3331] design design_1_v_gamma_lut_0_0_AXIvideo2MultiPixStr has unconnected port s_axis_video_TDEST[0]
INFO: [Synth 8-3971] The signal v_gamma_lut_CTRL_s_axi_U/int_HwReg_gamma_lut_0/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal v_gamma_lut_CTRL_s_axi_U/int_HwReg_gamma_lut_1/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal v_gamma_lut_CTRL_s_axi_U/int_HwReg_gamma_lut_2/gen_write[1].mem_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'inst/v_gamma_lut_CTRL_s_axi_U/int_HwReg_gamma_lut_1_shift_reg[0]' (FDE) to 'inst/v_gamma_lut_CTRL_s_axi_U/int_HwReg_gamma_lut_2_shift_reg[0]'
INFO: [Synth 8-3886] merging instance 'inst/v_gamma_lut_CTRL_s_axi_U/int_HwReg_gamma_lut_2_shift_reg[0]' (FDE) to 'inst/v_gamma_lut_CTRL_s_axi_U/int_HwReg_gamma_lut_0_shift_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\AXIvideo2MultiPixStr_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Gamma_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\MultiPixStream2AXIvi_U0/ap_done_reg_reg )
WARNING: [Synth 8-3332] Sequential element (i_3_18) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_20) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_22) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_24) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_26) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_28) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_30) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_32) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_50) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_52) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_54) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_56) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_58) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_60) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_62) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_64) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_18) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_20) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_22) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_24) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_26) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_28) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_30) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_32) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_50) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_52) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_54) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_56) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_58) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_60) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_62) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_64) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_18) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_20) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_22) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_24) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_26) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_28) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_30) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_32) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_50) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_52) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_54) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_56) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_58) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_60) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_62) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (i_3_64) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (AXIvideo2MultiPixStr_U0/ap_done_reg_reg) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (Gamma_U0/ap_done_reg_reg) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
WARNING: [Synth 8-3332] Sequential element (MultiPixStream2AXIvi_U0/ap_done_reg_reg) is unused and will be removed from module design_1_v_gamma_lut_0_0_v_gamma_lut.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:25 . Memory (MB): peak = 862.309 ; gain = 530.469
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/v_gamma_lut_CTRL_s_axi_U/int_HwReg_gamma_lut_0/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_0/v_gamma_lut_CTRL_s_axi_U/int_HwReg_gamma_lut_0/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_1/v_gamma_lut_CTRL_s_axi_U/int_HwReg_gamma_lut_1/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_1/v_gamma_lut_CTRL_s_axi_U/int_HwReg_gamma_lut_1/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/v_gamma_lut_CTRL_s_axi_U/int_HwReg_gamma_lut_2/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_3_2/v_gamma_lut_CTRL_s_axi_U/int_HwReg_gamma_lut_2/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:34 . Memory (MB): peak = 862.309 ; gain = 530.469
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:34 . Memory (MB): peak = 867.027 ; gain = 535.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'inst/i_3_1628' (FD) to 'inst/i_3_1627'
INFO: [Synth 8-3886] merging instance 'inst/i_3_1627' (FD) to 'inst/i_3_0'
INFO: [Synth 8-4480] The timing for the instance inst/v_gamma_lut_CTRL_s_axi_U/int_HwReg_gamma_lut_0/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/v_gamma_lut_CTRL_s_axi_U/int_HwReg_gamma_lut_0/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/v_gamma_lut_CTRL_s_axi_U/int_HwReg_gamma_lut_1/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/v_gamma_lut_CTRL_s_axi_U/int_HwReg_gamma_lut_1/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/v_gamma_lut_CTRL_s_axi_U/int_HwReg_gamma_lut_2/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/v_gamma_lut_CTRL_s_axi_U/int_HwReg_gamma_lut_2/gen_write[1].mem_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:35 . Memory (MB): peak = 881.316 ; gain = 549.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 881.316 ; gain = 549.477
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 881.316 ; gain = 549.477
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 881.316 ; gain = 549.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 881.316 ; gain = 549.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 881.316 ; gain = 549.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 881.316 ; gain = 549.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    42|
|2     |LUT1       |    31|
|3     |LUT2       |    28|
|4     |LUT3       |   253|
|5     |LUT4       |    72|
|6     |LUT5       |   166|
|7     |LUT6       |   162|
|8     |MUXF7      |    32|
|9     |RAMB18E1_1 |     3|
|10    |RAMB36E1   |     3|
|11    |FDRE       |   858|
|12    |FDSE       |    20|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 881.316 ; gain = 549.477
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 86 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:25 . Memory (MB): peak = 881.316 ; gain = 178.402
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:36 . Memory (MB): peak = 881.316 ; gain = 549.477
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 80 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
68 Infos, 123 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:40 . Memory (MB): peak = 881.316 ; gain = 559.238
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'U:/Xilinx/Projects/2018_fft/vivado_proj/Zybo-Z7-20-HDMI.runs/design_1_v_gamma_lut_0_0_synth_1/design_1_v_gamma_lut_0_0.dcp' has been generated.
