
Copyright (C) 1994-2019 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: P-2019.03G-Beta4
Install: C:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
OS: Windows 6.1

Hostname: GOWIN-PC

Implementation : rev_1

# Written on Fri Sep 27 16:13:36 2019

##### DESIGN INFO #######################################################

Top View:                "TOP"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                            Ending                              |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                              PLL0|clkoutd_inferred_clock         |     14.152           |     No paths         |     No paths         |     No paths                         
System                              GATED_CLK|clkout_inferred_clock     |     1.799            |     No paths         |     No paths         |     No paths                         
System                              PLL0|clkout_inferred_clock          |     No paths         |     No paths         |     13.494           |     No paths                         
PLL0|clkoutd_inferred_clock         System                              |     14.152           |     No paths         |     No paths         |     No paths                         
PLL0|clkoutd_inferred_clock         PLL0|clkoutd_inferred_clock         |     14.152           |     14.152           |     No paths         |     7.076                            
PLL0|clkoutd_inferred_clock         PLL0|clkout_inferred_clock          |     No paths         |     No paths         |     Diff grp         |     No paths                         
GATED_CLK|clkout_inferred_clock     GATED_CLK|clkout_inferred_clock     |     1.799            |     No paths         |     No paths         |     No paths                         
GATED_CLK|clkout_inferred_clock     PLL0|clkout_inferred_clock          |     No paths         |     No paths         |     Diff grp         |     No paths                         
PLL0|clkout_inferred_clock          System                              |     No paths         |     No paths         |     No paths         |     13.494                           
PLL0|clkout_inferred_clock          PLL0|clkoutd_inferred_clock         |     No paths         |     No paths         |     No paths         |     Diff grp                         
PLL0|clkout_inferred_clock          GATED_CLK|clkout_inferred_clock     |     No paths         |     No paths         |     No paths         |     Diff grp                         
PLL0|clkout_inferred_clock          PLL0|clkout_inferred_clock          |     13.494           |     13.494           |     No paths         |     No paths                         
===================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:LCD_BKL
p:LCD_B[0]
p:LCD_B[1]
p:LCD_B[2]
p:LCD_B[3]
p:LCD_B[4]
p:LCD_DEN
p:LCD_G[0]
p:LCD_G[1]
p:LCD_G[2]
p:LCD_G[3]
p:LCD_G[4]
p:LCD_G[5]
p:LCD_HSYNC
p:LCD_R[0]
p:LCD_R[1]
p:LCD_R[2]
p:LCD_R[3]
p:LCD_R[4]
p:LCD_VSYNC
p:LED_B
p:LED_G
p:LED_R
p:MCU_ACK
p:MCU_REQ
p:PSRAM_CEn
p:PSRAM_CLK
p:PSRAM_SIO[0] (bidir end point)
p:PSRAM_SIO[0] (bidir start point)
p:PSRAM_SIO[1] (bidir end point)
p:PSRAM_SIO[1] (bidir start point)
p:PSRAM_SIO[2] (bidir end point)
p:PSRAM_SIO[2] (bidir start point)
p:PSRAM_SIO[3] (bidir end point)
p:PSRAM_SIO[3] (bidir start point)
p:SYS_CLK
p:SYS_RSTn


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
