
GccBoardProject_2.27.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000914c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  0040914c  0040914c  0001914c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20000000  00409154  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000510  200009c0  00409b14  000209c0  2**2
                  ALLOC
  4 .stack        00003000  20000ed0  0040a024  000209c0  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209ea  2**0
                  CONTENTS, READONLY
  7 .debug_info   000186eb  00000000  00000000  00020a43  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003196  00000000  00000000  0003912e  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000079fc  00000000  00000000  0003c2c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000d78  00000000  00000000  00043cc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000c48  00000000  00000000  00044a38  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000083d6  00000000  00000000  00045680  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   000101cd  00000000  00000000  0004da56  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00052c3e  00000000  00000000  0005dc23  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  000045b4  00000000  00000000  000b0864  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d0 3e 00 20 ad 28 40 00 75 29 40 00 75 29 40 00     .>. .(@.u)@.u)@.
  400010:	75 29 40 00 75 29 40 00 75 29 40 00 00 00 00 00     u)@.u)@.u)@.....
	...
  40002c:	75 29 40 00 75 29 40 00 00 00 00 00 75 29 40 00     u)@.u)@.....u)@.
  40003c:	75 29 40 00 75 29 40 00 75 29 40 00 75 29 40 00     u)@.u)@.u)@.u)@.
  40004c:	75 29 40 00 75 29 40 00 75 29 40 00 75 29 40 00     u)@.u)@.u)@.u)@.
  40005c:	00 00 00 00 75 29 40 00 75 29 40 00 00 00 00 00     ....u)@.u)@.....
  40006c:	45 25 40 00 5d 25 40 00 00 00 00 00 75 29 40 00     E%@.]%@.....u)@.
  40007c:	75 29 40 00 00 00 00 00 00 00 00 00 75 29 40 00     u)@.........u)@.
  40008c:	75 29 40 00 75 29 40 00 75 29 40 00 75 29 40 00     u)@.u)@.u)@.u)@.
  40009c:	69 14 40 00 75 29 40 00 75 29 40 00 00 00 00 00     i.@.u)@.u)@.....
	...
  4000b4:	75 29 40 00 75 29 40 00 75 29 40 00 75 29 40 00     u)@.u)@.u)@.u)@.
  4000c4:	75 29 40 00 75 29 40 00                             u)@.u)@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009c0 	.word	0x200009c0
  4000e8:	00000000 	.word	0x00000000
  4000ec:	00409154 	.word	0x00409154

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	00409154 	.word	0x00409154
  40012c:	200009c4 	.word	0x200009c4
  400130:	00409154 	.word	0x00409154
  400134:	00000000 	.word	0x00000000

00400138 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400138:	b580      	push	{r7, lr}
  40013a:	b082      	sub	sp, #8
  40013c:	af00      	add	r7, sp, #0
  40013e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400140:	6878      	ldr	r0, [r7, #4]
  400142:	4b03      	ldr	r3, [pc, #12]	; (400150 <sysclk_enable_peripheral_clock+0x18>)
  400144:	4798      	blx	r3
}
  400146:	bf00      	nop
  400148:	3708      	adds	r7, #8
  40014a:	46bd      	mov	sp, r7
  40014c:	bd80      	pop	{r7, pc}
  40014e:	bf00      	nop
  400150:	00402811 	.word	0x00402811

00400154 <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  400154:	b580      	push	{r7, lr}
  400156:	b082      	sub	sp, #8
  400158:	af00      	add	r7, sp, #0
  40015a:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
  40015c:	2015      	movs	r0, #21
  40015e:	4b03      	ldr	r3, [pc, #12]	; (40016c <spi_enable_clock+0x18>)
  400160:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  400162:	bf00      	nop
  400164:	3708      	adds	r7, #8
  400166:	46bd      	mov	sp, r7
  400168:	bd80      	pop	{r7, pc}
  40016a:	bf00      	nop
  40016c:	00400139 	.word	0x00400139

00400170 <spi_set_peripheral_chip_select_value>:
 *                 The decode mode can be enabled/disabled by follow functions:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
  400170:	b480      	push	{r7}
  400172:	b083      	sub	sp, #12
  400174:	af00      	add	r7, sp, #0
  400176:	6078      	str	r0, [r7, #4]
  400178:	6039      	str	r1, [r7, #0]
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  40017a:	687b      	ldr	r3, [r7, #4]
  40017c:	685b      	ldr	r3, [r3, #4]
  40017e:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
  400182:	687b      	ldr	r3, [r7, #4]
  400184:	605a      	str	r2, [r3, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  400186:	687b      	ldr	r3, [r7, #4]
  400188:	685a      	ldr	r2, [r3, #4]
  40018a:	683b      	ldr	r3, [r7, #0]
  40018c:	041b      	lsls	r3, r3, #16
  40018e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
  400192:	431a      	orrs	r2, r3
  400194:	687b      	ldr	r3, [r7, #4]
  400196:	605a      	str	r2, [r3, #4]
}
  400198:	bf00      	nop
  40019a:	370c      	adds	r7, #12
  40019c:	46bd      	mov	sp, r7
  40019e:	bc80      	pop	{r7}
  4001a0:	4770      	bx	lr

004001a2 <spi_set_clock_polarity>:
 * \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
  4001a2:	b480      	push	{r7}
  4001a4:	b085      	sub	sp, #20
  4001a6:	af00      	add	r7, sp, #0
  4001a8:	60f8      	str	r0, [r7, #12]
  4001aa:	60b9      	str	r1, [r7, #8]
  4001ac:	607a      	str	r2, [r7, #4]
	if (ul_polarity) {
  4001ae:	687b      	ldr	r3, [r7, #4]
  4001b0:	2b00      	cmp	r3, #0
  4001b2:	d00c      	beq.n	4001ce <spi_set_clock_polarity+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  4001b4:	68fb      	ldr	r3, [r7, #12]
  4001b6:	68ba      	ldr	r2, [r7, #8]
  4001b8:	320c      	adds	r2, #12
  4001ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4001be:	f043 0101 	orr.w	r1, r3, #1
  4001c2:	68fb      	ldr	r3, [r7, #12]
  4001c4:	68ba      	ldr	r2, [r7, #8]
  4001c6:	320c      	adds	r2, #12
  4001c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
	}
}
  4001cc:	e00b      	b.n	4001e6 <spi_set_clock_polarity+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  4001ce:	68fb      	ldr	r3, [r7, #12]
  4001d0:	68ba      	ldr	r2, [r7, #8]
  4001d2:	320c      	adds	r2, #12
  4001d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  4001d8:	f023 0101 	bic.w	r1, r3, #1
  4001dc:	68fb      	ldr	r3, [r7, #12]
  4001de:	68ba      	ldr	r2, [r7, #8]
  4001e0:	320c      	adds	r2, #12
  4001e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  4001e6:	bf00      	nop
  4001e8:	3714      	adds	r7, #20
  4001ea:	46bd      	mov	sp, r7
  4001ec:	bc80      	pop	{r7}
  4001ee:	4770      	bx	lr

004001f0 <spi_set_clock_phase>:
 * \param p_spi Pointer to an SPI instance.
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
  4001f0:	b480      	push	{r7}
  4001f2:	b085      	sub	sp, #20
  4001f4:	af00      	add	r7, sp, #0
  4001f6:	60f8      	str	r0, [r7, #12]
  4001f8:	60b9      	str	r1, [r7, #8]
  4001fa:	607a      	str	r2, [r7, #4]
	if (ul_phase) {
  4001fc:	687b      	ldr	r3, [r7, #4]
  4001fe:	2b00      	cmp	r3, #0
  400200:	d00c      	beq.n	40021c <spi_set_clock_phase+0x2c>
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  400202:	68fb      	ldr	r3, [r7, #12]
  400204:	68ba      	ldr	r2, [r7, #8]
  400206:	320c      	adds	r2, #12
  400208:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  40020c:	f043 0102 	orr.w	r1, r3, #2
  400210:	68fb      	ldr	r3, [r7, #12]
  400212:	68ba      	ldr	r2, [r7, #8]
  400214:	320c      	adds	r2, #12
  400216:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
	}
}
  40021a:	e00b      	b.n	400234 <spi_set_clock_phase+0x44>
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  40021c:	68fb      	ldr	r3, [r7, #12]
  40021e:	68ba      	ldr	r2, [r7, #8]
  400220:	320c      	adds	r2, #12
  400222:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400226:	f023 0102 	bic.w	r1, r3, #2
  40022a:	68fb      	ldr	r3, [r7, #12]
  40022c:	68ba      	ldr	r2, [r7, #8]
  40022e:	320c      	adds	r2, #12
  400230:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  400234:	bf00      	nop
  400236:	3714      	adds	r7, #20
  400238:	46bd      	mov	sp, r7
  40023a:	bc80      	pop	{r7}
  40023c:	4770      	bx	lr

0040023e <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  40023e:	b480      	push	{r7}
  400240:	b085      	sub	sp, #20
  400242:	af00      	add	r7, sp, #0
  400244:	60f8      	str	r0, [r7, #12]
  400246:	60b9      	str	r1, [r7, #8]
  400248:	607a      	str	r2, [r7, #4]
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  40024a:	68fb      	ldr	r3, [r7, #12]
  40024c:	68ba      	ldr	r2, [r7, #8]
  40024e:	320c      	adds	r2, #12
  400250:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  400254:	f023 01f0 	bic.w	r1, r3, #240	; 0xf0
  400258:	68fb      	ldr	r3, [r7, #12]
  40025a:	68ba      	ldr	r2, [r7, #8]
  40025c:	320c      	adds	r2, #12
  40025e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  400262:	68fb      	ldr	r3, [r7, #12]
  400264:	68ba      	ldr	r2, [r7, #8]
  400266:	320c      	adds	r2, #12
  400268:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
  40026c:	687b      	ldr	r3, [r7, #4]
  40026e:	ea42 0103 	orr.w	r1, r2, r3
  400272:	68fb      	ldr	r3, [r7, #12]
  400274:	68ba      	ldr	r2, [r7, #8]
  400276:	320c      	adds	r2, #12
  400278:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
  40027c:	bf00      	nop
  40027e:	3714      	adds	r7, #20
  400280:	46bd      	mov	sp, r7
  400282:	bc80      	pop	{r7}
  400284:	4770      	bx	lr

00400286 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  400286:	b480      	push	{r7}
  400288:	b087      	sub	sp, #28
  40028a:	af00      	add	r7, sp, #0
  40028c:	60f8      	str	r0, [r7, #12]
  40028e:	60b9      	str	r1, [r7, #8]
  400290:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400292:	68fa      	ldr	r2, [r7, #12]
  400294:	68bb      	ldr	r3, [r7, #8]
  400296:	019b      	lsls	r3, r3, #6
  400298:	4413      	add	r3, r2
  40029a:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  40029c:	697b      	ldr	r3, [r7, #20]
  40029e:	2202      	movs	r2, #2
  4002a0:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  4002a2:	697b      	ldr	r3, [r7, #20]
  4002a4:	f04f 32ff 	mov.w	r2, #4294967295
  4002a8:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  4002aa:	697b      	ldr	r3, [r7, #20]
  4002ac:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  4002ae:	697b      	ldr	r3, [r7, #20]
  4002b0:	687a      	ldr	r2, [r7, #4]
  4002b2:	605a      	str	r2, [r3, #4]
}
  4002b4:	bf00      	nop
  4002b6:	371c      	adds	r7, #28
  4002b8:	46bd      	mov	sp, r7
  4002ba:	bc80      	pop	{r7}
  4002bc:	4770      	bx	lr

004002be <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  4002be:	b480      	push	{r7}
  4002c0:	b083      	sub	sp, #12
  4002c2:	af00      	add	r7, sp, #0
  4002c4:	6078      	str	r0, [r7, #4]
  4002c6:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4002c8:	687a      	ldr	r2, [r7, #4]
  4002ca:	683b      	ldr	r3, [r7, #0]
  4002cc:	019b      	lsls	r3, r3, #6
  4002ce:	4413      	add	r3, r2
  4002d0:	2205      	movs	r2, #5
  4002d2:	601a      	str	r2, [r3, #0]
}
  4002d4:	bf00      	nop
  4002d6:	370c      	adds	r7, #12
  4002d8:	46bd      	mov	sp, r7
  4002da:	bc80      	pop	{r7}
  4002dc:	4770      	bx	lr

004002de <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  4002de:	b480      	push	{r7}
  4002e0:	b085      	sub	sp, #20
  4002e2:	af00      	add	r7, sp, #0
  4002e4:	60f8      	str	r0, [r7, #12]
  4002e6:	60b9      	str	r1, [r7, #8]
  4002e8:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4002ea:	68fa      	ldr	r2, [r7, #12]
  4002ec:	68bb      	ldr	r3, [r7, #8]
  4002ee:	019b      	lsls	r3, r3, #6
  4002f0:	4413      	add	r3, r2
  4002f2:	331c      	adds	r3, #28
  4002f4:	687a      	ldr	r2, [r7, #4]
  4002f6:	601a      	str	r2, [r3, #0]
}
  4002f8:	bf00      	nop
  4002fa:	3714      	adds	r7, #20
  4002fc:	46bd      	mov	sp, r7
  4002fe:	bc80      	pop	{r7}
  400300:	4770      	bx	lr

00400302 <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  400302:	b480      	push	{r7}
  400304:	b087      	sub	sp, #28
  400306:	af00      	add	r7, sp, #0
  400308:	60f8      	str	r0, [r7, #12]
  40030a:	60b9      	str	r1, [r7, #8]
  40030c:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  40030e:	68fa      	ldr	r2, [r7, #12]
  400310:	68bb      	ldr	r3, [r7, #8]
  400312:	019b      	lsls	r3, r3, #6
  400314:	4413      	add	r3, r2
  400316:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  400318:	697b      	ldr	r3, [r7, #20]
  40031a:	687a      	ldr	r2, [r7, #4]
  40031c:	625a      	str	r2, [r3, #36]	; 0x24
}
  40031e:	bf00      	nop
  400320:	371c      	adds	r7, #28
  400322:	46bd      	mov	sp, r7
  400324:	bc80      	pop	{r7}
  400326:	4770      	bx	lr

00400328 <tc_get_status>:
 * \return The current TC status.
 */
uint32_t tc_get_status(
		Tc *p_tc,
		uint32_t ul_channel)
{
  400328:	b480      	push	{r7}
  40032a:	b085      	sub	sp, #20
  40032c:	af00      	add	r7, sp, #0
  40032e:	6078      	str	r0, [r7, #4]
  400330:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400332:	687a      	ldr	r2, [r7, #4]
  400334:	683b      	ldr	r3, [r7, #0]
  400336:	019b      	lsls	r3, r3, #6
  400338:	4413      	add	r3, r2
  40033a:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
  40033c:	68fb      	ldr	r3, [r7, #12]
  40033e:	6a1b      	ldr	r3, [r3, #32]
}
  400340:	4618      	mov	r0, r3
  400342:	3714      	adds	r7, #20
  400344:	46bd      	mov	sp, r7
  400346:	bc80      	pop	{r7}
  400348:	4770      	bx	lr

0040034a <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  40034a:	b480      	push	{r7}
  40034c:	b08d      	sub	sp, #52	; 0x34
  40034e:	af00      	add	r7, sp, #0
  400350:	60f8      	str	r0, [r7, #12]
  400352:	60b9      	str	r1, [r7, #8]
  400354:	607a      	str	r2, [r7, #4]
  400356:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400358:	2302      	movs	r3, #2
  40035a:	613b      	str	r3, [r7, #16]
  40035c:	2308      	movs	r3, #8
  40035e:	617b      	str	r3, [r7, #20]
  400360:	2320      	movs	r3, #32
  400362:	61bb      	str	r3, [r7, #24]
  400364:	2380      	movs	r3, #128	; 0x80
  400366:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400368:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  40036a:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  40036c:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  40036e:	2300      	movs	r3, #0
  400370:	62fb      	str	r3, [r7, #44]	; 0x2c
  400372:	e01a      	b.n	4003aa <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  400374:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400376:	009b      	lsls	r3, r3, #2
  400378:	f107 0230 	add.w	r2, r7, #48	; 0x30
  40037c:	4413      	add	r3, r2
  40037e:	f853 3c20 	ldr.w	r3, [r3, #-32]
  400382:	68ba      	ldr	r2, [r7, #8]
  400384:	fbb2 f3f3 	udiv	r3, r2, r3
  400388:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  40038a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  40038c:	0c1b      	lsrs	r3, r3, #16
  40038e:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  400390:	68fa      	ldr	r2, [r7, #12]
  400392:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400394:	429a      	cmp	r2, r3
  400396:	d901      	bls.n	40039c <tc_find_mck_divisor+0x52>
			return 0;
  400398:	2300      	movs	r3, #0
  40039a:	e023      	b.n	4003e4 <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  40039c:	68fa      	ldr	r2, [r7, #12]
  40039e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  4003a0:	429a      	cmp	r2, r3
  4003a2:	d206      	bcs.n	4003b2 <tc_find_mck_divisor+0x68>
			ul_index++) {
  4003a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4003a6:	3301      	adds	r3, #1
  4003a8:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  4003aa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4003ac:	2b04      	cmp	r3, #4
  4003ae:	d9e1      	bls.n	400374 <tc_find_mck_divisor+0x2a>
  4003b0:	e000      	b.n	4003b4 <tc_find_mck_divisor+0x6a>
			break;
  4003b2:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  4003b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4003b6:	2b04      	cmp	r3, #4
  4003b8:	d901      	bls.n	4003be <tc_find_mck_divisor+0x74>
		return 0;
  4003ba:	2300      	movs	r3, #0
  4003bc:	e012      	b.n	4003e4 <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  4003be:	687b      	ldr	r3, [r7, #4]
  4003c0:	2b00      	cmp	r3, #0
  4003c2:	d008      	beq.n	4003d6 <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  4003c4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  4003c6:	009b      	lsls	r3, r3, #2
  4003c8:	f107 0230 	add.w	r2, r7, #48	; 0x30
  4003cc:	4413      	add	r3, r2
  4003ce:	f853 2c20 	ldr.w	r2, [r3, #-32]
  4003d2:	687b      	ldr	r3, [r7, #4]
  4003d4:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  4003d6:	683b      	ldr	r3, [r7, #0]
  4003d8:	2b00      	cmp	r3, #0
  4003da:	d002      	beq.n	4003e2 <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  4003dc:	683b      	ldr	r3, [r7, #0]
  4003de:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  4003e0:	601a      	str	r2, [r3, #0]
	}

	return 1;
  4003e2:	2301      	movs	r3, #1
}
  4003e4:	4618      	mov	r0, r3
  4003e6:	3734      	adds	r7, #52	; 0x34
  4003e8:	46bd      	mov	sp, r7
  4003ea:	bc80      	pop	{r7}
  4003ec:	4770      	bx	lr

004003ee <twi_enable_master_mode>:
 * \brief Enable TWI master mode.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_enable_master_mode(Twi *p_twi)
{
  4003ee:	b480      	push	{r7}
  4003f0:	b083      	sub	sp, #12
  4003f2:	af00      	add	r7, sp, #0
  4003f4:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twi->TWI_CR = TWI_CR_MSDIS;
  4003f6:	687b      	ldr	r3, [r7, #4]
  4003f8:	2208      	movs	r2, #8
  4003fa:	601a      	str	r2, [r3, #0]
	p_twi->TWI_CR = TWI_CR_SVDIS;
  4003fc:	687b      	ldr	r3, [r7, #4]
  4003fe:	2220      	movs	r2, #32
  400400:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twi->TWI_CR = TWI_CR_MSEN;
  400402:	687b      	ldr	r3, [r7, #4]
  400404:	2204      	movs	r2, #4
  400406:	601a      	str	r2, [r3, #0]
}
  400408:	bf00      	nop
  40040a:	370c      	adds	r7, #12
  40040c:	46bd      	mov	sp, r7
  40040e:	bc80      	pop	{r7}
  400410:	4770      	bx	lr
	...

00400414 <twi_master_init>:
 * \param p_opt Options for initializing the TWI module (see \ref twi_options_t).
 *
 * \return TWI_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twi_master_init(Twi *p_twi, const twi_options_t *p_opt)
{
  400414:	b580      	push	{r7, lr}
  400416:	b084      	sub	sp, #16
  400418:	af00      	add	r7, sp, #0
  40041a:	6078      	str	r0, [r7, #4]
  40041c:	6039      	str	r1, [r7, #0]
	uint32_t status = TWI_SUCCESS;
  40041e:	2300      	movs	r3, #0
  400420:	60fb      	str	r3, [r7, #12]

	/* Disable TWI interrupts */
	p_twi->TWI_IDR = ~0UL;
  400422:	687b      	ldr	r3, [r7, #4]
  400424:	f04f 32ff 	mov.w	r2, #4294967295
  400428:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twi->TWI_SR;
  40042a:	687b      	ldr	r3, [r7, #4]
  40042c:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWI peripheral */
	twi_reset(p_twi);
  40042e:	6878      	ldr	r0, [r7, #4]
  400430:	4b0e      	ldr	r3, [pc, #56]	; (40046c <twi_master_init+0x58>)
  400432:	4798      	blx	r3

	twi_enable_master_mode(p_twi);
  400434:	6878      	ldr	r0, [r7, #4]
  400436:	4b0e      	ldr	r3, [pc, #56]	; (400470 <twi_master_init+0x5c>)
  400438:	4798      	blx	r3

	/* Select the speed */
	if (twi_set_speed(p_twi, p_opt->speed, p_opt->master_clk) == FAIL) {
  40043a:	683b      	ldr	r3, [r7, #0]
  40043c:	6859      	ldr	r1, [r3, #4]
  40043e:	683b      	ldr	r3, [r7, #0]
  400440:	681b      	ldr	r3, [r3, #0]
  400442:	461a      	mov	r2, r3
  400444:	6878      	ldr	r0, [r7, #4]
  400446:	4b0b      	ldr	r3, [pc, #44]	; (400474 <twi_master_init+0x60>)
  400448:	4798      	blx	r3
  40044a:	4603      	mov	r3, r0
  40044c:	2b01      	cmp	r3, #1
  40044e:	d101      	bne.n	400454 <twi_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWI_INVALID_ARGUMENT;
  400450:	2301      	movs	r3, #1
  400452:	60fb      	str	r3, [r7, #12]
	}

	if (p_opt->smbus == 1) {
  400454:	683b      	ldr	r3, [r7, #0]
  400456:	7a5b      	ldrb	r3, [r3, #9]
  400458:	2b01      	cmp	r3, #1
  40045a:	d102      	bne.n	400462 <twi_master_init+0x4e>
		p_twi->TWI_CR = TWI_CR_QUICK;
  40045c:	687b      	ldr	r3, [r7, #4]
  40045e:	2240      	movs	r2, #64	; 0x40
  400460:	601a      	str	r2, [r3, #0]
	}

	return status;
  400462:	68fb      	ldr	r3, [r7, #12]
}
  400464:	4618      	mov	r0, r3
  400466:	3710      	adds	r7, #16
  400468:	46bd      	mov	sp, r7
  40046a:	bd80      	pop	{r7, pc}
  40046c:	004006a5 	.word	0x004006a5
  400470:	004003ef 	.word	0x004003ef
  400474:	00400479 	.word	0x00400479

00400478 <twi_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twi_set_speed(Twi *p_twi, uint32_t ul_speed, uint32_t ul_mck)
{
  400478:	b480      	push	{r7}
  40047a:	b089      	sub	sp, #36	; 0x24
  40047c:	af00      	add	r7, sp, #0
  40047e:	60f8      	str	r0, [r7, #12]
  400480:	60b9      	str	r1, [r7, #8]
  400482:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  400484:	2300      	movs	r3, #0
  400486:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	if (ul_speed > I2C_FAST_MODE_SPEED) {
  400488:	68bb      	ldr	r3, [r7, #8]
  40048a:	4a34      	ldr	r2, [pc, #208]	; (40055c <twi_set_speed+0xe4>)
  40048c:	4293      	cmp	r3, r2
  40048e:	d901      	bls.n	400494 <twi_set_speed+0x1c>
		return FAIL;
  400490:	2301      	movs	r3, #1
  400492:	e05d      	b.n	400550 <twi_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  400494:	68bb      	ldr	r3, [r7, #8]
  400496:	4a32      	ldr	r2, [pc, #200]	; (400560 <twi_set_speed+0xe8>)
  400498:	4293      	cmp	r3, r2
  40049a:	d937      	bls.n	40050c <twi_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40049c:	687b      	ldr	r3, [r7, #4]
  40049e:	4a31      	ldr	r2, [pc, #196]	; (400564 <twi_set_speed+0xec>)
  4004a0:	fba2 2303 	umull	r2, r3, r2, r3
  4004a4:	0b9b      	lsrs	r3, r3, #14
  4004a6:	3b04      	subs	r3, #4
  4004a8:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  4004aa:	68ba      	ldr	r2, [r7, #8]
  4004ac:	4b2e      	ldr	r3, [pc, #184]	; (400568 <twi_set_speed+0xf0>)
  4004ae:	4413      	add	r3, r2
  4004b0:	009b      	lsls	r3, r3, #2
  4004b2:	687a      	ldr	r2, [r7, #4]
  4004b4:	fbb2 f3f3 	udiv	r3, r2, r3
  4004b8:	3b04      	subs	r3, #4
  4004ba:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4004bc:	e005      	b.n	4004ca <twi_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  4004be:	69fb      	ldr	r3, [r7, #28]
  4004c0:	3301      	adds	r3, #1
  4004c2:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWI_CLK_DIVIDER;
  4004c4:	697b      	ldr	r3, [r7, #20]
  4004c6:	085b      	lsrs	r3, r3, #1
  4004c8:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4004ca:	697b      	ldr	r3, [r7, #20]
  4004cc:	2bff      	cmp	r3, #255	; 0xff
  4004ce:	d909      	bls.n	4004e4 <twi_set_speed+0x6c>
  4004d0:	69fb      	ldr	r3, [r7, #28]
  4004d2:	2b06      	cmp	r3, #6
  4004d4:	d9f3      	bls.n	4004be <twi_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4004d6:	e005      	b.n	4004e4 <twi_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  4004d8:	69fb      	ldr	r3, [r7, #28]
  4004da:	3301      	adds	r3, #1
  4004dc:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWI_CLK_DIVIDER;
  4004de:	693b      	ldr	r3, [r7, #16]
  4004e0:	085b      	lsrs	r3, r3, #1
  4004e2:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  4004e4:	693b      	ldr	r3, [r7, #16]
  4004e6:	2bff      	cmp	r3, #255	; 0xff
  4004e8:	d902      	bls.n	4004f0 <twi_set_speed+0x78>
  4004ea:	69fb      	ldr	r3, [r7, #28]
  4004ec:	2b06      	cmp	r3, #6
  4004ee:	d9f3      	bls.n	4004d8 <twi_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  4004f0:	697b      	ldr	r3, [r7, #20]
  4004f2:	b2da      	uxtb	r2, r3
  4004f4:	693b      	ldr	r3, [r7, #16]
  4004f6:	021b      	lsls	r3, r3, #8
  4004f8:	b29b      	uxth	r3, r3
  4004fa:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);		
  4004fc:	69fb      	ldr	r3, [r7, #28]
  4004fe:	041b      	lsls	r3, r3, #16
  400500:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(cldiv) | TWI_CWGR_CHDIV(chdiv) |
  400504:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
  400506:	68fb      	ldr	r3, [r7, #12]
  400508:	611a      	str	r2, [r3, #16]
  40050a:	e020      	b.n	40054e <twi_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWI_CLK_DIVIDER) - TWI_CLK_CALC_ARGU;
  40050c:	68bb      	ldr	r3, [r7, #8]
  40050e:	005b      	lsls	r3, r3, #1
  400510:	687a      	ldr	r2, [r7, #4]
  400512:	fbb2 f3f3 	udiv	r3, r2, r3
  400516:	3b04      	subs	r3, #4
  400518:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  40051a:	e005      	b.n	400528 <twi_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  40051c:	69fb      	ldr	r3, [r7, #28]
  40051e:	3301      	adds	r3, #1
  400520:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWI_CLK_DIVIDER;
  400522:	69bb      	ldr	r3, [r7, #24]
  400524:	085b      	lsrs	r3, r3, #1
  400526:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWI_CLK_DIV_MAX) && (ckdiv < TWI_CLK_DIV_MIN)) {
  400528:	69bb      	ldr	r3, [r7, #24]
  40052a:	2bff      	cmp	r3, #255	; 0xff
  40052c:	d902      	bls.n	400534 <twi_set_speed+0xbc>
  40052e:	69fb      	ldr	r3, [r7, #28]
  400530:	2b06      	cmp	r3, #6
  400532:	d9f3      	bls.n	40051c <twi_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twi->TWI_CWGR =
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400534:	69bb      	ldr	r3, [r7, #24]
  400536:	b2da      	uxtb	r2, r3
  400538:	69bb      	ldr	r3, [r7, #24]
  40053a:	021b      	lsls	r3, r3, #8
  40053c:	b29b      	uxth	r3, r3
  40053e:	431a      	orrs	r2, r3
				TWI_CWGR_CKDIV(ckdiv);
  400540:	69fb      	ldr	r3, [r7, #28]
  400542:	041b      	lsls	r3, r3, #16
  400544:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWI_CWGR_CLDIV(c_lh_div) | TWI_CWGR_CHDIV(c_lh_div) |
  400548:	431a      	orrs	r2, r3
		p_twi->TWI_CWGR =
  40054a:	68fb      	ldr	r3, [r7, #12]
  40054c:	611a      	str	r2, [r3, #16]
	}

	return PASS;
  40054e:	2300      	movs	r3, #0
}
  400550:	4618      	mov	r0, r3
  400552:	3724      	adds	r7, #36	; 0x24
  400554:	46bd      	mov	sp, r7
  400556:	bc80      	pop	{r7}
  400558:	4770      	bx	lr
  40055a:	bf00      	nop
  40055c:	00061a80 	.word	0x00061a80
  400560:	0005dc00 	.word	0x0005dc00
  400564:	057619f1 	.word	0x057619f1
  400568:	3ffd1200 	.word	0x3ffd1200

0040056c <twi_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
uint32_t twi_mk_addr(const uint8_t *addr, int len)
{
  40056c:	b480      	push	{r7}
  40056e:	b085      	sub	sp, #20
  400570:	af00      	add	r7, sp, #0
  400572:	6078      	str	r0, [r7, #4]
  400574:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  400576:	683b      	ldr	r3, [r7, #0]
  400578:	2b00      	cmp	r3, #0
  40057a:	d101      	bne.n	400580 <twi_mk_addr+0x14>
		return 0;
  40057c:	2300      	movs	r3, #0
  40057e:	e01d      	b.n	4005bc <twi_mk_addr+0x50>

	val = addr[0];
  400580:	687b      	ldr	r3, [r7, #4]
  400582:	781b      	ldrb	r3, [r3, #0]
  400584:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  400586:	683b      	ldr	r3, [r7, #0]
  400588:	2b01      	cmp	r3, #1
  40058a:	dd09      	ble.n	4005a0 <twi_mk_addr+0x34>
		val <<= 8;
  40058c:	68fb      	ldr	r3, [r7, #12]
  40058e:	021b      	lsls	r3, r3, #8
  400590:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  400592:	687b      	ldr	r3, [r7, #4]
  400594:	3301      	adds	r3, #1
  400596:	781b      	ldrb	r3, [r3, #0]
  400598:	461a      	mov	r2, r3
  40059a:	68fb      	ldr	r3, [r7, #12]
  40059c:	4313      	orrs	r3, r2
  40059e:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  4005a0:	683b      	ldr	r3, [r7, #0]
  4005a2:	2b02      	cmp	r3, #2
  4005a4:	dd09      	ble.n	4005ba <twi_mk_addr+0x4e>
		val <<= 8;
  4005a6:	68fb      	ldr	r3, [r7, #12]
  4005a8:	021b      	lsls	r3, r3, #8
  4005aa:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  4005ac:	687b      	ldr	r3, [r7, #4]
  4005ae:	3302      	adds	r3, #2
  4005b0:	781b      	ldrb	r3, [r3, #0]
  4005b2:	461a      	mov	r2, r3
  4005b4:	68fb      	ldr	r3, [r7, #12]
  4005b6:	4313      	orrs	r3, r2
  4005b8:	60fb      	str	r3, [r7, #12]
	}
	return val;
  4005ba:	68fb      	ldr	r3, [r7, #12]
}
  4005bc:	4618      	mov	r0, r3
  4005be:	3714      	adds	r7, #20
  4005c0:	46bd      	mov	sp, r7
  4005c2:	bc80      	pop	{r7}
  4005c4:	4770      	bx	lr
	...

004005c8 <twi_master_write>:
 * \param p_packet Packet information and data (see \ref twi_packet_t).
 *
 * \return TWI_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twi_master_write(Twi *p_twi, twi_packet_t *p_packet)
{
  4005c8:	b580      	push	{r7, lr}
  4005ca:	b086      	sub	sp, #24
  4005cc:	af00      	add	r7, sp, #0
  4005ce:	6078      	str	r0, [r7, #4]
  4005d0:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t cnt = p_packet->length;
  4005d2:	683b      	ldr	r3, [r7, #0]
  4005d4:	68db      	ldr	r3, [r3, #12]
  4005d6:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  4005d8:	683b      	ldr	r3, [r7, #0]
  4005da:	689b      	ldr	r3, [r3, #8]
  4005dc:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  4005de:	697b      	ldr	r3, [r7, #20]
  4005e0:	2b00      	cmp	r3, #0
  4005e2:	d101      	bne.n	4005e8 <twi_master_write+0x20>
		return TWI_INVALID_ARGUMENT;
  4005e4:	2301      	movs	r3, #1
  4005e6:	e056      	b.n	400696 <twi_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twi->TWI_MMR = 0;
  4005e8:	687b      	ldr	r3, [r7, #4]
  4005ea:	2200      	movs	r2, #0
  4005ec:	605a      	str	r2, [r3, #4]
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  4005ee:	683b      	ldr	r3, [r7, #0]
  4005f0:	7c1b      	ldrb	r3, [r3, #16]
  4005f2:	041b      	lsls	r3, r3, #16
  4005f4:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWI_MMR_IADRSZ_Pos) &
  4005f8:	683b      	ldr	r3, [r7, #0]
  4005fa:	685b      	ldr	r3, [r3, #4]
  4005fc:	021b      	lsls	r3, r3, #8
  4005fe:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twi->TWI_MMR = TWI_MMR_DADR(p_packet->chip) |
  400602:	431a      	orrs	r2, r3
  400604:	687b      	ldr	r3, [r7, #4]
  400606:	605a      	str	r2, [r3, #4]
			TWI_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twi->TWI_IADR = 0;
  400608:	687b      	ldr	r3, [r7, #4]
  40060a:	2200      	movs	r2, #0
  40060c:	60da      	str	r2, [r3, #12]
	p_twi->TWI_IADR = twi_mk_addr(p_packet->addr, p_packet->addr_length);
  40060e:	683a      	ldr	r2, [r7, #0]
  400610:	683b      	ldr	r3, [r7, #0]
  400612:	685b      	ldr	r3, [r3, #4]
  400614:	4619      	mov	r1, r3
  400616:	4610      	mov	r0, r2
  400618:	4b21      	ldr	r3, [pc, #132]	; (4006a0 <twi_master_write+0xd8>)
  40061a:	4798      	blx	r3
  40061c:	4602      	mov	r2, r0
  40061e:	687b      	ldr	r3, [r7, #4]
  400620:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  400622:	e019      	b.n	400658 <twi_master_write+0x90>
		status = p_twi->TWI_SR;
  400624:	687b      	ldr	r3, [r7, #4]
  400626:	6a1b      	ldr	r3, [r3, #32]
  400628:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  40062a:	68fb      	ldr	r3, [r7, #12]
  40062c:	f403 7380 	and.w	r3, r3, #256	; 0x100
  400630:	2b00      	cmp	r3, #0
  400632:	d001      	beq.n	400638 <twi_master_write+0x70>
			return TWI_RECEIVE_NACK;
  400634:	2305      	movs	r3, #5
  400636:	e02e      	b.n	400696 <twi_master_write+0xce>
		}

		if (!(status & TWI_SR_TXRDY)) {
  400638:	68fb      	ldr	r3, [r7, #12]
  40063a:	f003 0304 	and.w	r3, r3, #4
  40063e:	2b00      	cmp	r3, #0
  400640:	d100      	bne.n	400644 <twi_master_write+0x7c>
			continue;
  400642:	e009      	b.n	400658 <twi_master_write+0x90>
		}
		p_twi->TWI_THR = *buffer++;
  400644:	693b      	ldr	r3, [r7, #16]
  400646:	1c5a      	adds	r2, r3, #1
  400648:	613a      	str	r2, [r7, #16]
  40064a:	781b      	ldrb	r3, [r3, #0]
  40064c:	461a      	mov	r2, r3
  40064e:	687b      	ldr	r3, [r7, #4]
  400650:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  400652:	697b      	ldr	r3, [r7, #20]
  400654:	3b01      	subs	r3, #1
  400656:	617b      	str	r3, [r7, #20]
	while (cnt > 0) {
  400658:	697b      	ldr	r3, [r7, #20]
  40065a:	2b00      	cmp	r3, #0
  40065c:	d1e2      	bne.n	400624 <twi_master_write+0x5c>
	}

	while (1) {
		status = p_twi->TWI_SR;
  40065e:	687b      	ldr	r3, [r7, #4]
  400660:	6a1b      	ldr	r3, [r3, #32]
  400662:	60fb      	str	r3, [r7, #12]
		if (status & TWI_SR_NACK) {
  400664:	68fb      	ldr	r3, [r7, #12]
  400666:	f403 7380 	and.w	r3, r3, #256	; 0x100
  40066a:	2b00      	cmp	r3, #0
  40066c:	d001      	beq.n	400672 <twi_master_write+0xaa>
			return TWI_RECEIVE_NACK;
  40066e:	2305      	movs	r3, #5
  400670:	e011      	b.n	400696 <twi_master_write+0xce>
		}

		if (status & TWI_SR_TXRDY) {
  400672:	68fb      	ldr	r3, [r7, #12]
  400674:	f003 0304 	and.w	r3, r3, #4
  400678:	2b00      	cmp	r3, #0
  40067a:	d100      	bne.n	40067e <twi_master_write+0xb6>
		status = p_twi->TWI_SR;
  40067c:	e7ef      	b.n	40065e <twi_master_write+0x96>
			break;
  40067e:	bf00      	nop
		}
	}

	p_twi->TWI_CR = TWI_CR_STOP;
  400680:	687b      	ldr	r3, [r7, #4]
  400682:	2202      	movs	r2, #2
  400684:	601a      	str	r2, [r3, #0]

	while (!(p_twi->TWI_SR & TWI_SR_TXCOMP)) {
  400686:	bf00      	nop
  400688:	687b      	ldr	r3, [r7, #4]
  40068a:	6a1b      	ldr	r3, [r3, #32]
  40068c:	f003 0301 	and.w	r3, r3, #1
  400690:	2b00      	cmp	r3, #0
  400692:	d0f9      	beq.n	400688 <twi_master_write+0xc0>
	}

	return TWI_SUCCESS;
  400694:	2300      	movs	r3, #0
}
  400696:	4618      	mov	r0, r3
  400698:	3718      	adds	r7, #24
  40069a:	46bd      	mov	sp, r7
  40069c:	bd80      	pop	{r7, pc}
  40069e:	bf00      	nop
  4006a0:	0040056d 	.word	0x0040056d

004006a4 <twi_reset>:
 * \brief Reset TWI.
 *
 * \param p_twi Pointer to a TWI instance.
 */
void twi_reset(Twi *p_twi)
{
  4006a4:	b480      	push	{r7}
  4006a6:	b083      	sub	sp, #12
  4006a8:	af00      	add	r7, sp, #0
  4006aa:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWI peripheral */
	p_twi->TWI_CR = TWI_CR_SWRST;
  4006ac:	687b      	ldr	r3, [r7, #4]
  4006ae:	2280      	movs	r2, #128	; 0x80
  4006b0:	601a      	str	r2, [r3, #0]
	p_twi->TWI_RHR;
  4006b2:	687b      	ldr	r3, [r7, #4]
  4006b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  4006b6:	bf00      	nop
  4006b8:	370c      	adds	r7, #12
  4006ba:	46bd      	mov	sp, r7
  4006bc:	bc80      	pop	{r7}
  4006be:	4770      	bx	lr

004006c0 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4006c0:	b480      	push	{r7}
  4006c2:	b089      	sub	sp, #36	; 0x24
  4006c4:	af00      	add	r7, sp, #0
  4006c6:	60f8      	str	r0, [r7, #12]
  4006c8:	60b9      	str	r1, [r7, #8]
  4006ca:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4006cc:	68bb      	ldr	r3, [r7, #8]
  4006ce:	011a      	lsls	r2, r3, #4
  4006d0:	687b      	ldr	r3, [r7, #4]
  4006d2:	429a      	cmp	r2, r3
  4006d4:	d802      	bhi.n	4006dc <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  4006d6:	2310      	movs	r3, #16
  4006d8:	61fb      	str	r3, [r7, #28]
  4006da:	e001      	b.n	4006e0 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  4006dc:	2308      	movs	r3, #8
  4006de:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4006e0:	687b      	ldr	r3, [r7, #4]
  4006e2:	00da      	lsls	r2, r3, #3
  4006e4:	69fb      	ldr	r3, [r7, #28]
  4006e6:	68b9      	ldr	r1, [r7, #8]
  4006e8:	fb01 f303 	mul.w	r3, r1, r3
  4006ec:	085b      	lsrs	r3, r3, #1
  4006ee:	441a      	add	r2, r3
  4006f0:	69fb      	ldr	r3, [r7, #28]
  4006f2:	68b9      	ldr	r1, [r7, #8]
  4006f4:	fb01 f303 	mul.w	r3, r1, r3
  4006f8:	fbb2 f3f3 	udiv	r3, r2, r3
  4006fc:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  4006fe:	69bb      	ldr	r3, [r7, #24]
  400700:	08db      	lsrs	r3, r3, #3
  400702:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400704:	69bb      	ldr	r3, [r7, #24]
  400706:	f003 0307 	and.w	r3, r3, #7
  40070a:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40070c:	697b      	ldr	r3, [r7, #20]
  40070e:	2b00      	cmp	r3, #0
  400710:	d003      	beq.n	40071a <usart_set_async_baudrate+0x5a>
  400712:	697b      	ldr	r3, [r7, #20]
  400714:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400718:	d301      	bcc.n	40071e <usart_set_async_baudrate+0x5e>
		return 1;
  40071a:	2301      	movs	r3, #1
  40071c:	e00f      	b.n	40073e <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  40071e:	69fb      	ldr	r3, [r7, #28]
  400720:	2b08      	cmp	r3, #8
  400722:	d105      	bne.n	400730 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400724:	68fb      	ldr	r3, [r7, #12]
  400726:	685b      	ldr	r3, [r3, #4]
  400728:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  40072c:	68fb      	ldr	r3, [r7, #12]
  40072e:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400730:	693b      	ldr	r3, [r7, #16]
  400732:	041a      	lsls	r2, r3, #16
  400734:	697b      	ldr	r3, [r7, #20]
  400736:	431a      	orrs	r2, r3
  400738:	68fb      	ldr	r3, [r7, #12]
  40073a:	621a      	str	r2, [r3, #32]

	return 0;
  40073c:	2300      	movs	r3, #0
}
  40073e:	4618      	mov	r0, r3
  400740:	3724      	adds	r7, #36	; 0x24
  400742:	46bd      	mov	sp, r7
  400744:	bc80      	pop	{r7}
  400746:	4770      	bx	lr

00400748 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400748:	b580      	push	{r7, lr}
  40074a:	b082      	sub	sp, #8
  40074c:	af00      	add	r7, sp, #0
  40074e:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400750:	6878      	ldr	r0, [r7, #4]
  400752:	4b0f      	ldr	r3, [pc, #60]	; (400790 <usart_reset+0x48>)
  400754:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400756:	687b      	ldr	r3, [r7, #4]
  400758:	2200      	movs	r2, #0
  40075a:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  40075c:	687b      	ldr	r3, [r7, #4]
  40075e:	2200      	movs	r2, #0
  400760:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400762:	687b      	ldr	r3, [r7, #4]
  400764:	2200      	movs	r2, #0
  400766:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  400768:	6878      	ldr	r0, [r7, #4]
  40076a:	4b0a      	ldr	r3, [pc, #40]	; (400794 <usart_reset+0x4c>)
  40076c:	4798      	blx	r3
	usart_reset_rx(p_usart);
  40076e:	6878      	ldr	r0, [r7, #4]
  400770:	4b09      	ldr	r3, [pc, #36]	; (400798 <usart_reset+0x50>)
  400772:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  400774:	6878      	ldr	r0, [r7, #4]
  400776:	4b09      	ldr	r3, [pc, #36]	; (40079c <usart_reset+0x54>)
  400778:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  40077a:	6878      	ldr	r0, [r7, #4]
  40077c:	4b08      	ldr	r3, [pc, #32]	; (4007a0 <usart_reset+0x58>)
  40077e:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
  400780:	6878      	ldr	r0, [r7, #4]
  400782:	4b08      	ldr	r3, [pc, #32]	; (4007a4 <usart_reset+0x5c>)
  400784:	4798      	blx	r3
#endif
}
  400786:	bf00      	nop
  400788:	3708      	adds	r7, #8
  40078a:	46bd      	mov	sp, r7
  40078c:	bd80      	pop	{r7, pc}
  40078e:	bf00      	nop
  400790:	0040096d 	.word	0x0040096d
  400794:	00400845 	.word	0x00400845
  400798:	00400875 	.word	0x00400875
  40079c:	004008c1 	.word	0x004008c1
  4007a0:	004008f5 	.word	0x004008f5
  4007a4:	004008db 	.word	0x004008db

004007a8 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  4007a8:	b580      	push	{r7, lr}
  4007aa:	b084      	sub	sp, #16
  4007ac:	af00      	add	r7, sp, #0
  4007ae:	60f8      	str	r0, [r7, #12]
  4007b0:	60b9      	str	r1, [r7, #8]
  4007b2:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  4007b4:	68f8      	ldr	r0, [r7, #12]
  4007b6:	4b1a      	ldr	r3, [pc, #104]	; (400820 <usart_init_rs232+0x78>)
  4007b8:	4798      	blx	r3

	ul_reg_val = 0;
  4007ba:	4b1a      	ldr	r3, [pc, #104]	; (400824 <usart_init_rs232+0x7c>)
  4007bc:	2200      	movs	r2, #0
  4007be:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  4007c0:	68bb      	ldr	r3, [r7, #8]
  4007c2:	2b00      	cmp	r3, #0
  4007c4:	d009      	beq.n	4007da <usart_init_rs232+0x32>
  4007c6:	68bb      	ldr	r3, [r7, #8]
  4007c8:	681b      	ldr	r3, [r3, #0]
  4007ca:	687a      	ldr	r2, [r7, #4]
  4007cc:	4619      	mov	r1, r3
  4007ce:	68f8      	ldr	r0, [r7, #12]
  4007d0:	4b15      	ldr	r3, [pc, #84]	; (400828 <usart_init_rs232+0x80>)
  4007d2:	4798      	blx	r3
  4007d4:	4603      	mov	r3, r0
  4007d6:	2b00      	cmp	r3, #0
  4007d8:	d001      	beq.n	4007de <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  4007da:	2301      	movs	r3, #1
  4007dc:	e01b      	b.n	400816 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4007de:	68bb      	ldr	r3, [r7, #8]
  4007e0:	685a      	ldr	r2, [r3, #4]
  4007e2:	68bb      	ldr	r3, [r7, #8]
  4007e4:	689b      	ldr	r3, [r3, #8]
  4007e6:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4007e8:	68bb      	ldr	r3, [r7, #8]
  4007ea:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4007ec:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4007ee:	68bb      	ldr	r3, [r7, #8]
  4007f0:	68db      	ldr	r3, [r3, #12]
  4007f2:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4007f4:	4b0b      	ldr	r3, [pc, #44]	; (400824 <usart_init_rs232+0x7c>)
  4007f6:	681b      	ldr	r3, [r3, #0]
  4007f8:	4313      	orrs	r3, r2
  4007fa:	4a0a      	ldr	r2, [pc, #40]	; (400824 <usart_init_rs232+0x7c>)
  4007fc:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  4007fe:	4b09      	ldr	r3, [pc, #36]	; (400824 <usart_init_rs232+0x7c>)
  400800:	681b      	ldr	r3, [r3, #0]
  400802:	4a08      	ldr	r2, [pc, #32]	; (400824 <usart_init_rs232+0x7c>)
  400804:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  400806:	68fb      	ldr	r3, [r7, #12]
  400808:	685a      	ldr	r2, [r3, #4]
  40080a:	4b06      	ldr	r3, [pc, #24]	; (400824 <usart_init_rs232+0x7c>)
  40080c:	681b      	ldr	r3, [r3, #0]
  40080e:	431a      	orrs	r2, r3
  400810:	68fb      	ldr	r3, [r7, #12]
  400812:	605a      	str	r2, [r3, #4]

	return 0;
  400814:	2300      	movs	r3, #0
}
  400816:	4618      	mov	r0, r3
  400818:	3710      	adds	r7, #16
  40081a:	46bd      	mov	sp, r7
  40081c:	bd80      	pop	{r7, pc}
  40081e:	bf00      	nop
  400820:	00400749 	.word	0x00400749
  400824:	200009dc 	.word	0x200009dc
  400828:	004006c1 	.word	0x004006c1

0040082c <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  40082c:	b480      	push	{r7}
  40082e:	b083      	sub	sp, #12
  400830:	af00      	add	r7, sp, #0
  400832:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  400834:	687b      	ldr	r3, [r7, #4]
  400836:	2240      	movs	r2, #64	; 0x40
  400838:	601a      	str	r2, [r3, #0]
}
  40083a:	bf00      	nop
  40083c:	370c      	adds	r7, #12
  40083e:	46bd      	mov	sp, r7
  400840:	bc80      	pop	{r7}
  400842:	4770      	bx	lr

00400844 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  400844:	b480      	push	{r7}
  400846:	b083      	sub	sp, #12
  400848:	af00      	add	r7, sp, #0
  40084a:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40084c:	687b      	ldr	r3, [r7, #4]
  40084e:	2288      	movs	r2, #136	; 0x88
  400850:	601a      	str	r2, [r3, #0]
}
  400852:	bf00      	nop
  400854:	370c      	adds	r7, #12
  400856:	46bd      	mov	sp, r7
  400858:	bc80      	pop	{r7}
  40085a:	4770      	bx	lr

0040085c <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  40085c:	b480      	push	{r7}
  40085e:	b083      	sub	sp, #12
  400860:	af00      	add	r7, sp, #0
  400862:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  400864:	687b      	ldr	r3, [r7, #4]
  400866:	2210      	movs	r2, #16
  400868:	601a      	str	r2, [r3, #0]
}
  40086a:	bf00      	nop
  40086c:	370c      	adds	r7, #12
  40086e:	46bd      	mov	sp, r7
  400870:	bc80      	pop	{r7}
  400872:	4770      	bx	lr

00400874 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  400874:	b480      	push	{r7}
  400876:	b083      	sub	sp, #12
  400878:	af00      	add	r7, sp, #0
  40087a:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40087c:	687b      	ldr	r3, [r7, #4]
  40087e:	2224      	movs	r2, #36	; 0x24
  400880:	601a      	str	r2, [r3, #0]
}
  400882:	bf00      	nop
  400884:	370c      	adds	r7, #12
  400886:	46bd      	mov	sp, r7
  400888:	bc80      	pop	{r7}
  40088a:	4770      	bx	lr

0040088c <usart_enable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_enable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  40088c:	b480      	push	{r7}
  40088e:	b083      	sub	sp, #12
  400890:	af00      	add	r7, sp, #0
  400892:	6078      	str	r0, [r7, #4]
  400894:	6039      	str	r1, [r7, #0]
	p_usart->US_IER = ul_sources;
  400896:	687b      	ldr	r3, [r7, #4]
  400898:	683a      	ldr	r2, [r7, #0]
  40089a:	609a      	str	r2, [r3, #8]
}
  40089c:	bf00      	nop
  40089e:	370c      	adds	r7, #12
  4008a0:	46bd      	mov	sp, r7
  4008a2:	bc80      	pop	{r7}
  4008a4:	4770      	bx	lr

004008a6 <usart_disable_interrupt>:
 *
 * \param p_usart Pointer to a USART peripheral.
 * \param ul_sources Interrupt sources bit map.
 */
void usart_disable_interrupt(Usart *p_usart, uint32_t ul_sources)
{
  4008a6:	b480      	push	{r7}
  4008a8:	b083      	sub	sp, #12
  4008aa:	af00      	add	r7, sp, #0
  4008ac:	6078      	str	r0, [r7, #4]
  4008ae:	6039      	str	r1, [r7, #0]
	p_usart->US_IDR = ul_sources;
  4008b0:	687b      	ldr	r3, [r7, #4]
  4008b2:	683a      	ldr	r2, [r7, #0]
  4008b4:	60da      	str	r2, [r3, #12]
}
  4008b6:	bf00      	nop
  4008b8:	370c      	adds	r7, #12
  4008ba:	46bd      	mov	sp, r7
  4008bc:	bc80      	pop	{r7}
  4008be:	4770      	bx	lr

004008c0 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  4008c0:	b480      	push	{r7}
  4008c2:	b083      	sub	sp, #12
  4008c4:	af00      	add	r7, sp, #0
  4008c6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  4008c8:	687b      	ldr	r3, [r7, #4]
  4008ca:	f44f 7280 	mov.w	r2, #256	; 0x100
  4008ce:	601a      	str	r2, [r3, #0]
}
  4008d0:	bf00      	nop
  4008d2:	370c      	adds	r7, #12
  4008d4:	46bd      	mov	sp, r7
  4008d6:	bc80      	pop	{r7}
  4008d8:	4770      	bx	lr

004008da <usart_drive_DTR_pin_high>:
 * \brief Drive the pin DTR to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_DTR_pin_high(Usart *p_usart)
{
  4008da:	b480      	push	{r7}
  4008dc:	b083      	sub	sp, #12
  4008de:	af00      	add	r7, sp, #0
  4008e0:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_DTRDIS;
  4008e2:	687b      	ldr	r3, [r7, #4]
  4008e4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
  4008e8:	601a      	str	r2, [r3, #0]
}
  4008ea:	bf00      	nop
  4008ec:	370c      	adds	r7, #12
  4008ee:	46bd      	mov	sp, r7
  4008f0:	bc80      	pop	{r7}
  4008f2:	4770      	bx	lr

004008f4 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  4008f4:	b480      	push	{r7}
  4008f6:	b083      	sub	sp, #12
  4008f8:	af00      	add	r7, sp, #0
  4008fa:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  4008fc:	687b      	ldr	r3, [r7, #4]
  4008fe:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  400902:	601a      	str	r2, [r3, #0]
}
  400904:	bf00      	nop
  400906:	370c      	adds	r7, #12
  400908:	46bd      	mov	sp, r7
  40090a:	bc80      	pop	{r7}
  40090c:	4770      	bx	lr

0040090e <usart_putchar>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_putchar(Usart *p_usart, uint32_t c)
{
  40090e:	b480      	push	{r7}
  400910:	b083      	sub	sp, #12
  400912:	af00      	add	r7, sp, #0
  400914:	6078      	str	r0, [r7, #4]
  400916:	6039      	str	r1, [r7, #0]
	while (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  400918:	bf00      	nop
  40091a:	687b      	ldr	r3, [r7, #4]
  40091c:	695b      	ldr	r3, [r3, #20]
  40091e:	f003 0302 	and.w	r3, r3, #2
  400922:	2b00      	cmp	r3, #0
  400924:	d0f9      	beq.n	40091a <usart_putchar+0xc>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  400926:	683b      	ldr	r3, [r7, #0]
  400928:	f3c3 0208 	ubfx	r2, r3, #0, #9
  40092c:	687b      	ldr	r3, [r7, #4]
  40092e:	61da      	str	r2, [r3, #28]

	return 0;
  400930:	2300      	movs	r3, #0
}
  400932:	4618      	mov	r0, r3
  400934:	370c      	adds	r7, #12
  400936:	46bd      	mov	sp, r7
  400938:	bc80      	pop	{r7}
  40093a:	4770      	bx	lr

0040093c <usart_write_line>:
 *
 * \param p_usart Pointer to a USART instance.
 * \param string Pointer to one-line string to be sent.
 */
void usart_write_line(Usart *p_usart, const char *string)
{
  40093c:	b580      	push	{r7, lr}
  40093e:	b082      	sub	sp, #8
  400940:	af00      	add	r7, sp, #0
  400942:	6078      	str	r0, [r7, #4]
  400944:	6039      	str	r1, [r7, #0]
	while (*string != '\0') {
  400946:	e007      	b.n	400958 <usart_write_line+0x1c>
		usart_putchar(p_usart, *string++);
  400948:	683b      	ldr	r3, [r7, #0]
  40094a:	1c5a      	adds	r2, r3, #1
  40094c:	603a      	str	r2, [r7, #0]
  40094e:	781b      	ldrb	r3, [r3, #0]
  400950:	4619      	mov	r1, r3
  400952:	6878      	ldr	r0, [r7, #4]
  400954:	4b04      	ldr	r3, [pc, #16]	; (400968 <usart_write_line+0x2c>)
  400956:	4798      	blx	r3
	while (*string != '\0') {
  400958:	683b      	ldr	r3, [r7, #0]
  40095a:	781b      	ldrb	r3, [r3, #0]
  40095c:	2b00      	cmp	r3, #0
  40095e:	d1f3      	bne.n	400948 <usart_write_line+0xc>
	}
}
  400960:	bf00      	nop
  400962:	3708      	adds	r7, #8
  400964:	46bd      	mov	sp, r7
  400966:	bd80      	pop	{r7, pc}
  400968:	0040090f 	.word	0x0040090f

0040096c <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  40096c:	b480      	push	{r7}
  40096e:	b083      	sub	sp, #12
  400970:	af00      	add	r7, sp, #0
  400972:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  400974:	687b      	ldr	r3, [r7, #4]
  400976:	4a04      	ldr	r2, [pc, #16]	; (400988 <usart_disable_writeprotect+0x1c>)
  400978:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  40097c:	bf00      	nop
  40097e:	370c      	adds	r7, #12
  400980:	46bd      	mov	sp, r7
  400982:	bc80      	pop	{r7}
  400984:	4770      	bx	lr
  400986:	bf00      	nop
  400988:	55534100 	.word	0x55534100

0040098c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
  40098c:	b480      	push	{r7}
  40098e:	b083      	sub	sp, #12
  400990:	af00      	add	r7, sp, #0
  400992:	4603      	mov	r3, r0
  400994:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  400996:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40099a:	2b00      	cmp	r3, #0
  40099c:	db0b      	blt.n	4009b6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40099e:	4908      	ldr	r1, [pc, #32]	; (4009c0 <__NVIC_EnableIRQ+0x34>)
  4009a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4009a4:	095b      	lsrs	r3, r3, #5
  4009a6:	79fa      	ldrb	r2, [r7, #7]
  4009a8:	f002 021f 	and.w	r2, r2, #31
  4009ac:	2001      	movs	r0, #1
  4009ae:	fa00 f202 	lsl.w	r2, r0, r2
  4009b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
  4009b6:	bf00      	nop
  4009b8:	370c      	adds	r7, #12
  4009ba:	46bd      	mov	sp, r7
  4009bc:	bc80      	pop	{r7}
  4009be:	4770      	bx	lr
  4009c0:	e000e100 	.word	0xe000e100

004009c4 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
  4009c4:	b480      	push	{r7}
  4009c6:	b083      	sub	sp, #12
  4009c8:	af00      	add	r7, sp, #0
  4009ca:	4603      	mov	r3, r0
  4009cc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  4009ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4009d2:	2b00      	cmp	r3, #0
  4009d4:	db10      	blt.n	4009f8 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4009d6:	490b      	ldr	r1, [pc, #44]	; (400a04 <__NVIC_DisableIRQ+0x40>)
  4009d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4009dc:	095b      	lsrs	r3, r3, #5
  4009de:	79fa      	ldrb	r2, [r7, #7]
  4009e0:	f002 021f 	and.w	r2, r2, #31
  4009e4:	2001      	movs	r0, #1
  4009e6:	fa00 f202 	lsl.w	r2, r0, r2
  4009ea:	3320      	adds	r3, #32
  4009ec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
  4009f0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  4009f4:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
  4009f8:	bf00      	nop
  4009fa:	370c      	adds	r7, #12
  4009fc:	46bd      	mov	sp, r7
  4009fe:	bc80      	pop	{r7}
  400a00:	4770      	bx	lr
  400a02:	bf00      	nop
  400a04:	e000e100 	.word	0xe000e100

00400a08 <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  400a08:	b480      	push	{r7}
  400a0a:	b083      	sub	sp, #12
  400a0c:	af00      	add	r7, sp, #0
  400a0e:	4603      	mov	r3, r0
  400a10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  400a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400a16:	2b00      	cmp	r3, #0
  400a18:	db0c      	blt.n	400a34 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  400a1a:	4909      	ldr	r1, [pc, #36]	; (400a40 <__NVIC_ClearPendingIRQ+0x38>)
  400a1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400a20:	095b      	lsrs	r3, r3, #5
  400a22:	79fa      	ldrb	r2, [r7, #7]
  400a24:	f002 021f 	and.w	r2, r2, #31
  400a28:	2001      	movs	r0, #1
  400a2a:	fa00 f202 	lsl.w	r2, r0, r2
  400a2e:	3360      	adds	r3, #96	; 0x60
  400a30:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
  400a34:	bf00      	nop
  400a36:	370c      	adds	r7, #12
  400a38:	46bd      	mov	sp, r7
  400a3a:	bc80      	pop	{r7}
  400a3c:	4770      	bx	lr
  400a3e:	bf00      	nop
  400a40:	e000e100 	.word	0xe000e100

00400a44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  400a44:	b480      	push	{r7}
  400a46:	b083      	sub	sp, #12
  400a48:	af00      	add	r7, sp, #0
  400a4a:	4603      	mov	r3, r0
  400a4c:	6039      	str	r1, [r7, #0]
  400a4e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  400a50:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400a54:	2b00      	cmp	r3, #0
  400a56:	db0a      	blt.n	400a6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400a58:	490d      	ldr	r1, [pc, #52]	; (400a90 <__NVIC_SetPriority+0x4c>)
  400a5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  400a5e:	683a      	ldr	r2, [r7, #0]
  400a60:	b2d2      	uxtb	r2, r2
  400a62:	0112      	lsls	r2, r2, #4
  400a64:	b2d2      	uxtb	r2, r2
  400a66:	440b      	add	r3, r1
  400a68:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
  400a6c:	e00a      	b.n	400a84 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  400a6e:	4909      	ldr	r1, [pc, #36]	; (400a94 <__NVIC_SetPriority+0x50>)
  400a70:	79fb      	ldrb	r3, [r7, #7]
  400a72:	f003 030f 	and.w	r3, r3, #15
  400a76:	3b04      	subs	r3, #4
  400a78:	683a      	ldr	r2, [r7, #0]
  400a7a:	b2d2      	uxtb	r2, r2
  400a7c:	0112      	lsls	r2, r2, #4
  400a7e:	b2d2      	uxtb	r2, r2
  400a80:	440b      	add	r3, r1
  400a82:	761a      	strb	r2, [r3, #24]
}
  400a84:	bf00      	nop
  400a86:	370c      	adds	r7, #12
  400a88:	46bd      	mov	sp, r7
  400a8a:	bc80      	pop	{r7}
  400a8c:	4770      	bx	lr
  400a8e:	bf00      	nop
  400a90:	e000e100 	.word	0xe000e100
  400a94:	e000ed00 	.word	0xe000ed00

00400a98 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  400a98:	b480      	push	{r7}
  400a9a:	b083      	sub	sp, #12
  400a9c:	af00      	add	r7, sp, #0
  400a9e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400aa0:	687b      	ldr	r3, [r7, #4]
  400aa2:	2b07      	cmp	r3, #7
  400aa4:	d825      	bhi.n	400af2 <osc_get_rate+0x5a>
  400aa6:	a201      	add	r2, pc, #4	; (adr r2, 400aac <osc_get_rate+0x14>)
  400aa8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400aac:	00400acd 	.word	0x00400acd
  400ab0:	00400ad3 	.word	0x00400ad3
  400ab4:	00400ad9 	.word	0x00400ad9
  400ab8:	00400adf 	.word	0x00400adf
  400abc:	00400ae3 	.word	0x00400ae3
  400ac0:	00400ae7 	.word	0x00400ae7
  400ac4:	00400aeb 	.word	0x00400aeb
  400ac8:	00400aef 	.word	0x00400aef
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  400acc:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400ad0:	e010      	b.n	400af4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  400ad2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400ad6:	e00d      	b.n	400af4 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  400ad8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400adc:	e00a      	b.n	400af4 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  400ade:	4b08      	ldr	r3, [pc, #32]	; (400b00 <osc_get_rate+0x68>)
  400ae0:	e008      	b.n	400af4 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  400ae2:	4b08      	ldr	r3, [pc, #32]	; (400b04 <osc_get_rate+0x6c>)
  400ae4:	e006      	b.n	400af4 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  400ae6:	4b08      	ldr	r3, [pc, #32]	; (400b08 <osc_get_rate+0x70>)
  400ae8:	e004      	b.n	400af4 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  400aea:	4b07      	ldr	r3, [pc, #28]	; (400b08 <osc_get_rate+0x70>)
  400aec:	e002      	b.n	400af4 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400aee:	4b06      	ldr	r3, [pc, #24]	; (400b08 <osc_get_rate+0x70>)
  400af0:	e000      	b.n	400af4 <osc_get_rate+0x5c>
	}

	return 0;
  400af2:	2300      	movs	r3, #0
}
  400af4:	4618      	mov	r0, r3
  400af6:	370c      	adds	r7, #12
  400af8:	46bd      	mov	sp, r7
  400afa:	bc80      	pop	{r7}
  400afc:	4770      	bx	lr
  400afe:	bf00      	nop
  400b00:	003d0900 	.word	0x003d0900
  400b04:	007a1200 	.word	0x007a1200
  400b08:	00b71b00 	.word	0x00b71b00

00400b0c <sysclk_get_main_hz>:
{
  400b0c:	b580      	push	{r7, lr}
  400b0e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400b10:	2006      	movs	r0, #6
  400b12:	4b04      	ldr	r3, [pc, #16]	; (400b24 <sysclk_get_main_hz+0x18>)
  400b14:	4798      	blx	r3
  400b16:	4602      	mov	r2, r0
  400b18:	4613      	mov	r3, r2
  400b1a:	009b      	lsls	r3, r3, #2
  400b1c:	4413      	add	r3, r2
  400b1e:	009b      	lsls	r3, r3, #2
}
  400b20:	4618      	mov	r0, r3
  400b22:	bd80      	pop	{r7, pc}
  400b24:	00400a99 	.word	0x00400a99

00400b28 <sysclk_get_cpu_hz>:
{
  400b28:	b580      	push	{r7, lr}
  400b2a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400b2c:	4b02      	ldr	r3, [pc, #8]	; (400b38 <sysclk_get_cpu_hz+0x10>)
  400b2e:	4798      	blx	r3
  400b30:	4603      	mov	r3, r0
  400b32:	085b      	lsrs	r3, r3, #1
}
  400b34:	4618      	mov	r0, r3
  400b36:	bd80      	pop	{r7, pc}
  400b38:	00400b0d 	.word	0x00400b0d

00400b3c <vsync_handler>:
uint8_t image_len;


// Handler for rising-edge of VSYNC signal. Should set a flag 
//indicating a rising edge of VSYNC
void vsync_handler(uint32_t ul_id, uint32_t ul_mask){
  400b3c:	b480      	push	{r7}
  400b3e:	b083      	sub	sp, #12
  400b40:	af00      	add	r7, sp, #0
  400b42:	6078      	str	r0, [r7, #4]
  400b44:	6039      	str	r1, [r7, #0]
	//from OV7740 example project
	unused(ul_id);
	unused(ul_mask);

	g_ul_vsync_flag = true;
  400b46:	4b04      	ldr	r3, [pc, #16]	; (400b58 <vsync_handler+0x1c>)
  400b48:	2201      	movs	r2, #1
  400b4a:	601a      	str	r2, [r3, #0]
}
  400b4c:	bf00      	nop
  400b4e:	370c      	adds	r7, #12
  400b50:	46bd      	mov	sp, r7
  400b52:	bc80      	pop	{r7}
  400b54:	4770      	bx	lr
  400b56:	bf00      	nop
  400b58:	200009e0 	.word	0x200009e0

00400b5c <init_vsync_interrupts>:
//configuration of VSYNC interrupt.
void init_vsync_interrupts(void){
  400b5c:	b590      	push	{r4, r7, lr}
  400b5e:	b083      	sub	sp, #12
  400b60:	af02      	add	r7, sp, #8
	//from OV7740 example project
	//changed to OV2640
	pio_handler_set(OV2640_VSYNC_PIO, OV2640_VSYNC_ID, OV2640_VSYNC_MASK, OV2640_VSYNC_TYPE, vsync_handler);
  400b62:	4b08      	ldr	r3, [pc, #32]	; (400b84 <init_vsync_interrupts+0x28>)
  400b64:	9300      	str	r3, [sp, #0]
  400b66:	2301      	movs	r3, #1
  400b68:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  400b6c:	210b      	movs	r1, #11
  400b6e:	4806      	ldr	r0, [pc, #24]	; (400b88 <init_vsync_interrupts+0x2c>)
  400b70:	4c06      	ldr	r4, [pc, #24]	; (400b8c <init_vsync_interrupts+0x30>)
  400b72:	47a0      	blx	r4

	/* Enable PIO controller IRQs */
	NVIC_EnableIRQ((IRQn_Type)OV2640_VSYNC_ID);
  400b74:	200b      	movs	r0, #11
  400b76:	4b06      	ldr	r3, [pc, #24]	; (400b90 <init_vsync_interrupts+0x34>)
  400b78:	4798      	blx	r3
}
  400b7a:	bf00      	nop
  400b7c:	3704      	adds	r7, #4
  400b7e:	46bd      	mov	sp, r7
  400b80:	bd90      	pop	{r4, r7, pc}
  400b82:	bf00      	nop
  400b84:	00400b3d 	.word	0x00400b3d
  400b88:	400e0e00 	.word	0x400e0e00
  400b8c:	004024a5 	.word	0x004024a5
  400b90:	0040098d 	.word	0x0040098d

00400b94 <configure_twi>:
//Configuration of TWI (two wire interface).
void configure_twi(void){
  400b94:	b580      	push	{r7, lr}
  400b96:	b084      	sub	sp, #16
  400b98:	af00      	add	r7, sp, #0
	//gpio_configure_pin(PIN_TWI0_TWD, PIN_TWI0_TWD_FLAGS);
	
	twi_options_t opt;

	/* Enable TWI peripheral */
	pmc_enable_periph_clk(ID_BOARD_TWI);
  400b9a:	2013      	movs	r0, #19
  400b9c:	4b0e      	ldr	r3, [pc, #56]	; (400bd8 <configure_twi+0x44>)
  400b9e:	4798      	blx	r3

	/* Init TWI peripheral */
	opt.master_clk = sysclk_get_cpu_hz();
  400ba0:	4b0e      	ldr	r3, [pc, #56]	; (400bdc <configure_twi+0x48>)
  400ba2:	4798      	blx	r3
  400ba4:	4603      	mov	r3, r0
  400ba6:	607b      	str	r3, [r7, #4]
	opt.speed      = TWI_CLK;
  400ba8:	4b0d      	ldr	r3, [pc, #52]	; (400be0 <configure_twi+0x4c>)
  400baa:	60bb      	str	r3, [r7, #8]
	twi_master_init(BOARD_TWI, &opt);
  400bac:	1d3b      	adds	r3, r7, #4
  400bae:	4619      	mov	r1, r3
  400bb0:	480c      	ldr	r0, [pc, #48]	; (400be4 <configure_twi+0x50>)
  400bb2:	4b0d      	ldr	r3, [pc, #52]	; (400be8 <configure_twi+0x54>)
  400bb4:	4798      	blx	r3

	/* Configure TWI interrupts */
	NVIC_DisableIRQ(BOARD_TWI_IRQn);
  400bb6:	2013      	movs	r0, #19
  400bb8:	4b0c      	ldr	r3, [pc, #48]	; (400bec <configure_twi+0x58>)
  400bba:	4798      	blx	r3
	NVIC_ClearPendingIRQ(BOARD_TWI_IRQn);
  400bbc:	2013      	movs	r0, #19
  400bbe:	4b0c      	ldr	r3, [pc, #48]	; (400bf0 <configure_twi+0x5c>)
  400bc0:	4798      	blx	r3
	NVIC_SetPriority(BOARD_TWI_IRQn, 0);
  400bc2:	2100      	movs	r1, #0
  400bc4:	2013      	movs	r0, #19
  400bc6:	4b0b      	ldr	r3, [pc, #44]	; (400bf4 <configure_twi+0x60>)
  400bc8:	4798      	blx	r3
	NVIC_EnableIRQ(BOARD_TWI_IRQn);
  400bca:	2013      	movs	r0, #19
  400bcc:	4b0a      	ldr	r3, [pc, #40]	; (400bf8 <configure_twi+0x64>)
  400bce:	4798      	blx	r3
	
}
  400bd0:	bf00      	nop
  400bd2:	3710      	adds	r7, #16
  400bd4:	46bd      	mov	sp, r7
  400bd6:	bd80      	pop	{r7, pc}
  400bd8:	00402811 	.word	0x00402811
  400bdc:	00400b29 	.word	0x00400b29
  400be0:	00061a80 	.word	0x00061a80
  400be4:	40018000 	.word	0x40018000
  400be8:	00400415 	.word	0x00400415
  400bec:	004009c5 	.word	0x004009c5
  400bf0:	00400a09 	.word	0x00400a09
  400bf4:	00400a45 	.word	0x00400a45
  400bf8:	0040098d 	.word	0x0040098d

00400bfc <pio_capture_init>:
//Uses parallel capture and PDC to store image in buffer.
void pio_capture_init(Pio *p_pio, uint32_t ul_id){
  400bfc:	b580      	push	{r7, lr}
  400bfe:	b082      	sub	sp, #8
  400c00:	af00      	add	r7, sp, #0
  400c02:	6078      	str	r0, [r7, #4]
  400c04:	6039      	str	r1, [r7, #0]
	//from
	/* Enable peripheral clock */
	pmc_enable_periph_clk(ul_id);
  400c06:	6838      	ldr	r0, [r7, #0]
  400c08:	4b1a      	ldr	r3, [pc, #104]	; (400c74 <pio_capture_init+0x78>)
  400c0a:	4798      	blx	r3

	/* Disable pio capture */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_PCEN);
  400c0c:	687b      	ldr	r3, [r7, #4]
  400c0e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  400c12:	f023 0201 	bic.w	r2, r3, #1
  400c16:	687b      	ldr	r3, [r7, #4]
  400c18:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

	/* Disable rxbuff interrupt */
	p_pio->PIO_PCIDR |= PIO_PCIDR_RXBUFF;
  400c1c:	687b      	ldr	r3, [r7, #4]
  400c1e:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
  400c22:	f043 0208 	orr.w	r2, r3, #8
  400c26:	687b      	ldr	r3, [r7, #4]
  400c28:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

	/* 32bit width*/
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_DSIZE_Msk);
  400c2c:	687b      	ldr	r3, [r7, #4]
  400c2e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  400c32:	f023 0230 	bic.w	r2, r3, #48	; 0x30
  400c36:	687b      	ldr	r3, [r7, #4]
  400c38:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	p_pio->PIO_PCMR |= PIO_PCMR_DSIZE_WORD;
  400c3c:	687b      	ldr	r3, [r7, #4]
  400c3e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  400c42:	f043 0220 	orr.w	r2, r3, #32
  400c46:	687b      	ldr	r3, [r7, #4]
  400c48:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

	/* Only HSYNC and VSYNC enabled */
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_ALWYS);
  400c4c:	687b      	ldr	r3, [r7, #4]
  400c4e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  400c52:	f423 7200 	bic.w	r2, r3, #512	; 0x200
  400c56:	687b      	ldr	r3, [r7, #4]
  400c58:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_HALFS);
  400c5c:	687b      	ldr	r3, [r7, #4]
  400c5e:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  400c62:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
  400c66:	687b      	ldr	r3, [r7, #4]
  400c68:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	/*#if !defined(DEFAULT_MODE_COLORED)
	/* Samples only data with even index */
	//p_pio->PIO_PCMR |= PIO_PCMR_HALFS;
	//p_pio->PIO_PCMR &= ~((uint32_t)PIO_PCMR_FRSTS);
	//#endif
}
  400c6c:	bf00      	nop
  400c6e:	3708      	adds	r7, #8
  400c70:	46bd      	mov	sp, r7
  400c72:	bd80      	pop	{r7, pc}
  400c74:	00402811 	.word	0x00402811

00400c78 <pio_capture_to_buffer>:

static uint8_t pio_capture_to_buffer(Pio *p_pio, uint8_t *uc_buf,
uint32_t ul_size)
{
  400c78:	b480      	push	{r7}
  400c7a:	b085      	sub	sp, #20
  400c7c:	af00      	add	r7, sp, #0
  400c7e:	60f8      	str	r0, [r7, #12]
  400c80:	60b9      	str	r1, [r7, #8]
  400c82:	607a      	str	r2, [r7, #4]
	/* Check if the first PDC bank is free */
	if ((p_pio->PIO_RCR == 0) && (p_pio->PIO_RNCR == 0)) {
  400c84:	68fb      	ldr	r3, [r7, #12]
  400c86:	f8d3 316c 	ldr.w	r3, [r3, #364]	; 0x16c
  400c8a:	2b00      	cmp	r3, #0
  400c8c:	d112      	bne.n	400cb4 <pio_capture_to_buffer+0x3c>
  400c8e:	68fb      	ldr	r3, [r7, #12]
  400c90:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
  400c94:	2b00      	cmp	r3, #0
  400c96:	d10d      	bne.n	400cb4 <pio_capture_to_buffer+0x3c>
		p_pio->PIO_RPR = (uint32_t)uc_buf;
  400c98:	68ba      	ldr	r2, [r7, #8]
  400c9a:	68fb      	ldr	r3, [r7, #12]
  400c9c:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
		p_pio->PIO_RCR = ul_size;
  400ca0:	68fb      	ldr	r3, [r7, #12]
  400ca2:	687a      	ldr	r2, [r7, #4]
  400ca4:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
		p_pio->PIO_PTCR = PIO_PTCR_RXTEN;
  400ca8:	68fb      	ldr	r3, [r7, #12]
  400caa:	2201      	movs	r2, #1
  400cac:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
		return 1;
  400cb0:	2301      	movs	r3, #1
  400cb2:	e00f      	b.n	400cd4 <pio_capture_to_buffer+0x5c>
		} else if (p_pio->PIO_RNCR == 0) {
  400cb4:	68fb      	ldr	r3, [r7, #12]
  400cb6:	f8d3 317c 	ldr.w	r3, [r3, #380]	; 0x17c
  400cba:	2b00      	cmp	r3, #0
  400cbc:	d109      	bne.n	400cd2 <pio_capture_to_buffer+0x5a>
		p_pio->PIO_RNPR = (uint32_t)uc_buf;
  400cbe:	68ba      	ldr	r2, [r7, #8]
  400cc0:	68fb      	ldr	r3, [r7, #12]
  400cc2:	f8c3 2178 	str.w	r2, [r3, #376]	; 0x178
		p_pio->PIO_RNCR = ul_size;
  400cc6:	68fb      	ldr	r3, [r7, #12]
  400cc8:	687a      	ldr	r2, [r7, #4]
  400cca:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
		return 1;
  400cce:	2301      	movs	r3, #1
  400cd0:	e000      	b.n	400cd4 <pio_capture_to_buffer+0x5c>
		} else {
		return 0;
  400cd2:	2300      	movs	r3, #0
	}
}
  400cd4:	4618      	mov	r0, r3
  400cd6:	3714      	adds	r7, #20
  400cd8:	46bd      	mov	sp, r7
  400cda:	bc80      	pop	{r7}
  400cdc:	4770      	bx	lr
	...

00400ce0 <init_camera>:
// Configuration of camera pins, camera clock (XCLK), and calling the configure twi function.
void init_camera(void){
  400ce0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  400ce4:	af00      	add	r7, sp, #0
	
	init_vsync_interrupts();
  400ce6:	4b5b      	ldr	r3, [pc, #364]	; (400e54 <init_camera+0x174>)
  400ce8:	4798      	blx	r3
	delay_ms(100);
  400cea:	4b5b      	ldr	r3, [pc, #364]	; (400e58 <init_camera+0x178>)
  400cec:	4798      	blx	r3
  400cee:	4603      	mov	r3, r0
  400cf0:	4619      	mov	r1, r3
  400cf2:	f04f 0200 	mov.w	r2, #0
  400cf6:	460b      	mov	r3, r1
  400cf8:	4614      	mov	r4, r2
  400cfa:	18db      	adds	r3, r3, r3
  400cfc:	eb44 0404 	adc.w	r4, r4, r4
  400d00:	185b      	adds	r3, r3, r1
  400d02:	eb44 0402 	adc.w	r4, r4, r2
  400d06:	ea4f 1944 	mov.w	r9, r4, lsl #5
  400d0a:	ea49 69d3 	orr.w	r9, r9, r3, lsr #27
  400d0e:	ea4f 1843 	mov.w	r8, r3, lsl #5
  400d12:	eb13 0308 	adds.w	r3, r3, r8
  400d16:	eb44 0409 	adc.w	r4, r4, r9
  400d1a:	185b      	adds	r3, r3, r1
  400d1c:	eb44 0402 	adc.w	r4, r4, r2
  400d20:	f243 61af 	movw	r1, #13999	; 0x36af
  400d24:	f04f 0200 	mov.w	r2, #0
  400d28:	eb13 0801 	adds.w	r8, r3, r1
  400d2c:	eb44 0902 	adc.w	r9, r4, r2
  400d30:	4640      	mov	r0, r8
  400d32:	4649      	mov	r1, r9
  400d34:	4c49      	ldr	r4, [pc, #292]	; (400e5c <init_camera+0x17c>)
  400d36:	f243 62b0 	movw	r2, #14000	; 0x36b0
  400d3a:	f04f 0300 	mov.w	r3, #0
  400d3e:	47a0      	blx	r4
  400d40:	4603      	mov	r3, r0
  400d42:	460c      	mov	r4, r1
  400d44:	4618      	mov	r0, r3
  400d46:	4b46      	ldr	r3, [pc, #280]	; (400e60 <init_camera+0x180>)
  400d48:	4798      	blx	r3
	pio_capture_init(OV2640_DATA_BUS_PIO, OV2640_DATA_BUS_ID);
  400d4a:	210b      	movs	r1, #11
  400d4c:	4845      	ldr	r0, [pc, #276]	; (400e64 <init_camera+0x184>)
  400d4e:	4b46      	ldr	r3, [pc, #280]	; (400e68 <init_camera+0x188>)
  400d50:	4798      	blx	r3
	delay_ms(100);
  400d52:	4b41      	ldr	r3, [pc, #260]	; (400e58 <init_camera+0x178>)
  400d54:	4798      	blx	r3
  400d56:	4603      	mov	r3, r0
  400d58:	4619      	mov	r1, r3
  400d5a:	f04f 0200 	mov.w	r2, #0
  400d5e:	460b      	mov	r3, r1
  400d60:	4614      	mov	r4, r2
  400d62:	18db      	adds	r3, r3, r3
  400d64:	eb44 0404 	adc.w	r4, r4, r4
  400d68:	185b      	adds	r3, r3, r1
  400d6a:	eb44 0402 	adc.w	r4, r4, r2
  400d6e:	0166      	lsls	r6, r4, #5
  400d70:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  400d74:	015d      	lsls	r5, r3, #5
  400d76:	195b      	adds	r3, r3, r5
  400d78:	eb44 0406 	adc.w	r4, r4, r6
  400d7c:	185b      	adds	r3, r3, r1
  400d7e:	eb44 0402 	adc.w	r4, r4, r2
  400d82:	f243 61af 	movw	r1, #13999	; 0x36af
  400d86:	f04f 0200 	mov.w	r2, #0
  400d8a:	185d      	adds	r5, r3, r1
  400d8c:	eb44 0602 	adc.w	r6, r4, r2
  400d90:	4628      	mov	r0, r5
  400d92:	4631      	mov	r1, r6
  400d94:	4c31      	ldr	r4, [pc, #196]	; (400e5c <init_camera+0x17c>)
  400d96:	f243 62b0 	movw	r2, #14000	; 0x36b0
  400d9a:	f04f 0300 	mov.w	r3, #0
  400d9e:	47a0      	blx	r4
  400da0:	4603      	mov	r3, r0
  400da2:	460c      	mov	r4, r1
  400da4:	4618      	mov	r0, r3
  400da6:	4b2e      	ldr	r3, [pc, #184]	; (400e60 <init_camera+0x180>)
  400da8:	4798      	blx	r3
	//configure camera pins - check these
	gpio_configure_pin(CAMERA_PCLK_GPIO,CAMERA_PCLK_FLAGS); //PCLK
  400daa:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400dae:	2017      	movs	r0, #23
  400db0:	4b2e      	ldr	r3, [pc, #184]	; (400e6c <init_camera+0x18c>)
  400db2:	4798      	blx	r3
	gpio_configure_pin(CAMERA_D0_GPIO,CAMERA_D0_FLAGS); //DATABUS [7:0]
  400db4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400db8:	2018      	movs	r0, #24
  400dba:	4b2c      	ldr	r3, [pc, #176]	; (400e6c <init_camera+0x18c>)
  400dbc:	4798      	blx	r3
	gpio_configure_pin(CAMERA_D1_GPIO,CAMERA_D1_FLAGS);
  400dbe:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400dc2:	2019      	movs	r0, #25
  400dc4:	4b29      	ldr	r3, [pc, #164]	; (400e6c <init_camera+0x18c>)
  400dc6:	4798      	blx	r3
	gpio_configure_pin(CAMERA_D2_GPIO,CAMERA_D2_FLAGS);
  400dc8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400dcc:	201a      	movs	r0, #26
  400dce:	4b27      	ldr	r3, [pc, #156]	; (400e6c <init_camera+0x18c>)
  400dd0:	4798      	blx	r3
	gpio_configure_pin(CAMERA_D3_GPIO,CAMERA_D3_FLAGS);
  400dd2:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400dd6:	201b      	movs	r0, #27
  400dd8:	4b24      	ldr	r3, [pc, #144]	; (400e6c <init_camera+0x18c>)
  400dda:	4798      	blx	r3
	gpio_configure_pin(CAMERA_D4_GPIO,CAMERA_D4_FLAGS);
  400ddc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400de0:	201c      	movs	r0, #28
  400de2:	4b22      	ldr	r3, [pc, #136]	; (400e6c <init_camera+0x18c>)
  400de4:	4798      	blx	r3
	gpio_configure_pin(CAMERA_D5_GPIO,CAMERA_D5_FLAGS);
  400de6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400dea:	201d      	movs	r0, #29
  400dec:	4b1f      	ldr	r3, [pc, #124]	; (400e6c <init_camera+0x18c>)
  400dee:	4798      	blx	r3
	gpio_configure_pin(CAMERA_D6_GPIO,CAMERA_D6_FLAGS);
  400df0:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400df4:	201e      	movs	r0, #30
  400df6:	4b1d      	ldr	r3, [pc, #116]	; (400e6c <init_camera+0x18c>)
  400df8:	4798      	blx	r3
	gpio_configure_pin(CAMERA_D7_GPIO,CAMERA_D7_FLAGS);
  400dfa:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400dfe:	201f      	movs	r0, #31
  400e00:	4b1a      	ldr	r3, [pc, #104]	; (400e6c <init_camera+0x18c>)
  400e02:	4798      	blx	r3
	
	//interrupts - these are actually initialized elsewhere because they are interrupts?
	gpio_configure_pin(CAMERA_VSYNC_GPIO,CAMERA_VSYNC_FLAGS); //VSYNC - vertical
  400e04:	2171      	movs	r1, #113	; 0x71
  400e06:	200f      	movs	r0, #15
  400e08:	4b18      	ldr	r3, [pc, #96]	; (400e6c <init_camera+0x18c>)
  400e0a:	4798      	blx	r3
	gpio_configure_pin(CAMERA_HREF_GPIO,CAMERA_HREF_FLAGS); //HREF - horizontal read the datasheet
  400e0c:	2171      	movs	r1, #113	; 0x71
  400e0e:	2010      	movs	r0, #16
  400e10:	4b16      	ldr	r3, [pc, #88]	; (400e6c <init_camera+0x18c>)
  400e12:	4798      	blx	r3
	
	gpio_configure_pin(CAMERA_SDA_GPIO, CAMERA_SDA_FLAGS);
  400e14:	4916      	ldr	r1, [pc, #88]	; (400e70 <init_camera+0x190>)
  400e16:	2003      	movs	r0, #3
  400e18:	4b14      	ldr	r3, [pc, #80]	; (400e6c <init_camera+0x18c>)
  400e1a:	4798      	blx	r3
	gpio_configure_pin(CAMERA_SCL_GPIO, CAMERA_SCL_FLAGS);
  400e1c:	4914      	ldr	r1, [pc, #80]	; (400e70 <init_camera+0x190>)
  400e1e:	2004      	movs	r0, #4
  400e20:	4b12      	ldr	r3, [pc, #72]	; (400e6c <init_camera+0x18c>)
  400e22:	4798      	blx	r3
	//configure camera clock (XCLK and PCLK are not normal GPIOs- timer peripherals)
	//gpio_configure_pin(CAMERA_XCLK_GPIO,CAMERA_XCLK_FLAGS);
	/* Init PCK0 to work at 24 Mhz */
	/* 96/4=24 Mhz */
	
	pmc_enable_pllbck(7,0x1,1);
  400e24:	2201      	movs	r2, #1
  400e26:	2101      	movs	r1, #1
  400e28:	2007      	movs	r0, #7
  400e2a:	4b12      	ldr	r3, [pc, #72]	; (400e74 <init_camera+0x194>)
  400e2c:	4798      	blx	r3
	
	PMC->PMC_PCK[1] = (PMC_PCK_PRES_CLK_4 | PMC_PCK_CSS_PLLB_CLK);
  400e2e:	4b12      	ldr	r3, [pc, #72]	; (400e78 <init_camera+0x198>)
  400e30:	2223      	movs	r2, #35	; 0x23
  400e32:	645a      	str	r2, [r3, #68]	; 0x44
	PMC->PMC_SCER = PMC_SCER_PCK1;
  400e34:	4b10      	ldr	r3, [pc, #64]	; (400e78 <init_camera+0x198>)
  400e36:	f44f 7200 	mov.w	r2, #512	; 0x200
  400e3a:	601a      	str	r2, [r3, #0]
	while (!(PMC->PMC_SCSR & PMC_SCSR_PCK1)) {
  400e3c:	bf00      	nop
  400e3e:	4b0e      	ldr	r3, [pc, #56]	; (400e78 <init_camera+0x198>)
  400e40:	689b      	ldr	r3, [r3, #8]
  400e42:	f403 7300 	and.w	r3, r3, #512	; 0x200
  400e46:	2b00      	cmp	r3, #0
  400e48:	d0f9      	beq.n	400e3e <init_camera+0x15e>
	}
	
	configure_twi();
  400e4a:	4b0c      	ldr	r3, [pc, #48]	; (400e7c <init_camera+0x19c>)
  400e4c:	4798      	blx	r3
}
  400e4e:	bf00      	nop
  400e50:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  400e54:	00400b5d 	.word	0x00400b5d
  400e58:	00400b29 	.word	0x00400b29
  400e5c:	004031fd 	.word	0x004031fd
  400e60:	20000001 	.word	0x20000001
  400e64:	400e0e00 	.word	0x400e0e00
  400e68:	00400bfd 	.word	0x00400bfd
  400e6c:	004021a5 	.word	0x004021a5
  400e70:	08000001 	.word	0x08000001
  400e74:	00402791 	.word	0x00402791
  400e78:	400e0400 	.word	0x400e0400
  400e7c:	00400b95 	.word	0x00400b95

00400e80 <configure_camera>:
instead of the corresponding one in the sample project):
ov_configure(BOARD_TWI, JPEG_INIT);
ov_configure(BOARD_TWI, YUV422);
ov_configure(BOARD_TWI, JPEG);
ov_configure(BOARD_TWI, JPEG_320x240);*/
void configure_camera(void){
  400e80:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  400e84:	af00      	add	r7, sp, #0
	delay_ms(500);
  400e86:	4b26      	ldr	r3, [pc, #152]	; (400f20 <configure_camera+0xa0>)
  400e88:	4798      	blx	r3
  400e8a:	4603      	mov	r3, r0
  400e8c:	4619      	mov	r1, r3
  400e8e:	f04f 0200 	mov.w	r2, #0
  400e92:	460b      	mov	r3, r1
  400e94:	4614      	mov	r4, r2
  400e96:	ea4f 1b44 	mov.w	fp, r4, lsl #5
  400e9a:	ea4b 6bd3 	orr.w	fp, fp, r3, lsr #27
  400e9e:	ea4f 1a43 	mov.w	sl, r3, lsl #5
  400ea2:	4653      	mov	r3, sl
  400ea4:	465c      	mov	r4, fp
  400ea6:	1a5b      	subs	r3, r3, r1
  400ea8:	eb64 0402 	sbc.w	r4, r4, r2
  400eac:	ea4f 0984 	mov.w	r9, r4, lsl #2
  400eb0:	ea49 7993 	orr.w	r9, r9, r3, lsr #30
  400eb4:	ea4f 0883 	mov.w	r8, r3, lsl #2
  400eb8:	4643      	mov	r3, r8
  400eba:	464c      	mov	r4, r9
  400ebc:	185b      	adds	r3, r3, r1
  400ebe:	eb44 0402 	adc.w	r4, r4, r2
  400ec2:	00a6      	lsls	r6, r4, #2
  400ec4:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  400ec8:	009d      	lsls	r5, r3, #2
  400eca:	462b      	mov	r3, r5
  400ecc:	4634      	mov	r4, r6
  400ece:	4619      	mov	r1, r3
  400ed0:	4622      	mov	r2, r4
  400ed2:	f243 63af 	movw	r3, #13999	; 0x36af
  400ed6:	f04f 0400 	mov.w	r4, #0
  400eda:	18cd      	adds	r5, r1, r3
  400edc:	eb42 0604 	adc.w	r6, r2, r4
  400ee0:	4628      	mov	r0, r5
  400ee2:	4631      	mov	r1, r6
  400ee4:	4c0f      	ldr	r4, [pc, #60]	; (400f24 <configure_camera+0xa4>)
  400ee6:	f243 62b0 	movw	r2, #14000	; 0x36b0
  400eea:	f04f 0300 	mov.w	r3, #0
  400eee:	47a0      	blx	r4
  400ef0:	4603      	mov	r3, r0
  400ef2:	460c      	mov	r4, r1
  400ef4:	4618      	mov	r0, r3
  400ef6:	4b0c      	ldr	r3, [pc, #48]	; (400f28 <configure_camera+0xa8>)
  400ef8:	4798      	blx	r3
	ov_configure(BOARD_TWI, JPEG_INIT);
  400efa:	2100      	movs	r1, #0
  400efc:	480b      	ldr	r0, [pc, #44]	; (400f2c <configure_camera+0xac>)
  400efe:	4b0c      	ldr	r3, [pc, #48]	; (400f30 <configure_camera+0xb0>)
  400f00:	4798      	blx	r3
	ov_configure(BOARD_TWI, YUV422);
  400f02:	2101      	movs	r1, #1
  400f04:	4809      	ldr	r0, [pc, #36]	; (400f2c <configure_camera+0xac>)
  400f06:	4b0a      	ldr	r3, [pc, #40]	; (400f30 <configure_camera+0xb0>)
  400f08:	4798      	blx	r3
	ov_configure(BOARD_TWI, JPEG);
  400f0a:	2102      	movs	r1, #2
  400f0c:	4807      	ldr	r0, [pc, #28]	; (400f2c <configure_camera+0xac>)
  400f0e:	4b08      	ldr	r3, [pc, #32]	; (400f30 <configure_camera+0xb0>)
  400f10:	4798      	blx	r3
	ov_configure(BOARD_TWI, JPEG_320x240);
  400f12:	2103      	movs	r1, #3
  400f14:	4805      	ldr	r0, [pc, #20]	; (400f2c <configure_camera+0xac>)
  400f16:	4b06      	ldr	r3, [pc, #24]	; (400f30 <configure_camera+0xb0>)
  400f18:	4798      	blx	r3
	
	PMC->PMC_PCK[1] = (PMC_PCK_PRES_CLK_4 | PMC_PCK_CSS_PLLA_CLK);
	PMC->PMC_SCER = PMC_SCER_PCK1;
	while (!(PMC->PMC_SCSR & PMC_SCSR_PCK1)) {
	}*/
}
  400f1a:	bf00      	nop
  400f1c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  400f20:	00400b29 	.word	0x00400b29
  400f24:	004031fd 	.word	0x004031fd
  400f28:	20000001 	.word	0x20000001
  400f2c:	40018000 	.word	0x40018000
  400f30:	00401251 	.word	0x00401251

00400f34 <start_capture>:

uint8_t start_capture(void){ //in debug mode, look at memory and see contents of buffer
  400f34:	b580      	push	{r7, lr}
  400f36:	af00      	add	r7, sp, #0
	/* Set capturing destination address*/
	g_p_uc_cap_dest_buf = (uint8_t *)CAP_DEST;
  400f38:	4b1f      	ldr	r3, [pc, #124]	; (400fb8 <start_capture+0x84>)
  400f3a:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
  400f3e:	601a      	str	r2, [r3, #0]

	/* Set cap_rows value*/
	g_us_cap_rows = IMAGE_HEIGHT;
  400f40:	4b1e      	ldr	r3, [pc, #120]	; (400fbc <start_capture+0x88>)
  400f42:	22f0      	movs	r2, #240	; 0xf0
  400f44:	801a      	strh	r2, [r3, #0]

	/* Enable vsync interrupt*/
	pio_enable_interrupt(OV2640_VSYNC_PIO, OV2640_VSYNC_MASK);
  400f46:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  400f4a:	481d      	ldr	r0, [pc, #116]	; (400fc0 <start_capture+0x8c>)
  400f4c:	4b1d      	ldr	r3, [pc, #116]	; (400fc4 <start_capture+0x90>)
  400f4e:	4798      	blx	r3

	/* Capture acquisition will start on rising edge of Vsync signal.
	 * So wait g_vsync_flag = 1 before start process
	 */
	while (!g_ul_vsync_flag) {
  400f50:	bf00      	nop
  400f52:	4b1d      	ldr	r3, [pc, #116]	; (400fc8 <start_capture+0x94>)
  400f54:	681b      	ldr	r3, [r3, #0]
  400f56:	2b00      	cmp	r3, #0
  400f58:	d0fb      	beq.n	400f52 <start_capture+0x1e>
	} //will start because flag is true

	/* Disable vsync interrupt*/
	pio_disable_interrupt(OV2640_VSYNC_PIO, OV2640_VSYNC_MASK);
  400f5a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
  400f5e:	4818      	ldr	r0, [pc, #96]	; (400fc0 <start_capture+0x8c>)
  400f60:	4b1a      	ldr	r3, [pc, #104]	; (400fcc <start_capture+0x98>)
  400f62:	4798      	blx	r3

	/* Enable pio capture*/
	pio_capture_enable(OV2640_DATA_BUS_PIO);
  400f64:	4816      	ldr	r0, [pc, #88]	; (400fc0 <start_capture+0x8c>)
  400f66:	4b1a      	ldr	r3, [pc, #104]	; (400fd0 <start_capture+0x9c>)
  400f68:	4798      	blx	r3

	/* Capture data and send it to external SRAM memory thanks to PDC
	 * feature */
	pio_capture_to_buffer(OV2640_DATA_BUS_PIO, g_p_uc_cap_dest_buf,
  400f6a:	4b13      	ldr	r3, [pc, #76]	; (400fb8 <start_capture+0x84>)
  400f6c:	6819      	ldr	r1, [r3, #0]
			(g_us_cap_line * g_us_cap_rows) >> 2);
  400f6e:	4b19      	ldr	r3, [pc, #100]	; (400fd4 <start_capture+0xa0>)
  400f70:	881b      	ldrh	r3, [r3, #0]
  400f72:	461a      	mov	r2, r3
  400f74:	4b11      	ldr	r3, [pc, #68]	; (400fbc <start_capture+0x88>)
  400f76:	881b      	ldrh	r3, [r3, #0]
  400f78:	fb03 f302 	mul.w	r3, r3, r2
  400f7c:	109b      	asrs	r3, r3, #2
	pio_capture_to_buffer(OV2640_DATA_BUS_PIO, g_p_uc_cap_dest_buf,
  400f7e:	461a      	mov	r2, r3
  400f80:	480f      	ldr	r0, [pc, #60]	; (400fc0 <start_capture+0x8c>)
  400f82:	4b15      	ldr	r3, [pc, #84]	; (400fd8 <start_capture+0xa4>)
  400f84:	4798      	blx	r3

	/* Wait end of capture*/
	while (!((OV2640_DATA_BUS_PIO->PIO_PCISR & PIO_PCIMR_RXBUFF) ==
  400f86:	bf00      	nop
  400f88:	4b0d      	ldr	r3, [pc, #52]	; (400fc0 <start_capture+0x8c>)
  400f8a:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
  400f8e:	f003 0308 	and.w	r3, r3, #8
  400f92:	2b08      	cmp	r3, #8
  400f94:	d1f8      	bne.n	400f88 <start_capture+0x54>
			PIO_PCIMR_RXBUFF)) {
	}


	/* Disable pio capture*/
	pio_capture_disable(OV2640_DATA_BUS_PIO);
  400f96:	480a      	ldr	r0, [pc, #40]	; (400fc0 <start_capture+0x8c>)
  400f98:	4b10      	ldr	r3, [pc, #64]	; (400fdc <start_capture+0xa8>)
  400f9a:	4798      	blx	r3

	/* Reset vsync flag*/
	g_ul_vsync_flag = false;
  400f9c:	4b0a      	ldr	r3, [pc, #40]	; (400fc8 <start_capture+0x94>)
  400f9e:	2200      	movs	r2, #0
  400fa0:	601a      	str	r2, [r3, #0]
	
	//get an image length
	if (find_image_len()) { //return 1 if get a nonzero image length
  400fa2:	4b0f      	ldr	r3, [pc, #60]	; (400fe0 <start_capture+0xac>)
  400fa4:	4798      	blx	r3
  400fa6:	4603      	mov	r3, r0
  400fa8:	2b00      	cmp	r3, #0
  400faa:	d001      	beq.n	400fb0 <start_capture+0x7c>
		return 1;
  400fac:	2301      	movs	r3, #1
  400fae:	e000      	b.n	400fb2 <start_capture+0x7e>
	}
	else {
		return 0;
  400fb0:	2300      	movs	r3, #0
	}
}
  400fb2:	4618      	mov	r0, r3
  400fb4:	bd80      	pop	{r7, pc}
  400fb6:	bf00      	nop
  400fb8:	20000aa4 	.word	0x20000aa4
  400fbc:	2000000a 	.word	0x2000000a
  400fc0:	400e0e00 	.word	0x400e0e00
  400fc4:	00402143 	.word	0x00402143
  400fc8:	200009e0 	.word	0x200009e0
  400fcc:	0040215d 	.word	0x0040215d
  400fd0:	00402379 	.word	0x00402379
  400fd4:	2000000c 	.word	0x2000000c
  400fd8:	00400c79 	.word	0x00400c79
  400fdc:	004023a5 	.word	0x004023a5
  400fe0:	00400fe5 	.word	0x00400fe5

00400fe4 <find_image_len>:
//just numbers between 0-255
//see lecture 20240201 1:03:00 - 1:08:00
//look for this in the memory map:
//SOI: ff d8 ff e0 (yoya JFIF)
//EOI: ff d9
uint8_t find_image_len(void){
  400fe4:	b590      	push	{r4, r7, lr}
  400fe6:	b085      	sub	sp, #20
  400fe8:	af00      	add	r7, sp, #0
	//flags and indices for SOI and EOI markers
	bool EOI_found = false;
  400fea:	2300      	movs	r3, #0
  400fec:	73fb      	strb	r3, [r7, #15]
	bool SOI_found = false;	
  400fee:	2300      	movs	r3, #0
  400ff0:	73bb      	strb	r3, [r7, #14]
	char substr[5];
	
	//search through buffer
	//char check[4]; THIS IS WRONG- not how you search through buffer
	//strncpy(destination_string,input_string+pos,len);
	for (uint8_t i=0; i < strlen((const char*)g_p_uc_cap_dest_buf); i++) {
  400ff2:	2300      	movs	r3, #0
  400ff4:	72fb      	strb	r3, [r7, #11]
  400ff6:	e02f      	b.n	401058 <find_image_len+0x74>
		strncpy(substr, (const char*)g_p_uc_cap_dest_buf + (i-1), 5); //SOI marker = "ff d8"
  400ff8:	4b27      	ldr	r3, [pc, #156]	; (401098 <find_image_len+0xb4>)
  400ffa:	681a      	ldr	r2, [r3, #0]
  400ffc:	7afb      	ldrb	r3, [r7, #11]
  400ffe:	3b01      	subs	r3, #1
  401000:	18d1      	adds	r1, r2, r3
  401002:	1d3b      	adds	r3, r7, #4
  401004:	2205      	movs	r2, #5
  401006:	4618      	mov	r0, r3
  401008:	4b24      	ldr	r3, [pc, #144]	; (40109c <find_image_len+0xb8>)
  40100a:	4798      	blx	r3
		if (strstr(substr, "ff d8")) {
  40100c:	1d3b      	adds	r3, r7, #4
  40100e:	4924      	ldr	r1, [pc, #144]	; (4010a0 <find_image_len+0xbc>)
  401010:	4618      	mov	r0, r3
  401012:	4b24      	ldr	r3, [pc, #144]	; (4010a4 <find_image_len+0xc0>)
  401014:	4798      	blx	r3
  401016:	4603      	mov	r3, r0
  401018:	2b00      	cmp	r3, #0
  40101a:	d003      	beq.n	401024 <find_image_len+0x40>
			SOI_found = true;
  40101c:	2301      	movs	r3, #1
  40101e:	73bb      	strb	r3, [r7, #14]
			SOI_index = i;
  401020:	7afb      	ldrb	r3, [r7, #11]
  401022:	737b      	strb	r3, [r7, #13]
		}
		strncpy(substr, (const char*)g_p_uc_cap_dest_buf + (i-1), 5);
  401024:	4b1c      	ldr	r3, [pc, #112]	; (401098 <find_image_len+0xb4>)
  401026:	681a      	ldr	r2, [r3, #0]
  401028:	7afb      	ldrb	r3, [r7, #11]
  40102a:	3b01      	subs	r3, #1
  40102c:	18d1      	adds	r1, r2, r3
  40102e:	1d3b      	adds	r3, r7, #4
  401030:	2205      	movs	r2, #5
  401032:	4618      	mov	r0, r3
  401034:	4b19      	ldr	r3, [pc, #100]	; (40109c <find_image_len+0xb8>)
  401036:	4798      	blx	r3
		if (strstr(substr,"ff d9")) { //EOI marker = "ff d9"
  401038:	1d3b      	adds	r3, r7, #4
  40103a:	491b      	ldr	r1, [pc, #108]	; (4010a8 <find_image_len+0xc4>)
  40103c:	4618      	mov	r0, r3
  40103e:	4b19      	ldr	r3, [pc, #100]	; (4010a4 <find_image_len+0xc0>)
  401040:	4798      	blx	r3
  401042:	4603      	mov	r3, r0
  401044:	2b00      	cmp	r3, #0
  401046:	d004      	beq.n	401052 <find_image_len+0x6e>
			EOI_found = true;
  401048:	2301      	movs	r3, #1
  40104a:	73fb      	strb	r3, [r7, #15]
			EOI_index = i + 4; //increment to the end of the marker
  40104c:	7afb      	ldrb	r3, [r7, #11]
  40104e:	3304      	adds	r3, #4
  401050:	733b      	strb	r3, [r7, #12]
	for (uint8_t i=0; i < strlen((const char*)g_p_uc_cap_dest_buf); i++) {
  401052:	7afb      	ldrb	r3, [r7, #11]
  401054:	3301      	adds	r3, #1
  401056:	72fb      	strb	r3, [r7, #11]
  401058:	7afc      	ldrb	r4, [r7, #11]
  40105a:	4b0f      	ldr	r3, [pc, #60]	; (401098 <find_image_len+0xb4>)
  40105c:	681b      	ldr	r3, [r3, #0]
  40105e:	4618      	mov	r0, r3
  401060:	4b12      	ldr	r3, [pc, #72]	; (4010ac <find_image_len+0xc8>)
  401062:	4798      	blx	r3
  401064:	4603      	mov	r3, r0
  401066:	429c      	cmp	r4, r3
  401068:	d3c6      	bcc.n	400ff8 <find_image_len+0x14>
	//end characters 0xff d9
	//calculate the distance between in a for loop
	
	//if success (able to find end of image (EOI) and start of image (SOI) markers, with SOI preceeding EOI
	//return 1
	if (EOI_found && SOI_found && (SOI_index < EOI_index)) {
  40106a:	7bfb      	ldrb	r3, [r7, #15]
  40106c:	2b00      	cmp	r3, #0
  40106e:	d00e      	beq.n	40108e <find_image_len+0xaa>
  401070:	7bbb      	ldrb	r3, [r7, #14]
  401072:	2b00      	cmp	r3, #0
  401074:	d00b      	beq.n	40108e <find_image_len+0xaa>
  401076:	7b7a      	ldrb	r2, [r7, #13]
  401078:	7b3b      	ldrb	r3, [r7, #12]
  40107a:	429a      	cmp	r2, r3
  40107c:	d207      	bcs.n	40108e <find_image_len+0xaa>
		image_len = EOI_index - SOI_index;
  40107e:	7b3a      	ldrb	r2, [r7, #12]
  401080:	7b7b      	ldrb	r3, [r7, #13]
  401082:	1ad3      	subs	r3, r2, r3
  401084:	b2da      	uxtb	r2, r3
  401086:	4b0a      	ldr	r3, [pc, #40]	; (4010b0 <find_image_len+0xcc>)
  401088:	701a      	strb	r2, [r3, #0]
		return 1;
  40108a:	2301      	movs	r3, #1
  40108c:	e000      	b.n	401090 <find_image_len+0xac>
	}
	else {
		return 0;
  40108e:	2300      	movs	r3, #0
	}
  401090:	4618      	mov	r0, r3
  401092:	3714      	adds	r7, #20
  401094:	46bd      	mov	sp, r7
  401096:	bd90      	pop	{r4, r7, pc}
  401098:	20000aa4 	.word	0x20000aa4
  40109c:	0040375d 	.word	0x0040375d
  4010a0:	00408194 	.word	0x00408194
  4010a4:	00403a71 	.word	0x00403a71
  4010a8:	0040819c 	.word	0x0040819c
  4010ac:	00403681 	.word	0x00403681
  4010b0:	20000aa0 	.word	0x20000aa0

004010b4 <osc_get_rate>:
{
  4010b4:	b480      	push	{r7}
  4010b6:	b083      	sub	sp, #12
  4010b8:	af00      	add	r7, sp, #0
  4010ba:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4010bc:	687b      	ldr	r3, [r7, #4]
  4010be:	2b07      	cmp	r3, #7
  4010c0:	d825      	bhi.n	40110e <osc_get_rate+0x5a>
  4010c2:	a201      	add	r2, pc, #4	; (adr r2, 4010c8 <osc_get_rate+0x14>)
  4010c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4010c8:	004010e9 	.word	0x004010e9
  4010cc:	004010ef 	.word	0x004010ef
  4010d0:	004010f5 	.word	0x004010f5
  4010d4:	004010fb 	.word	0x004010fb
  4010d8:	004010ff 	.word	0x004010ff
  4010dc:	00401103 	.word	0x00401103
  4010e0:	00401107 	.word	0x00401107
  4010e4:	0040110b 	.word	0x0040110b
		return OSC_SLCK_32K_RC_HZ;
  4010e8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4010ec:	e010      	b.n	401110 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4010ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4010f2:	e00d      	b.n	401110 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4010f4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4010f8:	e00a      	b.n	401110 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4010fa:	4b08      	ldr	r3, [pc, #32]	; (40111c <osc_get_rate+0x68>)
  4010fc:	e008      	b.n	401110 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4010fe:	4b08      	ldr	r3, [pc, #32]	; (401120 <osc_get_rate+0x6c>)
  401100:	e006      	b.n	401110 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401102:	4b08      	ldr	r3, [pc, #32]	; (401124 <osc_get_rate+0x70>)
  401104:	e004      	b.n	401110 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401106:	4b07      	ldr	r3, [pc, #28]	; (401124 <osc_get_rate+0x70>)
  401108:	e002      	b.n	401110 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40110a:	4b06      	ldr	r3, [pc, #24]	; (401124 <osc_get_rate+0x70>)
  40110c:	e000      	b.n	401110 <osc_get_rate+0x5c>
	return 0;
  40110e:	2300      	movs	r3, #0
}
  401110:	4618      	mov	r0, r3
  401112:	370c      	adds	r7, #12
  401114:	46bd      	mov	sp, r7
  401116:	bc80      	pop	{r7}
  401118:	4770      	bx	lr
  40111a:	bf00      	nop
  40111c:	003d0900 	.word	0x003d0900
  401120:	007a1200 	.word	0x007a1200
  401124:	00b71b00 	.word	0x00b71b00

00401128 <sysclk_get_main_hz>:
{
  401128:	b580      	push	{r7, lr}
  40112a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  40112c:	2006      	movs	r0, #6
  40112e:	4b04      	ldr	r3, [pc, #16]	; (401140 <sysclk_get_main_hz+0x18>)
  401130:	4798      	blx	r3
  401132:	4602      	mov	r2, r0
  401134:	4613      	mov	r3, r2
  401136:	009b      	lsls	r3, r3, #2
  401138:	4413      	add	r3, r2
  40113a:	009b      	lsls	r3, r3, #2
}
  40113c:	4618      	mov	r0, r3
  40113e:	bd80      	pop	{r7, pc}
  401140:	004010b5 	.word	0x004010b5

00401144 <sysclk_get_cpu_hz>:
{
  401144:	b580      	push	{r7, lr}
  401146:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401148:	4b02      	ldr	r3, [pc, #8]	; (401154 <sysclk_get_cpu_hz+0x10>)
  40114a:	4798      	blx	r3
  40114c:	4603      	mov	r3, r0
  40114e:	085b      	lsrs	r3, r3, #1
}
  401150:	4618      	mov	r0, r3
  401152:	bd80      	pop	{r7, pc}
  401154:	00401129 	.word	0x00401129

00401158 <ov_write_reg>:
 * \param p_twi TWI interface.
 * \param p_packet TWI packet.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_reg(Twi* const p_twi, twi_packet_t* const p_packet)
{
  401158:	b580      	push	{r7, lr}
  40115a:	b084      	sub	sp, #16
  40115c:	af00      	add	r7, sp, #0
  40115e:	6078      	str	r0, [r7, #4]
  401160:	6039      	str	r1, [r7, #0]
	uint32_t ul_status;

	ul_status = twi_master_write(p_twi, p_packet);
  401162:	6839      	ldr	r1, [r7, #0]
  401164:	6878      	ldr	r0, [r7, #4]
  401166:	4b04      	ldr	r3, [pc, #16]	; (401178 <ov_write_reg+0x20>)
  401168:	4798      	blx	r3
  40116a:	60f8      	str	r0, [r7, #12]

	return ul_status;
  40116c:	68fb      	ldr	r3, [r7, #12]
}
  40116e:	4618      	mov	r0, r3
  401170:	3710      	adds	r7, #16
  401172:	46bd      	mov	sp, r7
  401174:	bd80      	pop	{r7, pc}
  401176:	bf00      	nop
  401178:	004005c9 	.word	0x004005c9

0040117c <ov_write_regs>:
 * \param p_twi TWI interface.
 * \param p_reg_list Register list to be written.
 * \return 0 on success, TWID_ERROR_BUSY otherwise.
 */
uint32_t ov_write_regs(Twi* const p_twi, const ov_reg *p_reg_list)
{
  40117c:	e92d 48f0 	stmdb	sp!, {r4, r5, r6, r7, fp, lr}
  401180:	b08a      	sub	sp, #40	; 0x28
  401182:	af00      	add	r7, sp, #0
  401184:	6078      	str	r0, [r7, #4]
  401186:	6039      	str	r1, [r7, #0]
	uint32_t ul_err;
	uint32_t ul_size = 0;
  401188:	2300      	movs	r3, #0
  40118a:	627b      	str	r3, [r7, #36]	; 0x24
	twi_packet_t twi_packet_regs;
	ov_reg *p_next = (ov_reg *)p_reg_list;
  40118c:	683b      	ldr	r3, [r7, #0]
  40118e:	623b      	str	r3, [r7, #32]

	while (!((p_next->reg == OV_REG_TERM) &&
  401190:	e048      	b.n	401224 <ov_write_regs+0xa8>
			(p_next->val == OV_VAL_TERM))) {
		if (p_next->reg == 0xFE) {
  401192:	6a3b      	ldr	r3, [r7, #32]
  401194:	781b      	ldrb	r3, [r3, #0]
  401196:	2bfe      	cmp	r3, #254	; 0xfe
  401198:	d126      	bne.n	4011e8 <ov_write_regs+0x6c>
			delay_ms(5);
  40119a:	4b29      	ldr	r3, [pc, #164]	; (401240 <ov_write_regs+0xc4>)
  40119c:	4798      	blx	r3
  40119e:	4603      	mov	r3, r0
  4011a0:	4619      	mov	r1, r3
  4011a2:	f04f 0200 	mov.w	r2, #0
  4011a6:	460b      	mov	r3, r1
  4011a8:	4614      	mov	r4, r2
  4011aa:	00a6      	lsls	r6, r4, #2
  4011ac:	ea46 7693 	orr.w	r6, r6, r3, lsr #30
  4011b0:	009d      	lsls	r5, r3, #2
  4011b2:	462b      	mov	r3, r5
  4011b4:	4634      	mov	r4, r6
  4011b6:	185b      	adds	r3, r3, r1
  4011b8:	eb44 0402 	adc.w	r4, r4, r2
  4011bc:	f243 61af 	movw	r1, #13999	; 0x36af
  4011c0:	f04f 0200 	mov.w	r2, #0
  4011c4:	eb13 0b01 	adds.w	fp, r3, r1
  4011c8:	eb44 0c02 	adc.w	ip, r4, r2
  4011cc:	4658      	mov	r0, fp
  4011ce:	4661      	mov	r1, ip
  4011d0:	4c1c      	ldr	r4, [pc, #112]	; (401244 <ov_write_regs+0xc8>)
  4011d2:	f243 62b0 	movw	r2, #14000	; 0x36b0
  4011d6:	f04f 0300 	mov.w	r3, #0
  4011da:	47a0      	blx	r4
  4011dc:	4603      	mov	r3, r0
  4011de:	460c      	mov	r4, r1
  4011e0:	4618      	mov	r0, r3
  4011e2:	4b19      	ldr	r3, [pc, #100]	; (401248 <ov_write_regs+0xcc>)
  4011e4:	4798      	blx	r3
  4011e6:	e01a      	b.n	40121e <ov_write_regs+0xa2>
		} else {
			twi_packet_regs.addr[0] = p_next->reg;
  4011e8:	6a3b      	ldr	r3, [r7, #32]
  4011ea:	781b      	ldrb	r3, [r3, #0]
  4011ec:	723b      	strb	r3, [r7, #8]
			twi_packet_regs.addr_length = 1;
  4011ee:	2301      	movs	r3, #1
  4011f0:	60fb      	str	r3, [r7, #12]
			twi_packet_regs.chip = OV_I2C_SENSOR_ADDRESS;
  4011f2:	2330      	movs	r3, #48	; 0x30
  4011f4:	763b      	strb	r3, [r7, #24]
			twi_packet_regs.length = 1;
  4011f6:	2301      	movs	r3, #1
  4011f8:	617b      	str	r3, [r7, #20]
			twi_packet_regs.buffer = &(p_next->val);
  4011fa:	6a3b      	ldr	r3, [r7, #32]
  4011fc:	3301      	adds	r3, #1
  4011fe:	613b      	str	r3, [r7, #16]

			ul_err = ov_write_reg(p_twi, &twi_packet_regs);
  401200:	f107 0308 	add.w	r3, r7, #8
  401204:	4619      	mov	r1, r3
  401206:	6878      	ldr	r0, [r7, #4]
  401208:	4b10      	ldr	r3, [pc, #64]	; (40124c <ov_write_regs+0xd0>)
  40120a:	4798      	blx	r3
  40120c:	61f8      	str	r0, [r7, #28]
			ul_size++;
  40120e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401210:	3301      	adds	r3, #1
  401212:	627b      	str	r3, [r7, #36]	; 0x24

			if (ul_err == TWI_BUSY) {
  401214:	69fb      	ldr	r3, [r7, #28]
  401216:	2b08      	cmp	r3, #8
  401218:	d101      	bne.n	40121e <ov_write_regs+0xa2>
				return ul_err;
  40121a:	69fb      	ldr	r3, [r7, #28]
  40121c:	e00b      	b.n	401236 <ov_write_regs+0xba>
			}
		}

		p_next++;
  40121e:	6a3b      	ldr	r3, [r7, #32]
  401220:	3302      	adds	r3, #2
  401222:	623b      	str	r3, [r7, #32]
	while (!((p_next->reg == OV_REG_TERM) &&
  401224:	6a3b      	ldr	r3, [r7, #32]
  401226:	781b      	ldrb	r3, [r3, #0]
  401228:	2bff      	cmp	r3, #255	; 0xff
  40122a:	d1b2      	bne.n	401192 <ov_write_regs+0x16>
			(p_next->val == OV_VAL_TERM))) {
  40122c:	6a3b      	ldr	r3, [r7, #32]
  40122e:	785b      	ldrb	r3, [r3, #1]
	while (!((p_next->reg == OV_REG_TERM) &&
  401230:	2bff      	cmp	r3, #255	; 0xff
  401232:	d1ae      	bne.n	401192 <ov_write_regs+0x16>
	}
	return 0;
  401234:	2300      	movs	r3, #0
}
  401236:	4618      	mov	r0, r3
  401238:	3728      	adds	r7, #40	; 0x28
  40123a:	46bd      	mov	sp, r7
  40123c:	e8bd 88f0 	ldmia.w	sp!, {r4, r5, r6, r7, fp, pc}
  401240:	00401145 	.word	0x00401145
  401244:	004031fd 	.word	0x004031fd
  401248:	20000001 	.word	0x20000001
  40124c:	00401159 	.word	0x00401159

00401250 <ov_configure>:
 * \param p_twi TWI interface.
 * \param format Specific format to configure.
 * \return 0 on success, 1 otherwise.
 */
uint32_t ov_configure(Twi* const p_twi, const e_OV2640_format format)
{
  401250:	b580      	push	{r7, lr}
  401252:	b084      	sub	sp, #16
  401254:	af00      	add	r7, sp, #0
  401256:	6078      	str	r0, [r7, #4]
  401258:	460b      	mov	r3, r1
  40125a:	70fb      	strb	r3, [r7, #3]
	const ov_reg *p_regs_conf = NULL;
  40125c:	2300      	movs	r3, #0
  40125e:	60fb      	str	r3, [r7, #12]

	/* Common register initialization */
	switch (format) {
  401260:	78fb      	ldrb	r3, [r7, #3]
  401262:	2b11      	cmp	r3, #17
  401264:	d85c      	bhi.n	401320 <ov_configure+0xd0>
  401266:	a201      	add	r2, pc, #4	; (adr r2, 40126c <ov_configure+0x1c>)
  401268:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40126c:	004012b5 	.word	0x004012b5
  401270:	004012bb 	.word	0x004012bb
  401274:	004012c1 	.word	0x004012c1
  401278:	004012c7 	.word	0x004012c7
  40127c:	004012cd 	.word	0x004012cd
  401280:	004012d3 	.word	0x004012d3
  401284:	004012d9 	.word	0x004012d9
  401288:	004012df 	.word	0x004012df
  40128c:	004012e5 	.word	0x004012e5
  401290:	004012eb 	.word	0x004012eb
  401294:	004012f1 	.word	0x004012f1
  401298:	004012f7 	.word	0x004012f7
  40129c:	004012fd 	.word	0x004012fd
  4012a0:	00401303 	.word	0x00401303
  4012a4:	00401309 	.word	0x00401309
  4012a8:	0040130f 	.word	0x0040130f
  4012ac:	00401315 	.word	0x00401315
  4012b0:	0040131b 	.word	0x0040131b
		
	case JPEG_INIT:
		p_regs_conf = OV2640_JPEG_INIT;
  4012b4:	4b22      	ldr	r3, [pc, #136]	; (401340 <ov_configure+0xf0>)
  4012b6:	60fb      	str	r3, [r7, #12]
		break;
  4012b8:	e033      	b.n	401322 <ov_configure+0xd2>
		
	case YUV422:
		p_regs_conf = OV2640_YUV422;
  4012ba:	4b22      	ldr	r3, [pc, #136]	; (401344 <ov_configure+0xf4>)
  4012bc:	60fb      	str	r3, [r7, #12]
		break;
  4012be:	e030      	b.n	401322 <ov_configure+0xd2>
		
	case JPEG:
		p_regs_conf = OV2640_JPEG;
  4012c0:	4b21      	ldr	r3, [pc, #132]	; (401348 <ov_configure+0xf8>)
  4012c2:	60fb      	str	r3, [r7, #12]
		break;
  4012c4:	e02d      	b.n	401322 <ov_configure+0xd2>
		
	case JPEG_320x240:
		p_regs_conf = OV2640_JPEG_320x240;
  4012c6:	4b21      	ldr	r3, [pc, #132]	; (40134c <ov_configure+0xfc>)
  4012c8:	60fb      	str	r3, [r7, #12]
		break;
  4012ca:	e02a      	b.n	401322 <ov_configure+0xd2>
		
	case JPEG_640x480:
		p_regs_conf = OV2640_JPEG_640x480;
  4012cc:	4b20      	ldr	r3, [pc, #128]	; (401350 <ov_configure+0x100>)
  4012ce:	60fb      	str	r3, [r7, #12]
		break;
  4012d0:	e027      	b.n	401322 <ov_configure+0xd2>
		
	case JPEG_800x600:
		p_regs_conf = OV2640_JPEG_800x600;
  4012d2:	4b20      	ldr	r3, [pc, #128]	; (401354 <ov_configure+0x104>)
  4012d4:	60fb      	str	r3, [r7, #12]
		break;
  4012d6:	e024      	b.n	401322 <ov_configure+0xd2>
		
	case JPEG_1024x768:
		p_regs_conf = OV2640_JPEG_1024x768;
  4012d8:	4b1f      	ldr	r3, [pc, #124]	; (401358 <ov_configure+0x108>)
  4012da:	60fb      	str	r3, [r7, #12]
		break;
  4012dc:	e021      	b.n	401322 <ov_configure+0xd2>
		
	case JPEG_1280x1024:
		p_regs_conf = OV2640_JPEG_1280x1024;
  4012de:	4b1f      	ldr	r3, [pc, #124]	; (40135c <ov_configure+0x10c>)
  4012e0:	60fb      	str	r3, [r7, #12]
		break;
  4012e2:	e01e      	b.n	401322 <ov_configure+0xd2>
		
	case JPEG_1600x1200:
		p_regs_conf = OV2640_JPEG_1600x1200;
  4012e4:	4b1e      	ldr	r3, [pc, #120]	; (401360 <ov_configure+0x110>)
  4012e6:	60fb      	str	r3, [r7, #12]
		break;
  4012e8:	e01b      	b.n	401322 <ov_configure+0xd2>
		
	case QVGA_YUV422_10FPS:
		p_regs_conf = OV2640_QVGA_YUV422_10FPS;
  4012ea:	4b1e      	ldr	r3, [pc, #120]	; (401364 <ov_configure+0x114>)
  4012ec:	60fb      	str	r3, [r7, #12]
		break;
  4012ee:	e018      	b.n	401322 <ov_configure+0xd2>

	case QVGA_YUV422_15FPS:
		p_regs_conf = OV2640_QVGA_YUV422_15FPS;
  4012f0:	4b1d      	ldr	r3, [pc, #116]	; (401368 <ov_configure+0x118>)
  4012f2:	60fb      	str	r3, [r7, #12]
		break;
  4012f4:	e015      	b.n	401322 <ov_configure+0xd2>

	case QVGA_YUV422_20FPS:
		p_regs_conf = OV2640_QVGA_YUV422_20FPS;
  4012f6:	4b1d      	ldr	r3, [pc, #116]	; (40136c <ov_configure+0x11c>)
  4012f8:	60fb      	str	r3, [r7, #12]
		break;
  4012fa:	e012      	b.n	401322 <ov_configure+0xd2>

	case QVGA_YUV422_30FPS:
		p_regs_conf = OV2640_QVGA_YUV422_30FPS;
  4012fc:	4b1c      	ldr	r3, [pc, #112]	; (401370 <ov_configure+0x120>)
  4012fe:	60fb      	str	r3, [r7, #12]
		break;
  401300:	e00f      	b.n	401322 <ov_configure+0xd2>

	case QVGA_RGB888:
		p_regs_conf = OV2640_QVGA_RGB888;
  401302:	4b1c      	ldr	r3, [pc, #112]	; (401374 <ov_configure+0x124>)
  401304:	60fb      	str	r3, [r7, #12]
		break;
  401306:	e00c      	b.n	401322 <ov_configure+0xd2>

	case QQVGA_YUV422:
		p_regs_conf = OV2640_QQVGA_YUV422;
  401308:	4b1b      	ldr	r3, [pc, #108]	; (401378 <ov_configure+0x128>)
  40130a:	60fb      	str	r3, [r7, #12]
		break;
  40130c:	e009      	b.n	401322 <ov_configure+0xd2>

	case QQVGA_RGB888:
		p_regs_conf = OV2640_QQVGA_RGB888;
  40130e:	4b1b      	ldr	r3, [pc, #108]	; (40137c <ov_configure+0x12c>)
  401310:	60fb      	str	r3, [r7, #12]
		break;
  401312:	e006      	b.n	401322 <ov_configure+0xd2>

	case TEST_PATTERN:
		p_regs_conf = OV2640_TEST_PATTERN;
  401314:	4b1a      	ldr	r3, [pc, #104]	; (401380 <ov_configure+0x130>)
  401316:	60fb      	str	r3, [r7, #12]
		break;
  401318:	e003      	b.n	401322 <ov_configure+0xd2>

	case VGA_YUV422_20FPS:
		p_regs_conf = OV2640_VGA_YUV422_20FPS;
  40131a:	4b1a      	ldr	r3, [pc, #104]	; (401384 <ov_configure+0x134>)
  40131c:	60fb      	str	r3, [r7, #12]
		break;
  40131e:	e000      	b.n	401322 <ov_configure+0xd2>

	default:
		break;
  401320:	bf00      	nop
	}

	if (p_regs_conf != NULL) {
  401322:	68fb      	ldr	r3, [r7, #12]
  401324:	2b00      	cmp	r3, #0
  401326:	d005      	beq.n	401334 <ov_configure+0xe4>
		ov_write_regs( p_twi, p_regs_conf );
  401328:	68f9      	ldr	r1, [r7, #12]
  40132a:	6878      	ldr	r0, [r7, #4]
  40132c:	4b16      	ldr	r3, [pc, #88]	; (401388 <ov_configure+0x138>)
  40132e:	4798      	blx	r3
		return 0;
  401330:	2300      	movs	r3, #0
  401332:	e000      	b.n	401336 <ov_configure+0xe6>
	}

	return 1;
  401334:	2301      	movs	r3, #1
}
  401336:	4618      	mov	r0, r3
  401338:	3710      	adds	r7, #16
  40133a:	46bd      	mov	sp, r7
  40133c:	bd80      	pop	{r7, pc}
  40133e:	bf00      	nop
  401340:	004081a4 	.word	0x004081a4
  401344:	00408324 	.word	0x00408324
  401348:	00408338 	.word	0x00408338
  40134c:	0040834c 	.word	0x0040834c
  401350:	0040839c 	.word	0x0040839c
  401354:	004083f0 	.word	0x004083f0
  401358:	00408444 	.word	0x00408444
  40135c:	00408494 	.word	0x00408494
  401360:	004084e8 	.word	0x004084e8
  401364:	0040853c 	.word	0x0040853c
  401368:	0040862c 	.word	0x0040862c
  40136c:	0040871c 	.word	0x0040871c
  401370:	0040880c 	.word	0x0040880c
  401374:	004088fc 	.word	0x004088fc
  401378:	004089f0 	.word	0x004089f0
  40137c:	00408ae4 	.word	0x00408ae4
  401380:	00408bd8 	.word	0x00408bd8
  401384:	00408ccc 	.word	0x00408ccc
  401388:	0040117d 	.word	0x0040117d

0040138c <__NVIC_EnableIRQ>:
{
  40138c:	b480      	push	{r7}
  40138e:	b083      	sub	sp, #12
  401390:	af00      	add	r7, sp, #0
  401392:	4603      	mov	r3, r0
  401394:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  401396:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40139a:	2b00      	cmp	r3, #0
  40139c:	db0b      	blt.n	4013b6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40139e:	4908      	ldr	r1, [pc, #32]	; (4013c0 <__NVIC_EnableIRQ+0x34>)
  4013a0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4013a4:	095b      	lsrs	r3, r3, #5
  4013a6:	79fa      	ldrb	r2, [r7, #7]
  4013a8:	f002 021f 	and.w	r2, r2, #31
  4013ac:	2001      	movs	r0, #1
  4013ae:	fa00 f202 	lsl.w	r2, r0, r2
  4013b2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4013b6:	bf00      	nop
  4013b8:	370c      	adds	r7, #12
  4013ba:	46bd      	mov	sp, r7
  4013bc:	bc80      	pop	{r7}
  4013be:	4770      	bx	lr
  4013c0:	e000e100 	.word	0xe000e100

004013c4 <osc_get_rate>:
{
  4013c4:	b480      	push	{r7}
  4013c6:	b083      	sub	sp, #12
  4013c8:	af00      	add	r7, sp, #0
  4013ca:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4013cc:	687b      	ldr	r3, [r7, #4]
  4013ce:	2b07      	cmp	r3, #7
  4013d0:	d825      	bhi.n	40141e <osc_get_rate+0x5a>
  4013d2:	a201      	add	r2, pc, #4	; (adr r2, 4013d8 <osc_get_rate+0x14>)
  4013d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4013d8:	004013f9 	.word	0x004013f9
  4013dc:	004013ff 	.word	0x004013ff
  4013e0:	00401405 	.word	0x00401405
  4013e4:	0040140b 	.word	0x0040140b
  4013e8:	0040140f 	.word	0x0040140f
  4013ec:	00401413 	.word	0x00401413
  4013f0:	00401417 	.word	0x00401417
  4013f4:	0040141b 	.word	0x0040141b
		return OSC_SLCK_32K_RC_HZ;
  4013f8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4013fc:	e010      	b.n	401420 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4013fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401402:	e00d      	b.n	401420 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401404:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401408:	e00a      	b.n	401420 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40140a:	4b08      	ldr	r3, [pc, #32]	; (40142c <osc_get_rate+0x68>)
  40140c:	e008      	b.n	401420 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  40140e:	4b08      	ldr	r3, [pc, #32]	; (401430 <osc_get_rate+0x6c>)
  401410:	e006      	b.n	401420 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401412:	4b08      	ldr	r3, [pc, #32]	; (401434 <osc_get_rate+0x70>)
  401414:	e004      	b.n	401420 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401416:	4b07      	ldr	r3, [pc, #28]	; (401434 <osc_get_rate+0x70>)
  401418:	e002      	b.n	401420 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40141a:	4b06      	ldr	r3, [pc, #24]	; (401434 <osc_get_rate+0x70>)
  40141c:	e000      	b.n	401420 <osc_get_rate+0x5c>
	return 0;
  40141e:	2300      	movs	r3, #0
}
  401420:	4618      	mov	r0, r3
  401422:	370c      	adds	r7, #12
  401424:	46bd      	mov	sp, r7
  401426:	bc80      	pop	{r7}
  401428:	4770      	bx	lr
  40142a:	bf00      	nop
  40142c:	003d0900 	.word	0x003d0900
  401430:	007a1200 	.word	0x007a1200
  401434:	00b71b00 	.word	0x00b71b00

00401438 <sysclk_get_main_hz>:
{
  401438:	b580      	push	{r7, lr}
  40143a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  40143c:	2006      	movs	r0, #6
  40143e:	4b04      	ldr	r3, [pc, #16]	; (401450 <sysclk_get_main_hz+0x18>)
  401440:	4798      	blx	r3
  401442:	4602      	mov	r2, r0
  401444:	4613      	mov	r3, r2
  401446:	009b      	lsls	r3, r3, #2
  401448:	4413      	add	r3, r2
  40144a:	009b      	lsls	r3, r3, #2
}
  40144c:	4618      	mov	r0, r3
  40144e:	bd80      	pop	{r7, pc}
  401450:	004013c5 	.word	0x004013c5

00401454 <sysclk_get_cpu_hz>:
{
  401454:	b580      	push	{r7, lr}
  401456:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401458:	4b02      	ldr	r3, [pc, #8]	; (401464 <sysclk_get_cpu_hz+0x10>)
  40145a:	4798      	blx	r3
  40145c:	4603      	mov	r3, r0
  40145e:	085b      	lsrs	r3, r3, #1
}
  401460:	4618      	mov	r0, r3
  401462:	bd80      	pop	{r7, pc}
  401464:	00401439 	.word	0x00401439

00401468 <TC0_Handler>:
 */ 

#include "timer_interface.h"

void TC0_Handler(void)
{
  401468:	b580      	push	{r7, lr}
  40146a:	b082      	sub	sp, #8
  40146c:	af00      	add	r7, sp, #0
	uint32_t ul_status;

	// Read TC0 status.
	ul_status = tc_get_status(TC0, 0);
  40146e:	2100      	movs	r1, #0
  401470:	4809      	ldr	r0, [pc, #36]	; (401498 <TC0_Handler+0x30>)
  401472:	4b0a      	ldr	r3, [pc, #40]	; (40149c <TC0_Handler+0x34>)
  401474:	4798      	blx	r3
  401476:	6078      	str	r0, [r7, #4]

	// RC compare.
	if ((ul_status & TC_SR_CPCS) == TC_SR_CPCS) {
  401478:	687b      	ldr	r3, [r7, #4]
  40147a:	f003 0310 	and.w	r3, r3, #16
  40147e:	2b00      	cmp	r3, #0
  401480:	d006      	beq.n	401490 <TC0_Handler+0x28>
		counts++;
  401482:	4b07      	ldr	r3, [pc, #28]	; (4014a0 <TC0_Handler+0x38>)
  401484:	781b      	ldrb	r3, [r3, #0]
  401486:	b2db      	uxtb	r3, r3
  401488:	3301      	adds	r3, #1
  40148a:	b2da      	uxtb	r2, r3
  40148c:	4b04      	ldr	r3, [pc, #16]	; (4014a0 <TC0_Handler+0x38>)
  40148e:	701a      	strb	r2, [r3, #0]
	}
}
  401490:	bf00      	nop
  401492:	3708      	adds	r7, #8
  401494:	46bd      	mov	sp, r7
  401496:	bd80      	pop	{r7, pc}
  401498:	40010000 	.word	0x40010000
  40149c:	00400329 	.word	0x00400329
  4014a0:	20000aa8 	.word	0x20000aa8

004014a4 <configure_tc>:

void configure_tc(void)
{
  4014a4:	b590      	push	{r4, r7, lr}
  4014a6:	b087      	sub	sp, #28
  4014a8:	af02      	add	r7, sp, #8
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk;

	// Get system clock.
	ul_sysclk = sysclk_get_cpu_hz();
  4014aa:	4b18      	ldr	r3, [pc, #96]	; (40150c <configure_tc+0x68>)
  4014ac:	4798      	blx	r3
  4014ae:	60f8      	str	r0, [r7, #12]

	// Configure PMC.
	pmc_enable_periph_clk(ID_TC0);
  4014b0:	2017      	movs	r0, #23
  4014b2:	4b17      	ldr	r3, [pc, #92]	; (401510 <configure_tc+0x6c>)
  4014b4:	4798      	blx	r3

	// Configure TC for a 1Hz frequency and trigger on RC compare.
	tc_find_mck_divisor(TC_FREQ, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  4014b6:	1d39      	adds	r1, r7, #4
  4014b8:	f107 0208 	add.w	r2, r7, #8
  4014bc:	68fb      	ldr	r3, [r7, #12]
  4014be:	9300      	str	r3, [sp, #0]
  4014c0:	460b      	mov	r3, r1
  4014c2:	68f9      	ldr	r1, [r7, #12]
  4014c4:	2001      	movs	r0, #1
  4014c6:	4c13      	ldr	r4, [pc, #76]	; (401514 <configure_tc+0x70>)
  4014c8:	47a0      	blx	r4
	tc_init(TC0, 0, ul_tcclks | TC_CMR_CPCTRG);
  4014ca:	687b      	ldr	r3, [r7, #4]
  4014cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  4014d0:	461a      	mov	r2, r3
  4014d2:	2100      	movs	r1, #0
  4014d4:	4810      	ldr	r0, [pc, #64]	; (401518 <configure_tc+0x74>)
  4014d6:	4b11      	ldr	r3, [pc, #68]	; (40151c <configure_tc+0x78>)
  4014d8:	4798      	blx	r3
	tc_write_rc(TC0, 0, (ul_sysclk / ul_div) / TC_FREQ);
  4014da:	68bb      	ldr	r3, [r7, #8]
  4014dc:	68fa      	ldr	r2, [r7, #12]
  4014de:	fbb2 f3f3 	udiv	r3, r2, r3
  4014e2:	461a      	mov	r2, r3
  4014e4:	2100      	movs	r1, #0
  4014e6:	480c      	ldr	r0, [pc, #48]	; (401518 <configure_tc+0x74>)
  4014e8:	4b0d      	ldr	r3, [pc, #52]	; (401520 <configure_tc+0x7c>)
  4014ea:	4798      	blx	r3

	// Configure and enable interrupt on RC compare.
	NVIC_EnableIRQ((IRQn_Type) ID_TC0);
  4014ec:	2017      	movs	r0, #23
  4014ee:	4b0d      	ldr	r3, [pc, #52]	; (401524 <configure_tc+0x80>)
  4014f0:	4798      	blx	r3
	tc_enable_interrupt(TC0, 0, TC_IER_CPCS);
  4014f2:	2210      	movs	r2, #16
  4014f4:	2100      	movs	r1, #0
  4014f6:	4808      	ldr	r0, [pc, #32]	; (401518 <configure_tc+0x74>)
  4014f8:	4b0b      	ldr	r3, [pc, #44]	; (401528 <configure_tc+0x84>)
  4014fa:	4798      	blx	r3
	
	// Start the timer
	tc_start(TC0, 0);
  4014fc:	2100      	movs	r1, #0
  4014fe:	4806      	ldr	r0, [pc, #24]	; (401518 <configure_tc+0x74>)
  401500:	4b0a      	ldr	r3, [pc, #40]	; (40152c <configure_tc+0x88>)
  401502:	4798      	blx	r3
  401504:	bf00      	nop
  401506:	3714      	adds	r7, #20
  401508:	46bd      	mov	sp, r7
  40150a:	bd90      	pop	{r4, r7, pc}
  40150c:	00401455 	.word	0x00401455
  401510:	00402811 	.word	0x00402811
  401514:	0040034b 	.word	0x0040034b
  401518:	40010000 	.word	0x40010000
  40151c:	00400287 	.word	0x00400287
  401520:	004002df 	.word	0x004002df
  401524:	0040138d 	.word	0x0040138d
  401528:	00400303 	.word	0x00400303
  40152c:	004002bf 	.word	0x004002bf

00401530 <__NVIC_EnableIRQ>:
{
  401530:	b480      	push	{r7}
  401532:	b083      	sub	sp, #12
  401534:	af00      	add	r7, sp, #0
  401536:	4603      	mov	r3, r0
  401538:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  40153a:	f997 3007 	ldrsb.w	r3, [r7, #7]
  40153e:	2b00      	cmp	r3, #0
  401540:	db0b      	blt.n	40155a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  401542:	4908      	ldr	r1, [pc, #32]	; (401564 <__NVIC_EnableIRQ+0x34>)
  401544:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401548:	095b      	lsrs	r3, r3, #5
  40154a:	79fa      	ldrb	r2, [r7, #7]
  40154c:	f002 021f 	and.w	r2, r2, #31
  401550:	2001      	movs	r0, #1
  401552:	fa00 f202 	lsl.w	r2, r0, r2
  401556:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  40155a:	bf00      	nop
  40155c:	370c      	adds	r7, #12
  40155e:	46bd      	mov	sp, r7
  401560:	bc80      	pop	{r7}
  401562:	4770      	bx	lr
  401564:	e000e100 	.word	0xe000e100

00401568 <__NVIC_DisableIRQ>:
{
  401568:	b480      	push	{r7}
  40156a:	b083      	sub	sp, #12
  40156c:	af00      	add	r7, sp, #0
  40156e:	4603      	mov	r3, r0
  401570:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  401572:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401576:	2b00      	cmp	r3, #0
  401578:	db10      	blt.n	40159c <__NVIC_DisableIRQ+0x34>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  40157a:	490b      	ldr	r1, [pc, #44]	; (4015a8 <__NVIC_DisableIRQ+0x40>)
  40157c:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401580:	095b      	lsrs	r3, r3, #5
  401582:	79fa      	ldrb	r2, [r7, #7]
  401584:	f002 021f 	and.w	r2, r2, #31
  401588:	2001      	movs	r0, #1
  40158a:	fa00 f202 	lsl.w	r2, r0, r2
  40158e:	3320      	adds	r3, #32
  401590:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
  401594:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
  401598:	f3bf 8f6f 	isb	sy
}
  40159c:	bf00      	nop
  40159e:	370c      	adds	r7, #12
  4015a0:	46bd      	mov	sp, r7
  4015a2:	bc80      	pop	{r7}
  4015a4:	4770      	bx	lr
  4015a6:	bf00      	nop
  4015a8:	e000e100 	.word	0xe000e100

004015ac <__NVIC_ClearPendingIRQ>:
{
  4015ac:	b480      	push	{r7}
  4015ae:	b083      	sub	sp, #12
  4015b0:	af00      	add	r7, sp, #0
  4015b2:	4603      	mov	r3, r0
  4015b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  4015b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4015ba:	2b00      	cmp	r3, #0
  4015bc:	db0c      	blt.n	4015d8 <__NVIC_ClearPendingIRQ+0x2c>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
  4015be:	4909      	ldr	r1, [pc, #36]	; (4015e4 <__NVIC_ClearPendingIRQ+0x38>)
  4015c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4015c4:	095b      	lsrs	r3, r3, #5
  4015c6:	79fa      	ldrb	r2, [r7, #7]
  4015c8:	f002 021f 	and.w	r2, r2, #31
  4015cc:	2001      	movs	r0, #1
  4015ce:	fa00 f202 	lsl.w	r2, r0, r2
  4015d2:	3360      	adds	r3, #96	; 0x60
  4015d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  4015d8:	bf00      	nop
  4015da:	370c      	adds	r7, #12
  4015dc:	46bd      	mov	sp, r7
  4015de:	bc80      	pop	{r7}
  4015e0:	4770      	bx	lr
  4015e2:	bf00      	nop
  4015e4:	e000e100 	.word	0xe000e100

004015e8 <__NVIC_SetPriority>:
{
  4015e8:	b480      	push	{r7}
  4015ea:	b083      	sub	sp, #12
  4015ec:	af00      	add	r7, sp, #0
  4015ee:	4603      	mov	r3, r0
  4015f0:	6039      	str	r1, [r7, #0]
  4015f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
  4015f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4015f8:	2b00      	cmp	r3, #0
  4015fa:	db0a      	blt.n	401612 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  4015fc:	490d      	ldr	r1, [pc, #52]	; (401634 <__NVIC_SetPriority+0x4c>)
  4015fe:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401602:	683a      	ldr	r2, [r7, #0]
  401604:	b2d2      	uxtb	r2, r2
  401606:	0112      	lsls	r2, r2, #4
  401608:	b2d2      	uxtb	r2, r2
  40160a:	440b      	add	r3, r1
  40160c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401610:	e00a      	b.n	401628 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  401612:	4909      	ldr	r1, [pc, #36]	; (401638 <__NVIC_SetPriority+0x50>)
  401614:	79fb      	ldrb	r3, [r7, #7]
  401616:	f003 030f 	and.w	r3, r3, #15
  40161a:	3b04      	subs	r3, #4
  40161c:	683a      	ldr	r2, [r7, #0]
  40161e:	b2d2      	uxtb	r2, r2
  401620:	0112      	lsls	r2, r2, #4
  401622:	b2d2      	uxtb	r2, r2
  401624:	440b      	add	r3, r1
  401626:	761a      	strb	r2, [r3, #24]
}
  401628:	bf00      	nop
  40162a:	370c      	adds	r7, #12
  40162c:	46bd      	mov	sp, r7
  40162e:	bc80      	pop	{r7}
  401630:	4770      	bx	lr
  401632:	bf00      	nop
  401634:	e000e100 	.word	0xe000e100
  401638:	e000ed00 	.word	0xe000ed00

0040163c <osc_get_rate>:
{
  40163c:	b480      	push	{r7}
  40163e:	b083      	sub	sp, #12
  401640:	af00      	add	r7, sp, #0
  401642:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401644:	687b      	ldr	r3, [r7, #4]
  401646:	2b07      	cmp	r3, #7
  401648:	d825      	bhi.n	401696 <osc_get_rate+0x5a>
  40164a:	a201      	add	r2, pc, #4	; (adr r2, 401650 <osc_get_rate+0x14>)
  40164c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401650:	00401671 	.word	0x00401671
  401654:	00401677 	.word	0x00401677
  401658:	0040167d 	.word	0x0040167d
  40165c:	00401683 	.word	0x00401683
  401660:	00401687 	.word	0x00401687
  401664:	0040168b 	.word	0x0040168b
  401668:	0040168f 	.word	0x0040168f
  40166c:	00401693 	.word	0x00401693
		return OSC_SLCK_32K_RC_HZ;
  401670:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401674:	e010      	b.n	401698 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401676:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40167a:	e00d      	b.n	401698 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  40167c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401680:	e00a      	b.n	401698 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401682:	4b08      	ldr	r3, [pc, #32]	; (4016a4 <osc_get_rate+0x68>)
  401684:	e008      	b.n	401698 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401686:	4b08      	ldr	r3, [pc, #32]	; (4016a8 <osc_get_rate+0x6c>)
  401688:	e006      	b.n	401698 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  40168a:	4b08      	ldr	r3, [pc, #32]	; (4016ac <osc_get_rate+0x70>)
  40168c:	e004      	b.n	401698 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  40168e:	4b07      	ldr	r3, [pc, #28]	; (4016ac <osc_get_rate+0x70>)
  401690:	e002      	b.n	401698 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401692:	4b06      	ldr	r3, [pc, #24]	; (4016ac <osc_get_rate+0x70>)
  401694:	e000      	b.n	401698 <osc_get_rate+0x5c>
	return 0;
  401696:	2300      	movs	r3, #0
}
  401698:	4618      	mov	r0, r3
  40169a:	370c      	adds	r7, #12
  40169c:	46bd      	mov	sp, r7
  40169e:	bc80      	pop	{r7}
  4016a0:	4770      	bx	lr
  4016a2:	bf00      	nop
  4016a4:	003d0900 	.word	0x003d0900
  4016a8:	007a1200 	.word	0x007a1200
  4016ac:	00b71b00 	.word	0x00b71b00

004016b0 <sysclk_get_main_hz>:
{
  4016b0:	b580      	push	{r7, lr}
  4016b2:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4016b4:	2006      	movs	r0, #6
  4016b6:	4b04      	ldr	r3, [pc, #16]	; (4016c8 <sysclk_get_main_hz+0x18>)
  4016b8:	4798      	blx	r3
  4016ba:	4602      	mov	r2, r0
  4016bc:	4613      	mov	r3, r2
  4016be:	009b      	lsls	r3, r3, #2
  4016c0:	4413      	add	r3, r2
  4016c2:	009b      	lsls	r3, r3, #2
}
  4016c4:	4618      	mov	r0, r3
  4016c6:	bd80      	pop	{r7, pc}
  4016c8:	0040163d 	.word	0x0040163d

004016cc <sysclk_get_peripheral_hz>:
{
  4016cc:	b580      	push	{r7, lr}
  4016ce:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  4016d0:	4b02      	ldr	r3, [pc, #8]	; (4016dc <sysclk_get_peripheral_hz+0x10>)
  4016d2:	4798      	blx	r3
  4016d4:	4603      	mov	r3, r0
  4016d6:	085b      	lsrs	r3, r3, #1
}
  4016d8:	4618      	mov	r0, r3
  4016da:	bd80      	pop	{r7, pc}
  4016dc:	004016b1 	.word	0x004016b1

004016e0 <sysclk_enable_peripheral_clock>:
{
  4016e0:	b580      	push	{r7, lr}
  4016e2:	b082      	sub	sp, #8
  4016e4:	af00      	add	r7, sp, #0
  4016e6:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  4016e8:	6878      	ldr	r0, [r7, #4]
  4016ea:	4b03      	ldr	r3, [pc, #12]	; (4016f8 <sysclk_enable_peripheral_clock+0x18>)
  4016ec:	4798      	blx	r3
}
  4016ee:	bf00      	nop
  4016f0:	3708      	adds	r7, #8
  4016f2:	46bd      	mov	sp, r7
  4016f4:	bd80      	pop	{r7, pc}
  4016f6:	bf00      	nop
  4016f8:	00402811 	.word	0x00402811

004016fc <spi_reset>:
 * \brief Reset SPI and set it to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_reset(Spi *p_spi)
{
  4016fc:	b480      	push	{r7}
  4016fe:	b083      	sub	sp, #12
  401700:	af00      	add	r7, sp, #0
  401702:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SWRST;
  401704:	687b      	ldr	r3, [r7, #4]
  401706:	2280      	movs	r2, #128	; 0x80
  401708:	601a      	str	r2, [r3, #0]
}
  40170a:	bf00      	nop
  40170c:	370c      	adds	r7, #12
  40170e:	46bd      	mov	sp, r7
  401710:	bc80      	pop	{r7}
  401712:	4770      	bx	lr

00401714 <spi_enable>:
 * \brief Enable SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_enable(Spi *p_spi)
{
  401714:	b480      	push	{r7}
  401716:	b083      	sub	sp, #12
  401718:	af00      	add	r7, sp, #0
  40171a:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40171c:	687b      	ldr	r3, [r7, #4]
  40171e:	2201      	movs	r2, #1
  401720:	601a      	str	r2, [r3, #0]
}
  401722:	bf00      	nop
  401724:	370c      	adds	r7, #12
  401726:	46bd      	mov	sp, r7
  401728:	bc80      	pop	{r7}
  40172a:	4770      	bx	lr

0040172c <spi_disable>:
 * should check TX_EMPTY before disabling SPI.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
  40172c:	b480      	push	{r7}
  40172e:	b083      	sub	sp, #12
  401730:	af00      	add	r7, sp, #0
  401732:	6078      	str	r0, [r7, #4]
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  401734:	687b      	ldr	r3, [r7, #4]
  401736:	2202      	movs	r2, #2
  401738:	601a      	str	r2, [r3, #0]
}
  40173a:	bf00      	nop
  40173c:	370c      	adds	r7, #12
  40173e:	46bd      	mov	sp, r7
  401740:	bc80      	pop	{r7}
  401742:	4770      	bx	lr

00401744 <spi_set_slave_mode>:
 * \brief Set SPI to Slave mode.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_slave_mode(Spi *p_spi)
{
  401744:	b480      	push	{r7}
  401746:	b083      	sub	sp, #12
  401748:	af00      	add	r7, sp, #0
  40174a:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR &= (~SPI_MR_MSTR);
  40174c:	687b      	ldr	r3, [r7, #4]
  40174e:	685b      	ldr	r3, [r3, #4]
  401750:	f023 0201 	bic.w	r2, r3, #1
  401754:	687b      	ldr	r3, [r7, #4]
  401756:	605a      	str	r2, [r3, #4]
}
  401758:	bf00      	nop
  40175a:	370c      	adds	r7, #12
  40175c:	46bd      	mov	sp, r7
  40175e:	bc80      	pop	{r7}
  401760:	4770      	bx	lr

00401762 <spi_disable_mode_fault_detect>:
 * \brief Disable Mode Fault Detection.
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
  401762:	b480      	push	{r7}
  401764:	b083      	sub	sp, #12
  401766:	af00      	add	r7, sp, #0
  401768:	6078      	str	r0, [r7, #4]
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  40176a:	687b      	ldr	r3, [r7, #4]
  40176c:	685b      	ldr	r3, [r3, #4]
  40176e:	f043 0210 	orr.w	r2, r3, #16
  401772:	687b      	ldr	r3, [r7, #4]
  401774:	605a      	str	r2, [r3, #4]
}
  401776:	bf00      	nop
  401778:	370c      	adds	r7, #12
  40177a:	46bd      	mov	sp, r7
  40177c:	bc80      	pop	{r7}
  40177e:	4770      	bx	lr

00401780 <spi_enable_interrupt>:
 *
 * \param p_spi Pointer to an SPI instance.
 * \param ul_sources Interrupts to be enabled.
 */
static inline void spi_enable_interrupt(Spi *p_spi, uint32_t ul_sources)
{
  401780:	b480      	push	{r7}
  401782:	b083      	sub	sp, #12
  401784:	af00      	add	r7, sp, #0
  401786:	6078      	str	r0, [r7, #4]
  401788:	6039      	str	r1, [r7, #0]
	p_spi->SPI_IER = ul_sources;
  40178a:	687b      	ldr	r3, [r7, #4]
  40178c:	683a      	ldr	r2, [r7, #0]
  40178e:	615a      	str	r2, [r3, #20]
}
  401790:	bf00      	nop
  401792:	370c      	adds	r7, #12
  401794:	46bd      	mov	sp, r7
  401796:	bc80      	pop	{r7}
  401798:	4770      	bx	lr
	...

0040179c <wifi_command_response_handler>:
	}
}

//Handler for command complete rising-edge interrupt from ESP32. When this is triggered, it is time to process
//the response of the ESP32.
void wifi_command_response_handler(uint32_t ul_id, uint32_t ul_mask) {
  40179c:	b580      	push	{r7, lr}
  40179e:	b084      	sub	sp, #16
  4017a0:	af00      	add	r7, sp, #0
  4017a2:	6078      	str	r0, [r7, #4]
  4017a4:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);
	
	wifi_comm_success = true;
  4017a6:	4b0d      	ldr	r3, [pc, #52]	; (4017dc <wifi_command_response_handler+0x40>)
  4017a8:	2201      	movs	r2, #1
  4017aa:	701a      	strb	r2, [r3, #0]
	process_data_wifi();
  4017ac:	4b0c      	ldr	r3, [pc, #48]	; (4017e0 <wifi_command_response_handler+0x44>)
  4017ae:	4798      	blx	r3
	//throw out entire buffer and restart input position 
	for (int jj=0; jj<MAX_INPUT_WIFI; jj++) {
  4017b0:	2300      	movs	r3, #0
  4017b2:	60fb      	str	r3, [r7, #12]
  4017b4:	e007      	b.n	4017c6 <wifi_command_response_handler+0x2a>
		input_line_wifi[jj] = 0;
  4017b6:	4a0b      	ldr	r2, [pc, #44]	; (4017e4 <wifi_command_response_handler+0x48>)
  4017b8:	68fb      	ldr	r3, [r7, #12]
  4017ba:	4413      	add	r3, r2
  4017bc:	2200      	movs	r2, #0
  4017be:	701a      	strb	r2, [r3, #0]
	for (int jj=0; jj<MAX_INPUT_WIFI; jj++) {
  4017c0:	68fb      	ldr	r3, [r7, #12]
  4017c2:	3301      	adds	r3, #1
  4017c4:	60fb      	str	r3, [r7, #12]
  4017c6:	68fb      	ldr	r3, [r7, #12]
  4017c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  4017cc:	dbf3      	blt.n	4017b6 <wifi_command_response_handler+0x1a>
	}
	input_pos_wifi = 0;
  4017ce:	4b06      	ldr	r3, [pc, #24]	; (4017e8 <wifi_command_response_handler+0x4c>)
  4017d0:	2200      	movs	r2, #0
  4017d2:	601a      	str	r2, [r3, #0]
}
  4017d4:	bf00      	nop
  4017d6:	3710      	adds	r7, #16
  4017d8:	46bd      	mov	sp, r7
  4017da:	bd80      	pop	{r7, pc}
  4017dc:	20000e99 	.word	0x20000e99
  4017e0:	004017ed 	.word	0x004017ed
  4017e4:	20000aac 	.word	0x20000aac
  4017e8:	20000e9c 	.word	0x20000e9c

004017ec <process_data_wifi>:
}

//Processes the response of the ESP32, which should be stored in
//the buffer filled by process incoming byte wifi. This processing should be looking for certain
//responses that the ESP32 should give, such as SUCCESS when test is sent to it.
void process_data_wifi (void) {
  4017ec:	b580      	push	{r7, lr}
  4017ee:	af00      	add	r7, sp, #0
	if (strstr(input_line_wifi, "SUCCESS")) { //check if uart connection is available
  4017f0:	4905      	ldr	r1, [pc, #20]	; (401808 <process_data_wifi+0x1c>)
  4017f2:	4806      	ldr	r0, [pc, #24]	; (40180c <process_data_wifi+0x20>)
  4017f4:	4b06      	ldr	r3, [pc, #24]	; (401810 <process_data_wifi+0x24>)
  4017f6:	4798      	blx	r3
  4017f8:	4603      	mov	r3, r0
  4017fa:	2b00      	cmp	r3, #0
  4017fc:	d002      	beq.n	401804 <process_data_wifi+0x18>
		processing_done_flag = true; //this flag is used in main()
  4017fe:	4b05      	ldr	r3, [pc, #20]	; (401814 <process_data_wifi+0x28>)
  401800:	2201      	movs	r2, #1
  401802:	701a      	strb	r2, [r3, #0]
	}
}
  401804:	bf00      	nop
  401806:	bd80      	pop	{r7, pc}
  401808:	00408dbc 	.word	0x00408dbc
  40180c:	20000aac 	.word	0x20000aac
  401810:	00403a71 	.word	0x00403a71
  401814:	200009ec 	.word	0x200009ec

00401818 <wifi_provision_handler>:

//Handler for button to initiate provisioning mode of the ESP32. Should set a flag indicating a request to 
//initiate provisioning mode.
void wifi_provision_handler(uint32_t ul_id, uint32_t ul_mask) {
  401818:	b480      	push	{r7}
  40181a:	b083      	sub	sp, #12
  40181c:	af00      	add	r7, sp, #0
  40181e:	6078      	str	r0, [r7, #4]
  401820:	6039      	str	r1, [r7, #0]
	unused(ul_id);
	unused(ul_mask);
	
	wifi_provision_flag = true; //flag to initiate provisioning
  401822:	4b04      	ldr	r3, [pc, #16]	; (401834 <wifi_provision_handler+0x1c>)
  401824:	2201      	movs	r2, #1
  401826:	701a      	strb	r2, [r3, #0]
}
  401828:	bf00      	nop
  40182a:	370c      	adds	r7, #12
  40182c:	46bd      	mov	sp, r7
  40182e:	bc80      	pop	{r7}
  401830:	4770      	bx	lr
  401832:	bf00      	nop
  401834:	20000ea0 	.word	0x20000ea0

00401838 <configure_usart_wifi>:
		}
	}
}

//Configuration of USART port used to communicate with the ESP32.
void configure_usart_wifi(void) {
  401838:	b5b0      	push	{r4, r5, r7, lr}
  40183a:	b086      	sub	sp, #24
  40183c:	af00      	add	r7, sp, #0
	gpio_configure_pin(PIN_USART0_RXD_IDX, PIN_USART0_RXD_FLAGS);
  40183e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401842:	2005      	movs	r0, #5
  401844:	4b18      	ldr	r3, [pc, #96]	; (4018a8 <configure_usart_wifi+0x70>)
  401846:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
  401848:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40184c:	2006      	movs	r0, #6
  40184e:	4b16      	ldr	r3, [pc, #88]	; (4018a8 <configure_usart_wifi+0x70>)
  401850:	4798      	blx	r3
	
	
	const sam_usart_opt_t usart_console_settings = {
  401852:	4b16      	ldr	r3, [pc, #88]	; (4018ac <configure_usart_wifi+0x74>)
  401854:	463c      	mov	r4, r7
  401856:	461d      	mov	r5, r3
  401858:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
  40185a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
  40185c:	e895 0003 	ldmia.w	r5, {r0, r1}
  401860:	e884 0003 	stmia.w	r4, {r0, r1}
		/* This field is only used in IrDA mode. */
		0
	};
	
	/* Enable the peripheral clock in the PMC. */
	sysclk_enable_peripheral_clock(WIFI_USART_ID);
  401864:	200e      	movs	r0, #14
  401866:	4b12      	ldr	r3, [pc, #72]	; (4018b0 <configure_usart_wifi+0x78>)
  401868:	4798      	blx	r3

	/* Configure USART in serial mode. */
	usart_init_rs232(WIFI_USART, &usart_console_settings, sysclk_get_peripheral_hz());
  40186a:	4b12      	ldr	r3, [pc, #72]	; (4018b4 <configure_usart_wifi+0x7c>)
  40186c:	4798      	blx	r3
  40186e:	4602      	mov	r2, r0
  401870:	463b      	mov	r3, r7
  401872:	4619      	mov	r1, r3
  401874:	4810      	ldr	r0, [pc, #64]	; (4018b8 <configure_usart_wifi+0x80>)
  401876:	4b11      	ldr	r3, [pc, #68]	; (4018bc <configure_usart_wifi+0x84>)
  401878:	4798      	blx	r3

	/* Disable all the interrupts. */
	usart_disable_interrupt(WIFI_USART, ALL_INTERRUPT_MASK);
  40187a:	f04f 31ff 	mov.w	r1, #4294967295
  40187e:	480e      	ldr	r0, [pc, #56]	; (4018b8 <configure_usart_wifi+0x80>)
  401880:	4b0f      	ldr	r3, [pc, #60]	; (4018c0 <configure_usart_wifi+0x88>)
  401882:	4798      	blx	r3

	/* Enable the receiver and transmitter. */
	usart_enable_tx(WIFI_USART);
  401884:	480c      	ldr	r0, [pc, #48]	; (4018b8 <configure_usart_wifi+0x80>)
  401886:	4b0f      	ldr	r3, [pc, #60]	; (4018c4 <configure_usart_wifi+0x8c>)
  401888:	4798      	blx	r3
	usart_enable_rx(WIFI_USART);
  40188a:	480b      	ldr	r0, [pc, #44]	; (4018b8 <configure_usart_wifi+0x80>)
  40188c:	4b0e      	ldr	r3, [pc, #56]	; (4018c8 <configure_usart_wifi+0x90>)
  40188e:	4798      	blx	r3

	/* Configure and enable interrupt of USART. */
	NVIC_EnableIRQ(WIFI_USART_IRQn);
  401890:	200e      	movs	r0, #14
  401892:	4b0e      	ldr	r3, [pc, #56]	; (4018cc <configure_usart_wifi+0x94>)
  401894:	4798      	blx	r3
	
	usart_enable_interrupt(WIFI_USART, US_IER_RXRDY); 
  401896:	2101      	movs	r1, #1
  401898:	4807      	ldr	r0, [pc, #28]	; (4018b8 <configure_usart_wifi+0x80>)
  40189a:	4b0d      	ldr	r3, [pc, #52]	; (4018d0 <configure_usart_wifi+0x98>)
  40189c:	4798      	blx	r3
	//every time receive byte, flip bit in register, 
	//so we know there's something to do w/ new data, interrupt gets triggered by this
}
  40189e:	bf00      	nop
  4018a0:	3718      	adds	r7, #24
  4018a2:	46bd      	mov	sp, r7
  4018a4:	bdb0      	pop	{r4, r5, r7, pc}
  4018a6:	bf00      	nop
  4018a8:	004021a5 	.word	0x004021a5
  4018ac:	00408dc4 	.word	0x00408dc4
  4018b0:	004016e1 	.word	0x004016e1
  4018b4:	004016cd 	.word	0x004016cd
  4018b8:	40024000 	.word	0x40024000
  4018bc:	004007a9 	.word	0x004007a9
  4018c0:	004008a7 	.word	0x004008a7
  4018c4:	0040082d 	.word	0x0040082d
  4018c8:	0040085d 	.word	0x0040085d
  4018cc:	00401531 	.word	0x00401531
  4018d0:	0040088d 	.word	0x0040088d

004018d4 <configure_wifi_comm_pin>:

//Configuration of command complete rising-edge interrupt.
void configure_wifi_comm_pin(void) {
  4018d4:	b590      	push	{r4, r7, lr}
  4018d6:	b083      	sub	sp, #12
  4018d8:	af02      	add	r7, sp, #8
	/* Configure PIO clock. */
	pmc_enable_periph_clk(WIFI_COMM_ID);
  4018da:	200b      	movs	r0, #11
  4018dc:	4b0a      	ldr	r3, [pc, #40]	; (401908 <configure_wifi_comm_pin+0x34>)
  4018de:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h -- look for rising edge
	**/
	pio_handler_set(WIFI_COMM_PIO, WIFI_COMM_ID, WIFI_COMM_PIN_MSK,
  4018e0:	4b0a      	ldr	r3, [pc, #40]	; (40190c <configure_wifi_comm_pin+0x38>)
  4018e2:	9300      	str	r3, [sp, #0]
  4018e4:	2370      	movs	r3, #112	; 0x70
  4018e6:	2209      	movs	r2, #9
  4018e8:	210b      	movs	r1, #11
  4018ea:	4809      	ldr	r0, [pc, #36]	; (401910 <configure_wifi_comm_pin+0x3c>)
  4018ec:	4c09      	ldr	r4, [pc, #36]	; (401914 <configure_wifi_comm_pin+0x40>)
  4018ee:	47a0      	blx	r4
			WIFI_COMM_ATTR, wifi_command_response_handler);

	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type)WIFI_COMM_ID);
  4018f0:	200b      	movs	r0, #11
  4018f2:	4b09      	ldr	r3, [pc, #36]	; (401918 <configure_wifi_comm_pin+0x44>)
  4018f4:	4798      	blx	r3

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(WIFI_COMM_PIO, WIFI_COMM_PIN_MSK);
  4018f6:	2109      	movs	r1, #9
  4018f8:	4805      	ldr	r0, [pc, #20]	; (401910 <configure_wifi_comm_pin+0x3c>)
  4018fa:	4b08      	ldr	r3, [pc, #32]	; (40191c <configure_wifi_comm_pin+0x48>)
  4018fc:	4798      	blx	r3
}
  4018fe:	bf00      	nop
  401900:	3704      	adds	r7, #4
  401902:	46bd      	mov	sp, r7
  401904:	bd90      	pop	{r4, r7, pc}
  401906:	bf00      	nop
  401908:	00402811 	.word	0x00402811
  40190c:	0040179d 	.word	0x0040179d
  401910:	400e0e00 	.word	0x400e0e00
  401914:	004024a5 	.word	0x004024a5
  401918:	00401531 	.word	0x00401531
  40191c:	00402143 	.word	0x00402143

00401920 <configure_wifi_provision_pin>:

//Configuration of button interrupt to initiate provisioning mode.
void configure_wifi_provision_pin(void) {
  401920:	b590      	push	{r4, r7, lr}
  401922:	b083      	sub	sp, #12
  401924:	af02      	add	r7, sp, #8
	/* Configure PIO clock. */
	pmc_enable_periph_clk(WIFI_PROV_ID);
  401926:	200b      	movs	r0, #11
  401928:	4b0a      	ldr	r3, [pc, #40]	; (401954 <configure_wifi_provision_pin+0x34>)
  40192a:	4798      	blx	r3

	/* Initialize PIO interrupt handler, see PIO definition in conf_board.h -- look for rising edge
	**/
	pio_handler_set(WIFI_PROV_PIO, WIFI_PROV_ID, WIFI_PROV_PIN_MSK,
  40192c:	4b0a      	ldr	r3, [pc, #40]	; (401958 <configure_wifi_provision_pin+0x38>)
  40192e:	9300      	str	r3, [sp, #0]
  401930:	2379      	movs	r3, #121	; 0x79
  401932:	2202      	movs	r2, #2
  401934:	210b      	movs	r1, #11
  401936:	4809      	ldr	r0, [pc, #36]	; (40195c <configure_wifi_provision_pin+0x3c>)
  401938:	4c09      	ldr	r4, [pc, #36]	; (401960 <configure_wifi_provision_pin+0x40>)
  40193a:	47a0      	blx	r4
			WIFI_PROV_ATTR, wifi_provision_handler);

	/* Enable PIO controller IRQs. */
	NVIC_EnableIRQ((IRQn_Type)WIFI_PROV_ID);
  40193c:	200b      	movs	r0, #11
  40193e:	4b09      	ldr	r3, [pc, #36]	; (401964 <configure_wifi_provision_pin+0x44>)
  401940:	4798      	blx	r3

	/* Enable PIO interrupt lines. */
	pio_enable_interrupt(WIFI_PROV_PIO, WIFI_PROV_PIN_MSK);
  401942:	2102      	movs	r1, #2
  401944:	4805      	ldr	r0, [pc, #20]	; (40195c <configure_wifi_provision_pin+0x3c>)
  401946:	4b08      	ldr	r3, [pc, #32]	; (401968 <configure_wifi_provision_pin+0x48>)
  401948:	4798      	blx	r3
}
  40194a:	bf00      	nop
  40194c:	3704      	adds	r7, #4
  40194e:	46bd      	mov	sp, r7
  401950:	bd90      	pop	{r4, r7, pc}
  401952:	bf00      	nop
  401954:	00402811 	.word	0x00402811
  401958:	00401819 	.word	0x00401819
  40195c:	400e0e00 	.word	0x400e0e00
  401960:	004024a5 	.word	0x004024a5
  401964:	00401531 	.word	0x00401531
  401968:	00402143 	.word	0x00402143

0040196c <configure_spi>:

//Configuration of SPI port and interrupts used to send images to the ESP32.
void configure_spi(void) {
  40196c:	b580      	push	{r7, lr}
  40196e:	af00      	add	r7, sp, #0
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  401970:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401974:	200c      	movs	r0, #12
  401976:	4b10      	ldr	r3, [pc, #64]	; (4019b8 <configure_spi+0x4c>)
  401978:	4798      	blx	r3
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  40197a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  40197e:	200d      	movs	r0, #13
  401980:	4b0d      	ldr	r3, [pc, #52]	; (4019b8 <configure_spi+0x4c>)
  401982:	4798      	blx	r3
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  401984:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401988:	200e      	movs	r0, #14
  40198a:	4b0b      	ldr	r3, [pc, #44]	; (4019b8 <configure_spi+0x4c>)
  40198c:	4798      	blx	r3
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  40198e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401992:	200b      	movs	r0, #11
  401994:	4b08      	ldr	r3, [pc, #32]	; (4019b8 <configure_spi+0x4c>)
  401996:	4798      	blx	r3
	
	/* Configure SPI interrupts for slave only. */
	NVIC_DisableIRQ(SPI_IRQn);
  401998:	2015      	movs	r0, #21
  40199a:	4b08      	ldr	r3, [pc, #32]	; (4019bc <configure_spi+0x50>)
  40199c:	4798      	blx	r3
	NVIC_ClearPendingIRQ(SPI_IRQn);
  40199e:	2015      	movs	r0, #21
  4019a0:	4b07      	ldr	r3, [pc, #28]	; (4019c0 <configure_spi+0x54>)
  4019a2:	4798      	blx	r3
	NVIC_SetPriority(SPI_IRQn, 0);
  4019a4:	2100      	movs	r1, #0
  4019a6:	2015      	movs	r0, #21
  4019a8:	4b06      	ldr	r3, [pc, #24]	; (4019c4 <configure_spi+0x58>)
  4019aa:	4798      	blx	r3
	NVIC_EnableIRQ(SPI_IRQn);
  4019ac:	2015      	movs	r0, #21
  4019ae:	4b06      	ldr	r3, [pc, #24]	; (4019c8 <configure_spi+0x5c>)
  4019b0:	4798      	blx	r3
}
  4019b2:	bf00      	nop
  4019b4:	bd80      	pop	{r7, pc}
  4019b6:	bf00      	nop
  4019b8:	004021a5 	.word	0x004021a5
  4019bc:	00401569 	.word	0x00401569
  4019c0:	004015ad 	.word	0x004015ad
  4019c4:	004015e9 	.word	0x004015e9
  4019c8:	00401531 	.word	0x00401531

004019cc <spi_peripheral_initialize>:

/*Initialize the SPI port as a peripheral (slave) device. Note:
The embedded industry is trying to phase out the master/slave terminology that is widespread.
In the SPI example project, this function is called spi slave initialize, just so you know where to
look. For more details about this topic in general, you can start here and here.*/
void spi_peripheral_initialize(void) {
  4019cc:	b580      	push	{r7, lr}
  4019ce:	af00      	add	r7, sp, #0
	spi_enable_clock(SPI);
  4019d0:	4815      	ldr	r0, [pc, #84]	; (401a28 <spi_peripheral_initialize+0x5c>)
  4019d2:	4b16      	ldr	r3, [pc, #88]	; (401a2c <spi_peripheral_initialize+0x60>)
  4019d4:	4798      	blx	r3
	spi_disable(SPI);
  4019d6:	4814      	ldr	r0, [pc, #80]	; (401a28 <spi_peripheral_initialize+0x5c>)
  4019d8:	4b15      	ldr	r3, [pc, #84]	; (401a30 <spi_peripheral_initialize+0x64>)
  4019da:	4798      	blx	r3
	spi_reset(SPI);
  4019dc:	4812      	ldr	r0, [pc, #72]	; (401a28 <spi_peripheral_initialize+0x5c>)
  4019de:	4b15      	ldr	r3, [pc, #84]	; (401a34 <spi_peripheral_initialize+0x68>)
  4019e0:	4798      	blx	r3
	spi_set_slave_mode(SPI);
  4019e2:	4811      	ldr	r0, [pc, #68]	; (401a28 <spi_peripheral_initialize+0x5c>)
  4019e4:	4b14      	ldr	r3, [pc, #80]	; (401a38 <spi_peripheral_initialize+0x6c>)
  4019e6:	4798      	blx	r3
	spi_disable_mode_fault_detect(SPI);
  4019e8:	480f      	ldr	r0, [pc, #60]	; (401a28 <spi_peripheral_initialize+0x5c>)
  4019ea:	4b14      	ldr	r3, [pc, #80]	; (401a3c <spi_peripheral_initialize+0x70>)
  4019ec:	4798      	blx	r3
	spi_set_peripheral_chip_select_value(SPI, SPI_CHIP_PCS);
  4019ee:	210e      	movs	r1, #14
  4019f0:	480d      	ldr	r0, [pc, #52]	; (401a28 <spi_peripheral_initialize+0x5c>)
  4019f2:	4b13      	ldr	r3, [pc, #76]	; (401a40 <spi_peripheral_initialize+0x74>)
  4019f4:	4798      	blx	r3
	spi_set_clock_polarity(SPI, SPI_CHIP_SEL, SPI_CLK_POLARITY);
  4019f6:	2200      	movs	r2, #0
  4019f8:	2100      	movs	r1, #0
  4019fa:	480b      	ldr	r0, [pc, #44]	; (401a28 <spi_peripheral_initialize+0x5c>)
  4019fc:	4b11      	ldr	r3, [pc, #68]	; (401a44 <spi_peripheral_initialize+0x78>)
  4019fe:	4798      	blx	r3
	spi_set_clock_phase(SPI, SPI_CHIP_SEL, SPI_CLK_PHASE);
  401a00:	2200      	movs	r2, #0
  401a02:	2100      	movs	r1, #0
  401a04:	4808      	ldr	r0, [pc, #32]	; (401a28 <spi_peripheral_initialize+0x5c>)
  401a06:	4b10      	ldr	r3, [pc, #64]	; (401a48 <spi_peripheral_initialize+0x7c>)
  401a08:	4798      	blx	r3
	spi_set_bits_per_transfer(SPI, SPI_CHIP_SEL, SPI_CSR_BITS_8_BIT);
  401a0a:	2200      	movs	r2, #0
  401a0c:	2100      	movs	r1, #0
  401a0e:	4806      	ldr	r0, [pc, #24]	; (401a28 <spi_peripheral_initialize+0x5c>)
  401a10:	4b0e      	ldr	r3, [pc, #56]	; (401a4c <spi_peripheral_initialize+0x80>)
  401a12:	4798      	blx	r3
	spi_enable_interrupt(SPI, SPI_IER_RDRF);
  401a14:	2101      	movs	r1, #1
  401a16:	4804      	ldr	r0, [pc, #16]	; (401a28 <spi_peripheral_initialize+0x5c>)
  401a18:	4b0d      	ldr	r3, [pc, #52]	; (401a50 <spi_peripheral_initialize+0x84>)
  401a1a:	4798      	blx	r3
	spi_enable(SPI);
  401a1c:	4802      	ldr	r0, [pc, #8]	; (401a28 <spi_peripheral_initialize+0x5c>)
  401a1e:	4b0d      	ldr	r3, [pc, #52]	; (401a54 <spi_peripheral_initialize+0x88>)
  401a20:	4798      	blx	r3
}
  401a22:	bf00      	nop
  401a24:	bd80      	pop	{r7, pc}
  401a26:	bf00      	nop
  401a28:	40008000 	.word	0x40008000
  401a2c:	00400155 	.word	0x00400155
  401a30:	0040172d 	.word	0x0040172d
  401a34:	004016fd 	.word	0x004016fd
  401a38:	00401745 	.word	0x00401745
  401a3c:	00401763 	.word	0x00401763
  401a40:	00400171 	.word	0x00400171
  401a44:	004001a3 	.word	0x004001a3
  401a48:	004001f1 	.word	0x004001f1
  401a4c:	0040023f 	.word	0x0040023f
  401a50:	00401781 	.word	0x00401781
  401a54:	00401715 	.word	0x00401715

00401a58 <prepare_spi_transfer>:


//Set necessary parameters to prepare for SPI transfer. Note:
//Same as above. In the SPI example project, this function corresponds to the spi slave transfer
//function.
void prepare_spi_transfer(void) {
  401a58:	b480      	push	{r7}
  401a5a:	af00      	add	r7, sp, #0
	transfer_len = 100000;
  401a5c:	4b04      	ldr	r3, [pc, #16]	; (401a70 <prepare_spi_transfer+0x18>)
  401a5e:	4a05      	ldr	r2, [pc, #20]	; (401a74 <prepare_spi_transfer+0x1c>)
  401a60:	601a      	str	r2, [r3, #0]
	transfer_index = 0;
  401a62:	4b05      	ldr	r3, [pc, #20]	; (401a78 <prepare_spi_transfer+0x20>)
  401a64:	2200      	movs	r2, #0
  401a66:	601a      	str	r2, [r3, #0]
}
  401a68:	bf00      	nop
  401a6a:	46bd      	mov	sp, r7
  401a6c:	bc80      	pop	{r7}
  401a6e:	4770      	bx	lr
  401a70:	200009e8 	.word	0x200009e8
  401a74:	000186a0 	.word	0x000186a0
  401a78:	200009e4 	.word	0x200009e4

00401a7c <write_wifi_command>:

//Writes a command (comm) to the ESP32,
//and waits either for an acknowledgment (via the command complete pin) or a timeout. The
//timeout can be created by setting the global variable counts to zero, which will automatically
//increment every second, and waiting while counts < cnt.
void write_wifi_command(char* comm, uint8_t cnt) {
  401a7c:	b580      	push	{r7, lr}
  401a7e:	b082      	sub	sp, #8
  401a80:	af00      	add	r7, sp, #0
  401a82:	6078      	str	r0, [r7, #4]
  401a84:	460b      	mov	r3, r1
  401a86:	70fb      	strb	r3, [r7, #3]
	//write command to ESP32
	usart_write_line(WIFI_USART, comm);
  401a88:	6879      	ldr	r1, [r7, #4]
  401a8a:	480e      	ldr	r0, [pc, #56]	; (401ac4 <write_wifi_command+0x48>)
  401a8c:	4b0e      	ldr	r3, [pc, #56]	; (401ac8 <write_wifi_command+0x4c>)
  401a8e:	4798      	blx	r3
	
	//timeout: reset counts to zero
	counts = 0;
  401a90:	4b0e      	ldr	r3, [pc, #56]	; (401acc <write_wifi_command+0x50>)
  401a92:	2200      	movs	r2, #0
  401a94:	701a      	strb	r2, [r3, #0]
	
	wifi_comm_success = false;
  401a96:	4b0e      	ldr	r3, [pc, #56]	; (401ad0 <write_wifi_command+0x54>)
  401a98:	2200      	movs	r2, #0
  401a9a:	701a      	strb	r2, [r3, #0]
	while (counts < cnt) {
  401a9c:	e008      	b.n	401ab0 <write_wifi_command+0x34>
		//wait for acknowledgment
		if (wifi_comm_success) { //if receive response faster, return immediately
  401a9e:	4b0c      	ldr	r3, [pc, #48]	; (401ad0 <write_wifi_command+0x54>)
  401aa0:	781b      	ldrb	r3, [r3, #0]
  401aa2:	b2db      	uxtb	r3, r3
  401aa4:	2b00      	cmp	r3, #0
  401aa6:	d003      	beq.n	401ab0 <write_wifi_command+0x34>
			wifi_comm_success = false;
  401aa8:	4b09      	ldr	r3, [pc, #36]	; (401ad0 <write_wifi_command+0x54>)
  401aaa:	2200      	movs	r2, #0
  401aac:	701a      	strb	r2, [r3, #0]
			return; 
  401aae:	e005      	b.n	401abc <write_wifi_command+0x40>
	while (counts < cnt) {
  401ab0:	4b06      	ldr	r3, [pc, #24]	; (401acc <write_wifi_command+0x50>)
  401ab2:	781b      	ldrb	r3, [r3, #0]
  401ab4:	b2db      	uxtb	r3, r3
  401ab6:	78fa      	ldrb	r2, [r7, #3]
  401ab8:	429a      	cmp	r2, r3
  401aba:	d8f0      	bhi.n	401a9e <write_wifi_command+0x22>
		}
	}
}
  401abc:	3708      	adds	r7, #8
  401abe:	46bd      	mov	sp, r7
  401ac0:	bd80      	pop	{r7, pc}
  401ac2:	bf00      	nop
  401ac4:	40024000 	.word	0x40024000
  401ac8:	0040093d 	.word	0x0040093d
  401acc:	20000aa8 	.word	0x20000aa8
  401ad0:	20000e99 	.word	0x20000e99

00401ad4 <write_image_to_web>:
image you want to transfer.
3. The ESP32 will then set the command complete pin low and begin transferring the image
over SPI.
4. After the image is done sending, the ESP32 will set the command complete pin high. The
MCU should sense this and then move on */
void write_image_to_web(void) {
  401ad4:	b580      	push	{r7, lr}
  401ad6:	b094      	sub	sp, #80	; 0x50
  401ad8:	af00      	add	r7, sp, #0
	//check if image length is nonzero
	if (transfer_len) {
  401ada:	4b0b      	ldr	r3, [pc, #44]	; (401b08 <write_image_to_web+0x34>)
  401adc:	681b      	ldr	r3, [r3, #0]
  401ade:	2b00      	cmp	r3, #0
  401ae0:	d00e      	beq.n	401b00 <write_image_to_web+0x2c>
		//1. configure SPI interface to be ready by setting parameters
		prepare_spi_transfer();
  401ae2:	4b0a      	ldr	r3, [pc, #40]	; (401b0c <write_image_to_web+0x38>)
  401ae4:	4798      	blx	r3
		//2. issue command "image transfer" //image length is a global (property of camera)
		//format string first, then use it
		char comm_str[80];
		//uint8_t image_len = 100;
		sprintf(comm_str, "image transfer %d\r\n", image_len);
  401ae6:	4b0a      	ldr	r3, [pc, #40]	; (401b10 <write_image_to_web+0x3c>)
  401ae8:	781b      	ldrb	r3, [r3, #0]
  401aea:	461a      	mov	r2, r3
  401aec:	463b      	mov	r3, r7
  401aee:	4909      	ldr	r1, [pc, #36]	; (401b14 <write_image_to_web+0x40>)
  401af0:	4618      	mov	r0, r3
  401af2:	4b09      	ldr	r3, [pc, #36]	; (401b18 <write_image_to_web+0x44>)
  401af4:	4798      	blx	r3
		
		write_wifi_command(comm_str, 3); //length of image we want to transfer?
  401af6:	463b      	mov	r3, r7
  401af8:	2103      	movs	r1, #3
  401afa:	4618      	mov	r0, r3
  401afc:	4b07      	ldr	r3, [pc, #28]	; (401b1c <write_image_to_web+0x48>)
  401afe:	4798      	blx	r3
	}
}
  401b00:	bf00      	nop
  401b02:	3750      	adds	r7, #80	; 0x50
  401b04:	46bd      	mov	sp, r7
  401b06:	bd80      	pop	{r7, pc}
  401b08:	200009e8 	.word	0x200009e8
  401b0c:	00401a59 	.word	0x00401a59
  401b10:	20000aa0 	.word	0x20000aa0
  401b14:	00408ddc 	.word	0x00408ddc
  401b18:	004035f9 	.word	0x004035f9
  401b1c:	00401a7d 	.word	0x00401a7d

00401b20 <sysclk_enable_peripheral_clock>:
{
  401b20:	b580      	push	{r7, lr}
  401b22:	b082      	sub	sp, #8
  401b24:	af00      	add	r7, sp, #0
  401b26:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  401b28:	6878      	ldr	r0, [r7, #4]
  401b2a:	4b03      	ldr	r3, [pc, #12]	; (401b38 <sysclk_enable_peripheral_clock+0x18>)
  401b2c:	4798      	blx	r3
}
  401b2e:	bf00      	nop
  401b30:	3708      	adds	r7, #8
  401b32:	46bd      	mov	sp, r7
  401b34:	bd80      	pop	{r7, pc}
  401b36:	bf00      	nop
  401b38:	00402811 	.word	0x00402811

00401b3c <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  401b3c:	b580      	push	{r7, lr}
  401b3e:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  401b40:	200b      	movs	r0, #11
  401b42:	4b03      	ldr	r3, [pc, #12]	; (401b50 <ioport_init+0x14>)
  401b44:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  401b46:	200c      	movs	r0, #12
  401b48:	4b01      	ldr	r3, [pc, #4]	; (401b50 <ioport_init+0x14>)
  401b4a:	4798      	blx	r3
	arch_ioport_init();
}
  401b4c:	bf00      	nop
  401b4e:	bd80      	pop	{r7, pc}
  401b50:	00401b21 	.word	0x00401b21

00401b54 <board_init>:
#include <asf.h>
#include <board.h>
#include <conf_board.h>

void board_init(void)
{
  401b54:	b580      	push	{r7, lr}
  401b56:	af00      	add	r7, sp, #0
	/* This function is meant to contain board-specific initialization code
	 * for, e.g., the I/O pins. The initialization can rely on application-
	 * specific board configuration, found in conf_board.h.
	 */
	
	ioport_init();
  401b58:	4b01      	ldr	r3, [pc, #4]	; (401b60 <board_init+0xc>)
  401b5a:	4798      	blx	r3
}
  401b5c:	bf00      	nop
  401b5e:	bd80      	pop	{r7, pc}
  401b60:	00401b3d 	.word	0x00401b3d

00401b64 <osc_enable>:
{
  401b64:	b580      	push	{r7, lr}
  401b66:	b082      	sub	sp, #8
  401b68:	af00      	add	r7, sp, #0
  401b6a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401b6c:	687b      	ldr	r3, [r7, #4]
  401b6e:	2b07      	cmp	r3, #7
  401b70:	d831      	bhi.n	401bd6 <osc_enable+0x72>
  401b72:	a201      	add	r2, pc, #4	; (adr r2, 401b78 <osc_enable+0x14>)
  401b74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401b78:	00401bd5 	.word	0x00401bd5
  401b7c:	00401b99 	.word	0x00401b99
  401b80:	00401ba1 	.word	0x00401ba1
  401b84:	00401ba9 	.word	0x00401ba9
  401b88:	00401bb1 	.word	0x00401bb1
  401b8c:	00401bb9 	.word	0x00401bb9
  401b90:	00401bc1 	.word	0x00401bc1
  401b94:	00401bcb 	.word	0x00401bcb
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  401b98:	2000      	movs	r0, #0
  401b9a:	4b11      	ldr	r3, [pc, #68]	; (401be0 <osc_enable+0x7c>)
  401b9c:	4798      	blx	r3
		break;
  401b9e:	e01a      	b.n	401bd6 <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  401ba0:	2001      	movs	r0, #1
  401ba2:	4b0f      	ldr	r3, [pc, #60]	; (401be0 <osc_enable+0x7c>)
  401ba4:	4798      	blx	r3
		break;
  401ba6:	e016      	b.n	401bd6 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  401ba8:	2000      	movs	r0, #0
  401baa:	4b0e      	ldr	r3, [pc, #56]	; (401be4 <osc_enable+0x80>)
  401bac:	4798      	blx	r3
		break;
  401bae:	e012      	b.n	401bd6 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  401bb0:	2010      	movs	r0, #16
  401bb2:	4b0c      	ldr	r3, [pc, #48]	; (401be4 <osc_enable+0x80>)
  401bb4:	4798      	blx	r3
		break;
  401bb6:	e00e      	b.n	401bd6 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  401bb8:	2020      	movs	r0, #32
  401bba:	4b0a      	ldr	r3, [pc, #40]	; (401be4 <osc_enable+0x80>)
  401bbc:	4798      	blx	r3
		break;
  401bbe:	e00a      	b.n	401bd6 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  401bc0:	213e      	movs	r1, #62	; 0x3e
  401bc2:	2000      	movs	r0, #0
  401bc4:	4b08      	ldr	r3, [pc, #32]	; (401be8 <osc_enable+0x84>)
  401bc6:	4798      	blx	r3
		break;
  401bc8:	e005      	b.n	401bd6 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  401bca:	213e      	movs	r1, #62	; 0x3e
  401bcc:	2001      	movs	r0, #1
  401bce:	4b06      	ldr	r3, [pc, #24]	; (401be8 <osc_enable+0x84>)
  401bd0:	4798      	blx	r3
		break;
  401bd2:	e000      	b.n	401bd6 <osc_enable+0x72>
		break;
  401bd4:	bf00      	nop
}
  401bd6:	bf00      	nop
  401bd8:	3708      	adds	r7, #8
  401bda:	46bd      	mov	sp, r7
  401bdc:	bd80      	pop	{r7, pc}
  401bde:	bf00      	nop
  401be0:	004025f5 	.word	0x004025f5
  401be4:	00402661 	.word	0x00402661
  401be8:	004026d1 	.word	0x004026d1

00401bec <osc_is_ready>:
{
  401bec:	b580      	push	{r7, lr}
  401bee:	b082      	sub	sp, #8
  401bf0:	af00      	add	r7, sp, #0
  401bf2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401bf4:	687b      	ldr	r3, [r7, #4]
  401bf6:	2b07      	cmp	r3, #7
  401bf8:	d826      	bhi.n	401c48 <osc_is_ready+0x5c>
  401bfa:	a201      	add	r2, pc, #4	; (adr r2, 401c00 <osc_is_ready+0x14>)
  401bfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401c00:	00401c21 	.word	0x00401c21
  401c04:	00401c25 	.word	0x00401c25
  401c08:	00401c25 	.word	0x00401c25
  401c0c:	00401c37 	.word	0x00401c37
  401c10:	00401c37 	.word	0x00401c37
  401c14:	00401c37 	.word	0x00401c37
  401c18:	00401c37 	.word	0x00401c37
  401c1c:	00401c37 	.word	0x00401c37
		return 1;
  401c20:	2301      	movs	r3, #1
  401c22:	e012      	b.n	401c4a <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  401c24:	4b0b      	ldr	r3, [pc, #44]	; (401c54 <osc_is_ready+0x68>)
  401c26:	4798      	blx	r3
  401c28:	4603      	mov	r3, r0
  401c2a:	2b00      	cmp	r3, #0
  401c2c:	bf14      	ite	ne
  401c2e:	2301      	movne	r3, #1
  401c30:	2300      	moveq	r3, #0
  401c32:	b2db      	uxtb	r3, r3
  401c34:	e009      	b.n	401c4a <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  401c36:	4b08      	ldr	r3, [pc, #32]	; (401c58 <osc_is_ready+0x6c>)
  401c38:	4798      	blx	r3
  401c3a:	4603      	mov	r3, r0
  401c3c:	2b00      	cmp	r3, #0
  401c3e:	bf14      	ite	ne
  401c40:	2301      	movne	r3, #1
  401c42:	2300      	moveq	r3, #0
  401c44:	b2db      	uxtb	r3, r3
  401c46:	e000      	b.n	401c4a <osc_is_ready+0x5e>
	return 0;
  401c48:	2300      	movs	r3, #0
}
  401c4a:	4618      	mov	r0, r3
  401c4c:	3708      	adds	r7, #8
  401c4e:	46bd      	mov	sp, r7
  401c50:	bd80      	pop	{r7, pc}
  401c52:	bf00      	nop
  401c54:	0040262d 	.word	0x0040262d
  401c58:	00402749 	.word	0x00402749

00401c5c <osc_get_rate>:
{
  401c5c:	b480      	push	{r7}
  401c5e:	b083      	sub	sp, #12
  401c60:	af00      	add	r7, sp, #0
  401c62:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401c64:	687b      	ldr	r3, [r7, #4]
  401c66:	2b07      	cmp	r3, #7
  401c68:	d825      	bhi.n	401cb6 <osc_get_rate+0x5a>
  401c6a:	a201      	add	r2, pc, #4	; (adr r2, 401c70 <osc_get_rate+0x14>)
  401c6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  401c70:	00401c91 	.word	0x00401c91
  401c74:	00401c97 	.word	0x00401c97
  401c78:	00401c9d 	.word	0x00401c9d
  401c7c:	00401ca3 	.word	0x00401ca3
  401c80:	00401ca7 	.word	0x00401ca7
  401c84:	00401cab 	.word	0x00401cab
  401c88:	00401caf 	.word	0x00401caf
  401c8c:	00401cb3 	.word	0x00401cb3
		return OSC_SLCK_32K_RC_HZ;
  401c90:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  401c94:	e010      	b.n	401cb8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  401c96:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401c9a:	e00d      	b.n	401cb8 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  401c9c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401ca0:	e00a      	b.n	401cb8 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  401ca2:	4b08      	ldr	r3, [pc, #32]	; (401cc4 <osc_get_rate+0x68>)
  401ca4:	e008      	b.n	401cb8 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  401ca6:	4b08      	ldr	r3, [pc, #32]	; (401cc8 <osc_get_rate+0x6c>)
  401ca8:	e006      	b.n	401cb8 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  401caa:	4b08      	ldr	r3, [pc, #32]	; (401ccc <osc_get_rate+0x70>)
  401cac:	e004      	b.n	401cb8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  401cae:	4b07      	ldr	r3, [pc, #28]	; (401ccc <osc_get_rate+0x70>)
  401cb0:	e002      	b.n	401cb8 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  401cb2:	4b06      	ldr	r3, [pc, #24]	; (401ccc <osc_get_rate+0x70>)
  401cb4:	e000      	b.n	401cb8 <osc_get_rate+0x5c>
	return 0;
  401cb6:	2300      	movs	r3, #0
}
  401cb8:	4618      	mov	r0, r3
  401cba:	370c      	adds	r7, #12
  401cbc:	46bd      	mov	sp, r7
  401cbe:	bc80      	pop	{r7}
  401cc0:	4770      	bx	lr
  401cc2:	bf00      	nop
  401cc4:	003d0900 	.word	0x003d0900
  401cc8:	007a1200 	.word	0x007a1200
  401ccc:	00b71b00 	.word	0x00b71b00

00401cd0 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  401cd0:	b580      	push	{r7, lr}
  401cd2:	b082      	sub	sp, #8
  401cd4:	af00      	add	r7, sp, #0
  401cd6:	4603      	mov	r3, r0
  401cd8:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  401cda:	bf00      	nop
  401cdc:	79fb      	ldrb	r3, [r7, #7]
  401cde:	4618      	mov	r0, r3
  401ce0:	4b05      	ldr	r3, [pc, #20]	; (401cf8 <osc_wait_ready+0x28>)
  401ce2:	4798      	blx	r3
  401ce4:	4603      	mov	r3, r0
  401ce6:	f083 0301 	eor.w	r3, r3, #1
  401cea:	b2db      	uxtb	r3, r3
  401cec:	2b00      	cmp	r3, #0
  401cee:	d1f5      	bne.n	401cdc <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  401cf0:	bf00      	nop
  401cf2:	3708      	adds	r7, #8
  401cf4:	46bd      	mov	sp, r7
  401cf6:	bd80      	pop	{r7, pc}
  401cf8:	00401bed 	.word	0x00401bed

00401cfc <pll_config_init>:
 * \note The SAM3S PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  401cfc:	b580      	push	{r7, lr}
  401cfe:	b086      	sub	sp, #24
  401d00:	af00      	add	r7, sp, #0
  401d02:	60f8      	str	r0, [r7, #12]
  401d04:	607a      	str	r2, [r7, #4]
  401d06:	603b      	str	r3, [r7, #0]
  401d08:	460b      	mov	r3, r1
  401d0a:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  401d0c:	7afb      	ldrb	r3, [r7, #11]
  401d0e:	4618      	mov	r0, r3
  401d10:	4b0d      	ldr	r3, [pc, #52]	; (401d48 <pll_config_init+0x4c>)
  401d12:	4798      	blx	r3
  401d14:	4602      	mov	r2, r0
  401d16:	687b      	ldr	r3, [r7, #4]
  401d18:	fbb2 f3f3 	udiv	r3, r2, r3
  401d1c:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  401d1e:	697b      	ldr	r3, [r7, #20]
  401d20:	683a      	ldr	r2, [r7, #0]
  401d22:	fb02 f303 	mul.w	r3, r2, r3
  401d26:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
	p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  401d28:	683b      	ldr	r3, [r7, #0]
  401d2a:	3b01      	subs	r3, #1
  401d2c:	041a      	lsls	r2, r3, #16
  401d2e:	4b07      	ldr	r3, [pc, #28]	; (401d4c <pll_config_init+0x50>)
  401d30:	4013      	ands	r3, r2
  401d32:	687a      	ldr	r2, [r7, #4]
  401d34:	b2d2      	uxtb	r2, r2
  401d36:	4313      	orrs	r3, r2
  401d38:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
  401d3c:	68fb      	ldr	r3, [r7, #12]
  401d3e:	601a      	str	r2, [r3, #0]
}
  401d40:	bf00      	nop
  401d42:	3718      	adds	r7, #24
  401d44:	46bd      	mov	sp, r7
  401d46:	bd80      	pop	{r7, pc}
  401d48:	00401c5d 	.word	0x00401c5d
  401d4c:	07ff0000 	.word	0x07ff0000

00401d50 <pll_enable>:
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  401d50:	b580      	push	{r7, lr}
  401d52:	b082      	sub	sp, #8
  401d54:	af00      	add	r7, sp, #0
  401d56:	6078      	str	r0, [r7, #4]
  401d58:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401d5a:	683b      	ldr	r3, [r7, #0]
  401d5c:	2b00      	cmp	r3, #0
  401d5e:	d108      	bne.n	401d72 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  401d60:	4b09      	ldr	r3, [pc, #36]	; (401d88 <pll_enable+0x38>)
  401d62:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  401d64:	4a09      	ldr	r2, [pc, #36]	; (401d8c <pll_enable+0x3c>)
  401d66:	687b      	ldr	r3, [r7, #4]
  401d68:	681b      	ldr	r3, [r3, #0]
  401d6a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  401d6e:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		pmc_disable_pllbck();
		PMC->CKGR_PLLBR = p_cfg->ctrl;
	}
}
  401d70:	e005      	b.n	401d7e <pll_enable+0x2e>
		pmc_disable_pllbck();
  401d72:	4b07      	ldr	r3, [pc, #28]	; (401d90 <pll_enable+0x40>)
  401d74:	4798      	blx	r3
		PMC->CKGR_PLLBR = p_cfg->ctrl;
  401d76:	4a05      	ldr	r2, [pc, #20]	; (401d8c <pll_enable+0x3c>)
  401d78:	687b      	ldr	r3, [r7, #4]
  401d7a:	681b      	ldr	r3, [r3, #0]
  401d7c:	62d3      	str	r3, [r2, #44]	; 0x2c
}
  401d7e:	bf00      	nop
  401d80:	3708      	adds	r7, #8
  401d82:	46bd      	mov	sp, r7
  401d84:	bd80      	pop	{r7, pc}
  401d86:	bf00      	nop
  401d88:	00402761 	.word	0x00402761
  401d8c:	400e0400 	.word	0x400e0400
  401d90:	004027e1 	.word	0x004027e1

00401d94 <pll_is_locked>:
		pmc_disable_pllbck();
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  401d94:	b580      	push	{r7, lr}
  401d96:	b082      	sub	sp, #8
  401d98:	af00      	add	r7, sp, #0
  401d9a:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  401d9c:	687b      	ldr	r3, [r7, #4]
  401d9e:	2b00      	cmp	r3, #0
  401da0:	d103      	bne.n	401daa <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
  401da2:	4b05      	ldr	r3, [pc, #20]	; (401db8 <pll_is_locked+0x24>)
  401da4:	4798      	blx	r3
  401da6:	4603      	mov	r3, r0
  401da8:	e002      	b.n	401db0 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_pllbck();
  401daa:	4b04      	ldr	r3, [pc, #16]	; (401dbc <pll_is_locked+0x28>)
  401dac:	4798      	blx	r3
  401dae:	4603      	mov	r3, r0
	}
}
  401db0:	4618      	mov	r0, r3
  401db2:	3708      	adds	r7, #8
  401db4:	46bd      	mov	sp, r7
  401db6:	bd80      	pop	{r7, pc}
  401db8:	00402779 	.word	0x00402779
  401dbc:	004027f9 	.word	0x004027f9

00401dc0 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  401dc0:	b580      	push	{r7, lr}
  401dc2:	b082      	sub	sp, #8
  401dc4:	af00      	add	r7, sp, #0
  401dc6:	4603      	mov	r3, r0
  401dc8:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  401dca:	79fb      	ldrb	r3, [r7, #7]
  401dcc:	3b03      	subs	r3, #3
  401dce:	2b04      	cmp	r3, #4
  401dd0:	d808      	bhi.n	401de4 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  401dd2:	79fb      	ldrb	r3, [r7, #7]
  401dd4:	4618      	mov	r0, r3
  401dd6:	4b06      	ldr	r3, [pc, #24]	; (401df0 <pll_enable_source+0x30>)
  401dd8:	4798      	blx	r3
		osc_wait_ready(e_src);
  401dda:	79fb      	ldrb	r3, [r7, #7]
  401ddc:	4618      	mov	r0, r3
  401dde:	4b05      	ldr	r3, [pc, #20]	; (401df4 <pll_enable_source+0x34>)
  401de0:	4798      	blx	r3
		break;
  401de2:	e000      	b.n	401de6 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  401de4:	bf00      	nop
	}
}
  401de6:	bf00      	nop
  401de8:	3708      	adds	r7, #8
  401dea:	46bd      	mov	sp, r7
  401dec:	bd80      	pop	{r7, pc}
  401dee:	bf00      	nop
  401df0:	00401b65 	.word	0x00401b65
  401df4:	00401cd1 	.word	0x00401cd1

00401df8 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  401df8:	b580      	push	{r7, lr}
  401dfa:	b082      	sub	sp, #8
  401dfc:	af00      	add	r7, sp, #0
  401dfe:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  401e00:	bf00      	nop
  401e02:	6878      	ldr	r0, [r7, #4]
  401e04:	4b04      	ldr	r3, [pc, #16]	; (401e18 <pll_wait_for_lock+0x20>)
  401e06:	4798      	blx	r3
  401e08:	4603      	mov	r3, r0
  401e0a:	2b00      	cmp	r3, #0
  401e0c:	d0f9      	beq.n	401e02 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  401e0e:	2300      	movs	r3, #0
}
  401e10:	4618      	mov	r0, r3
  401e12:	3708      	adds	r7, #8
  401e14:	46bd      	mov	sp, r7
  401e16:	bd80      	pop	{r7, pc}
  401e18:	00401d95 	.word	0x00401d95

00401e1c <sysclk_get_main_hz>:
{
  401e1c:	b580      	push	{r7, lr}
  401e1e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  401e20:	2006      	movs	r0, #6
  401e22:	4b04      	ldr	r3, [pc, #16]	; (401e34 <sysclk_get_main_hz+0x18>)
  401e24:	4798      	blx	r3
  401e26:	4602      	mov	r2, r0
  401e28:	4613      	mov	r3, r2
  401e2a:	009b      	lsls	r3, r3, #2
  401e2c:	4413      	add	r3, r2
  401e2e:	009b      	lsls	r3, r3, #2
}
  401e30:	4618      	mov	r0, r3
  401e32:	bd80      	pop	{r7, pc}
  401e34:	00401c5d 	.word	0x00401c5d

00401e38 <sysclk_get_cpu_hz>:
{
  401e38:	b580      	push	{r7, lr}
  401e3a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401e3c:	4b02      	ldr	r3, [pc, #8]	; (401e48 <sysclk_get_cpu_hz+0x10>)
  401e3e:	4798      	blx	r3
  401e40:	4603      	mov	r3, r0
  401e42:	085b      	lsrs	r3, r3, #1
}
  401e44:	4618      	mov	r0, r3
  401e46:	bd80      	pop	{r7, pc}
  401e48:	00401e1d 	.word	0x00401e1d

00401e4c <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  401e4c:	b590      	push	{r4, r7, lr}
  401e4e:	b083      	sub	sp, #12
  401e50:	af00      	add	r7, sp, #0
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  401e52:	4811      	ldr	r0, [pc, #68]	; (401e98 <sysclk_init+0x4c>)
  401e54:	4b11      	ldr	r3, [pc, #68]	; (401e9c <sysclk_init+0x50>)
  401e56:	4798      	blx	r3

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		struct pll_config pllcfg;

		pll_enable_source(CONFIG_PLL0_SOURCE);
  401e58:	2006      	movs	r0, #6
  401e5a:	4b11      	ldr	r3, [pc, #68]	; (401ea0 <sysclk_init+0x54>)
  401e5c:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  401e5e:	1d38      	adds	r0, r7, #4
  401e60:	2314      	movs	r3, #20
  401e62:	2201      	movs	r2, #1
  401e64:	2106      	movs	r1, #6
  401e66:	4c0f      	ldr	r4, [pc, #60]	; (401ea4 <sysclk_init+0x58>)
  401e68:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  401e6a:	1d3b      	adds	r3, r7, #4
  401e6c:	2100      	movs	r1, #0
  401e6e:	4618      	mov	r0, r3
  401e70:	4b0d      	ldr	r3, [pc, #52]	; (401ea8 <sysclk_init+0x5c>)
  401e72:	4798      	blx	r3
		pll_wait_for_lock(0);
  401e74:	2000      	movs	r0, #0
  401e76:	4b0d      	ldr	r3, [pc, #52]	; (401eac <sysclk_init+0x60>)
  401e78:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  401e7a:	2010      	movs	r0, #16
  401e7c:	4b0c      	ldr	r3, [pc, #48]	; (401eb0 <sysclk_init+0x64>)
  401e7e:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  401e80:	4b0c      	ldr	r3, [pc, #48]	; (401eb4 <sysclk_init+0x68>)
  401e82:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  401e84:	4b0c      	ldr	r3, [pc, #48]	; (401eb8 <sysclk_init+0x6c>)
  401e86:	4798      	blx	r3
  401e88:	4603      	mov	r3, r0
  401e8a:	4618      	mov	r0, r3
  401e8c:	4b03      	ldr	r3, [pc, #12]	; (401e9c <sysclk_init+0x50>)
  401e8e:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  401e90:	bf00      	nop
  401e92:	370c      	adds	r7, #12
  401e94:	46bd      	mov	sp, r7
  401e96:	bd90      	pop	{r4, r7, pc}
  401e98:	07270e00 	.word	0x07270e00
  401e9c:	00402b15 	.word	0x00402b15
  401ea0:	00401dc1 	.word	0x00401dc1
  401ea4:	00401cfd 	.word	0x00401cfd
  401ea8:	00401d51 	.word	0x00401d51
  401eac:	00401df9 	.word	0x00401df9
  401eb0:	00402575 	.word	0x00402575
  401eb4:	0040297d 	.word	0x0040297d
  401eb8:	00401e39 	.word	0x00401e39

00401ebc <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401ebc:	b480      	push	{r7}
  401ebe:	b085      	sub	sp, #20
  401ec0:	af00      	add	r7, sp, #0
  401ec2:	60f8      	str	r0, [r7, #12]
  401ec4:	60b9      	str	r1, [r7, #8]
  401ec6:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401ec8:	687b      	ldr	r3, [r7, #4]
  401eca:	2b00      	cmp	r3, #0
  401ecc:	d003      	beq.n	401ed6 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401ece:	68fb      	ldr	r3, [r7, #12]
  401ed0:	68ba      	ldr	r2, [r7, #8]
  401ed2:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  401ed4:	e002      	b.n	401edc <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  401ed6:	68fb      	ldr	r3, [r7, #12]
  401ed8:	68ba      	ldr	r2, [r7, #8]
  401eda:	661a      	str	r2, [r3, #96]	; 0x60
}
  401edc:	bf00      	nop
  401ede:	3714      	adds	r7, #20
  401ee0:	46bd      	mov	sp, r7
  401ee2:	bc80      	pop	{r7}
  401ee4:	4770      	bx	lr

00401ee6 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401ee6:	b480      	push	{r7}
  401ee8:	b087      	sub	sp, #28
  401eea:	af00      	add	r7, sp, #0
  401eec:	60f8      	str	r0, [r7, #12]
  401eee:	60b9      	str	r1, [r7, #8]
  401ef0:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401ef2:	68fb      	ldr	r3, [r7, #12]
  401ef4:	687a      	ldr	r2, [r7, #4]
  401ef6:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  401ef8:	68bb      	ldr	r3, [r7, #8]
  401efa:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401efe:	d04a      	beq.n	401f96 <pio_set_peripheral+0xb0>
  401f00:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401f04:	d808      	bhi.n	401f18 <pio_set_peripheral+0x32>
  401f06:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  401f0a:	d016      	beq.n	401f3a <pio_set_peripheral+0x54>
  401f0c:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401f10:	d02c      	beq.n	401f6c <pio_set_peripheral+0x86>
  401f12:	2b00      	cmp	r3, #0
  401f14:	d069      	beq.n	401fea <pio_set_peripheral+0x104>
  401f16:	e064      	b.n	401fe2 <pio_set_peripheral+0xfc>
  401f18:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401f1c:	d065      	beq.n	401fea <pio_set_peripheral+0x104>
  401f1e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  401f22:	d803      	bhi.n	401f2c <pio_set_peripheral+0x46>
  401f24:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  401f28:	d04a      	beq.n	401fc0 <pio_set_peripheral+0xda>
  401f2a:	e05a      	b.n	401fe2 <pio_set_peripheral+0xfc>
  401f2c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  401f30:	d05b      	beq.n	401fea <pio_set_peripheral+0x104>
  401f32:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  401f36:	d058      	beq.n	401fea <pio_set_peripheral+0x104>
  401f38:	e053      	b.n	401fe2 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401f3a:	68fb      	ldr	r3, [r7, #12]
  401f3c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401f3e:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401f40:	68fb      	ldr	r3, [r7, #12]
  401f42:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401f44:	687b      	ldr	r3, [r7, #4]
  401f46:	43d9      	mvns	r1, r3
  401f48:	697b      	ldr	r3, [r7, #20]
  401f4a:	400b      	ands	r3, r1
  401f4c:	401a      	ands	r2, r3
  401f4e:	68fb      	ldr	r3, [r7, #12]
  401f50:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401f52:	68fb      	ldr	r3, [r7, #12]
  401f54:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401f56:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401f58:	68fb      	ldr	r3, [r7, #12]
  401f5a:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401f5c:	687b      	ldr	r3, [r7, #4]
  401f5e:	43d9      	mvns	r1, r3
  401f60:	697b      	ldr	r3, [r7, #20]
  401f62:	400b      	ands	r3, r1
  401f64:	401a      	ands	r2, r3
  401f66:	68fb      	ldr	r3, [r7, #12]
  401f68:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401f6a:	e03a      	b.n	401fe2 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401f6c:	68fb      	ldr	r3, [r7, #12]
  401f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401f70:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401f72:	687a      	ldr	r2, [r7, #4]
  401f74:	697b      	ldr	r3, [r7, #20]
  401f76:	431a      	orrs	r2, r3
  401f78:	68fb      	ldr	r3, [r7, #12]
  401f7a:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401f7c:	68fb      	ldr	r3, [r7, #12]
  401f7e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401f80:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401f82:	68fb      	ldr	r3, [r7, #12]
  401f84:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401f86:	687b      	ldr	r3, [r7, #4]
  401f88:	43d9      	mvns	r1, r3
  401f8a:	697b      	ldr	r3, [r7, #20]
  401f8c:	400b      	ands	r3, r1
  401f8e:	401a      	ands	r2, r3
  401f90:	68fb      	ldr	r3, [r7, #12]
  401f92:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401f94:	e025      	b.n	401fe2 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401f96:	68fb      	ldr	r3, [r7, #12]
  401f98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401f9a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  401f9c:	68fb      	ldr	r3, [r7, #12]
  401f9e:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401fa0:	687b      	ldr	r3, [r7, #4]
  401fa2:	43d9      	mvns	r1, r3
  401fa4:	697b      	ldr	r3, [r7, #20]
  401fa6:	400b      	ands	r3, r1
  401fa8:	401a      	ands	r2, r3
  401faa:	68fb      	ldr	r3, [r7, #12]
  401fac:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401fae:	68fb      	ldr	r3, [r7, #12]
  401fb0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401fb2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401fb4:	687a      	ldr	r2, [r7, #4]
  401fb6:	697b      	ldr	r3, [r7, #20]
  401fb8:	431a      	orrs	r2, r3
  401fba:	68fb      	ldr	r3, [r7, #12]
  401fbc:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401fbe:	e010      	b.n	401fe2 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401fc0:	68fb      	ldr	r3, [r7, #12]
  401fc2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401fc4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401fc6:	687a      	ldr	r2, [r7, #4]
  401fc8:	697b      	ldr	r3, [r7, #20]
  401fca:	431a      	orrs	r2, r3
  401fcc:	68fb      	ldr	r3, [r7, #12]
  401fce:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401fd0:	68fb      	ldr	r3, [r7, #12]
  401fd2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401fd4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401fd6:	687a      	ldr	r2, [r7, #4]
  401fd8:	697b      	ldr	r3, [r7, #20]
  401fda:	431a      	orrs	r2, r3
  401fdc:	68fb      	ldr	r3, [r7, #12]
  401fde:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401fe0:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401fe2:	68fb      	ldr	r3, [r7, #12]
  401fe4:	687a      	ldr	r2, [r7, #4]
  401fe6:	605a      	str	r2, [r3, #4]
  401fe8:	e000      	b.n	401fec <pio_set_peripheral+0x106>
		return;
  401fea:	bf00      	nop
}
  401fec:	371c      	adds	r7, #28
  401fee:	46bd      	mov	sp, r7
  401ff0:	bc80      	pop	{r7}
  401ff2:	4770      	bx	lr

00401ff4 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  401ff4:	b580      	push	{r7, lr}
  401ff6:	b084      	sub	sp, #16
  401ff8:	af00      	add	r7, sp, #0
  401ffa:	60f8      	str	r0, [r7, #12]
  401ffc:	60b9      	str	r1, [r7, #8]
  401ffe:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  402000:	68b9      	ldr	r1, [r7, #8]
  402002:	68f8      	ldr	r0, [r7, #12]
  402004:	4b19      	ldr	r3, [pc, #100]	; (40206c <pio_set_input+0x78>)
  402006:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  402008:	687b      	ldr	r3, [r7, #4]
  40200a:	f003 0301 	and.w	r3, r3, #1
  40200e:	461a      	mov	r2, r3
  402010:	68b9      	ldr	r1, [r7, #8]
  402012:	68f8      	ldr	r0, [r7, #12]
  402014:	4b16      	ldr	r3, [pc, #88]	; (402070 <pio_set_input+0x7c>)
  402016:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  402018:	687b      	ldr	r3, [r7, #4]
  40201a:	f003 030a 	and.w	r3, r3, #10
  40201e:	2b00      	cmp	r3, #0
  402020:	d003      	beq.n	40202a <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  402022:	68fb      	ldr	r3, [r7, #12]
  402024:	68ba      	ldr	r2, [r7, #8]
  402026:	621a      	str	r2, [r3, #32]
  402028:	e002      	b.n	402030 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  40202a:	68fb      	ldr	r3, [r7, #12]
  40202c:	68ba      	ldr	r2, [r7, #8]
  40202e:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  402030:	687b      	ldr	r3, [r7, #4]
  402032:	f003 0302 	and.w	r3, r3, #2
  402036:	2b00      	cmp	r3, #0
  402038:	d004      	beq.n	402044 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  40203a:	68fb      	ldr	r3, [r7, #12]
  40203c:	68ba      	ldr	r2, [r7, #8]
  40203e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  402042:	e008      	b.n	402056 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  402044:	687b      	ldr	r3, [r7, #4]
  402046:	f003 0308 	and.w	r3, r3, #8
  40204a:	2b00      	cmp	r3, #0
  40204c:	d003      	beq.n	402056 <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  40204e:	68fb      	ldr	r3, [r7, #12]
  402050:	68ba      	ldr	r2, [r7, #8]
  402052:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  402056:	68fb      	ldr	r3, [r7, #12]
  402058:	68ba      	ldr	r2, [r7, #8]
  40205a:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  40205c:	68fb      	ldr	r3, [r7, #12]
  40205e:	68ba      	ldr	r2, [r7, #8]
  402060:	601a      	str	r2, [r3, #0]
}
  402062:	bf00      	nop
  402064:	3710      	adds	r7, #16
  402066:	46bd      	mov	sp, r7
  402068:	bd80      	pop	{r7, pc}
  40206a:	bf00      	nop
  40206c:	0040215d 	.word	0x0040215d
  402070:	00401ebd 	.word	0x00401ebd

00402074 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  402074:	b580      	push	{r7, lr}
  402076:	b084      	sub	sp, #16
  402078:	af00      	add	r7, sp, #0
  40207a:	60f8      	str	r0, [r7, #12]
  40207c:	60b9      	str	r1, [r7, #8]
  40207e:	607a      	str	r2, [r7, #4]
  402080:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  402082:	68b9      	ldr	r1, [r7, #8]
  402084:	68f8      	ldr	r0, [r7, #12]
  402086:	4b12      	ldr	r3, [pc, #72]	; (4020d0 <pio_set_output+0x5c>)
  402088:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  40208a:	69ba      	ldr	r2, [r7, #24]
  40208c:	68b9      	ldr	r1, [r7, #8]
  40208e:	68f8      	ldr	r0, [r7, #12]
  402090:	4b10      	ldr	r3, [pc, #64]	; (4020d4 <pio_set_output+0x60>)
  402092:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  402094:	683b      	ldr	r3, [r7, #0]
  402096:	2b00      	cmp	r3, #0
  402098:	d003      	beq.n	4020a2 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  40209a:	68fb      	ldr	r3, [r7, #12]
  40209c:	68ba      	ldr	r2, [r7, #8]
  40209e:	651a      	str	r2, [r3, #80]	; 0x50
  4020a0:	e002      	b.n	4020a8 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  4020a2:	68fb      	ldr	r3, [r7, #12]
  4020a4:	68ba      	ldr	r2, [r7, #8]
  4020a6:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  4020a8:	687b      	ldr	r3, [r7, #4]
  4020aa:	2b00      	cmp	r3, #0
  4020ac:	d003      	beq.n	4020b6 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  4020ae:	68fb      	ldr	r3, [r7, #12]
  4020b0:	68ba      	ldr	r2, [r7, #8]
  4020b2:	631a      	str	r2, [r3, #48]	; 0x30
  4020b4:	e002      	b.n	4020bc <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  4020b6:	68fb      	ldr	r3, [r7, #12]
  4020b8:	68ba      	ldr	r2, [r7, #8]
  4020ba:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  4020bc:	68fb      	ldr	r3, [r7, #12]
  4020be:	68ba      	ldr	r2, [r7, #8]
  4020c0:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  4020c2:	68fb      	ldr	r3, [r7, #12]
  4020c4:	68ba      	ldr	r2, [r7, #8]
  4020c6:	601a      	str	r2, [r3, #0]
}
  4020c8:	bf00      	nop
  4020ca:	3710      	adds	r7, #16
  4020cc:	46bd      	mov	sp, r7
  4020ce:	bd80      	pop	{r7, pc}
  4020d0:	0040215d 	.word	0x0040215d
  4020d4:	00401ebd 	.word	0x00401ebd

004020d8 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  4020d8:	b480      	push	{r7}
  4020da:	b085      	sub	sp, #20
  4020dc:	af00      	add	r7, sp, #0
  4020de:	60f8      	str	r0, [r7, #12]
  4020e0:	60b9      	str	r1, [r7, #8]
  4020e2:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  4020e4:	687b      	ldr	r3, [r7, #4]
  4020e6:	f003 0310 	and.w	r3, r3, #16
  4020ea:	2b00      	cmp	r3, #0
  4020ec:	d020      	beq.n	402130 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  4020ee:	68fb      	ldr	r3, [r7, #12]
  4020f0:	68ba      	ldr	r2, [r7, #8]
  4020f2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4020f6:	687b      	ldr	r3, [r7, #4]
  4020f8:	f003 0320 	and.w	r3, r3, #32
  4020fc:	2b00      	cmp	r3, #0
  4020fe:	d004      	beq.n	40210a <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  402100:	68fb      	ldr	r3, [r7, #12]
  402102:	68ba      	ldr	r2, [r7, #8]
  402104:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  402108:	e003      	b.n	402112 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40210a:	68fb      	ldr	r3, [r7, #12]
  40210c:	68ba      	ldr	r2, [r7, #8]
  40210e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  402112:	687b      	ldr	r3, [r7, #4]
  402114:	f003 0340 	and.w	r3, r3, #64	; 0x40
  402118:	2b00      	cmp	r3, #0
  40211a:	d004      	beq.n	402126 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  40211c:	68fb      	ldr	r3, [r7, #12]
  40211e:	68ba      	ldr	r2, [r7, #8]
  402120:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  402124:	e008      	b.n	402138 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  402126:	68fb      	ldr	r3, [r7, #12]
  402128:	68ba      	ldr	r2, [r7, #8]
  40212a:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  40212e:	e003      	b.n	402138 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  402130:	68fb      	ldr	r3, [r7, #12]
  402132:	68ba      	ldr	r2, [r7, #8]
  402134:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  402138:	bf00      	nop
  40213a:	3714      	adds	r7, #20
  40213c:	46bd      	mov	sp, r7
  40213e:	bc80      	pop	{r7}
  402140:	4770      	bx	lr

00402142 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  402142:	b480      	push	{r7}
  402144:	b083      	sub	sp, #12
  402146:	af00      	add	r7, sp, #0
  402148:	6078      	str	r0, [r7, #4]
  40214a:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  40214c:	687b      	ldr	r3, [r7, #4]
  40214e:	683a      	ldr	r2, [r7, #0]
  402150:	641a      	str	r2, [r3, #64]	; 0x40
}
  402152:	bf00      	nop
  402154:	370c      	adds	r7, #12
  402156:	46bd      	mov	sp, r7
  402158:	bc80      	pop	{r7}
  40215a:	4770      	bx	lr

0040215c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40215c:	b480      	push	{r7}
  40215e:	b083      	sub	sp, #12
  402160:	af00      	add	r7, sp, #0
  402162:	6078      	str	r0, [r7, #4]
  402164:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  402166:	687b      	ldr	r3, [r7, #4]
  402168:	683a      	ldr	r2, [r7, #0]
  40216a:	645a      	str	r2, [r3, #68]	; 0x44
}
  40216c:	bf00      	nop
  40216e:	370c      	adds	r7, #12
  402170:	46bd      	mov	sp, r7
  402172:	bc80      	pop	{r7}
  402174:	4770      	bx	lr

00402176 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  402176:	b480      	push	{r7}
  402178:	b083      	sub	sp, #12
  40217a:	af00      	add	r7, sp, #0
  40217c:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  40217e:	687b      	ldr	r3, [r7, #4]
  402180:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  402182:	4618      	mov	r0, r3
  402184:	370c      	adds	r7, #12
  402186:	46bd      	mov	sp, r7
  402188:	bc80      	pop	{r7}
  40218a:	4770      	bx	lr

0040218c <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  40218c:	b480      	push	{r7}
  40218e:	b083      	sub	sp, #12
  402190:	af00      	add	r7, sp, #0
  402192:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  402194:	687b      	ldr	r3, [r7, #4]
  402196:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  402198:	4618      	mov	r0, r3
  40219a:	370c      	adds	r7, #12
  40219c:	46bd      	mov	sp, r7
  40219e:	bc80      	pop	{r7}
  4021a0:	4770      	bx	lr
	...

004021a4 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  4021a4:	b590      	push	{r4, r7, lr}
  4021a6:	b087      	sub	sp, #28
  4021a8:	af02      	add	r7, sp, #8
  4021aa:	6078      	str	r0, [r7, #4]
  4021ac:	6039      	str	r1, [r7, #0]
	Pio *p_pio = pio_get_pin_group(ul_pin);
  4021ae:	6878      	ldr	r0, [r7, #4]
  4021b0:	4b63      	ldr	r3, [pc, #396]	; (402340 <pio_configure_pin+0x19c>)
  4021b2:	4798      	blx	r3
  4021b4:	60f8      	str	r0, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
  4021b6:	683b      	ldr	r3, [r7, #0]
  4021b8:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
  4021bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4021c0:	d067      	beq.n	402292 <pio_configure_pin+0xee>
  4021c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4021c6:	d809      	bhi.n	4021dc <pio_configure_pin+0x38>
  4021c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  4021cc:	d02b      	beq.n	402226 <pio_configure_pin+0x82>
  4021ce:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  4021d2:	d043      	beq.n	40225c <pio_configure_pin+0xb8>
  4021d4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  4021d8:	d00a      	beq.n	4021f0 <pio_configure_pin+0x4c>
  4021da:	e0a9      	b.n	402330 <pio_configure_pin+0x18c>
  4021dc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4021e0:	d07e      	beq.n	4022e0 <pio_configure_pin+0x13c>
  4021e2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4021e6:	d07b      	beq.n	4022e0 <pio_configure_pin+0x13c>
  4021e8:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4021ec:	d06c      	beq.n	4022c8 <pio_configure_pin+0x124>
  4021ee:	e09f      	b.n	402330 <pio_configure_pin+0x18c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4021f0:	687b      	ldr	r3, [r7, #4]
  4021f2:	f003 031f 	and.w	r3, r3, #31
  4021f6:	2201      	movs	r2, #1
  4021f8:	fa02 f303 	lsl.w	r3, r2, r3
  4021fc:	461a      	mov	r2, r3
  4021fe:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402202:	68f8      	ldr	r0, [r7, #12]
  402204:	4b4f      	ldr	r3, [pc, #316]	; (402344 <pio_configure_pin+0x1a0>)
  402206:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  402208:	687b      	ldr	r3, [r7, #4]
  40220a:	f003 031f 	and.w	r3, r3, #31
  40220e:	2201      	movs	r2, #1
  402210:	fa02 f303 	lsl.w	r3, r2, r3
  402214:	4619      	mov	r1, r3
  402216:	683b      	ldr	r3, [r7, #0]
  402218:	f003 0301 	and.w	r3, r3, #1
  40221c:	461a      	mov	r2, r3
  40221e:	68f8      	ldr	r0, [r7, #12]
  402220:	4b49      	ldr	r3, [pc, #292]	; (402348 <pio_configure_pin+0x1a4>)
  402222:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  402224:	e086      	b.n	402334 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  402226:	687b      	ldr	r3, [r7, #4]
  402228:	f003 031f 	and.w	r3, r3, #31
  40222c:	2201      	movs	r2, #1
  40222e:	fa02 f303 	lsl.w	r3, r2, r3
  402232:	461a      	mov	r2, r3
  402234:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402238:	68f8      	ldr	r0, [r7, #12]
  40223a:	4b42      	ldr	r3, [pc, #264]	; (402344 <pio_configure_pin+0x1a0>)
  40223c:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  40223e:	687b      	ldr	r3, [r7, #4]
  402240:	f003 031f 	and.w	r3, r3, #31
  402244:	2201      	movs	r2, #1
  402246:	fa02 f303 	lsl.w	r3, r2, r3
  40224a:	4619      	mov	r1, r3
  40224c:	683b      	ldr	r3, [r7, #0]
  40224e:	f003 0301 	and.w	r3, r3, #1
  402252:	461a      	mov	r2, r3
  402254:	68f8      	ldr	r0, [r7, #12]
  402256:	4b3c      	ldr	r3, [pc, #240]	; (402348 <pio_configure_pin+0x1a4>)
  402258:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  40225a:	e06b      	b.n	402334 <pio_configure_pin+0x190>
#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	case PIO_TYPE_PIO_PERIPH_C:
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  40225c:	687b      	ldr	r3, [r7, #4]
  40225e:	f003 031f 	and.w	r3, r3, #31
  402262:	2201      	movs	r2, #1
  402264:	fa02 f303 	lsl.w	r3, r2, r3
  402268:	461a      	mov	r2, r3
  40226a:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  40226e:	68f8      	ldr	r0, [r7, #12]
  402270:	4b34      	ldr	r3, [pc, #208]	; (402344 <pio_configure_pin+0x1a0>)
  402272:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  402274:	687b      	ldr	r3, [r7, #4]
  402276:	f003 031f 	and.w	r3, r3, #31
  40227a:	2201      	movs	r2, #1
  40227c:	fa02 f303 	lsl.w	r3, r2, r3
  402280:	4619      	mov	r1, r3
  402282:	683b      	ldr	r3, [r7, #0]
  402284:	f003 0301 	and.w	r3, r3, #1
  402288:	461a      	mov	r2, r3
  40228a:	68f8      	ldr	r0, [r7, #12]
  40228c:	4b2e      	ldr	r3, [pc, #184]	; (402348 <pio_configure_pin+0x1a4>)
  40228e:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  402290:	e050      	b.n	402334 <pio_configure_pin+0x190>
	case PIO_TYPE_PIO_PERIPH_D:
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  402292:	687b      	ldr	r3, [r7, #4]
  402294:	f003 031f 	and.w	r3, r3, #31
  402298:	2201      	movs	r2, #1
  40229a:	fa02 f303 	lsl.w	r3, r2, r3
  40229e:	461a      	mov	r2, r3
  4022a0:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  4022a4:	68f8      	ldr	r0, [r7, #12]
  4022a6:	4b27      	ldr	r3, [pc, #156]	; (402344 <pio_configure_pin+0x1a0>)
  4022a8:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
  4022aa:	687b      	ldr	r3, [r7, #4]
  4022ac:	f003 031f 	and.w	r3, r3, #31
  4022b0:	2201      	movs	r2, #1
  4022b2:	fa02 f303 	lsl.w	r3, r2, r3
  4022b6:	4619      	mov	r1, r3
  4022b8:	683b      	ldr	r3, [r7, #0]
  4022ba:	f003 0301 	and.w	r3, r3, #1
  4022be:	461a      	mov	r2, r3
  4022c0:	68f8      	ldr	r0, [r7, #12]
  4022c2:	4b21      	ldr	r3, [pc, #132]	; (402348 <pio_configure_pin+0x1a4>)
  4022c4:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
  4022c6:	e035      	b.n	402334 <pio_configure_pin+0x190>
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  4022c8:	687b      	ldr	r3, [r7, #4]
  4022ca:	f003 031f 	and.w	r3, r3, #31
  4022ce:	2201      	movs	r2, #1
  4022d0:	fa02 f303 	lsl.w	r3, r2, r3
  4022d4:	683a      	ldr	r2, [r7, #0]
  4022d6:	4619      	mov	r1, r3
  4022d8:	68f8      	ldr	r0, [r7, #12]
  4022da:	4b1c      	ldr	r3, [pc, #112]	; (40234c <pio_configure_pin+0x1a8>)
  4022dc:	4798      	blx	r3
		break;
  4022de:	e029      	b.n	402334 <pio_configure_pin+0x190>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4022e0:	687b      	ldr	r3, [r7, #4]
  4022e2:	f003 031f 	and.w	r3, r3, #31
  4022e6:	2201      	movs	r2, #1
  4022e8:	fa02 f303 	lsl.w	r3, r2, r3
  4022ec:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  4022ee:	683b      	ldr	r3, [r7, #0]
  4022f0:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  4022f4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4022f8:	bf0c      	ite	eq
  4022fa:	2301      	moveq	r3, #1
  4022fc:	2300      	movne	r3, #0
  4022fe:	b2db      	uxtb	r3, r3
  402300:	461a      	mov	r2, r3
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
  402302:	683b      	ldr	r3, [r7, #0]
  402304:	f003 0304 	and.w	r3, r3, #4
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  402308:	2b00      	cmp	r3, #0
  40230a:	bf14      	ite	ne
  40230c:	2301      	movne	r3, #1
  40230e:	2300      	moveq	r3, #0
  402310:	b2db      	uxtb	r3, r3
  402312:	4618      	mov	r0, r3
				(ul_flags & PIO_PULLUP) ? 1 : 0);
  402314:	683b      	ldr	r3, [r7, #0]
  402316:	f003 0301 	and.w	r3, r3, #1
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40231a:	2b00      	cmp	r3, #0
  40231c:	bf14      	ite	ne
  40231e:	2301      	movne	r3, #1
  402320:	2300      	moveq	r3, #0
  402322:	b2db      	uxtb	r3, r3
  402324:	9300      	str	r3, [sp, #0]
  402326:	4603      	mov	r3, r0
  402328:	68f8      	ldr	r0, [r7, #12]
  40232a:	4c09      	ldr	r4, [pc, #36]	; (402350 <pio_configure_pin+0x1ac>)
  40232c:	47a0      	blx	r4
		break;
  40232e:	e001      	b.n	402334 <pio_configure_pin+0x190>

	default:
		return 0;
  402330:	2300      	movs	r3, #0
  402332:	e000      	b.n	402336 <pio_configure_pin+0x192>
	}

	return 1;
  402334:	2301      	movs	r3, #1
}
  402336:	4618      	mov	r0, r3
  402338:	3714      	adds	r7, #20
  40233a:	46bd      	mov	sp, r7
  40233c:	bd90      	pop	{r4, r7, pc}
  40233e:	bf00      	nop
  402340:	00402355 	.word	0x00402355
  402344:	00401ee7 	.word	0x00401ee7
  402348:	00401ebd 	.word	0x00401ebd
  40234c:	00401ff5 	.word	0x00401ff5
  402350:	00402075 	.word	0x00402075

00402354 <pio_get_pin_group>:
 * \param ul_pin The pin index.
 *
 * \return Pointer to \ref Pio struct for GPIO port.
 */
Pio *pio_get_pin_group(uint32_t ul_pin)
{
  402354:	b480      	push	{r7}
  402356:	b085      	sub	sp, #20
  402358:	af00      	add	r7, sp, #0
  40235a:	6078      	str	r0, [r7, #4]
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40235c:	687b      	ldr	r3, [r7, #4]
  40235e:	095b      	lsrs	r3, r3, #5
  402360:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402364:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402368:	025b      	lsls	r3, r3, #9
  40236a:	60fb      	str	r3, [r7, #12]
#endif
	return p_pio;
  40236c:	68fb      	ldr	r3, [r7, #12]
}
  40236e:	4618      	mov	r0, r3
  402370:	3714      	adds	r7, #20
  402372:	46bd      	mov	sp, r7
  402374:	bc80      	pop	{r7}
  402376:	4770      	bx	lr

00402378 <pio_capture_enable>:
 * \brief Enable PIO capture mode.
 *
 * \param p_pio Pointer to a PIO instance.
 */
void pio_capture_enable(Pio *p_pio)
{
  402378:	b480      	push	{r7}
  40237a:	b083      	sub	sp, #12
  40237c:	af00      	add	r7, sp, #0
  40237e:	6078      	str	r0, [r7, #4]
	p_pio->PIO_PCMR |= PIO_PCMR_PCEN;
  402380:	687b      	ldr	r3, [r7, #4]
  402382:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  402386:	f043 0201 	orr.w	r2, r3, #1
  40238a:	687b      	ldr	r3, [r7, #4]
  40238c:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	pio_capture_enable_flag = true;
  402390:	4b03      	ldr	r3, [pc, #12]	; (4023a0 <pio_capture_enable+0x28>)
  402392:	2201      	movs	r2, #1
  402394:	601a      	str	r2, [r3, #0]
}
  402396:	bf00      	nop
  402398:	370c      	adds	r7, #12
  40239a:	46bd      	mov	sp, r7
  40239c:	bc80      	pop	{r7}
  40239e:	4770      	bx	lr
  4023a0:	20000ea4 	.word	0x20000ea4

004023a4 <pio_capture_disable>:
 * \brief Disable PIO capture mode.
 *
 * \param p_pio Pointer to a PIO instance.
 */
void pio_capture_disable(Pio *p_pio)
{
  4023a4:	b480      	push	{r7}
  4023a6:	b083      	sub	sp, #12
  4023a8:	af00      	add	r7, sp, #0
  4023aa:	6078      	str	r0, [r7, #4]
	p_pio->PIO_PCMR &= (~PIO_PCMR_PCEN);
  4023ac:	687b      	ldr	r3, [r7, #4]
  4023ae:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
  4023b2:	f023 0201 	bic.w	r2, r3, #1
  4023b6:	687b      	ldr	r3, [r7, #4]
  4023b8:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
	pio_capture_enable_flag = false;
  4023bc:	4b03      	ldr	r3, [pc, #12]	; (4023cc <pio_capture_disable+0x28>)
  4023be:	2200      	movs	r2, #0
  4023c0:	601a      	str	r2, [r3, #0]
}
  4023c2:	bf00      	nop
  4023c4:	370c      	adds	r7, #12
  4023c6:	46bd      	mov	sp, r7
  4023c8:	bc80      	pop	{r7}
  4023ca:	4770      	bx	lr
  4023cc:	20000ea4 	.word	0x20000ea4

004023d0 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  4023d0:	b580      	push	{r7, lr}
  4023d2:	b084      	sub	sp, #16
  4023d4:	af00      	add	r7, sp, #0
  4023d6:	6078      	str	r0, [r7, #4]
  4023d8:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  4023da:	6878      	ldr	r0, [r7, #4]
  4023dc:	4b2c      	ldr	r3, [pc, #176]	; (402490 <pio_handler_process+0xc0>)
  4023de:	4798      	blx	r3
  4023e0:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  4023e2:	6878      	ldr	r0, [r7, #4]
  4023e4:	4b2b      	ldr	r3, [pc, #172]	; (402494 <pio_handler_process+0xc4>)
  4023e6:	4798      	blx	r3
  4023e8:	4602      	mov	r2, r0
  4023ea:	68fb      	ldr	r3, [r7, #12]
  4023ec:	4013      	ands	r3, r2
  4023ee:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  4023f0:	68fb      	ldr	r3, [r7, #12]
  4023f2:	2b00      	cmp	r3, #0
  4023f4:	d03c      	beq.n	402470 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  4023f6:	2300      	movs	r3, #0
  4023f8:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  4023fa:	e034      	b.n	402466 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  4023fc:	4a26      	ldr	r2, [pc, #152]	; (402498 <pio_handler_process+0xc8>)
  4023fe:	68bb      	ldr	r3, [r7, #8]
  402400:	011b      	lsls	r3, r3, #4
  402402:	4413      	add	r3, r2
  402404:	681a      	ldr	r2, [r3, #0]
  402406:	683b      	ldr	r3, [r7, #0]
  402408:	429a      	cmp	r2, r3
  40240a:	d126      	bne.n	40245a <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40240c:	4a22      	ldr	r2, [pc, #136]	; (402498 <pio_handler_process+0xc8>)
  40240e:	68bb      	ldr	r3, [r7, #8]
  402410:	011b      	lsls	r3, r3, #4
  402412:	4413      	add	r3, r2
  402414:	3304      	adds	r3, #4
  402416:	681a      	ldr	r2, [r3, #0]
  402418:	68fb      	ldr	r3, [r7, #12]
  40241a:	4013      	ands	r3, r2
  40241c:	2b00      	cmp	r3, #0
  40241e:	d01c      	beq.n	40245a <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  402420:	4a1d      	ldr	r2, [pc, #116]	; (402498 <pio_handler_process+0xc8>)
  402422:	68bb      	ldr	r3, [r7, #8]
  402424:	011b      	lsls	r3, r3, #4
  402426:	4413      	add	r3, r2
  402428:	330c      	adds	r3, #12
  40242a:	681b      	ldr	r3, [r3, #0]
  40242c:	491a      	ldr	r1, [pc, #104]	; (402498 <pio_handler_process+0xc8>)
  40242e:	68ba      	ldr	r2, [r7, #8]
  402430:	0112      	lsls	r2, r2, #4
  402432:	440a      	add	r2, r1
  402434:	6810      	ldr	r0, [r2, #0]
  402436:	4918      	ldr	r1, [pc, #96]	; (402498 <pio_handler_process+0xc8>)
  402438:	68ba      	ldr	r2, [r7, #8]
  40243a:	0112      	lsls	r2, r2, #4
  40243c:	440a      	add	r2, r1
  40243e:	3204      	adds	r2, #4
  402440:	6812      	ldr	r2, [r2, #0]
  402442:	4611      	mov	r1, r2
  402444:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  402446:	4a14      	ldr	r2, [pc, #80]	; (402498 <pio_handler_process+0xc8>)
  402448:	68bb      	ldr	r3, [r7, #8]
  40244a:	011b      	lsls	r3, r3, #4
  40244c:	4413      	add	r3, r2
  40244e:	3304      	adds	r3, #4
  402450:	681b      	ldr	r3, [r3, #0]
  402452:	43db      	mvns	r3, r3
  402454:	68fa      	ldr	r2, [r7, #12]
  402456:	4013      	ands	r3, r2
  402458:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  40245a:	68bb      	ldr	r3, [r7, #8]
  40245c:	3301      	adds	r3, #1
  40245e:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  402460:	68bb      	ldr	r3, [r7, #8]
  402462:	2b06      	cmp	r3, #6
  402464:	d803      	bhi.n	40246e <pio_handler_process+0x9e>
		while (status != 0) {
  402466:	68fb      	ldr	r3, [r7, #12]
  402468:	2b00      	cmp	r3, #0
  40246a:	d1c7      	bne.n	4023fc <pio_handler_process+0x2c>
  40246c:	e000      	b.n	402470 <pio_handler_process+0xa0>
				break;
  40246e:	bf00      	nop
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  402470:	4b0a      	ldr	r3, [pc, #40]	; (40249c <pio_handler_process+0xcc>)
  402472:	681b      	ldr	r3, [r3, #0]
  402474:	2b00      	cmp	r3, #0
  402476:	d007      	beq.n	402488 <pio_handler_process+0xb8>
		if (pio_capture_handler) {
  402478:	4b09      	ldr	r3, [pc, #36]	; (4024a0 <pio_handler_process+0xd0>)
  40247a:	681b      	ldr	r3, [r3, #0]
  40247c:	2b00      	cmp	r3, #0
  40247e:	d003      	beq.n	402488 <pio_handler_process+0xb8>
			pio_capture_handler(p_pio);
  402480:	4b07      	ldr	r3, [pc, #28]	; (4024a0 <pio_handler_process+0xd0>)
  402482:	681b      	ldr	r3, [r3, #0]
  402484:	6878      	ldr	r0, [r7, #4]
  402486:	4798      	blx	r3
		}
	}
#endif
}
  402488:	bf00      	nop
  40248a:	3710      	adds	r7, #16
  40248c:	46bd      	mov	sp, r7
  40248e:	bd80      	pop	{r7, pc}
  402490:	00402177 	.word	0x00402177
  402494:	0040218d 	.word	0x0040218d
  402498:	200009f0 	.word	0x200009f0
  40249c:	20000ea4 	.word	0x20000ea4
  4024a0:	20000a64 	.word	0x20000a64

004024a4 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4024a4:	b580      	push	{r7, lr}
  4024a6:	b086      	sub	sp, #24
  4024a8:	af00      	add	r7, sp, #0
  4024aa:	60f8      	str	r0, [r7, #12]
  4024ac:	60b9      	str	r1, [r7, #8]
  4024ae:	607a      	str	r2, [r7, #4]
  4024b0:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4024b2:	4b21      	ldr	r3, [pc, #132]	; (402538 <pio_handler_set+0x94>)
  4024b4:	681b      	ldr	r3, [r3, #0]
  4024b6:	2b06      	cmp	r3, #6
  4024b8:	d901      	bls.n	4024be <pio_handler_set+0x1a>
		return 1;
  4024ba:	2301      	movs	r3, #1
  4024bc:	e038      	b.n	402530 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4024be:	2300      	movs	r3, #0
  4024c0:	75fb      	strb	r3, [r7, #23]
  4024c2:	e011      	b.n	4024e8 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  4024c4:	7dfb      	ldrb	r3, [r7, #23]
  4024c6:	011b      	lsls	r3, r3, #4
  4024c8:	4a1c      	ldr	r2, [pc, #112]	; (40253c <pio_handler_set+0x98>)
  4024ca:	4413      	add	r3, r2
  4024cc:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4024ce:	693b      	ldr	r3, [r7, #16]
  4024d0:	681a      	ldr	r2, [r3, #0]
  4024d2:	68bb      	ldr	r3, [r7, #8]
  4024d4:	429a      	cmp	r2, r3
  4024d6:	d104      	bne.n	4024e2 <pio_handler_set+0x3e>
  4024d8:	693b      	ldr	r3, [r7, #16]
  4024da:	685a      	ldr	r2, [r3, #4]
  4024dc:	687b      	ldr	r3, [r7, #4]
  4024de:	429a      	cmp	r2, r3
  4024e0:	d008      	beq.n	4024f4 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4024e2:	7dfb      	ldrb	r3, [r7, #23]
  4024e4:	3301      	adds	r3, #1
  4024e6:	75fb      	strb	r3, [r7, #23]
  4024e8:	7dfa      	ldrb	r2, [r7, #23]
  4024ea:	4b13      	ldr	r3, [pc, #76]	; (402538 <pio_handler_set+0x94>)
  4024ec:	681b      	ldr	r3, [r3, #0]
  4024ee:	429a      	cmp	r2, r3
  4024f0:	d9e8      	bls.n	4024c4 <pio_handler_set+0x20>
  4024f2:	e000      	b.n	4024f6 <pio_handler_set+0x52>
			break;
  4024f4:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4024f6:	693b      	ldr	r3, [r7, #16]
  4024f8:	68ba      	ldr	r2, [r7, #8]
  4024fa:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  4024fc:	693b      	ldr	r3, [r7, #16]
  4024fe:	687a      	ldr	r2, [r7, #4]
  402500:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  402502:	693b      	ldr	r3, [r7, #16]
  402504:	683a      	ldr	r2, [r7, #0]
  402506:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  402508:	693b      	ldr	r3, [r7, #16]
  40250a:	6a3a      	ldr	r2, [r7, #32]
  40250c:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  40250e:	7dfa      	ldrb	r2, [r7, #23]
  402510:	4b09      	ldr	r3, [pc, #36]	; (402538 <pio_handler_set+0x94>)
  402512:	681b      	ldr	r3, [r3, #0]
  402514:	3301      	adds	r3, #1
  402516:	429a      	cmp	r2, r3
  402518:	d104      	bne.n	402524 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  40251a:	4b07      	ldr	r3, [pc, #28]	; (402538 <pio_handler_set+0x94>)
  40251c:	681b      	ldr	r3, [r3, #0]
  40251e:	3301      	adds	r3, #1
  402520:	4a05      	ldr	r2, [pc, #20]	; (402538 <pio_handler_set+0x94>)
  402522:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  402524:	683a      	ldr	r2, [r7, #0]
  402526:	6879      	ldr	r1, [r7, #4]
  402528:	68f8      	ldr	r0, [r7, #12]
  40252a:	4b05      	ldr	r3, [pc, #20]	; (402540 <pio_handler_set+0x9c>)
  40252c:	4798      	blx	r3

	return 0;
  40252e:	2300      	movs	r3, #0
}
  402530:	4618      	mov	r0, r3
  402532:	3718      	adds	r7, #24
  402534:	46bd      	mov	sp, r7
  402536:	bd80      	pop	{r7, pc}
  402538:	20000a60 	.word	0x20000a60
  40253c:	200009f0 	.word	0x200009f0
  402540:	004020d9 	.word	0x004020d9

00402544 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  402544:	b580      	push	{r7, lr}
  402546:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  402548:	210b      	movs	r1, #11
  40254a:	4802      	ldr	r0, [pc, #8]	; (402554 <PIOA_Handler+0x10>)
  40254c:	4b02      	ldr	r3, [pc, #8]	; (402558 <PIOA_Handler+0x14>)
  40254e:	4798      	blx	r3
}
  402550:	bf00      	nop
  402552:	bd80      	pop	{r7, pc}
  402554:	400e0e00 	.word	0x400e0e00
  402558:	004023d1 	.word	0x004023d1

0040255c <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  40255c:	b580      	push	{r7, lr}
  40255e:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  402560:	210c      	movs	r1, #12
  402562:	4802      	ldr	r0, [pc, #8]	; (40256c <PIOB_Handler+0x10>)
  402564:	4b02      	ldr	r3, [pc, #8]	; (402570 <PIOB_Handler+0x14>)
  402566:	4798      	blx	r3
}
  402568:	bf00      	nop
  40256a:	bd80      	pop	{r7, pc}
  40256c:	400e1000 	.word	0x400e1000
  402570:	004023d1 	.word	0x004023d1

00402574 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  402574:	b480      	push	{r7}
  402576:	b085      	sub	sp, #20
  402578:	af00      	add	r7, sp, #0
  40257a:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  40257c:	491c      	ldr	r1, [pc, #112]	; (4025f0 <pmc_switch_mck_to_pllack+0x7c>)
  40257e:	4b1c      	ldr	r3, [pc, #112]	; (4025f0 <pmc_switch_mck_to_pllack+0x7c>)
  402580:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402582:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  402586:	687b      	ldr	r3, [r7, #4]
  402588:	4313      	orrs	r3, r2
  40258a:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40258c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  402590:	60fb      	str	r3, [r7, #12]
  402592:	e007      	b.n	4025a4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  402594:	68fb      	ldr	r3, [r7, #12]
  402596:	2b00      	cmp	r3, #0
  402598:	d101      	bne.n	40259e <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  40259a:	2301      	movs	r3, #1
  40259c:	e023      	b.n	4025e6 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  40259e:	68fb      	ldr	r3, [r7, #12]
  4025a0:	3b01      	subs	r3, #1
  4025a2:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4025a4:	4b12      	ldr	r3, [pc, #72]	; (4025f0 <pmc_switch_mck_to_pllack+0x7c>)
  4025a6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4025a8:	f003 0308 	and.w	r3, r3, #8
  4025ac:	2b00      	cmp	r3, #0
  4025ae:	d0f1      	beq.n	402594 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4025b0:	4a0f      	ldr	r2, [pc, #60]	; (4025f0 <pmc_switch_mck_to_pllack+0x7c>)
  4025b2:	4b0f      	ldr	r3, [pc, #60]	; (4025f0 <pmc_switch_mck_to_pllack+0x7c>)
  4025b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4025b6:	f023 0303 	bic.w	r3, r3, #3
  4025ba:	f043 0302 	orr.w	r3, r3, #2
  4025be:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4025c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4025c4:	60fb      	str	r3, [r7, #12]
  4025c6:	e007      	b.n	4025d8 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4025c8:	68fb      	ldr	r3, [r7, #12]
  4025ca:	2b00      	cmp	r3, #0
  4025cc:	d101      	bne.n	4025d2 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4025ce:	2301      	movs	r3, #1
  4025d0:	e009      	b.n	4025e6 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4025d2:	68fb      	ldr	r3, [r7, #12]
  4025d4:	3b01      	subs	r3, #1
  4025d6:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4025d8:	4b05      	ldr	r3, [pc, #20]	; (4025f0 <pmc_switch_mck_to_pllack+0x7c>)
  4025da:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4025dc:	f003 0308 	and.w	r3, r3, #8
  4025e0:	2b00      	cmp	r3, #0
  4025e2:	d0f1      	beq.n	4025c8 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  4025e4:	2300      	movs	r3, #0
}
  4025e6:	4618      	mov	r0, r3
  4025e8:	3714      	adds	r7, #20
  4025ea:	46bd      	mov	sp, r7
  4025ec:	bc80      	pop	{r7}
  4025ee:	4770      	bx	lr
  4025f0:	400e0400 	.word	0x400e0400

004025f4 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  4025f4:	b480      	push	{r7}
  4025f6:	b083      	sub	sp, #12
  4025f8:	af00      	add	r7, sp, #0
  4025fa:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  4025fc:	687b      	ldr	r3, [r7, #4]
  4025fe:	2b01      	cmp	r3, #1
  402600:	d107      	bne.n	402612 <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  402602:	4a08      	ldr	r2, [pc, #32]	; (402624 <pmc_switch_sclk_to_32kxtal+0x30>)
  402604:	4b07      	ldr	r3, [pc, #28]	; (402624 <pmc_switch_sclk_to_32kxtal+0x30>)
  402606:	689b      	ldr	r3, [r3, #8]
  402608:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
  40260c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  402610:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  402612:	4b04      	ldr	r3, [pc, #16]	; (402624 <pmc_switch_sclk_to_32kxtal+0x30>)
  402614:	4a04      	ldr	r2, [pc, #16]	; (402628 <pmc_switch_sclk_to_32kxtal+0x34>)
  402616:	601a      	str	r2, [r3, #0]
}
  402618:	bf00      	nop
  40261a:	370c      	adds	r7, #12
  40261c:	46bd      	mov	sp, r7
  40261e:	bc80      	pop	{r7}
  402620:	4770      	bx	lr
  402622:	bf00      	nop
  402624:	400e1410 	.word	0x400e1410
  402628:	a5000008 	.word	0xa5000008

0040262c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  40262c:	b480      	push	{r7}
  40262e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  402630:	4b09      	ldr	r3, [pc, #36]	; (402658 <pmc_osc_is_ready_32kxtal+0x2c>)
  402632:	695b      	ldr	r3, [r3, #20]
  402634:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  402638:	2b00      	cmp	r3, #0
  40263a:	d007      	beq.n	40264c <pmc_osc_is_ready_32kxtal+0x20>
  40263c:	4b07      	ldr	r3, [pc, #28]	; (40265c <pmc_osc_is_ready_32kxtal+0x30>)
  40263e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402640:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402644:	2b00      	cmp	r3, #0
  402646:	d001      	beq.n	40264c <pmc_osc_is_ready_32kxtal+0x20>
  402648:	2301      	movs	r3, #1
  40264a:	e000      	b.n	40264e <pmc_osc_is_ready_32kxtal+0x22>
  40264c:	2300      	movs	r3, #0
}
  40264e:	4618      	mov	r0, r3
  402650:	46bd      	mov	sp, r7
  402652:	bc80      	pop	{r7}
  402654:	4770      	bx	lr
  402656:	bf00      	nop
  402658:	400e1410 	.word	0x400e1410
  40265c:	400e0400 	.word	0x400e0400

00402660 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  402660:	b480      	push	{r7}
  402662:	b083      	sub	sp, #12
  402664:	af00      	add	r7, sp, #0
  402666:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  402668:	4a18      	ldr	r2, [pc, #96]	; (4026cc <pmc_switch_mainck_to_fastrc+0x6c>)
  40266a:	4b18      	ldr	r3, [pc, #96]	; (4026cc <pmc_switch_mainck_to_fastrc+0x6c>)
  40266c:	6a1b      	ldr	r3, [r3, #32]
  40266e:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  402672:	f043 0308 	orr.w	r3, r3, #8
  402676:	6213      	str	r3, [r2, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  402678:	bf00      	nop
  40267a:	4b14      	ldr	r3, [pc, #80]	; (4026cc <pmc_switch_mainck_to_fastrc+0x6c>)
  40267c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  40267e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  402682:	2b00      	cmp	r3, #0
  402684:	d0f9      	beq.n	40267a <pmc_switch_mainck_to_fastrc+0x1a>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  402686:	4911      	ldr	r1, [pc, #68]	; (4026cc <pmc_switch_mainck_to_fastrc+0x6c>)
  402688:	4b10      	ldr	r3, [pc, #64]	; (4026cc <pmc_switch_mainck_to_fastrc+0x6c>)
  40268a:	6a1b      	ldr	r3, [r3, #32]
  40268c:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  402690:	f023 0370 	bic.w	r3, r3, #112	; 0x70
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  402694:	687a      	ldr	r2, [r7, #4]
  402696:	4313      	orrs	r3, r2
  402698:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  40269c:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  40269e:	bf00      	nop
  4026a0:	4b0a      	ldr	r3, [pc, #40]	; (4026cc <pmc_switch_mainck_to_fastrc+0x6c>)
  4026a2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4026a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4026a8:	2b00      	cmp	r3, #0
  4026aa:	d0f9      	beq.n	4026a0 <pmc_switch_mainck_to_fastrc+0x40>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4026ac:	4a07      	ldr	r2, [pc, #28]	; (4026cc <pmc_switch_mainck_to_fastrc+0x6c>)
  4026ae:	4b07      	ldr	r3, [pc, #28]	; (4026cc <pmc_switch_mainck_to_fastrc+0x6c>)
  4026b0:	6a1b      	ldr	r3, [r3, #32]
  4026b2:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
  4026b6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  4026ba:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4026be:	6213      	str	r3, [r2, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4026c0:	bf00      	nop
  4026c2:	370c      	adds	r7, #12
  4026c4:	46bd      	mov	sp, r7
  4026c6:	bc80      	pop	{r7}
  4026c8:	4770      	bx	lr
  4026ca:	bf00      	nop
  4026cc:	400e0400 	.word	0x400e0400

004026d0 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  4026d0:	b480      	push	{r7}
  4026d2:	b083      	sub	sp, #12
  4026d4:	af00      	add	r7, sp, #0
  4026d6:	6078      	str	r0, [r7, #4]
  4026d8:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4026da:	687b      	ldr	r3, [r7, #4]
  4026dc:	2b00      	cmp	r3, #0
  4026de:	d008      	beq.n	4026f2 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4026e0:	4916      	ldr	r1, [pc, #88]	; (40273c <pmc_switch_mainck_to_xtal+0x6c>)
  4026e2:	4b16      	ldr	r3, [pc, #88]	; (40273c <pmc_switch_mainck_to_xtal+0x6c>)
  4026e4:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4026e6:	4a16      	ldr	r2, [pc, #88]	; (402740 <pmc_switch_mainck_to_xtal+0x70>)
  4026e8:	401a      	ands	r2, r3
  4026ea:	4b16      	ldr	r3, [pc, #88]	; (402744 <pmc_switch_mainck_to_xtal+0x74>)
  4026ec:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4026ee:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  4026f0:	e01e      	b.n	402730 <pmc_switch_mainck_to_xtal+0x60>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4026f2:	4912      	ldr	r1, [pc, #72]	; (40273c <pmc_switch_mainck_to_xtal+0x6c>)
  4026f4:	4b11      	ldr	r3, [pc, #68]	; (40273c <pmc_switch_mainck_to_xtal+0x6c>)
  4026f6:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4026f8:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  4026fc:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  402700:	683a      	ldr	r2, [r7, #0]
  402702:	0212      	lsls	r2, r2, #8
  402704:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  402706:	4313      	orrs	r3, r2
  402708:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  40270c:	f043 0301 	orr.w	r3, r3, #1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  402710:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  402712:	bf00      	nop
  402714:	4b09      	ldr	r3, [pc, #36]	; (40273c <pmc_switch_mainck_to_xtal+0x6c>)
  402716:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402718:	f003 0301 	and.w	r3, r3, #1
  40271c:	2b00      	cmp	r3, #0
  40271e:	d0f9      	beq.n	402714 <pmc_switch_mainck_to_xtal+0x44>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  402720:	4a06      	ldr	r2, [pc, #24]	; (40273c <pmc_switch_mainck_to_xtal+0x6c>)
  402722:	4b06      	ldr	r3, [pc, #24]	; (40273c <pmc_switch_mainck_to_xtal+0x6c>)
  402724:	6a1b      	ldr	r3, [r3, #32]
  402726:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40272a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  40272e:	6213      	str	r3, [r2, #32]
}
  402730:	bf00      	nop
  402732:	370c      	adds	r7, #12
  402734:	46bd      	mov	sp, r7
  402736:	bc80      	pop	{r7}
  402738:	4770      	bx	lr
  40273a:	bf00      	nop
  40273c:	400e0400 	.word	0x400e0400
  402740:	fec8fffc 	.word	0xfec8fffc
  402744:	01370002 	.word	0x01370002

00402748 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  402748:	b480      	push	{r7}
  40274a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40274c:	4b03      	ldr	r3, [pc, #12]	; (40275c <pmc_osc_is_ready_mainck+0x14>)
  40274e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402750:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  402754:	4618      	mov	r0, r3
  402756:	46bd      	mov	sp, r7
  402758:	bc80      	pop	{r7}
  40275a:	4770      	bx	lr
  40275c:	400e0400 	.word	0x400e0400

00402760 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  402760:	b480      	push	{r7}
  402762:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  402764:	4b03      	ldr	r3, [pc, #12]	; (402774 <pmc_disable_pllack+0x14>)
  402766:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40276a:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  40276c:	bf00      	nop
  40276e:	46bd      	mov	sp, r7
  402770:	bc80      	pop	{r7}
  402772:	4770      	bx	lr
  402774:	400e0400 	.word	0x400e0400

00402778 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  402778:	b480      	push	{r7}
  40277a:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  40277c:	4b03      	ldr	r3, [pc, #12]	; (40278c <pmc_is_locked_pllack+0x14>)
  40277e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402780:	f003 0302 	and.w	r3, r3, #2
}
  402784:	4618      	mov	r0, r3
  402786:	46bd      	mov	sp, r7
  402788:	bc80      	pop	{r7}
  40278a:	4770      	bx	lr
  40278c:	400e0400 	.word	0x400e0400

00402790 <pmc_enable_pllbck>:
 * \param mulb PLLB multiplier.
 * \param pllbcount PLLB counter.
 * \param divb Divider.
 */
void pmc_enable_pllbck(uint32_t mulb, uint32_t pllbcount, uint32_t divb)
{
  402790:	b580      	push	{r7, lr}
  402792:	b084      	sub	sp, #16
  402794:	af00      	add	r7, sp, #0
  402796:	60f8      	str	r0, [r7, #12]
  402798:	60b9      	str	r1, [r7, #8]
  40279a:	607a      	str	r2, [r7, #4]
	/* first disable the PLL to unlock the lock */
	pmc_disable_pllbck();
  40279c:	4b0d      	ldr	r3, [pc, #52]	; (4027d4 <pmc_enable_pllbck+0x44>)
  40279e:	4798      	blx	r3

#if SAMG55
	PMC->CKGR_PLLAR = CKGR_PLLAR_PLLAEN(divb) |
		CKGR_PLLAR_PLLACOUNT(pllbcount) | CKGR_PLLAR_MULA(mulb);
#else
	PMC->CKGR_PLLBR =
  4027a0:	480d      	ldr	r0, [pc, #52]	; (4027d8 <pmc_enable_pllbck+0x48>)
			CKGR_PLLBR_DIVB(divb) | CKGR_PLLBR_PLLBCOUNT(pllbcount)
  4027a2:	687b      	ldr	r3, [r7, #4]
  4027a4:	b2da      	uxtb	r2, r3
  4027a6:	68bb      	ldr	r3, [r7, #8]
  4027a8:	021b      	lsls	r3, r3, #8
  4027aa:	f403 537c 	and.w	r3, r3, #16128	; 0x3f00
  4027ae:	431a      	orrs	r2, r3
			| CKGR_PLLBR_MULB(mulb);
  4027b0:	68fb      	ldr	r3, [r7, #12]
  4027b2:	0419      	lsls	r1, r3, #16
  4027b4:	4b09      	ldr	r3, [pc, #36]	; (4027dc <pmc_enable_pllbck+0x4c>)
  4027b6:	400b      	ands	r3, r1
  4027b8:	4313      	orrs	r3, r2
	PMC->CKGR_PLLBR =
  4027ba:	62c3      	str	r3, [r0, #44]	; 0x2c
#endif
	while ((PMC->PMC_SR & PMC_SR_LOCKB) == 0);
  4027bc:	bf00      	nop
  4027be:	4b06      	ldr	r3, [pc, #24]	; (4027d8 <pmc_enable_pllbck+0x48>)
  4027c0:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4027c2:	f003 0304 	and.w	r3, r3, #4
  4027c6:	2b00      	cmp	r3, #0
  4027c8:	d0f9      	beq.n	4027be <pmc_enable_pllbck+0x2e>
}
  4027ca:	bf00      	nop
  4027cc:	3710      	adds	r7, #16
  4027ce:	46bd      	mov	sp, r7
  4027d0:	bd80      	pop	{r7, pc}
  4027d2:	bf00      	nop
  4027d4:	004027e1 	.word	0x004027e1
  4027d8:	400e0400 	.word	0x400e0400
  4027dc:	07ff0000 	.word	0x07ff0000

004027e0 <pmc_disable_pllbck>:

/**
 * \brief Disable PLLB clock.
 */
void pmc_disable_pllbck(void)
{
  4027e0:	b480      	push	{r7}
  4027e2:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLBR = CKGR_PLLBR_MULB(0);
  4027e4:	4b03      	ldr	r3, [pc, #12]	; (4027f4 <pmc_disable_pllbck+0x14>)
  4027e6:	2200      	movs	r2, #0
  4027e8:	62da      	str	r2, [r3, #44]	; 0x2c
}
  4027ea:	bf00      	nop
  4027ec:	46bd      	mov	sp, r7
  4027ee:	bc80      	pop	{r7}
  4027f0:	4770      	bx	lr
  4027f2:	bf00      	nop
  4027f4:	400e0400 	.word	0x400e0400

004027f8 <pmc_is_locked_pllbck>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllbck(void)
{
  4027f8:	b480      	push	{r7}
  4027fa:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKB);
  4027fc:	4b03      	ldr	r3, [pc, #12]	; (40280c <pmc_is_locked_pllbck+0x14>)
  4027fe:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  402800:	f003 0304 	and.w	r3, r3, #4
}
  402804:	4618      	mov	r0, r3
  402806:	46bd      	mov	sp, r7
  402808:	bc80      	pop	{r7}
  40280a:	4770      	bx	lr
  40280c:	400e0400 	.word	0x400e0400

00402810 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  402810:	b480      	push	{r7}
  402812:	b083      	sub	sp, #12
  402814:	af00      	add	r7, sp, #0
  402816:	6078      	str	r0, [r7, #4]
	PMC->PMC_PCR = ul_id & 0x7F;
	pcr = PMC->PMC_PCR | PMC_PCR_EN | PMC_PCR_CMD;
	PMC->PMC_PCR = pcr;
	return 0;
#else
	if (ul_id > MAX_PERIPH_ID) {
  402818:	687b      	ldr	r3, [r7, #4]
  40281a:	2b22      	cmp	r3, #34	; 0x22
  40281c:	d901      	bls.n	402822 <pmc_enable_periph_clk+0x12>
		return 1;
  40281e:	2301      	movs	r3, #1
  402820:	e02f      	b.n	402882 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  402822:	687b      	ldr	r3, [r7, #4]
  402824:	2b1f      	cmp	r3, #31
  402826:	d813      	bhi.n	402850 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  402828:	4b18      	ldr	r3, [pc, #96]	; (40288c <pmc_enable_periph_clk+0x7c>)
  40282a:	699a      	ldr	r2, [r3, #24]
  40282c:	2101      	movs	r1, #1
  40282e:	687b      	ldr	r3, [r7, #4]
  402830:	fa01 f303 	lsl.w	r3, r1, r3
  402834:	401a      	ands	r2, r3
  402836:	2101      	movs	r1, #1
  402838:	687b      	ldr	r3, [r7, #4]
  40283a:	fa01 f303 	lsl.w	r3, r1, r3
  40283e:	429a      	cmp	r2, r3
  402840:	d01e      	beq.n	402880 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  402842:	4a12      	ldr	r2, [pc, #72]	; (40288c <pmc_enable_periph_clk+0x7c>)
  402844:	2101      	movs	r1, #1
  402846:	687b      	ldr	r3, [r7, #4]
  402848:	fa01 f303 	lsl.w	r3, r1, r3
  40284c:	6113      	str	r3, [r2, #16]
  40284e:	e017      	b.n	402880 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  402850:	687b      	ldr	r3, [r7, #4]
  402852:	3b20      	subs	r3, #32
  402854:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  402856:	4b0d      	ldr	r3, [pc, #52]	; (40288c <pmc_enable_periph_clk+0x7c>)
  402858:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  40285c:	2101      	movs	r1, #1
  40285e:	687b      	ldr	r3, [r7, #4]
  402860:	fa01 f303 	lsl.w	r3, r1, r3
  402864:	401a      	ands	r2, r3
  402866:	2101      	movs	r1, #1
  402868:	687b      	ldr	r3, [r7, #4]
  40286a:	fa01 f303 	lsl.w	r3, r1, r3
  40286e:	429a      	cmp	r2, r3
  402870:	d006      	beq.n	402880 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  402872:	4a06      	ldr	r2, [pc, #24]	; (40288c <pmc_enable_periph_clk+0x7c>)
  402874:	2101      	movs	r1, #1
  402876:	687b      	ldr	r3, [r7, #4]
  402878:	fa01 f303 	lsl.w	r3, r1, r3
  40287c:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  402880:	2300      	movs	r3, #0
#endif /* defined(REG_PMC_PCR) && !SAMG55 */
}
  402882:	4618      	mov	r0, r3
  402884:	370c      	adds	r7, #12
  402886:	46bd      	mov	sp, r7
  402888:	bc80      	pop	{r7}
  40288a:	4770      	bx	lr
  40288c:	400e0400 	.word	0x400e0400

00402890 <wdt_disable>:

/**
 * \brief Disable the watchdog timer.
 */
void wdt_disable(Wdt *p_wdt)
{
  402890:	b480      	push	{r7}
  402892:	b083      	sub	sp, #12
  402894:	af00      	add	r7, sp, #0
  402896:	6078      	str	r0, [r7, #4]
	p_wdt->WDT_MR = WDT_MR_WDDIS;
  402898:	687b      	ldr	r3, [r7, #4]
  40289a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40289e:	605a      	str	r2, [r3, #4]

}
  4028a0:	bf00      	nop
  4028a2:	370c      	adds	r7, #12
  4028a4:	46bd      	mov	sp, r7
  4028a6:	bc80      	pop	{r7}
  4028a8:	4770      	bx	lr
	...

004028ac <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  4028ac:	b580      	push	{r7, lr}
  4028ae:	b084      	sub	sp, #16
  4028b0:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
  4028b2:	4b27      	ldr	r3, [pc, #156]	; (402950 <Reset_Handler+0xa4>)
  4028b4:	60fb      	str	r3, [r7, #12]
	pDest = &_srelocate;
  4028b6:	4b27      	ldr	r3, [pc, #156]	; (402954 <Reset_Handler+0xa8>)
  4028b8:	60bb      	str	r3, [r7, #8]

	if (pSrc > pDest) {
  4028ba:	68fa      	ldr	r2, [r7, #12]
  4028bc:	68bb      	ldr	r3, [r7, #8]
  4028be:	429a      	cmp	r2, r3
  4028c0:	d90d      	bls.n	4028de <Reset_Handler+0x32>
		for (; pDest < &_erelocate;) {
  4028c2:	e007      	b.n	4028d4 <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
  4028c4:	68bb      	ldr	r3, [r7, #8]
  4028c6:	1d1a      	adds	r2, r3, #4
  4028c8:	60ba      	str	r2, [r7, #8]
  4028ca:	68fa      	ldr	r2, [r7, #12]
  4028cc:	1d11      	adds	r1, r2, #4
  4028ce:	60f9      	str	r1, [r7, #12]
  4028d0:	6812      	ldr	r2, [r2, #0]
  4028d2:	601a      	str	r2, [r3, #0]
		for (; pDest < &_erelocate;) {
  4028d4:	68bb      	ldr	r3, [r7, #8]
  4028d6:	4a20      	ldr	r2, [pc, #128]	; (402958 <Reset_Handler+0xac>)
  4028d8:	4293      	cmp	r3, r2
  4028da:	d3f3      	bcc.n	4028c4 <Reset_Handler+0x18>
  4028dc:	e020      	b.n	402920 <Reset_Handler+0x74>
		}
	} else if (pSrc < pDest) {
  4028de:	68fa      	ldr	r2, [r7, #12]
  4028e0:	68bb      	ldr	r3, [r7, #8]
  4028e2:	429a      	cmp	r2, r3
  4028e4:	d21c      	bcs.n	402920 <Reset_Handler+0x74>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  4028e6:	4a1c      	ldr	r2, [pc, #112]	; (402958 <Reset_Handler+0xac>)
  4028e8:	4b1a      	ldr	r3, [pc, #104]	; (402954 <Reset_Handler+0xa8>)
  4028ea:	1ad3      	subs	r3, r2, r3
  4028ec:	607b      	str	r3, [r7, #4]
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  4028ee:	68fa      	ldr	r2, [r7, #12]
  4028f0:	687b      	ldr	r3, [r7, #4]
  4028f2:	4413      	add	r3, r2
  4028f4:	3b04      	subs	r3, #4
  4028f6:	60fb      	str	r3, [r7, #12]
		pDest = (uint32_t*)((uint32_t)pDest + nb_bytes) - 1;
  4028f8:	68ba      	ldr	r2, [r7, #8]
  4028fa:	687b      	ldr	r3, [r7, #4]
  4028fc:	4413      	add	r3, r2
  4028fe:	3b04      	subs	r3, #4
  402900:	60bb      	str	r3, [r7, #8]
		for (;nb_bytes;nb_bytes -= 4) {
  402902:	e00a      	b.n	40291a <Reset_Handler+0x6e>
			*pDest-- = *pSrc--;
  402904:	68bb      	ldr	r3, [r7, #8]
  402906:	1f1a      	subs	r2, r3, #4
  402908:	60ba      	str	r2, [r7, #8]
  40290a:	68fa      	ldr	r2, [r7, #12]
  40290c:	1f11      	subs	r1, r2, #4
  40290e:	60f9      	str	r1, [r7, #12]
  402910:	6812      	ldr	r2, [r2, #0]
  402912:	601a      	str	r2, [r3, #0]
		for (;nb_bytes;nb_bytes -= 4) {
  402914:	687b      	ldr	r3, [r7, #4]
  402916:	3b04      	subs	r3, #4
  402918:	607b      	str	r3, [r7, #4]
  40291a:	687b      	ldr	r3, [r7, #4]
  40291c:	2b00      	cmp	r3, #0
  40291e:	d1f1      	bne.n	402904 <Reset_Handler+0x58>
		}
	}
	__NOP();
  402920:	bf00      	nop

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
  402922:	4b0e      	ldr	r3, [pc, #56]	; (40295c <Reset_Handler+0xb0>)
  402924:	60bb      	str	r3, [r7, #8]
  402926:	e004      	b.n	402932 <Reset_Handler+0x86>
		*pDest++ = 0;
  402928:	68bb      	ldr	r3, [r7, #8]
  40292a:	1d1a      	adds	r2, r3, #4
  40292c:	60ba      	str	r2, [r7, #8]
  40292e:	2200      	movs	r2, #0
  402930:	601a      	str	r2, [r3, #0]
	for (pDest = &_szero; pDest < &_ezero;) {
  402932:	68bb      	ldr	r3, [r7, #8]
  402934:	4a0a      	ldr	r2, [pc, #40]	; (402960 <Reset_Handler+0xb4>)
  402936:	4293      	cmp	r3, r2
  402938:	d3f6      	bcc.n	402928 <Reset_Handler+0x7c>
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
  40293a:	4b0a      	ldr	r3, [pc, #40]	; (402964 <Reset_Handler+0xb8>)
  40293c:	60fb      	str	r3, [r7, #12]
	SCB->VTOR = ((uint32_t) pSrc);
  40293e:	4a0a      	ldr	r2, [pc, #40]	; (402968 <Reset_Handler+0xbc>)
  402940:	68fb      	ldr	r3, [r7, #12]
  402942:	6093      	str	r3, [r2, #8]

	/* Initialize the C library */
	__libc_init_array();
  402944:	4b09      	ldr	r3, [pc, #36]	; (40296c <Reset_Handler+0xc0>)
  402946:	4798      	blx	r3

	/* Branch to main function */
	main();
  402948:	4b09      	ldr	r3, [pc, #36]	; (402970 <Reset_Handler+0xc4>)
  40294a:	4798      	blx	r3

	/* Infinite loop */
	while (1);
  40294c:	e7fe      	b.n	40294c <Reset_Handler+0xa0>
  40294e:	bf00      	nop
  402950:	00409154 	.word	0x00409154
  402954:	20000000 	.word	0x20000000
  402958:	200009c0 	.word	0x200009c0
  40295c:	200009c0 	.word	0x200009c0
  402960:	20000ed0 	.word	0x20000ed0
  402964:	00400000 	.word	0x00400000
  402968:	e000ed00 	.word	0xe000ed00
  40296c:	0040350d 	.word	0x0040350d
  402970:	00402de5 	.word	0x00402de5

00402974 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402974:	b480      	push	{r7}
  402976:	af00      	add	r7, sp, #0
	while (1) {
  402978:	e7fe      	b.n	402978 <Dummy_Handler+0x4>
	...

0040297c <SystemCoreClockUpdate>:

/**
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
  40297c:	b480      	push	{r7}
  40297e:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  402980:	4b5d      	ldr	r3, [pc, #372]	; (402af8 <SystemCoreClockUpdate+0x17c>)
  402982:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402984:	f003 0303 	and.w	r3, r3, #3
  402988:	2b03      	cmp	r3, #3
  40298a:	f200 8096 	bhi.w	402aba <SystemCoreClockUpdate+0x13e>
  40298e:	a201      	add	r2, pc, #4	; (adr r2, 402994 <SystemCoreClockUpdate+0x18>)
  402990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402994:	004029a5 	.word	0x004029a5
  402998:	004029c5 	.word	0x004029c5
  40299c:	00402a0f 	.word	0x00402a0f
  4029a0:	00402a0f 	.word	0x00402a0f
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  4029a4:	4b55      	ldr	r3, [pc, #340]	; (402afc <SystemCoreClockUpdate+0x180>)
  4029a6:	695b      	ldr	r3, [r3, #20]
  4029a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4029ac:	2b00      	cmp	r3, #0
  4029ae:	d004      	beq.n	4029ba <SystemCoreClockUpdate+0x3e>
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  4029b0:	4b53      	ldr	r3, [pc, #332]	; (402b00 <SystemCoreClockUpdate+0x184>)
  4029b2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4029b6:	601a      	str	r2, [r3, #0]
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
			}
		break;
  4029b8:	e080      	b.n	402abc <SystemCoreClockUpdate+0x140>
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  4029ba:	4b51      	ldr	r3, [pc, #324]	; (402b00 <SystemCoreClockUpdate+0x184>)
  4029bc:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  4029c0:	601a      	str	r2, [r3, #0]
		break;
  4029c2:	e07b      	b.n	402abc <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_MAIN_CLK: /* Main clock */
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  4029c4:	4b4c      	ldr	r3, [pc, #304]	; (402af8 <SystemCoreClockUpdate+0x17c>)
  4029c6:	6a1b      	ldr	r3, [r3, #32]
  4029c8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4029cc:	2b00      	cmp	r3, #0
  4029ce:	d003      	beq.n	4029d8 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL;
  4029d0:	4b4b      	ldr	r3, [pc, #300]	; (402b00 <SystemCoreClockUpdate+0x184>)
  4029d2:	4a4c      	ldr	r2, [pc, #304]	; (402b04 <SystemCoreClockUpdate+0x188>)
  4029d4:	601a      	str	r2, [r3, #0]
			
			default:
			break;
			}
		}
		break;
  4029d6:	e071      	b.n	402abc <SystemCoreClockUpdate+0x140>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4029d8:	4b49      	ldr	r3, [pc, #292]	; (402b00 <SystemCoreClockUpdate+0x184>)
  4029da:	4a4b      	ldr	r2, [pc, #300]	; (402b08 <SystemCoreClockUpdate+0x18c>)
  4029dc:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  4029de:	4b46      	ldr	r3, [pc, #280]	; (402af8 <SystemCoreClockUpdate+0x17c>)
  4029e0:	6a1b      	ldr	r3, [r3, #32]
  4029e2:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4029e6:	2b10      	cmp	r3, #16
  4029e8:	d008      	beq.n	4029fc <SystemCoreClockUpdate+0x80>
  4029ea:	2b20      	cmp	r3, #32
  4029ec:	d00a      	beq.n	402a04 <SystemCoreClockUpdate+0x88>
  4029ee:	2b00      	cmp	r3, #0
  4029f0:	d000      	beq.n	4029f4 <SystemCoreClockUpdate+0x78>
			break;
  4029f2:	e00b      	b.n	402a0c <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4029f4:	4b42      	ldr	r3, [pc, #264]	; (402b00 <SystemCoreClockUpdate+0x184>)
  4029f6:	4a44      	ldr	r2, [pc, #272]	; (402b08 <SystemCoreClockUpdate+0x18c>)
  4029f8:	601a      	str	r2, [r3, #0]
			break;
  4029fa:	e007      	b.n	402a0c <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  4029fc:	4b40      	ldr	r3, [pc, #256]	; (402b00 <SystemCoreClockUpdate+0x184>)
  4029fe:	4a43      	ldr	r2, [pc, #268]	; (402b0c <SystemCoreClockUpdate+0x190>)
  402a00:	601a      	str	r2, [r3, #0]
			break;
  402a02:	e003      	b.n	402a0c <SystemCoreClockUpdate+0x90>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402a04:	4b3e      	ldr	r3, [pc, #248]	; (402b00 <SystemCoreClockUpdate+0x184>)
  402a06:	4a3f      	ldr	r2, [pc, #252]	; (402b04 <SystemCoreClockUpdate+0x188>)
  402a08:	601a      	str	r2, [r3, #0]
			break;
  402a0a:	bf00      	nop
		break;
  402a0c:	e056      	b.n	402abc <SystemCoreClockUpdate+0x140>
		
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_PLLB_CLK:	/* PLLB clock */
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  402a0e:	4b3a      	ldr	r3, [pc, #232]	; (402af8 <SystemCoreClockUpdate+0x17c>)
  402a10:	6a1b      	ldr	r3, [r3, #32]
  402a12:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402a16:	2b00      	cmp	r3, #0
  402a18:	d003      	beq.n	402a22 <SystemCoreClockUpdate+0xa6>
				SystemCoreClock = CHIP_FREQ_XTAL;
  402a1a:	4b39      	ldr	r3, [pc, #228]	; (402b00 <SystemCoreClockUpdate+0x184>)
  402a1c:	4a39      	ldr	r2, [pc, #228]	; (402b04 <SystemCoreClockUpdate+0x188>)
  402a1e:	601a      	str	r2, [r3, #0]
  402a20:	e019      	b.n	402a56 <SystemCoreClockUpdate+0xda>
			} else {
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402a22:	4b37      	ldr	r3, [pc, #220]	; (402b00 <SystemCoreClockUpdate+0x184>)
  402a24:	4a38      	ldr	r2, [pc, #224]	; (402b08 <SystemCoreClockUpdate+0x18c>)
  402a26:	601a      	str	r2, [r3, #0]
				
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  402a28:	4b33      	ldr	r3, [pc, #204]	; (402af8 <SystemCoreClockUpdate+0x17c>)
  402a2a:	6a1b      	ldr	r3, [r3, #32]
  402a2c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402a30:	2b10      	cmp	r3, #16
  402a32:	d008      	beq.n	402a46 <SystemCoreClockUpdate+0xca>
  402a34:	2b20      	cmp	r3, #32
  402a36:	d00a      	beq.n	402a4e <SystemCoreClockUpdate+0xd2>
  402a38:	2b00      	cmp	r3, #0
  402a3a:	d000      	beq.n	402a3e <SystemCoreClockUpdate+0xc2>
				case CKGR_MOR_MOSCRCF_12_MHz:
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
					break;
				
				default:
					break;
  402a3c:	e00b      	b.n	402a56 <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  402a3e:	4b30      	ldr	r3, [pc, #192]	; (402b00 <SystemCoreClockUpdate+0x184>)
  402a40:	4a31      	ldr	r2, [pc, #196]	; (402b08 <SystemCoreClockUpdate+0x18c>)
  402a42:	601a      	str	r2, [r3, #0]
					break;
  402a44:	e007      	b.n	402a56 <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  402a46:	4b2e      	ldr	r3, [pc, #184]	; (402b00 <SystemCoreClockUpdate+0x184>)
  402a48:	4a30      	ldr	r2, [pc, #192]	; (402b0c <SystemCoreClockUpdate+0x190>)
  402a4a:	601a      	str	r2, [r3, #0]
					break;
  402a4c:	e003      	b.n	402a56 <SystemCoreClockUpdate+0xda>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  402a4e:	4b2c      	ldr	r3, [pc, #176]	; (402b00 <SystemCoreClockUpdate+0x184>)
  402a50:	4a2c      	ldr	r2, [pc, #176]	; (402b04 <SystemCoreClockUpdate+0x188>)
  402a52:	601a      	str	r2, [r3, #0]
					break;
  402a54:	bf00      	nop
				}
			}
			
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  402a56:	4b28      	ldr	r3, [pc, #160]	; (402af8 <SystemCoreClockUpdate+0x17c>)
  402a58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402a5a:	f003 0303 	and.w	r3, r3, #3
  402a5e:	2b02      	cmp	r3, #2
  402a60:	d115      	bne.n	402a8e <SystemCoreClockUpdate+0x112>
					PMC_MCKR_CSS_PLLA_CLK ) {
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  402a62:	4b25      	ldr	r3, [pc, #148]	; (402af8 <SystemCoreClockUpdate+0x17c>)
  402a64:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_MULA_Pos) + 1U);
  402a66:	0c1b      	lsrs	r3, r3, #16
  402a68:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402a6c:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  402a6e:	4a24      	ldr	r2, [pc, #144]	; (402b00 <SystemCoreClockUpdate+0x184>)
  402a70:	6812      	ldr	r2, [r2, #0]
  402a72:	fb02 f303 	mul.w	r3, r2, r3
  402a76:	4a22      	ldr	r2, [pc, #136]	; (402b00 <SystemCoreClockUpdate+0x184>)
  402a78:	6013      	str	r3, [r2, #0]
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402a7a:	4b1f      	ldr	r3, [pc, #124]	; (402af8 <SystemCoreClockUpdate+0x17c>)
  402a7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
						>> CKGR_PLLAR_DIVA_Pos));
  402a7e:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  402a80:	4a1f      	ldr	r2, [pc, #124]	; (402b00 <SystemCoreClockUpdate+0x184>)
  402a82:	6812      	ldr	r2, [r2, #0]
  402a84:	fbb2 f3f3 	udiv	r3, r2, r3
  402a88:	4a1d      	ldr	r2, [pc, #116]	; (402b00 <SystemCoreClockUpdate+0x184>)
  402a8a:	6013      	str	r3, [r2, #0]
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
						>> CKGR_PLLBR_DIVB_Pos));
			}
		break;
  402a8c:	e016      	b.n	402abc <SystemCoreClockUpdate+0x140>
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402a8e:	4b1a      	ldr	r3, [pc, #104]	; (402af8 <SystemCoreClockUpdate+0x17c>)
  402a90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  402a92:	0c1b      	lsrs	r3, r3, #16
  402a94:	f3c3 030a 	ubfx	r3, r3, #0, #11
  402a98:	3301      	adds	r3, #1
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  402a9a:	4a19      	ldr	r2, [pc, #100]	; (402b00 <SystemCoreClockUpdate+0x184>)
  402a9c:	6812      	ldr	r2, [r2, #0]
  402a9e:	fb02 f303 	mul.w	r3, r2, r3
  402aa2:	4a17      	ldr	r2, [pc, #92]	; (402b00 <SystemCoreClockUpdate+0x184>)
  402aa4:	6013      	str	r3, [r2, #0]
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402aa6:	4b14      	ldr	r3, [pc, #80]	; (402af8 <SystemCoreClockUpdate+0x17c>)
  402aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
						>> CKGR_PLLBR_DIVB_Pos));
  402aaa:	b2db      	uxtb	r3, r3
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  402aac:	4a14      	ldr	r2, [pc, #80]	; (402b00 <SystemCoreClockUpdate+0x184>)
  402aae:	6812      	ldr	r2, [r2, #0]
  402ab0:	fbb2 f3f3 	udiv	r3, r2, r3
  402ab4:	4a12      	ldr	r2, [pc, #72]	; (402b00 <SystemCoreClockUpdate+0x184>)
  402ab6:	6013      	str	r3, [r2, #0]
		break;
  402ab8:	e000      	b.n	402abc <SystemCoreClockUpdate+0x140>
		
	default:
		break;
  402aba:	bf00      	nop
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  402abc:	4b0e      	ldr	r3, [pc, #56]	; (402af8 <SystemCoreClockUpdate+0x17c>)
  402abe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402ac0:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402ac4:	2b70      	cmp	r3, #112	; 0x70
  402ac6:	d108      	bne.n	402ada <SystemCoreClockUpdate+0x15e>
		SystemCoreClock /= 3U;
  402ac8:	4b0d      	ldr	r3, [pc, #52]	; (402b00 <SystemCoreClockUpdate+0x184>)
  402aca:	681b      	ldr	r3, [r3, #0]
  402acc:	4a10      	ldr	r2, [pc, #64]	; (402b10 <SystemCoreClockUpdate+0x194>)
  402ace:	fba2 2303 	umull	r2, r3, r2, r3
  402ad2:	085b      	lsrs	r3, r3, #1
  402ad4:	4a0a      	ldr	r2, [pc, #40]	; (402b00 <SystemCoreClockUpdate+0x184>)
  402ad6:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
	}
}
  402ad8:	e00a      	b.n	402af0 <SystemCoreClockUpdate+0x174>
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  402ada:	4b07      	ldr	r3, [pc, #28]	; (402af8 <SystemCoreClockUpdate+0x17c>)
  402adc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402ade:	091b      	lsrs	r3, r3, #4
  402ae0:	f003 0307 	and.w	r3, r3, #7
		SystemCoreClock >>=
  402ae4:	4a06      	ldr	r2, [pc, #24]	; (402b00 <SystemCoreClockUpdate+0x184>)
  402ae6:	6812      	ldr	r2, [r2, #0]
  402ae8:	fa22 f303 	lsr.w	r3, r2, r3
  402aec:	4a04      	ldr	r2, [pc, #16]	; (402b00 <SystemCoreClockUpdate+0x184>)
  402aee:	6013      	str	r3, [r2, #0]
}
  402af0:	bf00      	nop
  402af2:	46bd      	mov	sp, r7
  402af4:	bc80      	pop	{r7}
  402af6:	4770      	bx	lr
  402af8:	400e0400 	.word	0x400e0400
  402afc:	400e1410 	.word	0x400e1410
  402b00:	20000010 	.word	0x20000010
  402b04:	00b71b00 	.word	0x00b71b00
  402b08:	003d0900 	.word	0x003d0900
  402b0c:	007a1200 	.word	0x007a1200
  402b10:	aaaaaaab 	.word	0xaaaaaaab

00402b14 <system_init_flash>:
 * \brief Initialize flash wait state according to operating frequency.
 *
 * \param ul_clk System clock frequency.
 */
void system_init_flash( uint32_t ul_clk )
{
  402b14:	b480      	push	{r7}
  402b16:	b083      	sub	sp, #12
  402b18:	af00      	add	r7, sp, #0
  402b1a:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
#if !defined(ID_EFC1)
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  402b1c:	687b      	ldr	r3, [r7, #4]
  402b1e:	4a18      	ldr	r2, [pc, #96]	; (402b80 <system_init_flash+0x6c>)
  402b20:	4293      	cmp	r3, r2
  402b22:	d804      	bhi.n	402b2e <system_init_flash+0x1a>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  402b24:	4b17      	ldr	r3, [pc, #92]	; (402b84 <system_init_flash+0x70>)
  402b26:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  402b2a:	601a      	str	r2, [r3, #0]
				}
			}
		}
	}
#endif
}
  402b2c:	e023      	b.n	402b76 <system_init_flash+0x62>
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  402b2e:	687b      	ldr	r3, [r7, #4]
  402b30:	4a15      	ldr	r2, [pc, #84]	; (402b88 <system_init_flash+0x74>)
  402b32:	4293      	cmp	r3, r2
  402b34:	d803      	bhi.n	402b3e <system_init_flash+0x2a>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  402b36:	4b13      	ldr	r3, [pc, #76]	; (402b84 <system_init_flash+0x70>)
  402b38:	4a14      	ldr	r2, [pc, #80]	; (402b8c <system_init_flash+0x78>)
  402b3a:	601a      	str	r2, [r3, #0]
}
  402b3c:	e01b      	b.n	402b76 <system_init_flash+0x62>
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  402b3e:	687b      	ldr	r3, [r7, #4]
  402b40:	4a13      	ldr	r2, [pc, #76]	; (402b90 <system_init_flash+0x7c>)
  402b42:	4293      	cmp	r3, r2
  402b44:	d803      	bhi.n	402b4e <system_init_flash+0x3a>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  402b46:	4b0f      	ldr	r3, [pc, #60]	; (402b84 <system_init_flash+0x70>)
  402b48:	4a12      	ldr	r2, [pc, #72]	; (402b94 <system_init_flash+0x80>)
  402b4a:	601a      	str	r2, [r3, #0]
}
  402b4c:	e013      	b.n	402b76 <system_init_flash+0x62>
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  402b4e:	687b      	ldr	r3, [r7, #4]
  402b50:	4a11      	ldr	r2, [pc, #68]	; (402b98 <system_init_flash+0x84>)
  402b52:	4293      	cmp	r3, r2
  402b54:	d803      	bhi.n	402b5e <system_init_flash+0x4a>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  402b56:	4b0b      	ldr	r3, [pc, #44]	; (402b84 <system_init_flash+0x70>)
  402b58:	4a10      	ldr	r2, [pc, #64]	; (402b9c <system_init_flash+0x88>)
  402b5a:	601a      	str	r2, [r3, #0]
}
  402b5c:	e00b      	b.n	402b76 <system_init_flash+0x62>
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  402b5e:	687b      	ldr	r3, [r7, #4]
  402b60:	4a0f      	ldr	r2, [pc, #60]	; (402ba0 <system_init_flash+0x8c>)
  402b62:	4293      	cmp	r3, r2
  402b64:	d804      	bhi.n	402b70 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  402b66:	4b07      	ldr	r3, [pc, #28]	; (402b84 <system_init_flash+0x70>)
  402b68:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  402b6c:	601a      	str	r2, [r3, #0]
}
  402b6e:	e002      	b.n	402b76 <system_init_flash+0x62>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  402b70:	4b04      	ldr	r3, [pc, #16]	; (402b84 <system_init_flash+0x70>)
  402b72:	4a0c      	ldr	r2, [pc, #48]	; (402ba4 <system_init_flash+0x90>)
  402b74:	601a      	str	r2, [r3, #0]
}
  402b76:	bf00      	nop
  402b78:	370c      	adds	r7, #12
  402b7a:	46bd      	mov	sp, r7
  402b7c:	bc80      	pop	{r7}
  402b7e:	4770      	bx	lr
  402b80:	01312cff 	.word	0x01312cff
  402b84:	400e0a00 	.word	0x400e0a00
  402b88:	026259ff 	.word	0x026259ff
  402b8c:	04000100 	.word	0x04000100
  402b90:	039386ff 	.word	0x039386ff
  402b94:	04000200 	.word	0x04000200
  402b98:	04c4b3ff 	.word	0x04c4b3ff
  402b9c:	04000300 	.word	0x04000300
  402ba0:	05f5e0ff 	.word	0x05f5e0ff
  402ba4:	04000500 	.word	0x04000500

00402ba8 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  402ba8:	b480      	push	{r7}
  402baa:	b085      	sub	sp, #20
  402bac:	af00      	add	r7, sp, #0
  402bae:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402bb0:	4b10      	ldr	r3, [pc, #64]	; (402bf4 <_sbrk+0x4c>)
  402bb2:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  402bb4:	4b10      	ldr	r3, [pc, #64]	; (402bf8 <_sbrk+0x50>)
  402bb6:	681b      	ldr	r3, [r3, #0]
  402bb8:	2b00      	cmp	r3, #0
  402bba:	d102      	bne.n	402bc2 <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402bbc:	4b0e      	ldr	r3, [pc, #56]	; (402bf8 <_sbrk+0x50>)
  402bbe:	4a0f      	ldr	r2, [pc, #60]	; (402bfc <_sbrk+0x54>)
  402bc0:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  402bc2:	4b0d      	ldr	r3, [pc, #52]	; (402bf8 <_sbrk+0x50>)
  402bc4:	681b      	ldr	r3, [r3, #0]
  402bc6:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  402bc8:	68ba      	ldr	r2, [r7, #8]
  402bca:	687b      	ldr	r3, [r7, #4]
  402bcc:	441a      	add	r2, r3
  402bce:	68fb      	ldr	r3, [r7, #12]
  402bd0:	429a      	cmp	r2, r3
  402bd2:	dd02      	ble.n	402bda <_sbrk+0x32>
		return (caddr_t) -1;	
  402bd4:	f04f 33ff 	mov.w	r3, #4294967295
  402bd8:	e006      	b.n	402be8 <_sbrk+0x40>
	}

	heap += incr;
  402bda:	4b07      	ldr	r3, [pc, #28]	; (402bf8 <_sbrk+0x50>)
  402bdc:	681a      	ldr	r2, [r3, #0]
  402bde:	687b      	ldr	r3, [r7, #4]
  402be0:	4413      	add	r3, r2
  402be2:	4a05      	ldr	r2, [pc, #20]	; (402bf8 <_sbrk+0x50>)
  402be4:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  402be6:	68bb      	ldr	r3, [r7, #8]
}
  402be8:	4618      	mov	r0, r3
  402bea:	3714      	adds	r7, #20
  402bec:	46bd      	mov	sp, r7
  402bee:	bc80      	pop	{r7}
  402bf0:	4770      	bx	lr
  402bf2:	bf00      	nop
  402bf4:	2001fffc 	.word	0x2001fffc
  402bf8:	20000a68 	.word	0x20000a68
  402bfc:	20003ed0 	.word	0x20003ed0

00402c00 <osc_get_rate>:
{
  402c00:	b480      	push	{r7}
  402c02:	b083      	sub	sp, #12
  402c04:	af00      	add	r7, sp, #0
  402c06:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402c08:	687b      	ldr	r3, [r7, #4]
  402c0a:	2b07      	cmp	r3, #7
  402c0c:	d825      	bhi.n	402c5a <osc_get_rate+0x5a>
  402c0e:	a201      	add	r2, pc, #4	; (adr r2, 402c14 <osc_get_rate+0x14>)
  402c10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  402c14:	00402c35 	.word	0x00402c35
  402c18:	00402c3b 	.word	0x00402c3b
  402c1c:	00402c41 	.word	0x00402c41
  402c20:	00402c47 	.word	0x00402c47
  402c24:	00402c4b 	.word	0x00402c4b
  402c28:	00402c4f 	.word	0x00402c4f
  402c2c:	00402c53 	.word	0x00402c53
  402c30:	00402c57 	.word	0x00402c57
		return OSC_SLCK_32K_RC_HZ;
  402c34:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  402c38:	e010      	b.n	402c5c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  402c3a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402c3e:	e00d      	b.n	402c5c <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  402c40:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  402c44:	e00a      	b.n	402c5c <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  402c46:	4b08      	ldr	r3, [pc, #32]	; (402c68 <osc_get_rate+0x68>)
  402c48:	e008      	b.n	402c5c <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  402c4a:	4b08      	ldr	r3, [pc, #32]	; (402c6c <osc_get_rate+0x6c>)
  402c4c:	e006      	b.n	402c5c <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  402c4e:	4b08      	ldr	r3, [pc, #32]	; (402c70 <osc_get_rate+0x70>)
  402c50:	e004      	b.n	402c5c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  402c52:	4b07      	ldr	r3, [pc, #28]	; (402c70 <osc_get_rate+0x70>)
  402c54:	e002      	b.n	402c5c <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  402c56:	4b06      	ldr	r3, [pc, #24]	; (402c70 <osc_get_rate+0x70>)
  402c58:	e000      	b.n	402c5c <osc_get_rate+0x5c>
	return 0;
  402c5a:	2300      	movs	r3, #0
}
  402c5c:	4618      	mov	r0, r3
  402c5e:	370c      	adds	r7, #12
  402c60:	46bd      	mov	sp, r7
  402c62:	bc80      	pop	{r7}
  402c64:	4770      	bx	lr
  402c66:	bf00      	nop
  402c68:	003d0900 	.word	0x003d0900
  402c6c:	007a1200 	.word	0x007a1200
  402c70:	00b71b00 	.word	0x00b71b00

00402c74 <sysclk_get_main_hz>:
{
  402c74:	b580      	push	{r7, lr}
  402c76:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  402c78:	2006      	movs	r0, #6
  402c7a:	4b04      	ldr	r3, [pc, #16]	; (402c8c <sysclk_get_main_hz+0x18>)
  402c7c:	4798      	blx	r3
  402c7e:	4602      	mov	r2, r0
  402c80:	4613      	mov	r3, r2
  402c82:	009b      	lsls	r3, r3, #2
  402c84:	4413      	add	r3, r2
  402c86:	009b      	lsls	r3, r3, #2
}
  402c88:	4618      	mov	r0, r3
  402c8a:	bd80      	pop	{r7, pc}
  402c8c:	00402c01 	.word	0x00402c01

00402c90 <sysclk_get_cpu_hz>:
{
  402c90:	b580      	push	{r7, lr}
  402c92:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402c94:	4b02      	ldr	r3, [pc, #8]	; (402ca0 <sysclk_get_cpu_hz+0x10>)
  402c96:	4798      	blx	r3
  402c98:	4603      	mov	r3, r0
  402c9a:	085b      	lsrs	r3, r3, #1
}
  402c9c:	4618      	mov	r0, r3
  402c9e:	bd80      	pop	{r7, pc}
  402ca0:	00402c75 	.word	0x00402c75

00402ca4 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  402ca4:	b480      	push	{r7}
  402ca6:	b08d      	sub	sp, #52	; 0x34
  402ca8:	af00      	add	r7, sp, #0
  402caa:	6078      	str	r0, [r7, #4]
  402cac:	460b      	mov	r3, r1
  402cae:	70fb      	strb	r3, [r7, #3]
  402cb0:	687b      	ldr	r3, [r7, #4]
  402cb2:	62fb      	str	r3, [r7, #44]	; 0x2c
  402cb4:	78fb      	ldrb	r3, [r7, #3]
  402cb6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  402cba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402cbc:	627b      	str	r3, [r7, #36]	; 0x24
  402cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402cc0:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  402cc2:	6a3b      	ldr	r3, [r7, #32]
  402cc4:	095b      	lsrs	r3, r3, #5
  402cc6:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402cc8:	69fb      	ldr	r3, [r7, #28]
  402cca:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402cce:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402cd2:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402cd4:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  402cd6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402cda:	2b01      	cmp	r3, #1
  402cdc:	d109      	bne.n	402cf2 <ioport_set_pin_dir+0x4e>
  402cde:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402ce0:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  402ce2:	697b      	ldr	r3, [r7, #20]
  402ce4:	f003 031f 	and.w	r3, r3, #31
  402ce8:	2201      	movs	r2, #1
  402cea:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  402cec:	69bb      	ldr	r3, [r7, #24]
  402cee:	611a      	str	r2, [r3, #16]
  402cf0:	e00c      	b.n	402d0c <ioport_set_pin_dir+0x68>
	} else if (dir == IOPORT_DIR_INPUT) {
  402cf2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  402cf6:	2b00      	cmp	r3, #0
  402cf8:	d108      	bne.n	402d0c <ioport_set_pin_dir+0x68>
  402cfa:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402cfc:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  402cfe:	693b      	ldr	r3, [r7, #16]
  402d00:	f003 031f 	and.w	r3, r3, #31
  402d04:	2201      	movs	r2, #1
  402d06:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  402d08:	69bb      	ldr	r3, [r7, #24]
  402d0a:	615a      	str	r2, [r3, #20]
  402d0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  402d0e:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  402d10:	68fb      	ldr	r3, [r7, #12]
  402d12:	f003 031f 	and.w	r3, r3, #31
  402d16:	2201      	movs	r2, #1
  402d18:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  402d1a:	69bb      	ldr	r3, [r7, #24]
  402d1c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  402d20:	bf00      	nop
  402d22:	3734      	adds	r7, #52	; 0x34
  402d24:	46bd      	mov	sp, r7
  402d26:	bc80      	pop	{r7}
  402d28:	4770      	bx	lr

00402d2a <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  402d2a:	b480      	push	{r7}
  402d2c:	b08b      	sub	sp, #44	; 0x2c
  402d2e:	af00      	add	r7, sp, #0
  402d30:	6078      	str	r0, [r7, #4]
  402d32:	460b      	mov	r3, r1
  402d34:	70fb      	strb	r3, [r7, #3]
  402d36:	687b      	ldr	r3, [r7, #4]
  402d38:	627b      	str	r3, [r7, #36]	; 0x24
  402d3a:	78fb      	ldrb	r3, [r7, #3]
  402d3c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  402d40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402d42:	61fb      	str	r3, [r7, #28]
  402d44:	69fb      	ldr	r3, [r7, #28]
  402d46:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  402d48:	69bb      	ldr	r3, [r7, #24]
  402d4a:	095b      	lsrs	r3, r3, #5
  402d4c:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402d4e:	697b      	ldr	r3, [r7, #20]
  402d50:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402d54:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402d58:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  402d5a:	613b      	str	r3, [r7, #16]

	if (level) {
  402d5c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  402d60:	2b00      	cmp	r3, #0
  402d62:	d009      	beq.n	402d78 <ioport_set_pin_level+0x4e>
  402d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402d66:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  402d68:	68fb      	ldr	r3, [r7, #12]
  402d6a:	f003 031f 	and.w	r3, r3, #31
  402d6e:	2201      	movs	r2, #1
  402d70:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  402d72:	693b      	ldr	r3, [r7, #16]
  402d74:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  402d76:	e008      	b.n	402d8a <ioport_set_pin_level+0x60>
  402d78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  402d7a:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  402d7c:	68bb      	ldr	r3, [r7, #8]
  402d7e:	f003 031f 	and.w	r3, r3, #31
  402d82:	2201      	movs	r2, #1
  402d84:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  402d86:	693b      	ldr	r3, [r7, #16]
  402d88:	635a      	str	r2, [r3, #52]	; 0x34
  402d8a:	bf00      	nop
  402d8c:	372c      	adds	r7, #44	; 0x2c
  402d8e:	46bd      	mov	sp, r7
  402d90:	bc80      	pop	{r7}
  402d92:	4770      	bx	lr

00402d94 <ioport_get_pin_level>:
 *
 * \param pin IOPORT pin to read
 * \return Current logical value of the specified pin
 */
static inline bool ioport_get_pin_level(ioport_pin_t pin)
{
  402d94:	b480      	push	{r7}
  402d96:	b089      	sub	sp, #36	; 0x24
  402d98:	af00      	add	r7, sp, #0
  402d9a:	6078      	str	r0, [r7, #4]
  402d9c:	687b      	ldr	r3, [r7, #4]
  402d9e:	61fb      	str	r3, [r7, #28]
  402da0:	69fb      	ldr	r3, [r7, #28]
  402da2:	61bb      	str	r3, [r7, #24]
  402da4:	69bb      	ldr	r3, [r7, #24]
  402da6:	617b      	str	r3, [r7, #20]
	return pin >> 5;
  402da8:	697b      	ldr	r3, [r7, #20]
  402daa:	095b      	lsrs	r3, r3, #5
  402dac:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  402dae:	693b      	ldr	r3, [r7, #16]
  402db0:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  402db4:	f203 7307 	addw	r3, r3, #1799	; 0x707
  402db8:	025b      	lsls	r3, r3, #9
	}
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  402dba:	6bda      	ldr	r2, [r3, #60]	; 0x3c
  402dbc:	69fb      	ldr	r3, [r7, #28]
  402dbe:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  402dc0:	68fb      	ldr	r3, [r7, #12]
  402dc2:	f003 031f 	and.w	r3, r3, #31
  402dc6:	2101      	movs	r1, #1
  402dc8:	fa01 f303 	lsl.w	r3, r1, r3
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  402dcc:	4013      	ands	r3, r2
  402dce:	2b00      	cmp	r3, #0
  402dd0:	bf14      	ite	ne
  402dd2:	2301      	movne	r3, #1
  402dd4:	2300      	moveq	r3, #0
  402dd6:	b2db      	uxtb	r3, r3
	return arch_ioport_get_pin_level(pin);
}
  402dd8:	4618      	mov	r0, r3
  402dda:	3724      	adds	r7, #36	; 0x24
  402ddc:	46bd      	mov	sp, r7
  402dde:	bc80      	pop	{r7}
  402de0:	4770      	bx	lr
	...

00402de4 <main>:
#include "ov2640.h"

bool test_pass = false;

int main (void)
{
  402de4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402de8:	b08f      	sub	sp, #60	; 0x3c
  402dea:	af00      	add	r7, sp, #0
	//system clock and board initializations
	board_init();
  402dec:	4ba4      	ldr	r3, [pc, #656]	; (403080 <main+0x29c>)
  402dee:	4798      	blx	r3
	sysclk_init();
  402df0:	4ba4      	ldr	r3, [pc, #656]	; (403084 <main+0x2a0>)
  402df2:	4798      	blx	r3
	wdt_disable(WDT);
  402df4:	48a4      	ldr	r0, [pc, #656]	; (403088 <main+0x2a4>)
  402df6:	4ba5      	ldr	r3, [pc, #660]	; (40308c <main+0x2a8>)
  402df8:	4798      	blx	r3
	
	//configure and start timer (look at "timer_interface" functions)
	configure_tc(); //this calls tc_start(TC0, 0); to start the timer
  402dfa:	4ba5      	ldr	r3, [pc, #660]	; (403090 <main+0x2ac>)
  402dfc:	4798      	blx	r3
	
	//configure wifi usart and spi, as well as command complete and provision pins interrupts
	configure_usart_wifi();
  402dfe:	4ba5      	ldr	r3, [pc, #660]	; (403094 <main+0x2b0>)
  402e00:	4798      	blx	r3
	configure_spi();
  402e02:	4ba5      	ldr	r3, [pc, #660]	; (403098 <main+0x2b4>)
  402e04:	4798      	blx	r3
	spi_peripheral_initialize();
  402e06:	4ba5      	ldr	r3, [pc, #660]	; (40309c <main+0x2b8>)
  402e08:	4798      	blx	r3
	configure_wifi_comm_pin();
  402e0a:	4ba5      	ldr	r3, [pc, #660]	; (4030a0 <main+0x2bc>)
  402e0c:	4798      	blx	r3
	configure_wifi_provision_pin();
  402e0e:	4ba5      	ldr	r3, [pc, #660]	; (4030a4 <main+0x2c0>)
  402e10:	4798      	blx	r3

	usart_write_line(WIFI_USART, "set spi_baud 100000\r\n"); //change to write_wifi_command?
  402e12:	49a5      	ldr	r1, [pc, #660]	; (4030a8 <main+0x2c4>)
  402e14:	48a5      	ldr	r0, [pc, #660]	; (4030ac <main+0x2c8>)
  402e16:	4ba6      	ldr	r3, [pc, #664]	; (4030b0 <main+0x2cc>)
  402e18:	4798      	blx	r3
	//delay_ms(1000);
	
	//configure indicators and "command complete", "network" and "clients" gpios through UART interface of ESP32
	//a) configure the top LED as the wlan output //IO25
	write_wifi_command("set_wlan_gpio 25\r\n", 3);
  402e1a:	2103      	movs	r1, #3
  402e1c:	48a5      	ldr	r0, [pc, #660]	; (4030b4 <main+0x2d0>)
  402e1e:	4ba6      	ldr	r3, [pc, #664]	; (4030b8 <main+0x2d4>)
  402e20:	4798      	blx	r3
	//b) configure the middle LED as the websockets output //IO26
	write_wifi_command("set websocket_gpio 26\r\n", 3);
  402e22:	2103      	movs	r1, #3
  402e24:	48a5      	ldr	r0, [pc, #660]	; (4030bc <main+0x2d8>)
  402e26:	4ba4      	ldr	r3, [pc, #656]	; (4030b8 <main+0x2d4>)
  402e28:	4798      	blx	r3
	//c) configure the bottom LED as the AP output //IO27
	write_wifi_command("set ap_gpio 27\r\n", 3);
  402e2a:	2103      	movs	r1, #3
  402e2c:	48a4      	ldr	r0, [pc, #656]	; (4030c0 <main+0x2dc>)
  402e2e:	4ba2      	ldr	r3, [pc, #648]	; (4030b8 <main+0x2d4>)
  402e30:	4798      	blx	r3
	//configure the command complete, network, and clients gpios (control signals?)
	write_wifi_command("set net_gpio 21\r\n", 3); 
  402e32:	2103      	movs	r1, #3
  402e34:	48a3      	ldr	r0, [pc, #652]	; (4030c4 <main+0x2e0>)
  402e36:	4ba0      	ldr	r3, [pc, #640]	; (4030b8 <main+0x2d4>)
  402e38:	4798      	blx	r3
	write_wifi_command("set clients_gpio 22\r\n", 3);
  402e3a:	2103      	movs	r1, #3
  402e3c:	48a2      	ldr	r0, [pc, #648]	; (4030c8 <main+0x2e4>)
  402e3e:	4b9e      	ldr	r3, [pc, #632]	; (4030b8 <main+0x2d4>)
  402e40:	4798      	blx	r3
	write_wifi_command("set comm_gpio 23\r\n", 3);
  402e42:	2103      	movs	r1, #3
  402e44:	48a1      	ldr	r0, [pc, #644]	; (4030cc <main+0x2e8>)
  402e46:	4b9c      	ldr	r3, [pc, #624]	; (4030b8 <main+0x2d4>)
  402e48:	4798      	blx	r3
	
	
	ioport_set_pin_dir(WIFI_RST_PIN, IOPORT_DIR_OUTPUT);
  402e4a:	2101      	movs	r1, #1
  402e4c:	2000      	movs	r0, #0
  402e4e:	4ba0      	ldr	r3, [pc, #640]	; (4030d0 <main+0x2ec>)
  402e50:	4798      	blx	r3
	
	//send "test" to the WiFi module and wait for response of "SUCCESS"
	write_wifi_command("test\r\n", 10);
  402e52:	210a      	movs	r1, #10
  402e54:	489f      	ldr	r0, [pc, #636]	; (4030d4 <main+0x2f0>)
  402e56:	4b98      	ldr	r3, [pc, #608]	; (4030b8 <main+0x2d4>)
  402e58:	4798      	blx	r3
	delay_ms(1000);
  402e5a:	4b9f      	ldr	r3, [pc, #636]	; (4030d8 <main+0x2f4>)
  402e5c:	4798      	blx	r3
  402e5e:	4603      	mov	r3, r0
  402e60:	4619      	mov	r1, r3
  402e62:	f04f 0200 	mov.w	r2, #0
  402e66:	460b      	mov	r3, r1
  402e68:	4614      	mov	r4, r2
  402e6a:	0166      	lsls	r6, r4, #5
  402e6c:	ea46 66d3 	orr.w	r6, r6, r3, lsr #27
  402e70:	015d      	lsls	r5, r3, #5
  402e72:	462b      	mov	r3, r5
  402e74:	4634      	mov	r4, r6
  402e76:	1a5b      	subs	r3, r3, r1
  402e78:	eb64 0402 	sbc.w	r4, r4, r2
  402e7c:	ea4f 0984 	mov.w	r9, r4, lsl #2
  402e80:	ea49 7993 	orr.w	r9, r9, r3, lsr #30
  402e84:	ea4f 0883 	mov.w	r8, r3, lsl #2
  402e88:	4643      	mov	r3, r8
  402e8a:	464c      	mov	r4, r9
  402e8c:	185b      	adds	r3, r3, r1
  402e8e:	eb44 0402 	adc.w	r4, r4, r2
  402e92:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
  402e96:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
  402e9a:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
  402e9e:	4653      	mov	r3, sl
  402ea0:	465c      	mov	r4, fp
  402ea2:	4619      	mov	r1, r3
  402ea4:	4622      	mov	r2, r4
  402ea6:	f243 63af 	movw	r3, #13999	; 0x36af
  402eaa:	f04f 0400 	mov.w	r4, #0
  402eae:	18cd      	adds	r5, r1, r3
  402eb0:	eb42 0604 	adc.w	r6, r2, r4
  402eb4:	4628      	mov	r0, r5
  402eb6:	4631      	mov	r1, r6
  402eb8:	4c88      	ldr	r4, [pc, #544]	; (4030dc <main+0x2f8>)
  402eba:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402ebe:	f04f 0300 	mov.w	r3, #0
  402ec2:	47a0      	blx	r4
  402ec4:	4603      	mov	r3, r0
  402ec6:	460c      	mov	r4, r1
  402ec8:	4618      	mov	r0, r3
  402eca:	4b85      	ldr	r3, [pc, #532]	; (4030e0 <main+0x2fc>)
  402ecc:	4798      	blx	r3
	
	//initialize and configure the camera
	init_camera();
  402ece:	4b85      	ldr	r3, [pc, #532]	; (4030e4 <main+0x300>)
  402ed0:	4798      	blx	r3
	configure_camera();
  402ed2:	4b85      	ldr	r3, [pc, #532]	; (4030e8 <main+0x304>)
  402ed4:	4798      	blx	r3
	delay_ms(100);
  402ed6:	4b80      	ldr	r3, [pc, #512]	; (4030d8 <main+0x2f4>)
  402ed8:	4798      	blx	r3
  402eda:	4603      	mov	r3, r0
  402edc:	4619      	mov	r1, r3
  402ede:	f04f 0200 	mov.w	r2, #0
  402ee2:	460b      	mov	r3, r1
  402ee4:	4614      	mov	r4, r2
  402ee6:	18db      	adds	r3, r3, r3
  402ee8:	eb44 0404 	adc.w	r4, r4, r4
  402eec:	185b      	adds	r3, r3, r1
  402eee:	eb44 0402 	adc.w	r4, r4, r2
  402ef2:	0160      	lsls	r0, r4, #5
  402ef4:	6378      	str	r0, [r7, #52]	; 0x34
  402ef6:	6b78      	ldr	r0, [r7, #52]	; 0x34
  402ef8:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  402efc:	6378      	str	r0, [r7, #52]	; 0x34
  402efe:	0158      	lsls	r0, r3, #5
  402f00:	6338      	str	r0, [r7, #48]	; 0x30
  402f02:	e9d7 560c 	ldrd	r5, r6, [r7, #48]	; 0x30
  402f06:	18ed      	adds	r5, r5, r3
  402f08:	eb46 0604 	adc.w	r6, r6, r4
  402f0c:	462b      	mov	r3, r5
  402f0e:	4634      	mov	r4, r6
  402f10:	18c9      	adds	r1, r1, r3
  402f12:	eb42 0204 	adc.w	r2, r2, r4
  402f16:	f243 63af 	movw	r3, #13999	; 0x36af
  402f1a:	f04f 0400 	mov.w	r4, #0
  402f1e:	18cd      	adds	r5, r1, r3
  402f20:	eb42 0604 	adc.w	r6, r2, r4
  402f24:	4628      	mov	r0, r5
  402f26:	4631      	mov	r1, r6
  402f28:	4c6c      	ldr	r4, [pc, #432]	; (4030dc <main+0x2f8>)
  402f2a:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402f2e:	f04f 0300 	mov.w	r3, #0
  402f32:	47a0      	blx	r4
  402f34:	4603      	mov	r3, r0
  402f36:	460c      	mov	r4, r1
  402f38:	4618      	mov	r0, r3
  402f3a:	4b69      	ldr	r3, [pc, #420]	; (4030e0 <main+0x2fc>)
  402f3c:	4798      	blx	r3
	//start_capture();
	
	//reset the wifi and wait for it to connect to a network
	//reset the wifi module
		//pull pin low, wait 100ms, then set high
	ioport_set_pin_level(WIFI_RST_PIN, IOPORT_PIN_LEVEL_LOW);
  402f3e:	2100      	movs	r1, #0
  402f40:	2000      	movs	r0, #0
  402f42:	4b6a      	ldr	r3, [pc, #424]	; (4030ec <main+0x308>)
  402f44:	4798      	blx	r3
	delay_ms(200);
  402f46:	4b64      	ldr	r3, [pc, #400]	; (4030d8 <main+0x2f4>)
  402f48:	4798      	blx	r3
  402f4a:	4603      	mov	r3, r0
  402f4c:	4619      	mov	r1, r3
  402f4e:	f04f 0200 	mov.w	r2, #0
  402f52:	460b      	mov	r3, r1
  402f54:	4614      	mov	r4, r2
  402f56:	18db      	adds	r3, r3, r3
  402f58:	eb44 0404 	adc.w	r4, r4, r4
  402f5c:	185b      	adds	r3, r3, r1
  402f5e:	eb44 0402 	adc.w	r4, r4, r2
  402f62:	00e0      	lsls	r0, r4, #3
  402f64:	62f8      	str	r0, [r7, #44]	; 0x2c
  402f66:	6af8      	ldr	r0, [r7, #44]	; 0x2c
  402f68:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
  402f6c:	62f8      	str	r0, [r7, #44]	; 0x2c
  402f6e:	00db      	lsls	r3, r3, #3
  402f70:	62bb      	str	r3, [r7, #40]	; 0x28
  402f72:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
  402f76:	185b      	adds	r3, r3, r1
  402f78:	eb44 0402 	adc.w	r4, r4, r2
  402f7c:	00e2      	lsls	r2, r4, #3
  402f7e:	627a      	str	r2, [r7, #36]	; 0x24
  402f80:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  402f82:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  402f86:	627a      	str	r2, [r7, #36]	; 0x24
  402f88:	00db      	lsls	r3, r3, #3
  402f8a:	623b      	str	r3, [r7, #32]
  402f8c:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
  402f90:	4619      	mov	r1, r3
  402f92:	4622      	mov	r2, r4
  402f94:	f243 63af 	movw	r3, #13999	; 0x36af
  402f98:	f04f 0400 	mov.w	r4, #0
  402f9c:	18cd      	adds	r5, r1, r3
  402f9e:	eb42 0604 	adc.w	r6, r2, r4
  402fa2:	4628      	mov	r0, r5
  402fa4:	4631      	mov	r1, r6
  402fa6:	4c4d      	ldr	r4, [pc, #308]	; (4030dc <main+0x2f8>)
  402fa8:	f243 62b0 	movw	r2, #14000	; 0x36b0
  402fac:	f04f 0300 	mov.w	r3, #0
  402fb0:	47a0      	blx	r4
  402fb2:	4603      	mov	r3, r0
  402fb4:	460c      	mov	r4, r1
  402fb6:	4618      	mov	r0, r3
  402fb8:	4b49      	ldr	r3, [pc, #292]	; (4030e0 <main+0x2fc>)
  402fba:	4798      	blx	r3
	ioport_set_pin_level(WIFI_RST_PIN, IOPORT_PIN_LEVEL_HIGH);
  402fbc:	2101      	movs	r1, #1
  402fbe:	2000      	movs	r0, #0
  402fc0:	4b4a      	ldr	r3, [pc, #296]	; (4030ec <main+0x308>)
  402fc2:	4798      	blx	r3
	
	//wait for wifi to connect to a network
	while (ioport_get_pin_level(WIFI_COMM_COMPLETE_GPIO) == false) {
  402fc4:	e00b      	b.n	402fde <main+0x1fa>
		//listen for provision pin
		if (wifi_provision_flag) {
  402fc6:	4b4a      	ldr	r3, [pc, #296]	; (4030f0 <main+0x30c>)
  402fc8:	781b      	ldrb	r3, [r3, #0]
  402fca:	b2db      	uxtb	r3, r3
  402fcc:	2b00      	cmp	r3, #0
  402fce:	d006      	beq.n	402fde <main+0x1fa>
			//put wifi chip into provision mode
			write_wifi_command("provision\r\n", 3);
  402fd0:	2103      	movs	r1, #3
  402fd2:	4848      	ldr	r0, [pc, #288]	; (4030f4 <main+0x310>)
  402fd4:	4b38      	ldr	r3, [pc, #224]	; (4030b8 <main+0x2d4>)
  402fd6:	4798      	blx	r3
			//clear the flag
			wifi_provision_flag = false;
  402fd8:	4b45      	ldr	r3, [pc, #276]	; (4030f0 <main+0x30c>)
  402fda:	2200      	movs	r2, #0
  402fdc:	701a      	strb	r2, [r3, #0]
	while (ioport_get_pin_level(WIFI_COMM_COMPLETE_GPIO) == false) {
  402fde:	2009      	movs	r0, #9
  402fe0:	4b45      	ldr	r3, [pc, #276]	; (4030f8 <main+0x314>)
  402fe2:	4798      	blx	r3
  402fe4:	4603      	mov	r3, r0
  402fe6:	f083 0301 	eor.w	r3, r3, #1
  402fea:	b2db      	uxtb	r3, r3
  402fec:	2b00      	cmp	r3, #0
  402fee:	d1ea      	bne.n	402fc6 <main+0x1e2>
		}
	}
	
	//send "test" to the WiFi module and wait for response of "SUCCESS"
	write_wifi_command("test\r\n", 10);
  402ff0:	210a      	movs	r1, #10
  402ff2:	4838      	ldr	r0, [pc, #224]	; (4030d4 <main+0x2f0>)
  402ff4:	4b30      	ldr	r3, [pc, #192]	; (4030b8 <main+0x2d4>)
  402ff6:	4798      	blx	r3
	delay_ms(1000);
  402ff8:	4b37      	ldr	r3, [pc, #220]	; (4030d8 <main+0x2f4>)
  402ffa:	4798      	blx	r3
  402ffc:	4603      	mov	r3, r0
  402ffe:	4619      	mov	r1, r3
  403000:	f04f 0200 	mov.w	r2, #0
  403004:	460b      	mov	r3, r1
  403006:	4614      	mov	r4, r2
  403008:	0160      	lsls	r0, r4, #5
  40300a:	61f8      	str	r0, [r7, #28]
  40300c:	69f8      	ldr	r0, [r7, #28]
  40300e:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  403012:	61f8      	str	r0, [r7, #28]
  403014:	015b      	lsls	r3, r3, #5
  403016:	61bb      	str	r3, [r7, #24]
  403018:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
  40301c:	1a5b      	subs	r3, r3, r1
  40301e:	eb64 0402 	sbc.w	r4, r4, r2
  403022:	00a0      	lsls	r0, r4, #2
  403024:	6178      	str	r0, [r7, #20]
  403026:	6978      	ldr	r0, [r7, #20]
  403028:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  40302c:	6178      	str	r0, [r7, #20]
  40302e:	009b      	lsls	r3, r3, #2
  403030:	613b      	str	r3, [r7, #16]
  403032:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
  403036:	185b      	adds	r3, r3, r1
  403038:	eb44 0402 	adc.w	r4, r4, r2
  40303c:	00e2      	lsls	r2, r4, #3
  40303e:	60fa      	str	r2, [r7, #12]
  403040:	68fa      	ldr	r2, [r7, #12]
  403042:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  403046:	60fa      	str	r2, [r7, #12]
  403048:	00db      	lsls	r3, r3, #3
  40304a:	60bb      	str	r3, [r7, #8]
  40304c:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
  403050:	4619      	mov	r1, r3
  403052:	4622      	mov	r2, r4
  403054:	f243 63af 	movw	r3, #13999	; 0x36af
  403058:	f04f 0400 	mov.w	r4, #0
  40305c:	18cd      	adds	r5, r1, r3
  40305e:	eb42 0604 	adc.w	r6, r2, r4
  403062:	4628      	mov	r0, r5
  403064:	4631      	mov	r1, r6
  403066:	4c1d      	ldr	r4, [pc, #116]	; (4030dc <main+0x2f8>)
  403068:	f243 62b0 	movw	r2, #14000	; 0x36b0
  40306c:	f04f 0300 	mov.w	r3, #0
  403070:	47a0      	blx	r4
  403072:	4603      	mov	r3, r0
  403074:	460c      	mov	r4, r1
  403076:	4618      	mov	r0, r3
  403078:	4b19      	ldr	r3, [pc, #100]	; (4030e0 <main+0x2fc>)
  40307a:	4798      	blx	r3
	
	while (!wifi_comm_success) {
  40307c:	e07e      	b.n	40317c <main+0x398>
  40307e:	bf00      	nop
  403080:	00401b55 	.word	0x00401b55
  403084:	00401e4d 	.word	0x00401e4d
  403088:	400e1450 	.word	0x400e1450
  40308c:	00402891 	.word	0x00402891
  403090:	004014a5 	.word	0x004014a5
  403094:	00401839 	.word	0x00401839
  403098:	0040196d 	.word	0x0040196d
  40309c:	004019cd 	.word	0x004019cd
  4030a0:	004018d5 	.word	0x004018d5
  4030a4:	00401921 	.word	0x00401921
  4030a8:	00408df0 	.word	0x00408df0
  4030ac:	40024000 	.word	0x40024000
  4030b0:	0040093d 	.word	0x0040093d
  4030b4:	00408e08 	.word	0x00408e08
  4030b8:	00401a7d 	.word	0x00401a7d
  4030bc:	00408e1c 	.word	0x00408e1c
  4030c0:	00408e34 	.word	0x00408e34
  4030c4:	00408e48 	.word	0x00408e48
  4030c8:	00408e5c 	.word	0x00408e5c
  4030cc:	00408e74 	.word	0x00408e74
  4030d0:	00402ca5 	.word	0x00402ca5
  4030d4:	00408e88 	.word	0x00408e88
  4030d8:	00402c91 	.word	0x00402c91
  4030dc:	004031fd 	.word	0x004031fd
  4030e0:	20000001 	.word	0x20000001
  4030e4:	00400ce1 	.word	0x00400ce1
  4030e8:	00400e81 	.word	0x00400e81
  4030ec:	00402d2b 	.word	0x00402d2b
  4030f0:	20000ea0 	.word	0x20000ea0
  4030f4:	00408e90 	.word	0x00408e90
  4030f8:	00402d95 	.word	0x00402d95
		//if you do not receive a response, wait 10 seconds, reset the Wifi module, and try again
		//delay_ms(10000); //wait 10s
		ioport_set_pin_level(WIFI_RST_PIN, IOPORT_PIN_LEVEL_LOW);
  4030fc:	2100      	movs	r1, #0
  4030fe:	2000      	movs	r0, #0
  403100:	4b32      	ldr	r3, [pc, #200]	; (4031cc <main+0x3e8>)
  403102:	4798      	blx	r3
		delay_ms(100);
  403104:	4b32      	ldr	r3, [pc, #200]	; (4031d0 <main+0x3ec>)
  403106:	4798      	blx	r3
  403108:	4603      	mov	r3, r0
  40310a:	4619      	mov	r1, r3
  40310c:	f04f 0200 	mov.w	r2, #0
  403110:	460b      	mov	r3, r1
  403112:	4614      	mov	r4, r2
  403114:	18db      	adds	r3, r3, r3
  403116:	eb44 0404 	adc.w	r4, r4, r4
  40311a:	185b      	adds	r3, r3, r1
  40311c:	eb44 0402 	adc.w	r4, r4, r2
  403120:	0160      	lsls	r0, r4, #5
  403122:	6078      	str	r0, [r7, #4]
  403124:	6878      	ldr	r0, [r7, #4]
  403126:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  40312a:	6078      	str	r0, [r7, #4]
  40312c:	0158      	lsls	r0, r3, #5
  40312e:	6038      	str	r0, [r7, #0]
  403130:	e9d7 5600 	ldrd	r5, r6, [r7]
  403134:	18ed      	adds	r5, r5, r3
  403136:	eb46 0604 	adc.w	r6, r6, r4
  40313a:	462b      	mov	r3, r5
  40313c:	4634      	mov	r4, r6
  40313e:	185b      	adds	r3, r3, r1
  403140:	eb44 0402 	adc.w	r4, r4, r2
  403144:	f243 61af 	movw	r1, #13999	; 0x36af
  403148:	f04f 0200 	mov.w	r2, #0
  40314c:	185d      	adds	r5, r3, r1
  40314e:	eb44 0602 	adc.w	r6, r4, r2
  403152:	4628      	mov	r0, r5
  403154:	4631      	mov	r1, r6
  403156:	4c1f      	ldr	r4, [pc, #124]	; (4031d4 <main+0x3f0>)
  403158:	f243 62b0 	movw	r2, #14000	; 0x36b0
  40315c:	f04f 0300 	mov.w	r3, #0
  403160:	47a0      	blx	r4
  403162:	4603      	mov	r3, r0
  403164:	460c      	mov	r4, r1
  403166:	4618      	mov	r0, r3
  403168:	4b1b      	ldr	r3, [pc, #108]	; (4031d8 <main+0x3f4>)
  40316a:	4798      	blx	r3
		ioport_set_pin_level(WIFI_RST_PIN, IOPORT_PIN_LEVEL_HIGH);
  40316c:	2101      	movs	r1, #1
  40316e:	2000      	movs	r0, #0
  403170:	4b16      	ldr	r3, [pc, #88]	; (4031cc <main+0x3e8>)
  403172:	4798      	blx	r3
		write_wifi_command("test\r\n", 10);
  403174:	210a      	movs	r1, #10
  403176:	4819      	ldr	r0, [pc, #100]	; (4031dc <main+0x3f8>)
  403178:	4b19      	ldr	r3, [pc, #100]	; (4031e0 <main+0x3fc>)
  40317a:	4798      	blx	r3
	while (!wifi_comm_success) {
  40317c:	4b19      	ldr	r3, [pc, #100]	; (4031e4 <main+0x400>)
  40317e:	781b      	ldrb	r3, [r3, #0]
  403180:	b2db      	uxtb	r3, r3
  403182:	f083 0301 	eor.w	r3, r3, #1
  403186:	b2db      	uxtb	r3, r3
  403188:	2b00      	cmp	r3, #0
  40318a:	d1b7      	bne.n	4030fc <main+0x318>
	}
	
	//main loop begins
	while (1) {
		//check for provision request and act accordingly
		if (wifi_provision_flag) {
  40318c:	4b16      	ldr	r3, [pc, #88]	; (4031e8 <main+0x404>)
  40318e:	781b      	ldrb	r3, [r3, #0]
  403190:	b2db      	uxtb	r3, r3
  403192:	2b00      	cmp	r3, #0
  403194:	d006      	beq.n	4031a4 <main+0x3c0>
			write_wifi_command("provision\r\n", 3);
  403196:	2103      	movs	r1, #3
  403198:	4814      	ldr	r0, [pc, #80]	; (4031ec <main+0x408>)
  40319a:	4b11      	ldr	r3, [pc, #68]	; (4031e0 <main+0x3fc>)
  40319c:	4798      	blx	r3
			wifi_provision_flag = false;
  40319e:	4b12      	ldr	r3, [pc, #72]	; (4031e8 <main+0x404>)
  4031a0:	2200      	movs	r2, #0
  4031a2:	701a      	strb	r2, [r3, #0]
		}
		//if network is available and clients are connected, take picture
		if (ioport_get_pin_level(WIFI_NETWORK_GPIO) && ioport_get_pin_level(WIFI_CLIENTS_GPIO)) {//format string first, then use it && (ioport_get_pin_level(WIFI_CLIENTS_GPIO)) {
  4031a4:	200a      	movs	r0, #10
  4031a6:	4b12      	ldr	r3, [pc, #72]	; (4031f0 <main+0x40c>)
  4031a8:	4798      	blx	r3
  4031aa:	4603      	mov	r3, r0
  4031ac:	2b00      	cmp	r3, #0
  4031ae:	d0ed      	beq.n	40318c <main+0x3a8>
  4031b0:	200f      	movs	r0, #15
  4031b2:	4b0f      	ldr	r3, [pc, #60]	; (4031f0 <main+0x40c>)
  4031b4:	4798      	blx	r3
  4031b6:	4603      	mov	r3, r0
  4031b8:	2b00      	cmp	r3, #0
  4031ba:	d0e7      	beq.n	40318c <main+0x3a8>
				//take a picture and check if it was successful
				if (start_capture()) { //start_capture returns 1 for success
  4031bc:	4b0d      	ldr	r3, [pc, #52]	; (4031f4 <main+0x410>)
  4031be:	4798      	blx	r3
  4031c0:	4603      	mov	r3, r0
  4031c2:	2b00      	cmp	r3, #0
  4031c4:	d0e2      	beq.n	40318c <main+0x3a8>
					write_image_to_web();
  4031c6:	4b0c      	ldr	r3, [pc, #48]	; (4031f8 <main+0x414>)
  4031c8:	4798      	blx	r3
		if (wifi_provision_flag) {
  4031ca:	e7df      	b.n	40318c <main+0x3a8>
  4031cc:	00402d2b 	.word	0x00402d2b
  4031d0:	00402c91 	.word	0x00402c91
  4031d4:	004031fd 	.word	0x004031fd
  4031d8:	20000001 	.word	0x20000001
  4031dc:	00408e88 	.word	0x00408e88
  4031e0:	00401a7d 	.word	0x00401a7d
  4031e4:	20000e99 	.word	0x20000e99
  4031e8:	20000ea0 	.word	0x20000ea0
  4031ec:	00408e90 	.word	0x00408e90
  4031f0:	00402d95 	.word	0x00402d95
  4031f4:	00400f35 	.word	0x00400f35
  4031f8:	00401ad5 	.word	0x00401ad5

004031fc <__aeabi_uldivmod>:
  4031fc:	b953      	cbnz	r3, 403214 <__aeabi_uldivmod+0x18>
  4031fe:	b94a      	cbnz	r2, 403214 <__aeabi_uldivmod+0x18>
  403200:	2900      	cmp	r1, #0
  403202:	bf08      	it	eq
  403204:	2800      	cmpeq	r0, #0
  403206:	bf1c      	itt	ne
  403208:	f04f 31ff 	movne.w	r1, #4294967295
  40320c:	f04f 30ff 	movne.w	r0, #4294967295
  403210:	f000 b97a 	b.w	403508 <__aeabi_idiv0>
  403214:	f1ad 0c08 	sub.w	ip, sp, #8
  403218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  40321c:	f000 f806 	bl	40322c <__udivmoddi4>
  403220:	f8dd e004 	ldr.w	lr, [sp, #4]
  403224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  403228:	b004      	add	sp, #16
  40322a:	4770      	bx	lr

0040322c <__udivmoddi4>:
  40322c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403230:	468c      	mov	ip, r1
  403232:	460d      	mov	r5, r1
  403234:	4604      	mov	r4, r0
  403236:	9e08      	ldr	r6, [sp, #32]
  403238:	2b00      	cmp	r3, #0
  40323a:	d151      	bne.n	4032e0 <__udivmoddi4+0xb4>
  40323c:	428a      	cmp	r2, r1
  40323e:	4617      	mov	r7, r2
  403240:	d96d      	bls.n	40331e <__udivmoddi4+0xf2>
  403242:	fab2 fe82 	clz	lr, r2
  403246:	f1be 0f00 	cmp.w	lr, #0
  40324a:	d00b      	beq.n	403264 <__udivmoddi4+0x38>
  40324c:	f1ce 0c20 	rsb	ip, lr, #32
  403250:	fa01 f50e 	lsl.w	r5, r1, lr
  403254:	fa20 fc0c 	lsr.w	ip, r0, ip
  403258:	fa02 f70e 	lsl.w	r7, r2, lr
  40325c:	ea4c 0c05 	orr.w	ip, ip, r5
  403260:	fa00 f40e 	lsl.w	r4, r0, lr
  403264:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  403268:	0c25      	lsrs	r5, r4, #16
  40326a:	fbbc f8fa 	udiv	r8, ip, sl
  40326e:	fa1f f987 	uxth.w	r9, r7
  403272:	fb0a cc18 	mls	ip, sl, r8, ip
  403276:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  40327a:	fb08 f309 	mul.w	r3, r8, r9
  40327e:	42ab      	cmp	r3, r5
  403280:	d90a      	bls.n	403298 <__udivmoddi4+0x6c>
  403282:	19ed      	adds	r5, r5, r7
  403284:	f108 32ff 	add.w	r2, r8, #4294967295
  403288:	f080 8123 	bcs.w	4034d2 <__udivmoddi4+0x2a6>
  40328c:	42ab      	cmp	r3, r5
  40328e:	f240 8120 	bls.w	4034d2 <__udivmoddi4+0x2a6>
  403292:	f1a8 0802 	sub.w	r8, r8, #2
  403296:	443d      	add	r5, r7
  403298:	1aed      	subs	r5, r5, r3
  40329a:	b2a4      	uxth	r4, r4
  40329c:	fbb5 f0fa 	udiv	r0, r5, sl
  4032a0:	fb0a 5510 	mls	r5, sl, r0, r5
  4032a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4032a8:	fb00 f909 	mul.w	r9, r0, r9
  4032ac:	45a1      	cmp	r9, r4
  4032ae:	d909      	bls.n	4032c4 <__udivmoddi4+0x98>
  4032b0:	19e4      	adds	r4, r4, r7
  4032b2:	f100 33ff 	add.w	r3, r0, #4294967295
  4032b6:	f080 810a 	bcs.w	4034ce <__udivmoddi4+0x2a2>
  4032ba:	45a1      	cmp	r9, r4
  4032bc:	f240 8107 	bls.w	4034ce <__udivmoddi4+0x2a2>
  4032c0:	3802      	subs	r0, #2
  4032c2:	443c      	add	r4, r7
  4032c4:	eba4 0409 	sub.w	r4, r4, r9
  4032c8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4032cc:	2100      	movs	r1, #0
  4032ce:	2e00      	cmp	r6, #0
  4032d0:	d061      	beq.n	403396 <__udivmoddi4+0x16a>
  4032d2:	fa24 f40e 	lsr.w	r4, r4, lr
  4032d6:	2300      	movs	r3, #0
  4032d8:	6034      	str	r4, [r6, #0]
  4032da:	6073      	str	r3, [r6, #4]
  4032dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4032e0:	428b      	cmp	r3, r1
  4032e2:	d907      	bls.n	4032f4 <__udivmoddi4+0xc8>
  4032e4:	2e00      	cmp	r6, #0
  4032e6:	d054      	beq.n	403392 <__udivmoddi4+0x166>
  4032e8:	2100      	movs	r1, #0
  4032ea:	e886 0021 	stmia.w	r6, {r0, r5}
  4032ee:	4608      	mov	r0, r1
  4032f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4032f4:	fab3 f183 	clz	r1, r3
  4032f8:	2900      	cmp	r1, #0
  4032fa:	f040 808e 	bne.w	40341a <__udivmoddi4+0x1ee>
  4032fe:	42ab      	cmp	r3, r5
  403300:	d302      	bcc.n	403308 <__udivmoddi4+0xdc>
  403302:	4282      	cmp	r2, r0
  403304:	f200 80fa 	bhi.w	4034fc <__udivmoddi4+0x2d0>
  403308:	1a84      	subs	r4, r0, r2
  40330a:	eb65 0503 	sbc.w	r5, r5, r3
  40330e:	2001      	movs	r0, #1
  403310:	46ac      	mov	ip, r5
  403312:	2e00      	cmp	r6, #0
  403314:	d03f      	beq.n	403396 <__udivmoddi4+0x16a>
  403316:	e886 1010 	stmia.w	r6, {r4, ip}
  40331a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40331e:	b912      	cbnz	r2, 403326 <__udivmoddi4+0xfa>
  403320:	2701      	movs	r7, #1
  403322:	fbb7 f7f2 	udiv	r7, r7, r2
  403326:	fab7 fe87 	clz	lr, r7
  40332a:	f1be 0f00 	cmp.w	lr, #0
  40332e:	d134      	bne.n	40339a <__udivmoddi4+0x16e>
  403330:	1beb      	subs	r3, r5, r7
  403332:	0c3a      	lsrs	r2, r7, #16
  403334:	fa1f fc87 	uxth.w	ip, r7
  403338:	2101      	movs	r1, #1
  40333a:	fbb3 f8f2 	udiv	r8, r3, r2
  40333e:	0c25      	lsrs	r5, r4, #16
  403340:	fb02 3318 	mls	r3, r2, r8, r3
  403344:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  403348:	fb0c f308 	mul.w	r3, ip, r8
  40334c:	42ab      	cmp	r3, r5
  40334e:	d907      	bls.n	403360 <__udivmoddi4+0x134>
  403350:	19ed      	adds	r5, r5, r7
  403352:	f108 30ff 	add.w	r0, r8, #4294967295
  403356:	d202      	bcs.n	40335e <__udivmoddi4+0x132>
  403358:	42ab      	cmp	r3, r5
  40335a:	f200 80d1 	bhi.w	403500 <__udivmoddi4+0x2d4>
  40335e:	4680      	mov	r8, r0
  403360:	1aed      	subs	r5, r5, r3
  403362:	b2a3      	uxth	r3, r4
  403364:	fbb5 f0f2 	udiv	r0, r5, r2
  403368:	fb02 5510 	mls	r5, r2, r0, r5
  40336c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  403370:	fb0c fc00 	mul.w	ip, ip, r0
  403374:	45a4      	cmp	ip, r4
  403376:	d907      	bls.n	403388 <__udivmoddi4+0x15c>
  403378:	19e4      	adds	r4, r4, r7
  40337a:	f100 33ff 	add.w	r3, r0, #4294967295
  40337e:	d202      	bcs.n	403386 <__udivmoddi4+0x15a>
  403380:	45a4      	cmp	ip, r4
  403382:	f200 80b8 	bhi.w	4034f6 <__udivmoddi4+0x2ca>
  403386:	4618      	mov	r0, r3
  403388:	eba4 040c 	sub.w	r4, r4, ip
  40338c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  403390:	e79d      	b.n	4032ce <__udivmoddi4+0xa2>
  403392:	4631      	mov	r1, r6
  403394:	4630      	mov	r0, r6
  403396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40339a:	f1ce 0420 	rsb	r4, lr, #32
  40339e:	fa05 f30e 	lsl.w	r3, r5, lr
  4033a2:	fa07 f70e 	lsl.w	r7, r7, lr
  4033a6:	fa20 f804 	lsr.w	r8, r0, r4
  4033aa:	0c3a      	lsrs	r2, r7, #16
  4033ac:	fa25 f404 	lsr.w	r4, r5, r4
  4033b0:	ea48 0803 	orr.w	r8, r8, r3
  4033b4:	fbb4 f1f2 	udiv	r1, r4, r2
  4033b8:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4033bc:	fb02 4411 	mls	r4, r2, r1, r4
  4033c0:	fa1f fc87 	uxth.w	ip, r7
  4033c4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4033c8:	fb01 f30c 	mul.w	r3, r1, ip
  4033cc:	42ab      	cmp	r3, r5
  4033ce:	fa00 f40e 	lsl.w	r4, r0, lr
  4033d2:	d909      	bls.n	4033e8 <__udivmoddi4+0x1bc>
  4033d4:	19ed      	adds	r5, r5, r7
  4033d6:	f101 30ff 	add.w	r0, r1, #4294967295
  4033da:	f080 808a 	bcs.w	4034f2 <__udivmoddi4+0x2c6>
  4033de:	42ab      	cmp	r3, r5
  4033e0:	f240 8087 	bls.w	4034f2 <__udivmoddi4+0x2c6>
  4033e4:	3902      	subs	r1, #2
  4033e6:	443d      	add	r5, r7
  4033e8:	1aeb      	subs	r3, r5, r3
  4033ea:	fa1f f588 	uxth.w	r5, r8
  4033ee:	fbb3 f0f2 	udiv	r0, r3, r2
  4033f2:	fb02 3310 	mls	r3, r2, r0, r3
  4033f6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4033fa:	fb00 f30c 	mul.w	r3, r0, ip
  4033fe:	42ab      	cmp	r3, r5
  403400:	d907      	bls.n	403412 <__udivmoddi4+0x1e6>
  403402:	19ed      	adds	r5, r5, r7
  403404:	f100 38ff 	add.w	r8, r0, #4294967295
  403408:	d26f      	bcs.n	4034ea <__udivmoddi4+0x2be>
  40340a:	42ab      	cmp	r3, r5
  40340c:	d96d      	bls.n	4034ea <__udivmoddi4+0x2be>
  40340e:	3802      	subs	r0, #2
  403410:	443d      	add	r5, r7
  403412:	1aeb      	subs	r3, r5, r3
  403414:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  403418:	e78f      	b.n	40333a <__udivmoddi4+0x10e>
  40341a:	f1c1 0720 	rsb	r7, r1, #32
  40341e:	fa22 f807 	lsr.w	r8, r2, r7
  403422:	408b      	lsls	r3, r1
  403424:	fa05 f401 	lsl.w	r4, r5, r1
  403428:	ea48 0303 	orr.w	r3, r8, r3
  40342c:	fa20 fe07 	lsr.w	lr, r0, r7
  403430:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  403434:	40fd      	lsrs	r5, r7
  403436:	ea4e 0e04 	orr.w	lr, lr, r4
  40343a:	fbb5 f9fc 	udiv	r9, r5, ip
  40343e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  403442:	fb0c 5519 	mls	r5, ip, r9, r5
  403446:	fa1f f883 	uxth.w	r8, r3
  40344a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  40344e:	fb09 f408 	mul.w	r4, r9, r8
  403452:	42ac      	cmp	r4, r5
  403454:	fa02 f201 	lsl.w	r2, r2, r1
  403458:	fa00 fa01 	lsl.w	sl, r0, r1
  40345c:	d908      	bls.n	403470 <__udivmoddi4+0x244>
  40345e:	18ed      	adds	r5, r5, r3
  403460:	f109 30ff 	add.w	r0, r9, #4294967295
  403464:	d243      	bcs.n	4034ee <__udivmoddi4+0x2c2>
  403466:	42ac      	cmp	r4, r5
  403468:	d941      	bls.n	4034ee <__udivmoddi4+0x2c2>
  40346a:	f1a9 0902 	sub.w	r9, r9, #2
  40346e:	441d      	add	r5, r3
  403470:	1b2d      	subs	r5, r5, r4
  403472:	fa1f fe8e 	uxth.w	lr, lr
  403476:	fbb5 f0fc 	udiv	r0, r5, ip
  40347a:	fb0c 5510 	mls	r5, ip, r0, r5
  40347e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  403482:	fb00 f808 	mul.w	r8, r0, r8
  403486:	45a0      	cmp	r8, r4
  403488:	d907      	bls.n	40349a <__udivmoddi4+0x26e>
  40348a:	18e4      	adds	r4, r4, r3
  40348c:	f100 35ff 	add.w	r5, r0, #4294967295
  403490:	d229      	bcs.n	4034e6 <__udivmoddi4+0x2ba>
  403492:	45a0      	cmp	r8, r4
  403494:	d927      	bls.n	4034e6 <__udivmoddi4+0x2ba>
  403496:	3802      	subs	r0, #2
  403498:	441c      	add	r4, r3
  40349a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  40349e:	eba4 0408 	sub.w	r4, r4, r8
  4034a2:	fba0 8902 	umull	r8, r9, r0, r2
  4034a6:	454c      	cmp	r4, r9
  4034a8:	46c6      	mov	lr, r8
  4034aa:	464d      	mov	r5, r9
  4034ac:	d315      	bcc.n	4034da <__udivmoddi4+0x2ae>
  4034ae:	d012      	beq.n	4034d6 <__udivmoddi4+0x2aa>
  4034b0:	b156      	cbz	r6, 4034c8 <__udivmoddi4+0x29c>
  4034b2:	ebba 030e 	subs.w	r3, sl, lr
  4034b6:	eb64 0405 	sbc.w	r4, r4, r5
  4034ba:	fa04 f707 	lsl.w	r7, r4, r7
  4034be:	40cb      	lsrs	r3, r1
  4034c0:	431f      	orrs	r7, r3
  4034c2:	40cc      	lsrs	r4, r1
  4034c4:	6037      	str	r7, [r6, #0]
  4034c6:	6074      	str	r4, [r6, #4]
  4034c8:	2100      	movs	r1, #0
  4034ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4034ce:	4618      	mov	r0, r3
  4034d0:	e6f8      	b.n	4032c4 <__udivmoddi4+0x98>
  4034d2:	4690      	mov	r8, r2
  4034d4:	e6e0      	b.n	403298 <__udivmoddi4+0x6c>
  4034d6:	45c2      	cmp	sl, r8
  4034d8:	d2ea      	bcs.n	4034b0 <__udivmoddi4+0x284>
  4034da:	ebb8 0e02 	subs.w	lr, r8, r2
  4034de:	eb69 0503 	sbc.w	r5, r9, r3
  4034e2:	3801      	subs	r0, #1
  4034e4:	e7e4      	b.n	4034b0 <__udivmoddi4+0x284>
  4034e6:	4628      	mov	r0, r5
  4034e8:	e7d7      	b.n	40349a <__udivmoddi4+0x26e>
  4034ea:	4640      	mov	r0, r8
  4034ec:	e791      	b.n	403412 <__udivmoddi4+0x1e6>
  4034ee:	4681      	mov	r9, r0
  4034f0:	e7be      	b.n	403470 <__udivmoddi4+0x244>
  4034f2:	4601      	mov	r1, r0
  4034f4:	e778      	b.n	4033e8 <__udivmoddi4+0x1bc>
  4034f6:	3802      	subs	r0, #2
  4034f8:	443c      	add	r4, r7
  4034fa:	e745      	b.n	403388 <__udivmoddi4+0x15c>
  4034fc:	4608      	mov	r0, r1
  4034fe:	e708      	b.n	403312 <__udivmoddi4+0xe6>
  403500:	f1a8 0802 	sub.w	r8, r8, #2
  403504:	443d      	add	r5, r7
  403506:	e72b      	b.n	403360 <__udivmoddi4+0x134>

00403508 <__aeabi_idiv0>:
  403508:	4770      	bx	lr
  40350a:	bf00      	nop

0040350c <__libc_init_array>:
  40350c:	b570      	push	{r4, r5, r6, lr}
  40350e:	4e0f      	ldr	r6, [pc, #60]	; (40354c <__libc_init_array+0x40>)
  403510:	4d0f      	ldr	r5, [pc, #60]	; (403550 <__libc_init_array+0x44>)
  403512:	1b76      	subs	r6, r6, r5
  403514:	10b6      	asrs	r6, r6, #2
  403516:	bf18      	it	ne
  403518:	2400      	movne	r4, #0
  40351a:	d005      	beq.n	403528 <__libc_init_array+0x1c>
  40351c:	3401      	adds	r4, #1
  40351e:	f855 3b04 	ldr.w	r3, [r5], #4
  403522:	4798      	blx	r3
  403524:	42a6      	cmp	r6, r4
  403526:	d1f9      	bne.n	40351c <__libc_init_array+0x10>
  403528:	4e0a      	ldr	r6, [pc, #40]	; (403554 <__libc_init_array+0x48>)
  40352a:	4d0b      	ldr	r5, [pc, #44]	; (403558 <__libc_init_array+0x4c>)
  40352c:	1b76      	subs	r6, r6, r5
  40352e:	f005 fdfb 	bl	409128 <_init>
  403532:	10b6      	asrs	r6, r6, #2
  403534:	bf18      	it	ne
  403536:	2400      	movne	r4, #0
  403538:	d006      	beq.n	403548 <__libc_init_array+0x3c>
  40353a:	3401      	adds	r4, #1
  40353c:	f855 3b04 	ldr.w	r3, [r5], #4
  403540:	4798      	blx	r3
  403542:	42a6      	cmp	r6, r4
  403544:	d1f9      	bne.n	40353a <__libc_init_array+0x2e>
  403546:	bd70      	pop	{r4, r5, r6, pc}
  403548:	bd70      	pop	{r4, r5, r6, pc}
  40354a:	bf00      	nop
  40354c:	00409134 	.word	0x00409134
  403550:	00409134 	.word	0x00409134
  403554:	0040913c 	.word	0x0040913c
  403558:	00409134 	.word	0x00409134

0040355c <memset>:
  40355c:	b470      	push	{r4, r5, r6}
  40355e:	0786      	lsls	r6, r0, #30
  403560:	d046      	beq.n	4035f0 <memset+0x94>
  403562:	1e54      	subs	r4, r2, #1
  403564:	2a00      	cmp	r2, #0
  403566:	d041      	beq.n	4035ec <memset+0x90>
  403568:	b2ca      	uxtb	r2, r1
  40356a:	4603      	mov	r3, r0
  40356c:	e002      	b.n	403574 <memset+0x18>
  40356e:	f114 34ff 	adds.w	r4, r4, #4294967295
  403572:	d33b      	bcc.n	4035ec <memset+0x90>
  403574:	f803 2b01 	strb.w	r2, [r3], #1
  403578:	079d      	lsls	r5, r3, #30
  40357a:	d1f8      	bne.n	40356e <memset+0x12>
  40357c:	2c03      	cmp	r4, #3
  40357e:	d92e      	bls.n	4035de <memset+0x82>
  403580:	b2cd      	uxtb	r5, r1
  403582:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403586:	2c0f      	cmp	r4, #15
  403588:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40358c:	d919      	bls.n	4035c2 <memset+0x66>
  40358e:	f103 0210 	add.w	r2, r3, #16
  403592:	4626      	mov	r6, r4
  403594:	3e10      	subs	r6, #16
  403596:	2e0f      	cmp	r6, #15
  403598:	f842 5c10 	str.w	r5, [r2, #-16]
  40359c:	f842 5c0c 	str.w	r5, [r2, #-12]
  4035a0:	f842 5c08 	str.w	r5, [r2, #-8]
  4035a4:	f842 5c04 	str.w	r5, [r2, #-4]
  4035a8:	f102 0210 	add.w	r2, r2, #16
  4035ac:	d8f2      	bhi.n	403594 <memset+0x38>
  4035ae:	f1a4 0210 	sub.w	r2, r4, #16
  4035b2:	f022 020f 	bic.w	r2, r2, #15
  4035b6:	f004 040f 	and.w	r4, r4, #15
  4035ba:	3210      	adds	r2, #16
  4035bc:	2c03      	cmp	r4, #3
  4035be:	4413      	add	r3, r2
  4035c0:	d90d      	bls.n	4035de <memset+0x82>
  4035c2:	461e      	mov	r6, r3
  4035c4:	4622      	mov	r2, r4
  4035c6:	3a04      	subs	r2, #4
  4035c8:	2a03      	cmp	r2, #3
  4035ca:	f846 5b04 	str.w	r5, [r6], #4
  4035ce:	d8fa      	bhi.n	4035c6 <memset+0x6a>
  4035d0:	1f22      	subs	r2, r4, #4
  4035d2:	f022 0203 	bic.w	r2, r2, #3
  4035d6:	3204      	adds	r2, #4
  4035d8:	4413      	add	r3, r2
  4035da:	f004 0403 	and.w	r4, r4, #3
  4035de:	b12c      	cbz	r4, 4035ec <memset+0x90>
  4035e0:	b2c9      	uxtb	r1, r1
  4035e2:	441c      	add	r4, r3
  4035e4:	f803 1b01 	strb.w	r1, [r3], #1
  4035e8:	429c      	cmp	r4, r3
  4035ea:	d1fb      	bne.n	4035e4 <memset+0x88>
  4035ec:	bc70      	pop	{r4, r5, r6}
  4035ee:	4770      	bx	lr
  4035f0:	4614      	mov	r4, r2
  4035f2:	4603      	mov	r3, r0
  4035f4:	e7c2      	b.n	40357c <memset+0x20>
  4035f6:	bf00      	nop

004035f8 <sprintf>:
  4035f8:	b40e      	push	{r1, r2, r3}
  4035fa:	b5f0      	push	{r4, r5, r6, r7, lr}
  4035fc:	b09c      	sub	sp, #112	; 0x70
  4035fe:	ab21      	add	r3, sp, #132	; 0x84
  403600:	490f      	ldr	r1, [pc, #60]	; (403640 <sprintf+0x48>)
  403602:	f853 2b04 	ldr.w	r2, [r3], #4
  403606:	9301      	str	r3, [sp, #4]
  403608:	4605      	mov	r5, r0
  40360a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40360e:	6808      	ldr	r0, [r1, #0]
  403610:	9502      	str	r5, [sp, #8]
  403612:	f44f 7702 	mov.w	r7, #520	; 0x208
  403616:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40361a:	a902      	add	r1, sp, #8
  40361c:	9506      	str	r5, [sp, #24]
  40361e:	f8ad 7014 	strh.w	r7, [sp, #20]
  403622:	9404      	str	r4, [sp, #16]
  403624:	9407      	str	r4, [sp, #28]
  403626:	f8ad 6016 	strh.w	r6, [sp, #22]
  40362a:	f000 fb2d 	bl	403c88 <_svfprintf_r>
  40362e:	9b02      	ldr	r3, [sp, #8]
  403630:	2200      	movs	r2, #0
  403632:	701a      	strb	r2, [r3, #0]
  403634:	b01c      	add	sp, #112	; 0x70
  403636:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40363a:	b003      	add	sp, #12
  40363c:	4770      	bx	lr
  40363e:	bf00      	nop
  403640:	20000014 	.word	0x20000014
	...

00403680 <strlen>:
  403680:	f890 f000 	pld	[r0]
  403684:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  403688:	f020 0107 	bic.w	r1, r0, #7
  40368c:	f06f 0c00 	mvn.w	ip, #0
  403690:	f010 0407 	ands.w	r4, r0, #7
  403694:	f891 f020 	pld	[r1, #32]
  403698:	f040 8049 	bne.w	40372e <strlen+0xae>
  40369c:	f04f 0400 	mov.w	r4, #0
  4036a0:	f06f 0007 	mvn.w	r0, #7
  4036a4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4036a8:	f891 f040 	pld	[r1, #64]	; 0x40
  4036ac:	f100 0008 	add.w	r0, r0, #8
  4036b0:	fa82 f24c 	uadd8	r2, r2, ip
  4036b4:	faa4 f28c 	sel	r2, r4, ip
  4036b8:	fa83 f34c 	uadd8	r3, r3, ip
  4036bc:	faa2 f38c 	sel	r3, r2, ip
  4036c0:	bb4b      	cbnz	r3, 403716 <strlen+0x96>
  4036c2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  4036c6:	fa82 f24c 	uadd8	r2, r2, ip
  4036ca:	f100 0008 	add.w	r0, r0, #8
  4036ce:	faa4 f28c 	sel	r2, r4, ip
  4036d2:	fa83 f34c 	uadd8	r3, r3, ip
  4036d6:	faa2 f38c 	sel	r3, r2, ip
  4036da:	b9e3      	cbnz	r3, 403716 <strlen+0x96>
  4036dc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  4036e0:	fa82 f24c 	uadd8	r2, r2, ip
  4036e4:	f100 0008 	add.w	r0, r0, #8
  4036e8:	faa4 f28c 	sel	r2, r4, ip
  4036ec:	fa83 f34c 	uadd8	r3, r3, ip
  4036f0:	faa2 f38c 	sel	r3, r2, ip
  4036f4:	b97b      	cbnz	r3, 403716 <strlen+0x96>
  4036f6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  4036fa:	f101 0120 	add.w	r1, r1, #32
  4036fe:	fa82 f24c 	uadd8	r2, r2, ip
  403702:	f100 0008 	add.w	r0, r0, #8
  403706:	faa4 f28c 	sel	r2, r4, ip
  40370a:	fa83 f34c 	uadd8	r3, r3, ip
  40370e:	faa2 f38c 	sel	r3, r2, ip
  403712:	2b00      	cmp	r3, #0
  403714:	d0c6      	beq.n	4036a4 <strlen+0x24>
  403716:	2a00      	cmp	r2, #0
  403718:	bf04      	itt	eq
  40371a:	3004      	addeq	r0, #4
  40371c:	461a      	moveq	r2, r3
  40371e:	ba12      	rev	r2, r2
  403720:	fab2 f282 	clz	r2, r2
  403724:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  403728:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40372c:	4770      	bx	lr
  40372e:	e9d1 2300 	ldrd	r2, r3, [r1]
  403732:	f004 0503 	and.w	r5, r4, #3
  403736:	f1c4 0000 	rsb	r0, r4, #0
  40373a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40373e:	f014 0f04 	tst.w	r4, #4
  403742:	f891 f040 	pld	[r1, #64]	; 0x40
  403746:	fa0c f505 	lsl.w	r5, ip, r5
  40374a:	ea62 0205 	orn	r2, r2, r5
  40374e:	bf1c      	itt	ne
  403750:	ea63 0305 	ornne	r3, r3, r5
  403754:	4662      	movne	r2, ip
  403756:	f04f 0400 	mov.w	r4, #0
  40375a:	e7a9      	b.n	4036b0 <strlen+0x30>

0040375c <strncpy>:
  40375c:	ea40 0301 	orr.w	r3, r0, r1
  403760:	f013 0f03 	tst.w	r3, #3
  403764:	b470      	push	{r4, r5, r6}
  403766:	4603      	mov	r3, r0
  403768:	d024      	beq.n	4037b4 <strncpy+0x58>
  40376a:	b1a2      	cbz	r2, 403796 <strncpy+0x3a>
  40376c:	780c      	ldrb	r4, [r1, #0]
  40376e:	701c      	strb	r4, [r3, #0]
  403770:	3a01      	subs	r2, #1
  403772:	3301      	adds	r3, #1
  403774:	3101      	adds	r1, #1
  403776:	b13c      	cbz	r4, 403788 <strncpy+0x2c>
  403778:	b16a      	cbz	r2, 403796 <strncpy+0x3a>
  40377a:	f811 4b01 	ldrb.w	r4, [r1], #1
  40377e:	f803 4b01 	strb.w	r4, [r3], #1
  403782:	3a01      	subs	r2, #1
  403784:	2c00      	cmp	r4, #0
  403786:	d1f7      	bne.n	403778 <strncpy+0x1c>
  403788:	b12a      	cbz	r2, 403796 <strncpy+0x3a>
  40378a:	441a      	add	r2, r3
  40378c:	2100      	movs	r1, #0
  40378e:	f803 1b01 	strb.w	r1, [r3], #1
  403792:	429a      	cmp	r2, r3
  403794:	d1fb      	bne.n	40378e <strncpy+0x32>
  403796:	bc70      	pop	{r4, r5, r6}
  403798:	4770      	bx	lr
  40379a:	460e      	mov	r6, r1
  40379c:	f851 5b04 	ldr.w	r5, [r1], #4
  4037a0:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
  4037a4:	ea24 0405 	bic.w	r4, r4, r5
  4037a8:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
  4037ac:	d105      	bne.n	4037ba <strncpy+0x5e>
  4037ae:	f843 5b04 	str.w	r5, [r3], #4
  4037b2:	3a04      	subs	r2, #4
  4037b4:	2a03      	cmp	r2, #3
  4037b6:	d8f0      	bhi.n	40379a <strncpy+0x3e>
  4037b8:	e7d7      	b.n	40376a <strncpy+0xe>
  4037ba:	4631      	mov	r1, r6
  4037bc:	e7d6      	b.n	40376c <strncpy+0x10>
  4037be:	bf00      	nop

004037c0 <critical_factorization>:
  4037c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4037c4:	f04f 0e01 	mov.w	lr, #1
  4037c8:	4674      	mov	r4, lr
  4037ca:	2500      	movs	r5, #0
  4037cc:	f04f 36ff 	mov.w	r6, #4294967295
  4037d0:	192b      	adds	r3, r5, r4
  4037d2:	428b      	cmp	r3, r1
  4037d4:	eb00 0706 	add.w	r7, r0, r6
  4037d8:	d20d      	bcs.n	4037f6 <critical_factorization+0x36>
  4037da:	5d3f      	ldrb	r7, [r7, r4]
  4037dc:	f810 c003 	ldrb.w	ip, [r0, r3]
  4037e0:	45bc      	cmp	ip, r7
  4037e2:	d22d      	bcs.n	403840 <critical_factorization+0x80>
  4037e4:	461d      	mov	r5, r3
  4037e6:	2401      	movs	r4, #1
  4037e8:	eba3 0e06 	sub.w	lr, r3, r6
  4037ec:	192b      	adds	r3, r5, r4
  4037ee:	428b      	cmp	r3, r1
  4037f0:	eb00 0706 	add.w	r7, r0, r6
  4037f4:	d3f1      	bcc.n	4037da <critical_factorization+0x1a>
  4037f6:	f04f 0801 	mov.w	r8, #1
  4037fa:	f8c2 e000 	str.w	lr, [r2]
  4037fe:	4644      	mov	r4, r8
  403800:	2500      	movs	r5, #0
  403802:	f04f 37ff 	mov.w	r7, #4294967295
  403806:	192b      	adds	r3, r5, r4
  403808:	4299      	cmp	r1, r3
  40380a:	eb00 0e07 	add.w	lr, r0, r7
  40380e:	d90e      	bls.n	40382e <critical_factorization+0x6e>
  403810:	f81e e004 	ldrb.w	lr, [lr, r4]
  403814:	f810 c003 	ldrb.w	ip, [r0, r3]
  403818:	45f4      	cmp	ip, lr
  40381a:	d918      	bls.n	40384e <critical_factorization+0x8e>
  40381c:	461d      	mov	r5, r3
  40381e:	2401      	movs	r4, #1
  403820:	eba3 0807 	sub.w	r8, r3, r7
  403824:	192b      	adds	r3, r5, r4
  403826:	4299      	cmp	r1, r3
  403828:	eb00 0e07 	add.w	lr, r0, r7
  40382c:	d8f0      	bhi.n	403810 <critical_factorization+0x50>
  40382e:	3701      	adds	r7, #1
  403830:	1c70      	adds	r0, r6, #1
  403832:	4287      	cmp	r7, r0
  403834:	bf24      	itt	cs
  403836:	f8c2 8000 	strcs.w	r8, [r2]
  40383a:	4638      	movcs	r0, r7
  40383c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403840:	d00c      	beq.n	40385c <critical_factorization+0x9c>
  403842:	f04f 0e01 	mov.w	lr, #1
  403846:	462e      	mov	r6, r5
  403848:	4674      	mov	r4, lr
  40384a:	4475      	add	r5, lr
  40384c:	e7c0      	b.n	4037d0 <critical_factorization+0x10>
  40384e:	d00b      	beq.n	403868 <critical_factorization+0xa8>
  403850:	f04f 0801 	mov.w	r8, #1
  403854:	462f      	mov	r7, r5
  403856:	4644      	mov	r4, r8
  403858:	4445      	add	r5, r8
  40385a:	e7d4      	b.n	403806 <critical_factorization+0x46>
  40385c:	4574      	cmp	r4, lr
  40385e:	bf12      	itee	ne
  403860:	3401      	addne	r4, #1
  403862:	461d      	moveq	r5, r3
  403864:	2401      	moveq	r4, #1
  403866:	e7b3      	b.n	4037d0 <critical_factorization+0x10>
  403868:	4544      	cmp	r4, r8
  40386a:	bf12      	itee	ne
  40386c:	3401      	addne	r4, #1
  40386e:	461d      	moveq	r5, r3
  403870:	2401      	moveq	r4, #1
  403872:	e7c8      	b.n	403806 <critical_factorization+0x46>

00403874 <two_way_long_needle>:
  403874:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403878:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  40387c:	4616      	mov	r6, r2
  40387e:	4605      	mov	r5, r0
  403880:	468b      	mov	fp, r1
  403882:	4610      	mov	r0, r2
  403884:	4619      	mov	r1, r3
  403886:	aa03      	add	r2, sp, #12
  403888:	461c      	mov	r4, r3
  40388a:	f7ff ff99 	bl	4037c0 <critical_factorization>
  40388e:	ab03      	add	r3, sp, #12
  403890:	4681      	mov	r9, r0
  403892:	f20d 420c 	addw	r2, sp, #1036	; 0x40c
  403896:	f843 4f04 	str.w	r4, [r3, #4]!
  40389a:	4293      	cmp	r3, r2
  40389c:	d1fb      	bne.n	403896 <two_way_long_needle+0x22>
  40389e:	b14c      	cbz	r4, 4038b4 <two_way_long_needle+0x40>
  4038a0:	1e63      	subs	r3, r4, #1
  4038a2:	1e72      	subs	r2, r6, #1
  4038a4:	a804      	add	r0, sp, #16
  4038a6:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  4038aa:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  4038ae:	f113 33ff 	adds.w	r3, r3, #4294967295
  4038b2:	d2f8      	bcs.n	4038a6 <two_way_long_needle+0x32>
  4038b4:	9903      	ldr	r1, [sp, #12]
  4038b6:	464a      	mov	r2, r9
  4038b8:	4431      	add	r1, r6
  4038ba:	4630      	mov	r0, r6
  4038bc:	f002 ff10 	bl	4066e0 <memcmp>
  4038c0:	2800      	cmp	r0, #0
  4038c2:	d16f      	bne.n	4039a4 <two_way_long_needle+0x130>
  4038c4:	f109 33ff 	add.w	r3, r9, #4294967295
  4038c8:	9300      	str	r3, [sp, #0]
  4038ca:	18f3      	adds	r3, r6, r3
  4038cc:	4682      	mov	sl, r0
  4038ce:	9301      	str	r3, [sp, #4]
  4038d0:	4623      	mov	r3, r4
  4038d2:	4680      	mov	r8, r0
  4038d4:	4654      	mov	r4, sl
  4038d6:	4658      	mov	r0, fp
  4038d8:	469a      	mov	sl, r3
  4038da:	eb08 070a 	add.w	r7, r8, sl
  4038de:	1a3a      	subs	r2, r7, r0
  4038e0:	2100      	movs	r1, #0
  4038e2:	4428      	add	r0, r5
  4038e4:	f002 feac 	bl	406640 <memchr>
  4038e8:	2800      	cmp	r0, #0
  4038ea:	d156      	bne.n	40399a <two_way_long_needle+0x126>
  4038ec:	2f00      	cmp	r7, #0
  4038ee:	d054      	beq.n	40399a <two_way_long_needle+0x126>
  4038f0:	19eb      	adds	r3, r5, r7
  4038f2:	aa04      	add	r2, sp, #16
  4038f4:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  4038f8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4038fc:	b14b      	cbz	r3, 403912 <two_way_long_needle+0x9e>
  4038fe:	b124      	cbz	r4, 40390a <two_way_long_needle+0x96>
  403900:	9a03      	ldr	r2, [sp, #12]
  403902:	4293      	cmp	r3, r2
  403904:	d201      	bcs.n	40390a <two_way_long_needle+0x96>
  403906:	ebaa 0302 	sub.w	r3, sl, r2
  40390a:	4498      	add	r8, r3
  40390c:	2400      	movs	r4, #0
  40390e:	4638      	mov	r0, r7
  403910:	e7e3      	b.n	4038da <two_way_long_needle+0x66>
  403912:	454c      	cmp	r4, r9
  403914:	4623      	mov	r3, r4
  403916:	f10a 3eff 	add.w	lr, sl, #4294967295
  40391a:	bf38      	it	cc
  40391c:	464b      	movcc	r3, r9
  40391e:	4573      	cmp	r3, lr
  403920:	d213      	bcs.n	40394a <two_way_long_needle+0xd6>
  403922:	eb08 0203 	add.w	r2, r8, r3
  403926:	f816 c003 	ldrb.w	ip, [r6, r3]
  40392a:	5ca8      	ldrb	r0, [r5, r2]
  40392c:	4584      	cmp	ip, r0
  40392e:	442a      	add	r2, r5
  403930:	eb06 0103 	add.w	r1, r6, r3
  403934:	d006      	beq.n	403944 <two_way_long_needle+0xd0>
  403936:	e02c      	b.n	403992 <two_way_long_needle+0x11e>
  403938:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  40393c:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  403940:	4584      	cmp	ip, r0
  403942:	d126      	bne.n	403992 <two_way_long_needle+0x11e>
  403944:	3301      	adds	r3, #1
  403946:	4573      	cmp	r3, lr
  403948:	d3f6      	bcc.n	403938 <two_way_long_needle+0xc4>
  40394a:	454c      	cmp	r4, r9
  40394c:	9900      	ldr	r1, [sp, #0]
  40394e:	f080 8089 	bcs.w	403a64 <two_way_long_needle+0x1f0>
  403952:	9b00      	ldr	r3, [sp, #0]
  403954:	eb08 0203 	add.w	r2, r8, r3
  403958:	9b01      	ldr	r3, [sp, #4]
  40395a:	5ca8      	ldrb	r0, [r5, r2]
  40395c:	781b      	ldrb	r3, [r3, #0]
  40395e:	4298      	cmp	r0, r3
  403960:	442a      	add	r2, r5
  403962:	d17f      	bne.n	403a64 <two_way_long_needle+0x1f0>
  403964:	9801      	ldr	r0, [sp, #4]
  403966:	f104 3bff 	add.w	fp, r4, #4294967295
  40396a:	e006      	b.n	40397a <two_way_long_needle+0x106>
  40396c:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  403970:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  403974:	45f4      	cmp	ip, lr
  403976:	d103      	bne.n	403980 <two_way_long_needle+0x10c>
  403978:	4619      	mov	r1, r3
  40397a:	1e4b      	subs	r3, r1, #1
  40397c:	459b      	cmp	fp, r3
  40397e:	d1f5      	bne.n	40396c <two_way_long_needle+0xf8>
  403980:	3401      	adds	r4, #1
  403982:	428c      	cmp	r4, r1
  403984:	d870      	bhi.n	403a68 <two_way_long_needle+0x1f4>
  403986:	9c03      	ldr	r4, [sp, #12]
  403988:	4638      	mov	r0, r7
  40398a:	44a0      	add	r8, r4
  40398c:	ebaa 0404 	sub.w	r4, sl, r4
  403990:	e7a3      	b.n	4038da <two_way_long_needle+0x66>
  403992:	f1c9 0201 	rsb	r2, r9, #1
  403996:	4490      	add	r8, r2
  403998:	e7b7      	b.n	40390a <two_way_long_needle+0x96>
  40399a:	2000      	movs	r0, #0
  40399c:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  4039a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4039a4:	eba4 0309 	sub.w	r3, r4, r9
  4039a8:	454b      	cmp	r3, r9
  4039aa:	bf38      	it	cc
  4039ac:	464b      	movcc	r3, r9
  4039ae:	3301      	adds	r3, #1
  4039b0:	f109 38ff 	add.w	r8, r9, #4294967295
  4039b4:	9303      	str	r3, [sp, #12]
  4039b6:	eb06 0308 	add.w	r3, r6, r8
  4039ba:	4658      	mov	r0, fp
  4039bc:	f04f 0a00 	mov.w	sl, #0
  4039c0:	46cb      	mov	fp, r9
  4039c2:	4699      	mov	r9, r3
  4039c4:	eb0a 0704 	add.w	r7, sl, r4
  4039c8:	1a3a      	subs	r2, r7, r0
  4039ca:	2100      	movs	r1, #0
  4039cc:	4428      	add	r0, r5
  4039ce:	f002 fe37 	bl	406640 <memchr>
  4039d2:	2800      	cmp	r0, #0
  4039d4:	d1e1      	bne.n	40399a <two_way_long_needle+0x126>
  4039d6:	2f00      	cmp	r7, #0
  4039d8:	d0df      	beq.n	40399a <two_way_long_needle+0x126>
  4039da:	19eb      	adds	r3, r5, r7
  4039dc:	aa04      	add	r2, sp, #16
  4039de:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  4039e2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  4039e6:	bba3      	cbnz	r3, 403a52 <two_way_long_needle+0x1de>
  4039e8:	1e61      	subs	r1, r4, #1
  4039ea:	458b      	cmp	fp, r1
  4039ec:	d215      	bcs.n	403a1a <two_way_long_needle+0x1a6>
  4039ee:	eb0a 020b 	add.w	r2, sl, fp
  4039f2:	f816 300b 	ldrb.w	r3, [r6, fp]
  4039f6:	f815 e002 	ldrb.w	lr, [r5, r2]
  4039fa:	459e      	cmp	lr, r3
  4039fc:	442a      	add	r2, r5
  4039fe:	eb06 000b 	add.w	r0, r6, fp
  403a02:	465b      	mov	r3, fp
  403a04:	d006      	beq.n	403a14 <two_way_long_needle+0x1a0>
  403a06:	e027      	b.n	403a58 <two_way_long_needle+0x1e4>
  403a08:	f810 cf01 	ldrb.w	ip, [r0, #1]!
  403a0c:	f812 ef01 	ldrb.w	lr, [r2, #1]!
  403a10:	45f4      	cmp	ip, lr
  403a12:	d121      	bne.n	403a58 <two_way_long_needle+0x1e4>
  403a14:	3301      	adds	r3, #1
  403a16:	428b      	cmp	r3, r1
  403a18:	d3f6      	bcc.n	403a08 <two_way_long_needle+0x194>
  403a1a:	f1b8 3fff 	cmp.w	r8, #4294967295
  403a1e:	d011      	beq.n	403a44 <two_way_long_needle+0x1d0>
  403a20:	eb0a 0208 	add.w	r2, sl, r8
  403a24:	f899 1000 	ldrb.w	r1, [r9]
  403a28:	5cab      	ldrb	r3, [r5, r2]
  403a2a:	4299      	cmp	r1, r3
  403a2c:	442a      	add	r2, r5
  403a2e:	d10f      	bne.n	403a50 <two_way_long_needle+0x1dc>
  403a30:	464b      	mov	r3, r9
  403a32:	e005      	b.n	403a40 <two_way_long_needle+0x1cc>
  403a34:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  403a38:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  403a3c:	4288      	cmp	r0, r1
  403a3e:	d107      	bne.n	403a50 <two_way_long_needle+0x1dc>
  403a40:	42b3      	cmp	r3, r6
  403a42:	d1f7      	bne.n	403a34 <two_way_long_needle+0x1c0>
  403a44:	eb05 000a 	add.w	r0, r5, sl
  403a48:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  403a4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403a50:	9b03      	ldr	r3, [sp, #12]
  403a52:	449a      	add	sl, r3
  403a54:	4638      	mov	r0, r7
  403a56:	e7b5      	b.n	4039c4 <two_way_long_needle+0x150>
  403a58:	f1cb 0201 	rsb	r2, fp, #1
  403a5c:	4492      	add	sl, r2
  403a5e:	449a      	add	sl, r3
  403a60:	4638      	mov	r0, r7
  403a62:	e7af      	b.n	4039c4 <two_way_long_needle+0x150>
  403a64:	4649      	mov	r1, r9
  403a66:	e78b      	b.n	403980 <two_way_long_needle+0x10c>
  403a68:	eb05 0008 	add.w	r0, r5, r8
  403a6c:	e796      	b.n	40399c <two_way_long_needle+0x128>
  403a6e:	bf00      	nop

00403a70 <strstr>:
  403a70:	7802      	ldrb	r2, [r0, #0]
  403a72:	2a00      	cmp	r2, #0
  403a74:	f000 8101 	beq.w	403c7a <strstr+0x20a>
  403a78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403a7c:	f891 8000 	ldrb.w	r8, [r1]
  403a80:	b085      	sub	sp, #20
  403a82:	4644      	mov	r4, r8
  403a84:	f1b8 0f00 	cmp.w	r8, #0
  403a88:	d016      	beq.n	403ab8 <strstr+0x48>
  403a8a:	4686      	mov	lr, r0
  403a8c:	f101 0c01 	add.w	ip, r1, #1
  403a90:	2701      	movs	r7, #1
  403a92:	e003      	b.n	403a9c <strstr+0x2c>
  403a94:	f813 4b01 	ldrb.w	r4, [r3], #1
  403a98:	b16c      	cbz	r4, 403ab6 <strstr+0x46>
  403a9a:	469c      	mov	ip, r3
  403a9c:	42a2      	cmp	r2, r4
  403a9e:	bf14      	ite	ne
  403aa0:	2700      	movne	r7, #0
  403aa2:	f007 0701 	andeq.w	r7, r7, #1
  403aa6:	f81e 2f01 	ldrb.w	r2, [lr, #1]!
  403aaa:	4663      	mov	r3, ip
  403aac:	2a00      	cmp	r2, #0
  403aae:	d1f1      	bne.n	403a94 <strstr+0x24>
  403ab0:	f89c 3000 	ldrb.w	r3, [ip]
  403ab4:	b9fb      	cbnz	r3, 403af6 <strstr+0x86>
  403ab6:	b117      	cbz	r7, 403abe <strstr+0x4e>
  403ab8:	b005      	add	sp, #20
  403aba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403abe:	460e      	mov	r6, r1
  403ac0:	4605      	mov	r5, r0
  403ac2:	4641      	mov	r1, r8
  403ac4:	3001      	adds	r0, #1
  403ac6:	ebac 0406 	sub.w	r4, ip, r6
  403aca:	f003 f9eb 	bl	406ea4 <strchr>
  403ace:	4607      	mov	r7, r0
  403ad0:	b188      	cbz	r0, 403af6 <strstr+0x86>
  403ad2:	2c01      	cmp	r4, #1
  403ad4:	d0f0      	beq.n	403ab8 <strstr+0x48>
  403ad6:	1928      	adds	r0, r5, r4
  403ad8:	4287      	cmp	r7, r0
  403ada:	bf94      	ite	ls
  403adc:	1bc1      	subls	r1, r0, r7
  403ade:	2101      	movhi	r1, #1
  403ae0:	2c1f      	cmp	r4, #31
  403ae2:	468b      	mov	fp, r1
  403ae4:	d90b      	bls.n	403afe <strstr+0x8e>
  403ae6:	4623      	mov	r3, r4
  403ae8:	4632      	mov	r2, r6
  403aea:	4638      	mov	r0, r7
  403aec:	f7ff fec2 	bl	403874 <two_way_long_needle>
  403af0:	b005      	add	sp, #20
  403af2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403af6:	2000      	movs	r0, #0
  403af8:	b005      	add	sp, #20
  403afa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403afe:	aa03      	add	r2, sp, #12
  403b00:	4621      	mov	r1, r4
  403b02:	4630      	mov	r0, r6
  403b04:	f7ff fe5c 	bl	4037c0 <critical_factorization>
  403b08:	9903      	ldr	r1, [sp, #12]
  403b0a:	4680      	mov	r8, r0
  403b0c:	4602      	mov	r2, r0
  403b0e:	4431      	add	r1, r6
  403b10:	4630      	mov	r0, r6
  403b12:	f002 fde5 	bl	4066e0 <memcmp>
  403b16:	2800      	cmp	r0, #0
  403b18:	d157      	bne.n	403bca <strstr+0x15a>
  403b1a:	f108 33ff 	add.w	r3, r8, #4294967295
  403b1e:	9300      	str	r3, [sp, #0]
  403b20:	18f3      	adds	r3, r6, r3
  403b22:	4681      	mov	r9, r0
  403b24:	4605      	mov	r5, r0
  403b26:	9301      	str	r3, [sp, #4]
  403b28:	4658      	mov	r0, fp
  403b2a:	46b2      	mov	sl, r6
  403b2c:	1966      	adds	r6, r4, r5
  403b2e:	1a32      	subs	r2, r6, r0
  403b30:	2100      	movs	r1, #0
  403b32:	4438      	add	r0, r7
  403b34:	f002 fd84 	bl	406640 <memchr>
  403b38:	2800      	cmp	r0, #0
  403b3a:	d1dc      	bne.n	403af6 <strstr+0x86>
  403b3c:	2e00      	cmp	r6, #0
  403b3e:	d0da      	beq.n	403af6 <strstr+0x86>
  403b40:	45c8      	cmp	r8, r9
  403b42:	4643      	mov	r3, r8
  403b44:	bf38      	it	cc
  403b46:	464b      	movcc	r3, r9
  403b48:	429c      	cmp	r4, r3
  403b4a:	d912      	bls.n	403b72 <strstr+0x102>
  403b4c:	195a      	adds	r2, r3, r5
  403b4e:	f81a 1003 	ldrb.w	r1, [sl, r3]
  403b52:	5cb8      	ldrb	r0, [r7, r2]
  403b54:	4281      	cmp	r1, r0
  403b56:	443a      	add	r2, r7
  403b58:	eb0a 0e03 	add.w	lr, sl, r3
  403b5c:	d006      	beq.n	403b6c <strstr+0xfc>
  403b5e:	e02c      	b.n	403bba <strstr+0x14a>
  403b60:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
  403b64:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  403b68:	4288      	cmp	r0, r1
  403b6a:	d126      	bne.n	403bba <strstr+0x14a>
  403b6c:	3301      	adds	r3, #1
  403b6e:	429c      	cmp	r4, r3
  403b70:	d1f6      	bne.n	403b60 <strstr+0xf0>
  403b72:	45c8      	cmp	r8, r9
  403b74:	9900      	ldr	r1, [sp, #0]
  403b76:	f240 8083 	bls.w	403c80 <strstr+0x210>
  403b7a:	9b00      	ldr	r3, [sp, #0]
  403b7c:	18ea      	adds	r2, r5, r3
  403b7e:	9b01      	ldr	r3, [sp, #4]
  403b80:	5cb8      	ldrb	r0, [r7, r2]
  403b82:	781b      	ldrb	r3, [r3, #0]
  403b84:	4298      	cmp	r0, r3
  403b86:	443a      	add	r2, r7
  403b88:	d17a      	bne.n	403c80 <strstr+0x210>
  403b8a:	9801      	ldr	r0, [sp, #4]
  403b8c:	f109 3bff 	add.w	fp, r9, #4294967295
  403b90:	e006      	b.n	403ba0 <strstr+0x130>
  403b92:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  403b96:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  403b9a:	45f4      	cmp	ip, lr
  403b9c:	d103      	bne.n	403ba6 <strstr+0x136>
  403b9e:	4619      	mov	r1, r3
  403ba0:	1e4b      	subs	r3, r1, #1
  403ba2:	455b      	cmp	r3, fp
  403ba4:	d1f5      	bne.n	403b92 <strstr+0x122>
  403ba6:	f109 0901 	add.w	r9, r9, #1
  403baa:	4589      	cmp	r9, r1
  403bac:	d857      	bhi.n	403c5e <strstr+0x1ee>
  403bae:	9b03      	ldr	r3, [sp, #12]
  403bb0:	4630      	mov	r0, r6
  403bb2:	441d      	add	r5, r3
  403bb4:	eba4 0903 	sub.w	r9, r4, r3
  403bb8:	e7b8      	b.n	403b2c <strstr+0xbc>
  403bba:	f1c8 0201 	rsb	r2, r8, #1
  403bbe:	4415      	add	r5, r2
  403bc0:	441d      	add	r5, r3
  403bc2:	f04f 0900 	mov.w	r9, #0
  403bc6:	4630      	mov	r0, r6
  403bc8:	e7b0      	b.n	403b2c <strstr+0xbc>
  403bca:	eba4 0308 	sub.w	r3, r4, r8
  403bce:	4543      	cmp	r3, r8
  403bd0:	bf38      	it	cc
  403bd2:	4643      	movcc	r3, r8
  403bd4:	3301      	adds	r3, #1
  403bd6:	f108 39ff 	add.w	r9, r8, #4294967295
  403bda:	9303      	str	r3, [sp, #12]
  403bdc:	eb06 0309 	add.w	r3, r6, r9
  403be0:	4658      	mov	r0, fp
  403be2:	2500      	movs	r5, #0
  403be4:	46bb      	mov	fp, r7
  403be6:	469a      	mov	sl, r3
  403be8:	1967      	adds	r7, r4, r5
  403bea:	1a3a      	subs	r2, r7, r0
  403bec:	2100      	movs	r1, #0
  403bee:	4458      	add	r0, fp
  403bf0:	f002 fd26 	bl	406640 <memchr>
  403bf4:	2800      	cmp	r0, #0
  403bf6:	f47f af7e 	bne.w	403af6 <strstr+0x86>
  403bfa:	2f00      	cmp	r7, #0
  403bfc:	f43f af7b 	beq.w	403af6 <strstr+0x86>
  403c00:	4544      	cmp	r4, r8
  403c02:	d915      	bls.n	403c30 <strstr+0x1c0>
  403c04:	eb08 0205 	add.w	r2, r8, r5
  403c08:	f816 3008 	ldrb.w	r3, [r6, r8]
  403c0c:	f81b 0002 	ldrb.w	r0, [fp, r2]
  403c10:	4298      	cmp	r0, r3
  403c12:	445a      	add	r2, fp
  403c14:	eb06 0108 	add.w	r1, r6, r8
  403c18:	4643      	mov	r3, r8
  403c1a:	d006      	beq.n	403c2a <strstr+0x1ba>
  403c1c:	e023      	b.n	403c66 <strstr+0x1f6>
  403c1e:	f811 ef01 	ldrb.w	lr, [r1, #1]!
  403c22:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  403c26:	4586      	cmp	lr, r0
  403c28:	d11d      	bne.n	403c66 <strstr+0x1f6>
  403c2a:	3301      	adds	r3, #1
  403c2c:	429c      	cmp	r4, r3
  403c2e:	d1f6      	bne.n	403c1e <strstr+0x1ae>
  403c30:	f1b9 3fff 	cmp.w	r9, #4294967295
  403c34:	d012      	beq.n	403c5c <strstr+0x1ec>
  403c36:	eb05 0209 	add.w	r2, r5, r9
  403c3a:	f89a 3000 	ldrb.w	r3, [sl]
  403c3e:	f81b 1002 	ldrb.w	r1, [fp, r2]
  403c42:	4299      	cmp	r1, r3
  403c44:	445a      	add	r2, fp
  403c46:	d114      	bne.n	403c72 <strstr+0x202>
  403c48:	4653      	mov	r3, sl
  403c4a:	e005      	b.n	403c58 <strstr+0x1e8>
  403c4c:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  403c50:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  403c54:	4288      	cmp	r0, r1
  403c56:	d10c      	bne.n	403c72 <strstr+0x202>
  403c58:	42b3      	cmp	r3, r6
  403c5a:	d1f7      	bne.n	403c4c <strstr+0x1dc>
  403c5c:	465f      	mov	r7, fp
  403c5e:	1978      	adds	r0, r7, r5
  403c60:	b005      	add	sp, #20
  403c62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403c66:	f1c8 0201 	rsb	r2, r8, #1
  403c6a:	4415      	add	r5, r2
  403c6c:	441d      	add	r5, r3
  403c6e:	4638      	mov	r0, r7
  403c70:	e7ba      	b.n	403be8 <strstr+0x178>
  403c72:	9b03      	ldr	r3, [sp, #12]
  403c74:	4638      	mov	r0, r7
  403c76:	441d      	add	r5, r3
  403c78:	e7b6      	b.n	403be8 <strstr+0x178>
  403c7a:	780b      	ldrb	r3, [r1, #0]
  403c7c:	b913      	cbnz	r3, 403c84 <strstr+0x214>
  403c7e:	4770      	bx	lr
  403c80:	4641      	mov	r1, r8
  403c82:	e790      	b.n	403ba6 <strstr+0x136>
  403c84:	2000      	movs	r0, #0
  403c86:	4770      	bx	lr

00403c88 <_svfprintf_r>:
  403c88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403c8c:	b0c3      	sub	sp, #268	; 0x10c
  403c8e:	460c      	mov	r4, r1
  403c90:	910b      	str	r1, [sp, #44]	; 0x2c
  403c92:	4692      	mov	sl, r2
  403c94:	930f      	str	r3, [sp, #60]	; 0x3c
  403c96:	900c      	str	r0, [sp, #48]	; 0x30
  403c98:	f002 fa0e 	bl	4060b8 <_localeconv_r>
  403c9c:	6803      	ldr	r3, [r0, #0]
  403c9e:	931a      	str	r3, [sp, #104]	; 0x68
  403ca0:	4618      	mov	r0, r3
  403ca2:	f7ff fced 	bl	403680 <strlen>
  403ca6:	89a3      	ldrh	r3, [r4, #12]
  403ca8:	9019      	str	r0, [sp, #100]	; 0x64
  403caa:	0619      	lsls	r1, r3, #24
  403cac:	d503      	bpl.n	403cb6 <_svfprintf_r+0x2e>
  403cae:	6923      	ldr	r3, [r4, #16]
  403cb0:	2b00      	cmp	r3, #0
  403cb2:	f001 8003 	beq.w	404cbc <_svfprintf_r+0x1034>
  403cb6:	2300      	movs	r3, #0
  403cb8:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  403cbc:	9313      	str	r3, [sp, #76]	; 0x4c
  403cbe:	9315      	str	r3, [sp, #84]	; 0x54
  403cc0:	9314      	str	r3, [sp, #80]	; 0x50
  403cc2:	9327      	str	r3, [sp, #156]	; 0x9c
  403cc4:	9326      	str	r3, [sp, #152]	; 0x98
  403cc6:	9318      	str	r3, [sp, #96]	; 0x60
  403cc8:	931b      	str	r3, [sp, #108]	; 0x6c
  403cca:	9309      	str	r3, [sp, #36]	; 0x24
  403ccc:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  403cd0:	46c8      	mov	r8, r9
  403cd2:	9316      	str	r3, [sp, #88]	; 0x58
  403cd4:	9317      	str	r3, [sp, #92]	; 0x5c
  403cd6:	f89a 3000 	ldrb.w	r3, [sl]
  403cda:	4654      	mov	r4, sl
  403cdc:	b1e3      	cbz	r3, 403d18 <_svfprintf_r+0x90>
  403cde:	2b25      	cmp	r3, #37	; 0x25
  403ce0:	d102      	bne.n	403ce8 <_svfprintf_r+0x60>
  403ce2:	e019      	b.n	403d18 <_svfprintf_r+0x90>
  403ce4:	2b25      	cmp	r3, #37	; 0x25
  403ce6:	d003      	beq.n	403cf0 <_svfprintf_r+0x68>
  403ce8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403cec:	2b00      	cmp	r3, #0
  403cee:	d1f9      	bne.n	403ce4 <_svfprintf_r+0x5c>
  403cf0:	eba4 050a 	sub.w	r5, r4, sl
  403cf4:	b185      	cbz	r5, 403d18 <_svfprintf_r+0x90>
  403cf6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403cf8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403cfa:	f8c8 a000 	str.w	sl, [r8]
  403cfe:	3301      	adds	r3, #1
  403d00:	442a      	add	r2, r5
  403d02:	2b07      	cmp	r3, #7
  403d04:	f8c8 5004 	str.w	r5, [r8, #4]
  403d08:	9227      	str	r2, [sp, #156]	; 0x9c
  403d0a:	9326      	str	r3, [sp, #152]	; 0x98
  403d0c:	dc7f      	bgt.n	403e0e <_svfprintf_r+0x186>
  403d0e:	f108 0808 	add.w	r8, r8, #8
  403d12:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403d14:	442b      	add	r3, r5
  403d16:	9309      	str	r3, [sp, #36]	; 0x24
  403d18:	7823      	ldrb	r3, [r4, #0]
  403d1a:	2b00      	cmp	r3, #0
  403d1c:	d07f      	beq.n	403e1e <_svfprintf_r+0x196>
  403d1e:	2300      	movs	r3, #0
  403d20:	461a      	mov	r2, r3
  403d22:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403d26:	4619      	mov	r1, r3
  403d28:	930d      	str	r3, [sp, #52]	; 0x34
  403d2a:	469b      	mov	fp, r3
  403d2c:	f04f 30ff 	mov.w	r0, #4294967295
  403d30:	7863      	ldrb	r3, [r4, #1]
  403d32:	900a      	str	r0, [sp, #40]	; 0x28
  403d34:	f104 0a01 	add.w	sl, r4, #1
  403d38:	f10a 0a01 	add.w	sl, sl, #1
  403d3c:	f1a3 0020 	sub.w	r0, r3, #32
  403d40:	2858      	cmp	r0, #88	; 0x58
  403d42:	f200 83c1 	bhi.w	4044c8 <_svfprintf_r+0x840>
  403d46:	e8df f010 	tbh	[pc, r0, lsl #1]
  403d4a:	0238      	.short	0x0238
  403d4c:	03bf03bf 	.word	0x03bf03bf
  403d50:	03bf0240 	.word	0x03bf0240
  403d54:	03bf03bf 	.word	0x03bf03bf
  403d58:	03bf03bf 	.word	0x03bf03bf
  403d5c:	024503bf 	.word	0x024503bf
  403d60:	03bf0203 	.word	0x03bf0203
  403d64:	026b005d 	.word	0x026b005d
  403d68:	028603bf 	.word	0x028603bf
  403d6c:	039d039d 	.word	0x039d039d
  403d70:	039d039d 	.word	0x039d039d
  403d74:	039d039d 	.word	0x039d039d
  403d78:	039d039d 	.word	0x039d039d
  403d7c:	03bf039d 	.word	0x03bf039d
  403d80:	03bf03bf 	.word	0x03bf03bf
  403d84:	03bf03bf 	.word	0x03bf03bf
  403d88:	03bf03bf 	.word	0x03bf03bf
  403d8c:	03bf03bf 	.word	0x03bf03bf
  403d90:	033703bf 	.word	0x033703bf
  403d94:	03bf0357 	.word	0x03bf0357
  403d98:	03bf0357 	.word	0x03bf0357
  403d9c:	03bf03bf 	.word	0x03bf03bf
  403da0:	039803bf 	.word	0x039803bf
  403da4:	03bf03bf 	.word	0x03bf03bf
  403da8:	03bf03ad 	.word	0x03bf03ad
  403dac:	03bf03bf 	.word	0x03bf03bf
  403db0:	03bf03bf 	.word	0x03bf03bf
  403db4:	03bf0259 	.word	0x03bf0259
  403db8:	031e03bf 	.word	0x031e03bf
  403dbc:	03bf03bf 	.word	0x03bf03bf
  403dc0:	03bf03bf 	.word	0x03bf03bf
  403dc4:	03bf03bf 	.word	0x03bf03bf
  403dc8:	03bf03bf 	.word	0x03bf03bf
  403dcc:	03bf03bf 	.word	0x03bf03bf
  403dd0:	02db02c6 	.word	0x02db02c6
  403dd4:	03570357 	.word	0x03570357
  403dd8:	028b0357 	.word	0x028b0357
  403ddc:	03bf02db 	.word	0x03bf02db
  403de0:	029003bf 	.word	0x029003bf
  403de4:	029d03bf 	.word	0x029d03bf
  403de8:	02b401cc 	.word	0x02b401cc
  403dec:	03bf0208 	.word	0x03bf0208
  403df0:	03bf01e1 	.word	0x03bf01e1
  403df4:	03bf007e 	.word	0x03bf007e
  403df8:	020d03bf 	.word	0x020d03bf
  403dfc:	980d      	ldr	r0, [sp, #52]	; 0x34
  403dfe:	930f      	str	r3, [sp, #60]	; 0x3c
  403e00:	4240      	negs	r0, r0
  403e02:	900d      	str	r0, [sp, #52]	; 0x34
  403e04:	f04b 0b04 	orr.w	fp, fp, #4
  403e08:	f89a 3000 	ldrb.w	r3, [sl]
  403e0c:	e794      	b.n	403d38 <_svfprintf_r+0xb0>
  403e0e:	aa25      	add	r2, sp, #148	; 0x94
  403e10:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e12:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e14:	f003 f8ba 	bl	406f8c <__ssprint_r>
  403e18:	b940      	cbnz	r0, 403e2c <_svfprintf_r+0x1a4>
  403e1a:	46c8      	mov	r8, r9
  403e1c:	e779      	b.n	403d12 <_svfprintf_r+0x8a>
  403e1e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403e20:	b123      	cbz	r3, 403e2c <_svfprintf_r+0x1a4>
  403e22:	980c      	ldr	r0, [sp, #48]	; 0x30
  403e24:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403e26:	aa25      	add	r2, sp, #148	; 0x94
  403e28:	f003 f8b0 	bl	406f8c <__ssprint_r>
  403e2c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403e2e:	899b      	ldrh	r3, [r3, #12]
  403e30:	f013 0f40 	tst.w	r3, #64	; 0x40
  403e34:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403e36:	bf18      	it	ne
  403e38:	f04f 33ff 	movne.w	r3, #4294967295
  403e3c:	9309      	str	r3, [sp, #36]	; 0x24
  403e3e:	9809      	ldr	r0, [sp, #36]	; 0x24
  403e40:	b043      	add	sp, #268	; 0x10c
  403e42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403e46:	f01b 0f20 	tst.w	fp, #32
  403e4a:	9311      	str	r3, [sp, #68]	; 0x44
  403e4c:	f040 81dd 	bne.w	40420a <_svfprintf_r+0x582>
  403e50:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403e52:	f01b 0f10 	tst.w	fp, #16
  403e56:	4613      	mov	r3, r2
  403e58:	f040 856e 	bne.w	404938 <_svfprintf_r+0xcb0>
  403e5c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  403e60:	f000 856a 	beq.w	404938 <_svfprintf_r+0xcb0>
  403e64:	8814      	ldrh	r4, [r2, #0]
  403e66:	3204      	adds	r2, #4
  403e68:	2500      	movs	r5, #0
  403e6a:	2301      	movs	r3, #1
  403e6c:	920f      	str	r2, [sp, #60]	; 0x3c
  403e6e:	2700      	movs	r7, #0
  403e70:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403e74:	990a      	ldr	r1, [sp, #40]	; 0x28
  403e76:	1c4a      	adds	r2, r1, #1
  403e78:	f000 8265 	beq.w	404346 <_svfprintf_r+0x6be>
  403e7c:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  403e80:	9207      	str	r2, [sp, #28]
  403e82:	ea54 0205 	orrs.w	r2, r4, r5
  403e86:	f040 8264 	bne.w	404352 <_svfprintf_r+0x6ca>
  403e8a:	2900      	cmp	r1, #0
  403e8c:	f040 843c 	bne.w	404708 <_svfprintf_r+0xa80>
  403e90:	2b00      	cmp	r3, #0
  403e92:	f040 84d7 	bne.w	404844 <_svfprintf_r+0xbbc>
  403e96:	f01b 0301 	ands.w	r3, fp, #1
  403e9a:	930e      	str	r3, [sp, #56]	; 0x38
  403e9c:	f000 8604 	beq.w	404aa8 <_svfprintf_r+0xe20>
  403ea0:	ae42      	add	r6, sp, #264	; 0x108
  403ea2:	2330      	movs	r3, #48	; 0x30
  403ea4:	f806 3d41 	strb.w	r3, [r6, #-65]!
  403ea8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403eaa:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403eac:	4293      	cmp	r3, r2
  403eae:	bfb8      	it	lt
  403eb0:	4613      	movlt	r3, r2
  403eb2:	9308      	str	r3, [sp, #32]
  403eb4:	2300      	movs	r3, #0
  403eb6:	9312      	str	r3, [sp, #72]	; 0x48
  403eb8:	b117      	cbz	r7, 403ec0 <_svfprintf_r+0x238>
  403eba:	9b08      	ldr	r3, [sp, #32]
  403ebc:	3301      	adds	r3, #1
  403ebe:	9308      	str	r3, [sp, #32]
  403ec0:	9b07      	ldr	r3, [sp, #28]
  403ec2:	f013 0302 	ands.w	r3, r3, #2
  403ec6:	9310      	str	r3, [sp, #64]	; 0x40
  403ec8:	d002      	beq.n	403ed0 <_svfprintf_r+0x248>
  403eca:	9b08      	ldr	r3, [sp, #32]
  403ecc:	3302      	adds	r3, #2
  403ece:	9308      	str	r3, [sp, #32]
  403ed0:	9b07      	ldr	r3, [sp, #28]
  403ed2:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  403ed6:	f040 830e 	bne.w	4044f6 <_svfprintf_r+0x86e>
  403eda:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403edc:	9a08      	ldr	r2, [sp, #32]
  403ede:	eba3 0b02 	sub.w	fp, r3, r2
  403ee2:	f1bb 0f00 	cmp.w	fp, #0
  403ee6:	f340 8306 	ble.w	4044f6 <_svfprintf_r+0x86e>
  403eea:	f1bb 0f10 	cmp.w	fp, #16
  403eee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ef0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403ef2:	dd29      	ble.n	403f48 <_svfprintf_r+0x2c0>
  403ef4:	4643      	mov	r3, r8
  403ef6:	4621      	mov	r1, r4
  403ef8:	46a8      	mov	r8, r5
  403efa:	2710      	movs	r7, #16
  403efc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403efe:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403f00:	e006      	b.n	403f10 <_svfprintf_r+0x288>
  403f02:	f1ab 0b10 	sub.w	fp, fp, #16
  403f06:	f1bb 0f10 	cmp.w	fp, #16
  403f0a:	f103 0308 	add.w	r3, r3, #8
  403f0e:	dd18      	ble.n	403f42 <_svfprintf_r+0x2ba>
  403f10:	3201      	adds	r2, #1
  403f12:	48b7      	ldr	r0, [pc, #732]	; (4041f0 <_svfprintf_r+0x568>)
  403f14:	9226      	str	r2, [sp, #152]	; 0x98
  403f16:	3110      	adds	r1, #16
  403f18:	2a07      	cmp	r2, #7
  403f1a:	9127      	str	r1, [sp, #156]	; 0x9c
  403f1c:	e883 0081 	stmia.w	r3, {r0, r7}
  403f20:	ddef      	ble.n	403f02 <_svfprintf_r+0x27a>
  403f22:	aa25      	add	r2, sp, #148	; 0x94
  403f24:	4629      	mov	r1, r5
  403f26:	4620      	mov	r0, r4
  403f28:	f003 f830 	bl	406f8c <__ssprint_r>
  403f2c:	2800      	cmp	r0, #0
  403f2e:	f47f af7d 	bne.w	403e2c <_svfprintf_r+0x1a4>
  403f32:	f1ab 0b10 	sub.w	fp, fp, #16
  403f36:	f1bb 0f10 	cmp.w	fp, #16
  403f3a:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403f3c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  403f3e:	464b      	mov	r3, r9
  403f40:	dce6      	bgt.n	403f10 <_svfprintf_r+0x288>
  403f42:	4645      	mov	r5, r8
  403f44:	460c      	mov	r4, r1
  403f46:	4698      	mov	r8, r3
  403f48:	3201      	adds	r2, #1
  403f4a:	4ba9      	ldr	r3, [pc, #676]	; (4041f0 <_svfprintf_r+0x568>)
  403f4c:	9226      	str	r2, [sp, #152]	; 0x98
  403f4e:	445c      	add	r4, fp
  403f50:	2a07      	cmp	r2, #7
  403f52:	9427      	str	r4, [sp, #156]	; 0x9c
  403f54:	e888 0808 	stmia.w	r8, {r3, fp}
  403f58:	f300 8498 	bgt.w	40488c <_svfprintf_r+0xc04>
  403f5c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403f60:	f108 0808 	add.w	r8, r8, #8
  403f64:	b177      	cbz	r7, 403f84 <_svfprintf_r+0x2fc>
  403f66:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f68:	3301      	adds	r3, #1
  403f6a:	3401      	adds	r4, #1
  403f6c:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  403f70:	2201      	movs	r2, #1
  403f72:	2b07      	cmp	r3, #7
  403f74:	9427      	str	r4, [sp, #156]	; 0x9c
  403f76:	9326      	str	r3, [sp, #152]	; 0x98
  403f78:	e888 0006 	stmia.w	r8, {r1, r2}
  403f7c:	f300 83db 	bgt.w	404736 <_svfprintf_r+0xaae>
  403f80:	f108 0808 	add.w	r8, r8, #8
  403f84:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403f86:	b16b      	cbz	r3, 403fa4 <_svfprintf_r+0x31c>
  403f88:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403f8a:	3301      	adds	r3, #1
  403f8c:	3402      	adds	r4, #2
  403f8e:	a91e      	add	r1, sp, #120	; 0x78
  403f90:	2202      	movs	r2, #2
  403f92:	2b07      	cmp	r3, #7
  403f94:	9427      	str	r4, [sp, #156]	; 0x9c
  403f96:	9326      	str	r3, [sp, #152]	; 0x98
  403f98:	e888 0006 	stmia.w	r8, {r1, r2}
  403f9c:	f300 83d6 	bgt.w	40474c <_svfprintf_r+0xac4>
  403fa0:	f108 0808 	add.w	r8, r8, #8
  403fa4:	2d80      	cmp	r5, #128	; 0x80
  403fa6:	f000 8315 	beq.w	4045d4 <_svfprintf_r+0x94c>
  403faa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403fac:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403fae:	1a9f      	subs	r7, r3, r2
  403fb0:	2f00      	cmp	r7, #0
  403fb2:	dd36      	ble.n	404022 <_svfprintf_r+0x39a>
  403fb4:	2f10      	cmp	r7, #16
  403fb6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403fb8:	4d8e      	ldr	r5, [pc, #568]	; (4041f4 <_svfprintf_r+0x56c>)
  403fba:	dd27      	ble.n	40400c <_svfprintf_r+0x384>
  403fbc:	4642      	mov	r2, r8
  403fbe:	4621      	mov	r1, r4
  403fc0:	46b0      	mov	r8, r6
  403fc2:	f04f 0b10 	mov.w	fp, #16
  403fc6:	462e      	mov	r6, r5
  403fc8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403fca:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403fcc:	e004      	b.n	403fd8 <_svfprintf_r+0x350>
  403fce:	3f10      	subs	r7, #16
  403fd0:	2f10      	cmp	r7, #16
  403fd2:	f102 0208 	add.w	r2, r2, #8
  403fd6:	dd15      	ble.n	404004 <_svfprintf_r+0x37c>
  403fd8:	3301      	adds	r3, #1
  403fda:	3110      	adds	r1, #16
  403fdc:	2b07      	cmp	r3, #7
  403fde:	9127      	str	r1, [sp, #156]	; 0x9c
  403fe0:	9326      	str	r3, [sp, #152]	; 0x98
  403fe2:	e882 0840 	stmia.w	r2, {r6, fp}
  403fe6:	ddf2      	ble.n	403fce <_svfprintf_r+0x346>
  403fe8:	aa25      	add	r2, sp, #148	; 0x94
  403fea:	4629      	mov	r1, r5
  403fec:	4620      	mov	r0, r4
  403fee:	f002 ffcd 	bl	406f8c <__ssprint_r>
  403ff2:	2800      	cmp	r0, #0
  403ff4:	f47f af1a 	bne.w	403e2c <_svfprintf_r+0x1a4>
  403ff8:	3f10      	subs	r7, #16
  403ffa:	2f10      	cmp	r7, #16
  403ffc:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403ffe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404000:	464a      	mov	r2, r9
  404002:	dce9      	bgt.n	403fd8 <_svfprintf_r+0x350>
  404004:	4635      	mov	r5, r6
  404006:	460c      	mov	r4, r1
  404008:	4646      	mov	r6, r8
  40400a:	4690      	mov	r8, r2
  40400c:	3301      	adds	r3, #1
  40400e:	443c      	add	r4, r7
  404010:	2b07      	cmp	r3, #7
  404012:	9427      	str	r4, [sp, #156]	; 0x9c
  404014:	9326      	str	r3, [sp, #152]	; 0x98
  404016:	e888 00a0 	stmia.w	r8, {r5, r7}
  40401a:	f300 8381 	bgt.w	404720 <_svfprintf_r+0xa98>
  40401e:	f108 0808 	add.w	r8, r8, #8
  404022:	9b07      	ldr	r3, [sp, #28]
  404024:	05df      	lsls	r7, r3, #23
  404026:	f100 8268 	bmi.w	4044fa <_svfprintf_r+0x872>
  40402a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40402c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40402e:	f8c8 6000 	str.w	r6, [r8]
  404032:	3301      	adds	r3, #1
  404034:	440c      	add	r4, r1
  404036:	2b07      	cmp	r3, #7
  404038:	9427      	str	r4, [sp, #156]	; 0x9c
  40403a:	f8c8 1004 	str.w	r1, [r8, #4]
  40403e:	9326      	str	r3, [sp, #152]	; 0x98
  404040:	f300 834d 	bgt.w	4046de <_svfprintf_r+0xa56>
  404044:	f108 0808 	add.w	r8, r8, #8
  404048:	9b07      	ldr	r3, [sp, #28]
  40404a:	075b      	lsls	r3, r3, #29
  40404c:	d53a      	bpl.n	4040c4 <_svfprintf_r+0x43c>
  40404e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404050:	9a08      	ldr	r2, [sp, #32]
  404052:	1a9d      	subs	r5, r3, r2
  404054:	2d00      	cmp	r5, #0
  404056:	dd35      	ble.n	4040c4 <_svfprintf_r+0x43c>
  404058:	2d10      	cmp	r5, #16
  40405a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40405c:	dd20      	ble.n	4040a0 <_svfprintf_r+0x418>
  40405e:	2610      	movs	r6, #16
  404060:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404062:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  404066:	e004      	b.n	404072 <_svfprintf_r+0x3ea>
  404068:	3d10      	subs	r5, #16
  40406a:	2d10      	cmp	r5, #16
  40406c:	f108 0808 	add.w	r8, r8, #8
  404070:	dd16      	ble.n	4040a0 <_svfprintf_r+0x418>
  404072:	3301      	adds	r3, #1
  404074:	4a5e      	ldr	r2, [pc, #376]	; (4041f0 <_svfprintf_r+0x568>)
  404076:	9326      	str	r3, [sp, #152]	; 0x98
  404078:	3410      	adds	r4, #16
  40407a:	2b07      	cmp	r3, #7
  40407c:	9427      	str	r4, [sp, #156]	; 0x9c
  40407e:	e888 0044 	stmia.w	r8, {r2, r6}
  404082:	ddf1      	ble.n	404068 <_svfprintf_r+0x3e0>
  404084:	aa25      	add	r2, sp, #148	; 0x94
  404086:	4659      	mov	r1, fp
  404088:	4638      	mov	r0, r7
  40408a:	f002 ff7f 	bl	406f8c <__ssprint_r>
  40408e:	2800      	cmp	r0, #0
  404090:	f47f aecc 	bne.w	403e2c <_svfprintf_r+0x1a4>
  404094:	3d10      	subs	r5, #16
  404096:	2d10      	cmp	r5, #16
  404098:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40409a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40409c:	46c8      	mov	r8, r9
  40409e:	dce8      	bgt.n	404072 <_svfprintf_r+0x3ea>
  4040a0:	3301      	adds	r3, #1
  4040a2:	4a53      	ldr	r2, [pc, #332]	; (4041f0 <_svfprintf_r+0x568>)
  4040a4:	9326      	str	r3, [sp, #152]	; 0x98
  4040a6:	442c      	add	r4, r5
  4040a8:	2b07      	cmp	r3, #7
  4040aa:	9427      	str	r4, [sp, #156]	; 0x9c
  4040ac:	e888 0024 	stmia.w	r8, {r2, r5}
  4040b0:	dd08      	ble.n	4040c4 <_svfprintf_r+0x43c>
  4040b2:	aa25      	add	r2, sp, #148	; 0x94
  4040b4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4040b6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4040b8:	f002 ff68 	bl	406f8c <__ssprint_r>
  4040bc:	2800      	cmp	r0, #0
  4040be:	f47f aeb5 	bne.w	403e2c <_svfprintf_r+0x1a4>
  4040c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4040c4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4040c6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4040c8:	9908      	ldr	r1, [sp, #32]
  4040ca:	428a      	cmp	r2, r1
  4040cc:	bfac      	ite	ge
  4040ce:	189b      	addge	r3, r3, r2
  4040d0:	185b      	addlt	r3, r3, r1
  4040d2:	9309      	str	r3, [sp, #36]	; 0x24
  4040d4:	2c00      	cmp	r4, #0
  4040d6:	f040 830d 	bne.w	4046f4 <_svfprintf_r+0xa6c>
  4040da:	2300      	movs	r3, #0
  4040dc:	9326      	str	r3, [sp, #152]	; 0x98
  4040de:	46c8      	mov	r8, r9
  4040e0:	e5f9      	b.n	403cd6 <_svfprintf_r+0x4e>
  4040e2:	9311      	str	r3, [sp, #68]	; 0x44
  4040e4:	f01b 0320 	ands.w	r3, fp, #32
  4040e8:	f040 81e3 	bne.w	4044b2 <_svfprintf_r+0x82a>
  4040ec:	f01b 0210 	ands.w	r2, fp, #16
  4040f0:	f040 842e 	bne.w	404950 <_svfprintf_r+0xcc8>
  4040f4:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4040f8:	f000 842a 	beq.w	404950 <_svfprintf_r+0xcc8>
  4040fc:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4040fe:	4613      	mov	r3, r2
  404100:	460a      	mov	r2, r1
  404102:	3204      	adds	r2, #4
  404104:	880c      	ldrh	r4, [r1, #0]
  404106:	920f      	str	r2, [sp, #60]	; 0x3c
  404108:	2500      	movs	r5, #0
  40410a:	e6b0      	b.n	403e6e <_svfprintf_r+0x1e6>
  40410c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40410e:	9311      	str	r3, [sp, #68]	; 0x44
  404110:	6816      	ldr	r6, [r2, #0]
  404112:	2400      	movs	r4, #0
  404114:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  404118:	1d15      	adds	r5, r2, #4
  40411a:	2e00      	cmp	r6, #0
  40411c:	f000 86a7 	beq.w	404e6e <_svfprintf_r+0x11e6>
  404120:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404122:	1c53      	adds	r3, r2, #1
  404124:	f000 8609 	beq.w	404d3a <_svfprintf_r+0x10b2>
  404128:	4621      	mov	r1, r4
  40412a:	4630      	mov	r0, r6
  40412c:	f002 fa88 	bl	406640 <memchr>
  404130:	2800      	cmp	r0, #0
  404132:	f000 86e1 	beq.w	404ef8 <_svfprintf_r+0x1270>
  404136:	1b83      	subs	r3, r0, r6
  404138:	930e      	str	r3, [sp, #56]	; 0x38
  40413a:	940a      	str	r4, [sp, #40]	; 0x28
  40413c:	950f      	str	r5, [sp, #60]	; 0x3c
  40413e:	f8cd b01c 	str.w	fp, [sp, #28]
  404142:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404146:	9308      	str	r3, [sp, #32]
  404148:	9412      	str	r4, [sp, #72]	; 0x48
  40414a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40414e:	e6b3      	b.n	403eb8 <_svfprintf_r+0x230>
  404150:	f89a 3000 	ldrb.w	r3, [sl]
  404154:	2201      	movs	r2, #1
  404156:	212b      	movs	r1, #43	; 0x2b
  404158:	e5ee      	b.n	403d38 <_svfprintf_r+0xb0>
  40415a:	f04b 0b20 	orr.w	fp, fp, #32
  40415e:	f89a 3000 	ldrb.w	r3, [sl]
  404162:	e5e9      	b.n	403d38 <_svfprintf_r+0xb0>
  404164:	9311      	str	r3, [sp, #68]	; 0x44
  404166:	2a00      	cmp	r2, #0
  404168:	f040 8795 	bne.w	405096 <_svfprintf_r+0x140e>
  40416c:	4b22      	ldr	r3, [pc, #136]	; (4041f8 <_svfprintf_r+0x570>)
  40416e:	9318      	str	r3, [sp, #96]	; 0x60
  404170:	f01b 0f20 	tst.w	fp, #32
  404174:	f040 8111 	bne.w	40439a <_svfprintf_r+0x712>
  404178:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40417a:	f01b 0f10 	tst.w	fp, #16
  40417e:	4613      	mov	r3, r2
  404180:	f040 83e1 	bne.w	404946 <_svfprintf_r+0xcbe>
  404184:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404188:	f000 83dd 	beq.w	404946 <_svfprintf_r+0xcbe>
  40418c:	3304      	adds	r3, #4
  40418e:	8814      	ldrh	r4, [r2, #0]
  404190:	930f      	str	r3, [sp, #60]	; 0x3c
  404192:	2500      	movs	r5, #0
  404194:	f01b 0f01 	tst.w	fp, #1
  404198:	f000 810c 	beq.w	4043b4 <_svfprintf_r+0x72c>
  40419c:	ea54 0305 	orrs.w	r3, r4, r5
  4041a0:	f000 8108 	beq.w	4043b4 <_svfprintf_r+0x72c>
  4041a4:	2330      	movs	r3, #48	; 0x30
  4041a6:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  4041aa:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  4041ae:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  4041b2:	f04b 0b02 	orr.w	fp, fp, #2
  4041b6:	2302      	movs	r3, #2
  4041b8:	e659      	b.n	403e6e <_svfprintf_r+0x1e6>
  4041ba:	f89a 3000 	ldrb.w	r3, [sl]
  4041be:	2900      	cmp	r1, #0
  4041c0:	f47f adba 	bne.w	403d38 <_svfprintf_r+0xb0>
  4041c4:	2201      	movs	r2, #1
  4041c6:	2120      	movs	r1, #32
  4041c8:	e5b6      	b.n	403d38 <_svfprintf_r+0xb0>
  4041ca:	f04b 0b01 	orr.w	fp, fp, #1
  4041ce:	f89a 3000 	ldrb.w	r3, [sl]
  4041d2:	e5b1      	b.n	403d38 <_svfprintf_r+0xb0>
  4041d4:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4041d6:	6823      	ldr	r3, [r4, #0]
  4041d8:	930d      	str	r3, [sp, #52]	; 0x34
  4041da:	4618      	mov	r0, r3
  4041dc:	2800      	cmp	r0, #0
  4041de:	4623      	mov	r3, r4
  4041e0:	f103 0304 	add.w	r3, r3, #4
  4041e4:	f6ff ae0a 	blt.w	403dfc <_svfprintf_r+0x174>
  4041e8:	930f      	str	r3, [sp, #60]	; 0x3c
  4041ea:	f89a 3000 	ldrb.w	r3, [sl]
  4041ee:	e5a3      	b.n	403d38 <_svfprintf_r+0xb0>
  4041f0:	00408ee4 	.word	0x00408ee4
  4041f4:	00408ef4 	.word	0x00408ef4
  4041f8:	00408ec4 	.word	0x00408ec4
  4041fc:	f04b 0b10 	orr.w	fp, fp, #16
  404200:	f01b 0f20 	tst.w	fp, #32
  404204:	9311      	str	r3, [sp, #68]	; 0x44
  404206:	f43f ae23 	beq.w	403e50 <_svfprintf_r+0x1c8>
  40420a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40420c:	3507      	adds	r5, #7
  40420e:	f025 0307 	bic.w	r3, r5, #7
  404212:	f103 0208 	add.w	r2, r3, #8
  404216:	e9d3 4500 	ldrd	r4, r5, [r3]
  40421a:	920f      	str	r2, [sp, #60]	; 0x3c
  40421c:	2301      	movs	r3, #1
  40421e:	e626      	b.n	403e6e <_svfprintf_r+0x1e6>
  404220:	f89a 3000 	ldrb.w	r3, [sl]
  404224:	2b2a      	cmp	r3, #42	; 0x2a
  404226:	f10a 0401 	add.w	r4, sl, #1
  40422a:	f000 8727 	beq.w	40507c <_svfprintf_r+0x13f4>
  40422e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404232:	2809      	cmp	r0, #9
  404234:	46a2      	mov	sl, r4
  404236:	f200 86ad 	bhi.w	404f94 <_svfprintf_r+0x130c>
  40423a:	2300      	movs	r3, #0
  40423c:	461c      	mov	r4, r3
  40423e:	f81a 3b01 	ldrb.w	r3, [sl], #1
  404242:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404246:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40424a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40424e:	2809      	cmp	r0, #9
  404250:	d9f5      	bls.n	40423e <_svfprintf_r+0x5b6>
  404252:	940a      	str	r4, [sp, #40]	; 0x28
  404254:	e572      	b.n	403d3c <_svfprintf_r+0xb4>
  404256:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40425a:	f89a 3000 	ldrb.w	r3, [sl]
  40425e:	e56b      	b.n	403d38 <_svfprintf_r+0xb0>
  404260:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  404264:	f89a 3000 	ldrb.w	r3, [sl]
  404268:	e566      	b.n	403d38 <_svfprintf_r+0xb0>
  40426a:	f89a 3000 	ldrb.w	r3, [sl]
  40426e:	2b6c      	cmp	r3, #108	; 0x6c
  404270:	bf03      	ittte	eq
  404272:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  404276:	f04b 0b20 	orreq.w	fp, fp, #32
  40427a:	f10a 0a01 	addeq.w	sl, sl, #1
  40427e:	f04b 0b10 	orrne.w	fp, fp, #16
  404282:	e559      	b.n	403d38 <_svfprintf_r+0xb0>
  404284:	2a00      	cmp	r2, #0
  404286:	f040 8711 	bne.w	4050ac <_svfprintf_r+0x1424>
  40428a:	f01b 0f20 	tst.w	fp, #32
  40428e:	f040 84f9 	bne.w	404c84 <_svfprintf_r+0xffc>
  404292:	f01b 0f10 	tst.w	fp, #16
  404296:	f040 84ac 	bne.w	404bf2 <_svfprintf_r+0xf6a>
  40429a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40429e:	f000 84a8 	beq.w	404bf2 <_svfprintf_r+0xf6a>
  4042a2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4042a4:	6813      	ldr	r3, [r2, #0]
  4042a6:	3204      	adds	r2, #4
  4042a8:	920f      	str	r2, [sp, #60]	; 0x3c
  4042aa:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  4042ae:	801a      	strh	r2, [r3, #0]
  4042b0:	e511      	b.n	403cd6 <_svfprintf_r+0x4e>
  4042b2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4042b4:	4bb3      	ldr	r3, [pc, #716]	; (404584 <_svfprintf_r+0x8fc>)
  4042b6:	680c      	ldr	r4, [r1, #0]
  4042b8:	9318      	str	r3, [sp, #96]	; 0x60
  4042ba:	2230      	movs	r2, #48	; 0x30
  4042bc:	2378      	movs	r3, #120	; 0x78
  4042be:	3104      	adds	r1, #4
  4042c0:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  4042c4:	9311      	str	r3, [sp, #68]	; 0x44
  4042c6:	f04b 0b02 	orr.w	fp, fp, #2
  4042ca:	910f      	str	r1, [sp, #60]	; 0x3c
  4042cc:	2500      	movs	r5, #0
  4042ce:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4042d2:	2302      	movs	r3, #2
  4042d4:	e5cb      	b.n	403e6e <_svfprintf_r+0x1e6>
  4042d6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4042d8:	9311      	str	r3, [sp, #68]	; 0x44
  4042da:	680a      	ldr	r2, [r1, #0]
  4042dc:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4042e0:	2300      	movs	r3, #0
  4042e2:	460a      	mov	r2, r1
  4042e4:	461f      	mov	r7, r3
  4042e6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4042ea:	3204      	adds	r2, #4
  4042ec:	2301      	movs	r3, #1
  4042ee:	9308      	str	r3, [sp, #32]
  4042f0:	f8cd b01c 	str.w	fp, [sp, #28]
  4042f4:	970a      	str	r7, [sp, #40]	; 0x28
  4042f6:	9712      	str	r7, [sp, #72]	; 0x48
  4042f8:	920f      	str	r2, [sp, #60]	; 0x3c
  4042fa:	930e      	str	r3, [sp, #56]	; 0x38
  4042fc:	ae28      	add	r6, sp, #160	; 0xa0
  4042fe:	e5df      	b.n	403ec0 <_svfprintf_r+0x238>
  404300:	9311      	str	r3, [sp, #68]	; 0x44
  404302:	2a00      	cmp	r2, #0
  404304:	f040 86ea 	bne.w	4050dc <_svfprintf_r+0x1454>
  404308:	f01b 0f20 	tst.w	fp, #32
  40430c:	d15d      	bne.n	4043ca <_svfprintf_r+0x742>
  40430e:	f01b 0f10 	tst.w	fp, #16
  404312:	f040 8308 	bne.w	404926 <_svfprintf_r+0xc9e>
  404316:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40431a:	f000 8304 	beq.w	404926 <_svfprintf_r+0xc9e>
  40431e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404320:	f9b1 4000 	ldrsh.w	r4, [r1]
  404324:	3104      	adds	r1, #4
  404326:	17e5      	asrs	r5, r4, #31
  404328:	4622      	mov	r2, r4
  40432a:	462b      	mov	r3, r5
  40432c:	910f      	str	r1, [sp, #60]	; 0x3c
  40432e:	2a00      	cmp	r2, #0
  404330:	f173 0300 	sbcs.w	r3, r3, #0
  404334:	db58      	blt.n	4043e8 <_svfprintf_r+0x760>
  404336:	990a      	ldr	r1, [sp, #40]	; 0x28
  404338:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40433c:	1c4a      	adds	r2, r1, #1
  40433e:	f04f 0301 	mov.w	r3, #1
  404342:	f47f ad9b 	bne.w	403e7c <_svfprintf_r+0x1f4>
  404346:	ea54 0205 	orrs.w	r2, r4, r5
  40434a:	f000 81df 	beq.w	40470c <_svfprintf_r+0xa84>
  40434e:	f8cd b01c 	str.w	fp, [sp, #28]
  404352:	2b01      	cmp	r3, #1
  404354:	f000 827b 	beq.w	40484e <_svfprintf_r+0xbc6>
  404358:	2b02      	cmp	r3, #2
  40435a:	f040 8206 	bne.w	40476a <_svfprintf_r+0xae2>
  40435e:	9818      	ldr	r0, [sp, #96]	; 0x60
  404360:	464e      	mov	r6, r9
  404362:	0923      	lsrs	r3, r4, #4
  404364:	f004 010f 	and.w	r1, r4, #15
  404368:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  40436c:	092a      	lsrs	r2, r5, #4
  40436e:	461c      	mov	r4, r3
  404370:	4615      	mov	r5, r2
  404372:	5c43      	ldrb	r3, [r0, r1]
  404374:	f806 3d01 	strb.w	r3, [r6, #-1]!
  404378:	ea54 0305 	orrs.w	r3, r4, r5
  40437c:	d1f1      	bne.n	404362 <_svfprintf_r+0x6da>
  40437e:	eba9 0306 	sub.w	r3, r9, r6
  404382:	930e      	str	r3, [sp, #56]	; 0x38
  404384:	e590      	b.n	403ea8 <_svfprintf_r+0x220>
  404386:	9311      	str	r3, [sp, #68]	; 0x44
  404388:	2a00      	cmp	r2, #0
  40438a:	f040 86a3 	bne.w	4050d4 <_svfprintf_r+0x144c>
  40438e:	4b7e      	ldr	r3, [pc, #504]	; (404588 <_svfprintf_r+0x900>)
  404390:	9318      	str	r3, [sp, #96]	; 0x60
  404392:	f01b 0f20 	tst.w	fp, #32
  404396:	f43f aeef 	beq.w	404178 <_svfprintf_r+0x4f0>
  40439a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40439c:	3507      	adds	r5, #7
  40439e:	f025 0307 	bic.w	r3, r5, #7
  4043a2:	f103 0208 	add.w	r2, r3, #8
  4043a6:	f01b 0f01 	tst.w	fp, #1
  4043aa:	920f      	str	r2, [sp, #60]	; 0x3c
  4043ac:	e9d3 4500 	ldrd	r4, r5, [r3]
  4043b0:	f47f aef4 	bne.w	40419c <_svfprintf_r+0x514>
  4043b4:	2302      	movs	r3, #2
  4043b6:	e55a      	b.n	403e6e <_svfprintf_r+0x1e6>
  4043b8:	9311      	str	r3, [sp, #68]	; 0x44
  4043ba:	2a00      	cmp	r2, #0
  4043bc:	f040 8686 	bne.w	4050cc <_svfprintf_r+0x1444>
  4043c0:	f04b 0b10 	orr.w	fp, fp, #16
  4043c4:	f01b 0f20 	tst.w	fp, #32
  4043c8:	d0a1      	beq.n	40430e <_svfprintf_r+0x686>
  4043ca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4043cc:	3507      	adds	r5, #7
  4043ce:	f025 0507 	bic.w	r5, r5, #7
  4043d2:	e9d5 2300 	ldrd	r2, r3, [r5]
  4043d6:	2a00      	cmp	r2, #0
  4043d8:	f105 0108 	add.w	r1, r5, #8
  4043dc:	461d      	mov	r5, r3
  4043de:	f173 0300 	sbcs.w	r3, r3, #0
  4043e2:	910f      	str	r1, [sp, #60]	; 0x3c
  4043e4:	4614      	mov	r4, r2
  4043e6:	daa6      	bge.n	404336 <_svfprintf_r+0x6ae>
  4043e8:	272d      	movs	r7, #45	; 0x2d
  4043ea:	4264      	negs	r4, r4
  4043ec:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4043f0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4043f4:	2301      	movs	r3, #1
  4043f6:	e53d      	b.n	403e74 <_svfprintf_r+0x1ec>
  4043f8:	9311      	str	r3, [sp, #68]	; 0x44
  4043fa:	2a00      	cmp	r2, #0
  4043fc:	f040 8662 	bne.w	4050c4 <_svfprintf_r+0x143c>
  404400:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404402:	3507      	adds	r5, #7
  404404:	f025 0307 	bic.w	r3, r5, #7
  404408:	f103 0208 	add.w	r2, r3, #8
  40440c:	920f      	str	r2, [sp, #60]	; 0x3c
  40440e:	681a      	ldr	r2, [r3, #0]
  404410:	9215      	str	r2, [sp, #84]	; 0x54
  404412:	685b      	ldr	r3, [r3, #4]
  404414:	9314      	str	r3, [sp, #80]	; 0x50
  404416:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404418:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40441a:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40441e:	4628      	mov	r0, r5
  404420:	4621      	mov	r1, r4
  404422:	f04f 32ff 	mov.w	r2, #4294967295
  404426:	4b59      	ldr	r3, [pc, #356]	; (40458c <_svfprintf_r+0x904>)
  404428:	f003 fe76 	bl	408118 <__aeabi_dcmpun>
  40442c:	2800      	cmp	r0, #0
  40442e:	f040 834a 	bne.w	404ac6 <_svfprintf_r+0xe3e>
  404432:	4628      	mov	r0, r5
  404434:	4621      	mov	r1, r4
  404436:	f04f 32ff 	mov.w	r2, #4294967295
  40443a:	4b54      	ldr	r3, [pc, #336]	; (40458c <_svfprintf_r+0x904>)
  40443c:	f003 fe4e 	bl	4080dc <__aeabi_dcmple>
  404440:	2800      	cmp	r0, #0
  404442:	f040 8340 	bne.w	404ac6 <_svfprintf_r+0xe3e>
  404446:	a815      	add	r0, sp, #84	; 0x54
  404448:	c80d      	ldmia	r0, {r0, r2, r3}
  40444a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40444c:	f003 fe3c 	bl	4080c8 <__aeabi_dcmplt>
  404450:	2800      	cmp	r0, #0
  404452:	f040 8530 	bne.w	404eb6 <_svfprintf_r+0x122e>
  404456:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40445a:	4e4d      	ldr	r6, [pc, #308]	; (404590 <_svfprintf_r+0x908>)
  40445c:	4b4d      	ldr	r3, [pc, #308]	; (404594 <_svfprintf_r+0x90c>)
  40445e:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  404462:	9007      	str	r0, [sp, #28]
  404464:	9811      	ldr	r0, [sp, #68]	; 0x44
  404466:	2203      	movs	r2, #3
  404468:	2100      	movs	r1, #0
  40446a:	9208      	str	r2, [sp, #32]
  40446c:	910a      	str	r1, [sp, #40]	; 0x28
  40446e:	2847      	cmp	r0, #71	; 0x47
  404470:	bfd8      	it	le
  404472:	461e      	movle	r6, r3
  404474:	920e      	str	r2, [sp, #56]	; 0x38
  404476:	9112      	str	r1, [sp, #72]	; 0x48
  404478:	e51e      	b.n	403eb8 <_svfprintf_r+0x230>
  40447a:	f04b 0b08 	orr.w	fp, fp, #8
  40447e:	f89a 3000 	ldrb.w	r3, [sl]
  404482:	e459      	b.n	403d38 <_svfprintf_r+0xb0>
  404484:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404488:	2300      	movs	r3, #0
  40448a:	461c      	mov	r4, r3
  40448c:	f81a 3b01 	ldrb.w	r3, [sl], #1
  404490:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404494:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  404498:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40449c:	2809      	cmp	r0, #9
  40449e:	d9f5      	bls.n	40448c <_svfprintf_r+0x804>
  4044a0:	940d      	str	r4, [sp, #52]	; 0x34
  4044a2:	e44b      	b.n	403d3c <_svfprintf_r+0xb4>
  4044a4:	f04b 0b10 	orr.w	fp, fp, #16
  4044a8:	9311      	str	r3, [sp, #68]	; 0x44
  4044aa:	f01b 0320 	ands.w	r3, fp, #32
  4044ae:	f43f ae1d 	beq.w	4040ec <_svfprintf_r+0x464>
  4044b2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4044b4:	3507      	adds	r5, #7
  4044b6:	f025 0307 	bic.w	r3, r5, #7
  4044ba:	f103 0208 	add.w	r2, r3, #8
  4044be:	e9d3 4500 	ldrd	r4, r5, [r3]
  4044c2:	920f      	str	r2, [sp, #60]	; 0x3c
  4044c4:	2300      	movs	r3, #0
  4044c6:	e4d2      	b.n	403e6e <_svfprintf_r+0x1e6>
  4044c8:	9311      	str	r3, [sp, #68]	; 0x44
  4044ca:	2a00      	cmp	r2, #0
  4044cc:	f040 85e7 	bne.w	40509e <_svfprintf_r+0x1416>
  4044d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4044d2:	2a00      	cmp	r2, #0
  4044d4:	f43f aca3 	beq.w	403e1e <_svfprintf_r+0x196>
  4044d8:	2300      	movs	r3, #0
  4044da:	2101      	movs	r1, #1
  4044dc:	461f      	mov	r7, r3
  4044de:	9108      	str	r1, [sp, #32]
  4044e0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4044e4:	f8cd b01c 	str.w	fp, [sp, #28]
  4044e8:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4044ec:	930a      	str	r3, [sp, #40]	; 0x28
  4044ee:	9312      	str	r3, [sp, #72]	; 0x48
  4044f0:	910e      	str	r1, [sp, #56]	; 0x38
  4044f2:	ae28      	add	r6, sp, #160	; 0xa0
  4044f4:	e4e4      	b.n	403ec0 <_svfprintf_r+0x238>
  4044f6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4044f8:	e534      	b.n	403f64 <_svfprintf_r+0x2dc>
  4044fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4044fc:	2b65      	cmp	r3, #101	; 0x65
  4044fe:	f340 80a7 	ble.w	404650 <_svfprintf_r+0x9c8>
  404502:	a815      	add	r0, sp, #84	; 0x54
  404504:	c80d      	ldmia	r0, {r0, r2, r3}
  404506:	9914      	ldr	r1, [sp, #80]	; 0x50
  404508:	f003 fdd4 	bl	4080b4 <__aeabi_dcmpeq>
  40450c:	2800      	cmp	r0, #0
  40450e:	f000 8150 	beq.w	4047b2 <_svfprintf_r+0xb2a>
  404512:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404514:	4a20      	ldr	r2, [pc, #128]	; (404598 <_svfprintf_r+0x910>)
  404516:	f8c8 2000 	str.w	r2, [r8]
  40451a:	3301      	adds	r3, #1
  40451c:	3401      	adds	r4, #1
  40451e:	2201      	movs	r2, #1
  404520:	2b07      	cmp	r3, #7
  404522:	9427      	str	r4, [sp, #156]	; 0x9c
  404524:	9326      	str	r3, [sp, #152]	; 0x98
  404526:	f8c8 2004 	str.w	r2, [r8, #4]
  40452a:	f300 836a 	bgt.w	404c02 <_svfprintf_r+0xf7a>
  40452e:	f108 0808 	add.w	r8, r8, #8
  404532:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404534:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404536:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404538:	4293      	cmp	r3, r2
  40453a:	db03      	blt.n	404544 <_svfprintf_r+0x8bc>
  40453c:	9b07      	ldr	r3, [sp, #28]
  40453e:	07dd      	lsls	r5, r3, #31
  404540:	f57f ad82 	bpl.w	404048 <_svfprintf_r+0x3c0>
  404544:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404546:	9919      	ldr	r1, [sp, #100]	; 0x64
  404548:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40454a:	f8c8 2000 	str.w	r2, [r8]
  40454e:	3301      	adds	r3, #1
  404550:	440c      	add	r4, r1
  404552:	2b07      	cmp	r3, #7
  404554:	f8c8 1004 	str.w	r1, [r8, #4]
  404558:	9427      	str	r4, [sp, #156]	; 0x9c
  40455a:	9326      	str	r3, [sp, #152]	; 0x98
  40455c:	f300 839e 	bgt.w	404c9c <_svfprintf_r+0x1014>
  404560:	f108 0808 	add.w	r8, r8, #8
  404564:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404566:	1e5e      	subs	r6, r3, #1
  404568:	2e00      	cmp	r6, #0
  40456a:	f77f ad6d 	ble.w	404048 <_svfprintf_r+0x3c0>
  40456e:	2e10      	cmp	r6, #16
  404570:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404572:	4d0a      	ldr	r5, [pc, #40]	; (40459c <_svfprintf_r+0x914>)
  404574:	f340 81f5 	ble.w	404962 <_svfprintf_r+0xcda>
  404578:	4622      	mov	r2, r4
  40457a:	2710      	movs	r7, #16
  40457c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404580:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404582:	e013      	b.n	4045ac <_svfprintf_r+0x924>
  404584:	00408ec4 	.word	0x00408ec4
  404588:	00408eb0 	.word	0x00408eb0
  40458c:	7fefffff 	.word	0x7fefffff
  404590:	00408ea4 	.word	0x00408ea4
  404594:	00408ea0 	.word	0x00408ea0
  404598:	00408ee0 	.word	0x00408ee0
  40459c:	00408ef4 	.word	0x00408ef4
  4045a0:	f108 0808 	add.w	r8, r8, #8
  4045a4:	3e10      	subs	r6, #16
  4045a6:	2e10      	cmp	r6, #16
  4045a8:	f340 81da 	ble.w	404960 <_svfprintf_r+0xcd8>
  4045ac:	3301      	adds	r3, #1
  4045ae:	3210      	adds	r2, #16
  4045b0:	2b07      	cmp	r3, #7
  4045b2:	9227      	str	r2, [sp, #156]	; 0x9c
  4045b4:	9326      	str	r3, [sp, #152]	; 0x98
  4045b6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4045ba:	ddf1      	ble.n	4045a0 <_svfprintf_r+0x918>
  4045bc:	aa25      	add	r2, sp, #148	; 0x94
  4045be:	4621      	mov	r1, r4
  4045c0:	4658      	mov	r0, fp
  4045c2:	f002 fce3 	bl	406f8c <__ssprint_r>
  4045c6:	2800      	cmp	r0, #0
  4045c8:	f47f ac30 	bne.w	403e2c <_svfprintf_r+0x1a4>
  4045cc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4045ce:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4045d0:	46c8      	mov	r8, r9
  4045d2:	e7e7      	b.n	4045a4 <_svfprintf_r+0x91c>
  4045d4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4045d6:	9a08      	ldr	r2, [sp, #32]
  4045d8:	1a9f      	subs	r7, r3, r2
  4045da:	2f00      	cmp	r7, #0
  4045dc:	f77f ace5 	ble.w	403faa <_svfprintf_r+0x322>
  4045e0:	2f10      	cmp	r7, #16
  4045e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4045e4:	4db6      	ldr	r5, [pc, #728]	; (4048c0 <_svfprintf_r+0xc38>)
  4045e6:	dd27      	ble.n	404638 <_svfprintf_r+0x9b0>
  4045e8:	4642      	mov	r2, r8
  4045ea:	4621      	mov	r1, r4
  4045ec:	46b0      	mov	r8, r6
  4045ee:	f04f 0b10 	mov.w	fp, #16
  4045f2:	462e      	mov	r6, r5
  4045f4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4045f6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4045f8:	e004      	b.n	404604 <_svfprintf_r+0x97c>
  4045fa:	3f10      	subs	r7, #16
  4045fc:	2f10      	cmp	r7, #16
  4045fe:	f102 0208 	add.w	r2, r2, #8
  404602:	dd15      	ble.n	404630 <_svfprintf_r+0x9a8>
  404604:	3301      	adds	r3, #1
  404606:	3110      	adds	r1, #16
  404608:	2b07      	cmp	r3, #7
  40460a:	9127      	str	r1, [sp, #156]	; 0x9c
  40460c:	9326      	str	r3, [sp, #152]	; 0x98
  40460e:	e882 0840 	stmia.w	r2, {r6, fp}
  404612:	ddf2      	ble.n	4045fa <_svfprintf_r+0x972>
  404614:	aa25      	add	r2, sp, #148	; 0x94
  404616:	4629      	mov	r1, r5
  404618:	4620      	mov	r0, r4
  40461a:	f002 fcb7 	bl	406f8c <__ssprint_r>
  40461e:	2800      	cmp	r0, #0
  404620:	f47f ac04 	bne.w	403e2c <_svfprintf_r+0x1a4>
  404624:	3f10      	subs	r7, #16
  404626:	2f10      	cmp	r7, #16
  404628:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40462a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40462c:	464a      	mov	r2, r9
  40462e:	dce9      	bgt.n	404604 <_svfprintf_r+0x97c>
  404630:	4635      	mov	r5, r6
  404632:	460c      	mov	r4, r1
  404634:	4646      	mov	r6, r8
  404636:	4690      	mov	r8, r2
  404638:	3301      	adds	r3, #1
  40463a:	443c      	add	r4, r7
  40463c:	2b07      	cmp	r3, #7
  40463e:	9427      	str	r4, [sp, #156]	; 0x9c
  404640:	9326      	str	r3, [sp, #152]	; 0x98
  404642:	e888 00a0 	stmia.w	r8, {r5, r7}
  404646:	f300 8232 	bgt.w	404aae <_svfprintf_r+0xe26>
  40464a:	f108 0808 	add.w	r8, r8, #8
  40464e:	e4ac      	b.n	403faa <_svfprintf_r+0x322>
  404650:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404652:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404654:	2b01      	cmp	r3, #1
  404656:	f340 81fe 	ble.w	404a56 <_svfprintf_r+0xdce>
  40465a:	3701      	adds	r7, #1
  40465c:	3401      	adds	r4, #1
  40465e:	2301      	movs	r3, #1
  404660:	2f07      	cmp	r7, #7
  404662:	9427      	str	r4, [sp, #156]	; 0x9c
  404664:	9726      	str	r7, [sp, #152]	; 0x98
  404666:	f8c8 6000 	str.w	r6, [r8]
  40466a:	f8c8 3004 	str.w	r3, [r8, #4]
  40466e:	f300 8203 	bgt.w	404a78 <_svfprintf_r+0xdf0>
  404672:	f108 0808 	add.w	r8, r8, #8
  404676:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404678:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40467a:	f8c8 3000 	str.w	r3, [r8]
  40467e:	3701      	adds	r7, #1
  404680:	4414      	add	r4, r2
  404682:	2f07      	cmp	r7, #7
  404684:	9427      	str	r4, [sp, #156]	; 0x9c
  404686:	9726      	str	r7, [sp, #152]	; 0x98
  404688:	f8c8 2004 	str.w	r2, [r8, #4]
  40468c:	f300 8200 	bgt.w	404a90 <_svfprintf_r+0xe08>
  404690:	f108 0808 	add.w	r8, r8, #8
  404694:	a815      	add	r0, sp, #84	; 0x54
  404696:	c80d      	ldmia	r0, {r0, r2, r3}
  404698:	9914      	ldr	r1, [sp, #80]	; 0x50
  40469a:	f003 fd0b 	bl	4080b4 <__aeabi_dcmpeq>
  40469e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4046a0:	2800      	cmp	r0, #0
  4046a2:	f040 8101 	bne.w	4048a8 <_svfprintf_r+0xc20>
  4046a6:	3b01      	subs	r3, #1
  4046a8:	3701      	adds	r7, #1
  4046aa:	3601      	adds	r6, #1
  4046ac:	441c      	add	r4, r3
  4046ae:	2f07      	cmp	r7, #7
  4046b0:	9726      	str	r7, [sp, #152]	; 0x98
  4046b2:	9427      	str	r4, [sp, #156]	; 0x9c
  4046b4:	f8c8 6000 	str.w	r6, [r8]
  4046b8:	f8c8 3004 	str.w	r3, [r8, #4]
  4046bc:	f300 8127 	bgt.w	40490e <_svfprintf_r+0xc86>
  4046c0:	f108 0808 	add.w	r8, r8, #8
  4046c4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  4046c6:	f8c8 2004 	str.w	r2, [r8, #4]
  4046ca:	3701      	adds	r7, #1
  4046cc:	4414      	add	r4, r2
  4046ce:	ab21      	add	r3, sp, #132	; 0x84
  4046d0:	2f07      	cmp	r7, #7
  4046d2:	9427      	str	r4, [sp, #156]	; 0x9c
  4046d4:	9726      	str	r7, [sp, #152]	; 0x98
  4046d6:	f8c8 3000 	str.w	r3, [r8]
  4046da:	f77f acb3 	ble.w	404044 <_svfprintf_r+0x3bc>
  4046de:	aa25      	add	r2, sp, #148	; 0x94
  4046e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4046e2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4046e4:	f002 fc52 	bl	406f8c <__ssprint_r>
  4046e8:	2800      	cmp	r0, #0
  4046ea:	f47f ab9f 	bne.w	403e2c <_svfprintf_r+0x1a4>
  4046ee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4046f0:	46c8      	mov	r8, r9
  4046f2:	e4a9      	b.n	404048 <_svfprintf_r+0x3c0>
  4046f4:	aa25      	add	r2, sp, #148	; 0x94
  4046f6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4046f8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4046fa:	f002 fc47 	bl	406f8c <__ssprint_r>
  4046fe:	2800      	cmp	r0, #0
  404700:	f43f aceb 	beq.w	4040da <_svfprintf_r+0x452>
  404704:	f7ff bb92 	b.w	403e2c <_svfprintf_r+0x1a4>
  404708:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40470c:	2b01      	cmp	r3, #1
  40470e:	f000 8134 	beq.w	40497a <_svfprintf_r+0xcf2>
  404712:	2b02      	cmp	r3, #2
  404714:	d125      	bne.n	404762 <_svfprintf_r+0xada>
  404716:	f8cd b01c 	str.w	fp, [sp, #28]
  40471a:	2400      	movs	r4, #0
  40471c:	2500      	movs	r5, #0
  40471e:	e61e      	b.n	40435e <_svfprintf_r+0x6d6>
  404720:	aa25      	add	r2, sp, #148	; 0x94
  404722:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404724:	980c      	ldr	r0, [sp, #48]	; 0x30
  404726:	f002 fc31 	bl	406f8c <__ssprint_r>
  40472a:	2800      	cmp	r0, #0
  40472c:	f47f ab7e 	bne.w	403e2c <_svfprintf_r+0x1a4>
  404730:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404732:	46c8      	mov	r8, r9
  404734:	e475      	b.n	404022 <_svfprintf_r+0x39a>
  404736:	aa25      	add	r2, sp, #148	; 0x94
  404738:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40473a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40473c:	f002 fc26 	bl	406f8c <__ssprint_r>
  404740:	2800      	cmp	r0, #0
  404742:	f47f ab73 	bne.w	403e2c <_svfprintf_r+0x1a4>
  404746:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404748:	46c8      	mov	r8, r9
  40474a:	e41b      	b.n	403f84 <_svfprintf_r+0x2fc>
  40474c:	aa25      	add	r2, sp, #148	; 0x94
  40474e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404750:	980c      	ldr	r0, [sp, #48]	; 0x30
  404752:	f002 fc1b 	bl	406f8c <__ssprint_r>
  404756:	2800      	cmp	r0, #0
  404758:	f47f ab68 	bne.w	403e2c <_svfprintf_r+0x1a4>
  40475c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40475e:	46c8      	mov	r8, r9
  404760:	e420      	b.n	403fa4 <_svfprintf_r+0x31c>
  404762:	f8cd b01c 	str.w	fp, [sp, #28]
  404766:	2400      	movs	r4, #0
  404768:	2500      	movs	r5, #0
  40476a:	4649      	mov	r1, r9
  40476c:	e000      	b.n	404770 <_svfprintf_r+0xae8>
  40476e:	4631      	mov	r1, r6
  404770:	08e2      	lsrs	r2, r4, #3
  404772:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  404776:	08e8      	lsrs	r0, r5, #3
  404778:	f004 0307 	and.w	r3, r4, #7
  40477c:	4605      	mov	r5, r0
  40477e:	4614      	mov	r4, r2
  404780:	3330      	adds	r3, #48	; 0x30
  404782:	ea54 0205 	orrs.w	r2, r4, r5
  404786:	f801 3c01 	strb.w	r3, [r1, #-1]
  40478a:	f101 36ff 	add.w	r6, r1, #4294967295
  40478e:	d1ee      	bne.n	40476e <_svfprintf_r+0xae6>
  404790:	9a07      	ldr	r2, [sp, #28]
  404792:	07d2      	lsls	r2, r2, #31
  404794:	f57f adf3 	bpl.w	40437e <_svfprintf_r+0x6f6>
  404798:	2b30      	cmp	r3, #48	; 0x30
  40479a:	f43f adf0 	beq.w	40437e <_svfprintf_r+0x6f6>
  40479e:	3902      	subs	r1, #2
  4047a0:	2330      	movs	r3, #48	; 0x30
  4047a2:	f806 3c01 	strb.w	r3, [r6, #-1]
  4047a6:	eba9 0301 	sub.w	r3, r9, r1
  4047aa:	930e      	str	r3, [sp, #56]	; 0x38
  4047ac:	460e      	mov	r6, r1
  4047ae:	f7ff bb7b 	b.w	403ea8 <_svfprintf_r+0x220>
  4047b2:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4047b4:	2900      	cmp	r1, #0
  4047b6:	f340 822e 	ble.w	404c16 <_svfprintf_r+0xf8e>
  4047ba:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4047bc:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4047be:	4293      	cmp	r3, r2
  4047c0:	bfa8      	it	ge
  4047c2:	4613      	movge	r3, r2
  4047c4:	2b00      	cmp	r3, #0
  4047c6:	461f      	mov	r7, r3
  4047c8:	dd0d      	ble.n	4047e6 <_svfprintf_r+0xb5e>
  4047ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4047cc:	f8c8 6000 	str.w	r6, [r8]
  4047d0:	3301      	adds	r3, #1
  4047d2:	443c      	add	r4, r7
  4047d4:	2b07      	cmp	r3, #7
  4047d6:	9427      	str	r4, [sp, #156]	; 0x9c
  4047d8:	f8c8 7004 	str.w	r7, [r8, #4]
  4047dc:	9326      	str	r3, [sp, #152]	; 0x98
  4047de:	f300 831f 	bgt.w	404e20 <_svfprintf_r+0x1198>
  4047e2:	f108 0808 	add.w	r8, r8, #8
  4047e6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4047e8:	2f00      	cmp	r7, #0
  4047ea:	bfa8      	it	ge
  4047ec:	1bdb      	subge	r3, r3, r7
  4047ee:	2b00      	cmp	r3, #0
  4047f0:	461f      	mov	r7, r3
  4047f2:	f340 80d6 	ble.w	4049a2 <_svfprintf_r+0xd1a>
  4047f6:	2f10      	cmp	r7, #16
  4047f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4047fa:	4d31      	ldr	r5, [pc, #196]	; (4048c0 <_svfprintf_r+0xc38>)
  4047fc:	f340 81ed 	ble.w	404bda <_svfprintf_r+0xf52>
  404800:	4642      	mov	r2, r8
  404802:	4621      	mov	r1, r4
  404804:	46b0      	mov	r8, r6
  404806:	f04f 0b10 	mov.w	fp, #16
  40480a:	462e      	mov	r6, r5
  40480c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40480e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  404810:	e004      	b.n	40481c <_svfprintf_r+0xb94>
  404812:	3208      	adds	r2, #8
  404814:	3f10      	subs	r7, #16
  404816:	2f10      	cmp	r7, #16
  404818:	f340 81db 	ble.w	404bd2 <_svfprintf_r+0xf4a>
  40481c:	3301      	adds	r3, #1
  40481e:	3110      	adds	r1, #16
  404820:	2b07      	cmp	r3, #7
  404822:	9127      	str	r1, [sp, #156]	; 0x9c
  404824:	9326      	str	r3, [sp, #152]	; 0x98
  404826:	e882 0840 	stmia.w	r2, {r6, fp}
  40482a:	ddf2      	ble.n	404812 <_svfprintf_r+0xb8a>
  40482c:	aa25      	add	r2, sp, #148	; 0x94
  40482e:	4629      	mov	r1, r5
  404830:	4620      	mov	r0, r4
  404832:	f002 fbab 	bl	406f8c <__ssprint_r>
  404836:	2800      	cmp	r0, #0
  404838:	f47f aaf8 	bne.w	403e2c <_svfprintf_r+0x1a4>
  40483c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40483e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404840:	464a      	mov	r2, r9
  404842:	e7e7      	b.n	404814 <_svfprintf_r+0xb8c>
  404844:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404846:	930e      	str	r3, [sp, #56]	; 0x38
  404848:	464e      	mov	r6, r9
  40484a:	f7ff bb2d 	b.w	403ea8 <_svfprintf_r+0x220>
  40484e:	2d00      	cmp	r5, #0
  404850:	bf08      	it	eq
  404852:	2c0a      	cmpeq	r4, #10
  404854:	f0c0 808f 	bcc.w	404976 <_svfprintf_r+0xcee>
  404858:	464e      	mov	r6, r9
  40485a:	4620      	mov	r0, r4
  40485c:	4629      	mov	r1, r5
  40485e:	220a      	movs	r2, #10
  404860:	2300      	movs	r3, #0
  404862:	f7fe fccb 	bl	4031fc <__aeabi_uldivmod>
  404866:	3230      	adds	r2, #48	; 0x30
  404868:	f806 2d01 	strb.w	r2, [r6, #-1]!
  40486c:	4620      	mov	r0, r4
  40486e:	4629      	mov	r1, r5
  404870:	2300      	movs	r3, #0
  404872:	220a      	movs	r2, #10
  404874:	f7fe fcc2 	bl	4031fc <__aeabi_uldivmod>
  404878:	4604      	mov	r4, r0
  40487a:	460d      	mov	r5, r1
  40487c:	ea54 0305 	orrs.w	r3, r4, r5
  404880:	d1eb      	bne.n	40485a <_svfprintf_r+0xbd2>
  404882:	eba9 0306 	sub.w	r3, r9, r6
  404886:	930e      	str	r3, [sp, #56]	; 0x38
  404888:	f7ff bb0e 	b.w	403ea8 <_svfprintf_r+0x220>
  40488c:	aa25      	add	r2, sp, #148	; 0x94
  40488e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404890:	980c      	ldr	r0, [sp, #48]	; 0x30
  404892:	f002 fb7b 	bl	406f8c <__ssprint_r>
  404896:	2800      	cmp	r0, #0
  404898:	f47f aac8 	bne.w	403e2c <_svfprintf_r+0x1a4>
  40489c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4048a0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4048a2:	46c8      	mov	r8, r9
  4048a4:	f7ff bb5e 	b.w	403f64 <_svfprintf_r+0x2dc>
  4048a8:	1e5e      	subs	r6, r3, #1
  4048aa:	2e00      	cmp	r6, #0
  4048ac:	f77f af0a 	ble.w	4046c4 <_svfprintf_r+0xa3c>
  4048b0:	2e10      	cmp	r6, #16
  4048b2:	4d03      	ldr	r5, [pc, #12]	; (4048c0 <_svfprintf_r+0xc38>)
  4048b4:	dd22      	ble.n	4048fc <_svfprintf_r+0xc74>
  4048b6:	4622      	mov	r2, r4
  4048b8:	f04f 0b10 	mov.w	fp, #16
  4048bc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4048be:	e006      	b.n	4048ce <_svfprintf_r+0xc46>
  4048c0:	00408ef4 	.word	0x00408ef4
  4048c4:	3e10      	subs	r6, #16
  4048c6:	2e10      	cmp	r6, #16
  4048c8:	f108 0808 	add.w	r8, r8, #8
  4048cc:	dd15      	ble.n	4048fa <_svfprintf_r+0xc72>
  4048ce:	3701      	adds	r7, #1
  4048d0:	3210      	adds	r2, #16
  4048d2:	2f07      	cmp	r7, #7
  4048d4:	9227      	str	r2, [sp, #156]	; 0x9c
  4048d6:	9726      	str	r7, [sp, #152]	; 0x98
  4048d8:	e888 0820 	stmia.w	r8, {r5, fp}
  4048dc:	ddf2      	ble.n	4048c4 <_svfprintf_r+0xc3c>
  4048de:	aa25      	add	r2, sp, #148	; 0x94
  4048e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4048e2:	4620      	mov	r0, r4
  4048e4:	f002 fb52 	bl	406f8c <__ssprint_r>
  4048e8:	2800      	cmp	r0, #0
  4048ea:	f47f aa9f 	bne.w	403e2c <_svfprintf_r+0x1a4>
  4048ee:	3e10      	subs	r6, #16
  4048f0:	2e10      	cmp	r6, #16
  4048f2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4048f4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4048f6:	46c8      	mov	r8, r9
  4048f8:	dce9      	bgt.n	4048ce <_svfprintf_r+0xc46>
  4048fa:	4614      	mov	r4, r2
  4048fc:	3701      	adds	r7, #1
  4048fe:	4434      	add	r4, r6
  404900:	2f07      	cmp	r7, #7
  404902:	9427      	str	r4, [sp, #156]	; 0x9c
  404904:	9726      	str	r7, [sp, #152]	; 0x98
  404906:	e888 0060 	stmia.w	r8, {r5, r6}
  40490a:	f77f aed9 	ble.w	4046c0 <_svfprintf_r+0xa38>
  40490e:	aa25      	add	r2, sp, #148	; 0x94
  404910:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404912:	980c      	ldr	r0, [sp, #48]	; 0x30
  404914:	f002 fb3a 	bl	406f8c <__ssprint_r>
  404918:	2800      	cmp	r0, #0
  40491a:	f47f aa87 	bne.w	403e2c <_svfprintf_r+0x1a4>
  40491e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404920:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404922:	46c8      	mov	r8, r9
  404924:	e6ce      	b.n	4046c4 <_svfprintf_r+0xa3c>
  404926:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404928:	6814      	ldr	r4, [r2, #0]
  40492a:	4613      	mov	r3, r2
  40492c:	3304      	adds	r3, #4
  40492e:	17e5      	asrs	r5, r4, #31
  404930:	930f      	str	r3, [sp, #60]	; 0x3c
  404932:	4622      	mov	r2, r4
  404934:	462b      	mov	r3, r5
  404936:	e4fa      	b.n	40432e <_svfprintf_r+0x6a6>
  404938:	3204      	adds	r2, #4
  40493a:	681c      	ldr	r4, [r3, #0]
  40493c:	920f      	str	r2, [sp, #60]	; 0x3c
  40493e:	2301      	movs	r3, #1
  404940:	2500      	movs	r5, #0
  404942:	f7ff ba94 	b.w	403e6e <_svfprintf_r+0x1e6>
  404946:	681c      	ldr	r4, [r3, #0]
  404948:	3304      	adds	r3, #4
  40494a:	930f      	str	r3, [sp, #60]	; 0x3c
  40494c:	2500      	movs	r5, #0
  40494e:	e421      	b.n	404194 <_svfprintf_r+0x50c>
  404950:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404952:	460a      	mov	r2, r1
  404954:	3204      	adds	r2, #4
  404956:	680c      	ldr	r4, [r1, #0]
  404958:	920f      	str	r2, [sp, #60]	; 0x3c
  40495a:	2500      	movs	r5, #0
  40495c:	f7ff ba87 	b.w	403e6e <_svfprintf_r+0x1e6>
  404960:	4614      	mov	r4, r2
  404962:	3301      	adds	r3, #1
  404964:	4434      	add	r4, r6
  404966:	2b07      	cmp	r3, #7
  404968:	9427      	str	r4, [sp, #156]	; 0x9c
  40496a:	9326      	str	r3, [sp, #152]	; 0x98
  40496c:	e888 0060 	stmia.w	r8, {r5, r6}
  404970:	f77f ab68 	ble.w	404044 <_svfprintf_r+0x3bc>
  404974:	e6b3      	b.n	4046de <_svfprintf_r+0xa56>
  404976:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40497a:	f8cd b01c 	str.w	fp, [sp, #28]
  40497e:	ae42      	add	r6, sp, #264	; 0x108
  404980:	3430      	adds	r4, #48	; 0x30
  404982:	2301      	movs	r3, #1
  404984:	f806 4d41 	strb.w	r4, [r6, #-65]!
  404988:	930e      	str	r3, [sp, #56]	; 0x38
  40498a:	f7ff ba8d 	b.w	403ea8 <_svfprintf_r+0x220>
  40498e:	aa25      	add	r2, sp, #148	; 0x94
  404990:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404992:	980c      	ldr	r0, [sp, #48]	; 0x30
  404994:	f002 fafa 	bl	406f8c <__ssprint_r>
  404998:	2800      	cmp	r0, #0
  40499a:	f47f aa47 	bne.w	403e2c <_svfprintf_r+0x1a4>
  40499e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4049a0:	46c8      	mov	r8, r9
  4049a2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4049a4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4049a6:	429a      	cmp	r2, r3
  4049a8:	db44      	blt.n	404a34 <_svfprintf_r+0xdac>
  4049aa:	9b07      	ldr	r3, [sp, #28]
  4049ac:	07d9      	lsls	r1, r3, #31
  4049ae:	d441      	bmi.n	404a34 <_svfprintf_r+0xdac>
  4049b0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4049b2:	9812      	ldr	r0, [sp, #72]	; 0x48
  4049b4:	1a9a      	subs	r2, r3, r2
  4049b6:	1a1d      	subs	r5, r3, r0
  4049b8:	4295      	cmp	r5, r2
  4049ba:	bfa8      	it	ge
  4049bc:	4615      	movge	r5, r2
  4049be:	2d00      	cmp	r5, #0
  4049c0:	dd0e      	ble.n	4049e0 <_svfprintf_r+0xd58>
  4049c2:	9926      	ldr	r1, [sp, #152]	; 0x98
  4049c4:	f8c8 5004 	str.w	r5, [r8, #4]
  4049c8:	3101      	adds	r1, #1
  4049ca:	4406      	add	r6, r0
  4049cc:	442c      	add	r4, r5
  4049ce:	2907      	cmp	r1, #7
  4049d0:	f8c8 6000 	str.w	r6, [r8]
  4049d4:	9427      	str	r4, [sp, #156]	; 0x9c
  4049d6:	9126      	str	r1, [sp, #152]	; 0x98
  4049d8:	f300 823b 	bgt.w	404e52 <_svfprintf_r+0x11ca>
  4049dc:	f108 0808 	add.w	r8, r8, #8
  4049e0:	2d00      	cmp	r5, #0
  4049e2:	bfac      	ite	ge
  4049e4:	1b56      	subge	r6, r2, r5
  4049e6:	4616      	movlt	r6, r2
  4049e8:	2e00      	cmp	r6, #0
  4049ea:	f77f ab2d 	ble.w	404048 <_svfprintf_r+0x3c0>
  4049ee:	2e10      	cmp	r6, #16
  4049f0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4049f2:	4db0      	ldr	r5, [pc, #704]	; (404cb4 <_svfprintf_r+0x102c>)
  4049f4:	ddb5      	ble.n	404962 <_svfprintf_r+0xcda>
  4049f6:	4622      	mov	r2, r4
  4049f8:	2710      	movs	r7, #16
  4049fa:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4049fe:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404a00:	e004      	b.n	404a0c <_svfprintf_r+0xd84>
  404a02:	f108 0808 	add.w	r8, r8, #8
  404a06:	3e10      	subs	r6, #16
  404a08:	2e10      	cmp	r6, #16
  404a0a:	dda9      	ble.n	404960 <_svfprintf_r+0xcd8>
  404a0c:	3301      	adds	r3, #1
  404a0e:	3210      	adds	r2, #16
  404a10:	2b07      	cmp	r3, #7
  404a12:	9227      	str	r2, [sp, #156]	; 0x9c
  404a14:	9326      	str	r3, [sp, #152]	; 0x98
  404a16:	e888 00a0 	stmia.w	r8, {r5, r7}
  404a1a:	ddf2      	ble.n	404a02 <_svfprintf_r+0xd7a>
  404a1c:	aa25      	add	r2, sp, #148	; 0x94
  404a1e:	4621      	mov	r1, r4
  404a20:	4658      	mov	r0, fp
  404a22:	f002 fab3 	bl	406f8c <__ssprint_r>
  404a26:	2800      	cmp	r0, #0
  404a28:	f47f aa00 	bne.w	403e2c <_svfprintf_r+0x1a4>
  404a2c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404a2e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404a30:	46c8      	mov	r8, r9
  404a32:	e7e8      	b.n	404a06 <_svfprintf_r+0xd7e>
  404a34:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404a36:	9819      	ldr	r0, [sp, #100]	; 0x64
  404a38:	991a      	ldr	r1, [sp, #104]	; 0x68
  404a3a:	f8c8 1000 	str.w	r1, [r8]
  404a3e:	3301      	adds	r3, #1
  404a40:	4404      	add	r4, r0
  404a42:	2b07      	cmp	r3, #7
  404a44:	9427      	str	r4, [sp, #156]	; 0x9c
  404a46:	f8c8 0004 	str.w	r0, [r8, #4]
  404a4a:	9326      	str	r3, [sp, #152]	; 0x98
  404a4c:	f300 81f5 	bgt.w	404e3a <_svfprintf_r+0x11b2>
  404a50:	f108 0808 	add.w	r8, r8, #8
  404a54:	e7ac      	b.n	4049b0 <_svfprintf_r+0xd28>
  404a56:	9b07      	ldr	r3, [sp, #28]
  404a58:	07da      	lsls	r2, r3, #31
  404a5a:	f53f adfe 	bmi.w	40465a <_svfprintf_r+0x9d2>
  404a5e:	3701      	adds	r7, #1
  404a60:	3401      	adds	r4, #1
  404a62:	2301      	movs	r3, #1
  404a64:	2f07      	cmp	r7, #7
  404a66:	9427      	str	r4, [sp, #156]	; 0x9c
  404a68:	9726      	str	r7, [sp, #152]	; 0x98
  404a6a:	f8c8 6000 	str.w	r6, [r8]
  404a6e:	f8c8 3004 	str.w	r3, [r8, #4]
  404a72:	f77f ae25 	ble.w	4046c0 <_svfprintf_r+0xa38>
  404a76:	e74a      	b.n	40490e <_svfprintf_r+0xc86>
  404a78:	aa25      	add	r2, sp, #148	; 0x94
  404a7a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a7c:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a7e:	f002 fa85 	bl	406f8c <__ssprint_r>
  404a82:	2800      	cmp	r0, #0
  404a84:	f47f a9d2 	bne.w	403e2c <_svfprintf_r+0x1a4>
  404a88:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404a8a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404a8c:	46c8      	mov	r8, r9
  404a8e:	e5f2      	b.n	404676 <_svfprintf_r+0x9ee>
  404a90:	aa25      	add	r2, sp, #148	; 0x94
  404a92:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a94:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a96:	f002 fa79 	bl	406f8c <__ssprint_r>
  404a9a:	2800      	cmp	r0, #0
  404a9c:	f47f a9c6 	bne.w	403e2c <_svfprintf_r+0x1a4>
  404aa0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404aa2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404aa4:	46c8      	mov	r8, r9
  404aa6:	e5f5      	b.n	404694 <_svfprintf_r+0xa0c>
  404aa8:	464e      	mov	r6, r9
  404aaa:	f7ff b9fd 	b.w	403ea8 <_svfprintf_r+0x220>
  404aae:	aa25      	add	r2, sp, #148	; 0x94
  404ab0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404ab2:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ab4:	f002 fa6a 	bl	406f8c <__ssprint_r>
  404ab8:	2800      	cmp	r0, #0
  404aba:	f47f a9b7 	bne.w	403e2c <_svfprintf_r+0x1a4>
  404abe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404ac0:	46c8      	mov	r8, r9
  404ac2:	f7ff ba72 	b.w	403faa <_svfprintf_r+0x322>
  404ac6:	9c15      	ldr	r4, [sp, #84]	; 0x54
  404ac8:	4622      	mov	r2, r4
  404aca:	4620      	mov	r0, r4
  404acc:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404ace:	4623      	mov	r3, r4
  404ad0:	4621      	mov	r1, r4
  404ad2:	f003 fb21 	bl	408118 <__aeabi_dcmpun>
  404ad6:	2800      	cmp	r0, #0
  404ad8:	f040 8286 	bne.w	404fe8 <_svfprintf_r+0x1360>
  404adc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404ade:	3301      	adds	r3, #1
  404ae0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404ae2:	f023 0320 	bic.w	r3, r3, #32
  404ae6:	930e      	str	r3, [sp, #56]	; 0x38
  404ae8:	f000 81e2 	beq.w	404eb0 <_svfprintf_r+0x1228>
  404aec:	2b47      	cmp	r3, #71	; 0x47
  404aee:	f000 811e 	beq.w	404d2e <_svfprintf_r+0x10a6>
  404af2:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  404af6:	9307      	str	r3, [sp, #28]
  404af8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404afa:	1e1f      	subs	r7, r3, #0
  404afc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404afe:	9308      	str	r3, [sp, #32]
  404b00:	bfbb      	ittet	lt
  404b02:	463b      	movlt	r3, r7
  404b04:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  404b08:	2300      	movge	r3, #0
  404b0a:	232d      	movlt	r3, #45	; 0x2d
  404b0c:	9310      	str	r3, [sp, #64]	; 0x40
  404b0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404b10:	2b66      	cmp	r3, #102	; 0x66
  404b12:	f000 81bb 	beq.w	404e8c <_svfprintf_r+0x1204>
  404b16:	2b46      	cmp	r3, #70	; 0x46
  404b18:	f000 80df 	beq.w	404cda <_svfprintf_r+0x1052>
  404b1c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404b1e:	9a08      	ldr	r2, [sp, #32]
  404b20:	2b45      	cmp	r3, #69	; 0x45
  404b22:	bf0c      	ite	eq
  404b24:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  404b26:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  404b28:	a823      	add	r0, sp, #140	; 0x8c
  404b2a:	a920      	add	r1, sp, #128	; 0x80
  404b2c:	bf08      	it	eq
  404b2e:	1c5d      	addeq	r5, r3, #1
  404b30:	9004      	str	r0, [sp, #16]
  404b32:	9103      	str	r1, [sp, #12]
  404b34:	a81f      	add	r0, sp, #124	; 0x7c
  404b36:	2102      	movs	r1, #2
  404b38:	463b      	mov	r3, r7
  404b3a:	9002      	str	r0, [sp, #8]
  404b3c:	9501      	str	r5, [sp, #4]
  404b3e:	9100      	str	r1, [sp, #0]
  404b40:	980c      	ldr	r0, [sp, #48]	; 0x30
  404b42:	f000 fb75 	bl	405230 <_dtoa_r>
  404b46:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404b48:	2b67      	cmp	r3, #103	; 0x67
  404b4a:	4606      	mov	r6, r0
  404b4c:	f040 81e0 	bne.w	404f10 <_svfprintf_r+0x1288>
  404b50:	f01b 0f01 	tst.w	fp, #1
  404b54:	f000 8246 	beq.w	404fe4 <_svfprintf_r+0x135c>
  404b58:	1974      	adds	r4, r6, r5
  404b5a:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404b5c:	9808      	ldr	r0, [sp, #32]
  404b5e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404b60:	4639      	mov	r1, r7
  404b62:	f003 faa7 	bl	4080b4 <__aeabi_dcmpeq>
  404b66:	2800      	cmp	r0, #0
  404b68:	f040 8165 	bne.w	404e36 <_svfprintf_r+0x11ae>
  404b6c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404b6e:	42a3      	cmp	r3, r4
  404b70:	d206      	bcs.n	404b80 <_svfprintf_r+0xef8>
  404b72:	2130      	movs	r1, #48	; 0x30
  404b74:	1c5a      	adds	r2, r3, #1
  404b76:	9223      	str	r2, [sp, #140]	; 0x8c
  404b78:	7019      	strb	r1, [r3, #0]
  404b7a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404b7c:	429c      	cmp	r4, r3
  404b7e:	d8f9      	bhi.n	404b74 <_svfprintf_r+0xeec>
  404b80:	1b9b      	subs	r3, r3, r6
  404b82:	9313      	str	r3, [sp, #76]	; 0x4c
  404b84:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404b86:	2b47      	cmp	r3, #71	; 0x47
  404b88:	f000 80e9 	beq.w	404d5e <_svfprintf_r+0x10d6>
  404b8c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404b8e:	2b65      	cmp	r3, #101	; 0x65
  404b90:	f340 81cd 	ble.w	404f2e <_svfprintf_r+0x12a6>
  404b94:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404b96:	2b66      	cmp	r3, #102	; 0x66
  404b98:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404b9a:	9312      	str	r3, [sp, #72]	; 0x48
  404b9c:	f000 819e 	beq.w	404edc <_svfprintf_r+0x1254>
  404ba0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404ba2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404ba4:	4619      	mov	r1, r3
  404ba6:	4291      	cmp	r1, r2
  404ba8:	f300 818a 	bgt.w	404ec0 <_svfprintf_r+0x1238>
  404bac:	f01b 0f01 	tst.w	fp, #1
  404bb0:	f040 8213 	bne.w	404fda <_svfprintf_r+0x1352>
  404bb4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404bb8:	9308      	str	r3, [sp, #32]
  404bba:	2367      	movs	r3, #103	; 0x67
  404bbc:	920e      	str	r2, [sp, #56]	; 0x38
  404bbe:	9311      	str	r3, [sp, #68]	; 0x44
  404bc0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404bc2:	2b00      	cmp	r3, #0
  404bc4:	f040 80c4 	bne.w	404d50 <_svfprintf_r+0x10c8>
  404bc8:	930a      	str	r3, [sp, #40]	; 0x28
  404bca:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404bce:	f7ff b973 	b.w	403eb8 <_svfprintf_r+0x230>
  404bd2:	4635      	mov	r5, r6
  404bd4:	460c      	mov	r4, r1
  404bd6:	4646      	mov	r6, r8
  404bd8:	4690      	mov	r8, r2
  404bda:	3301      	adds	r3, #1
  404bdc:	443c      	add	r4, r7
  404bde:	2b07      	cmp	r3, #7
  404be0:	9427      	str	r4, [sp, #156]	; 0x9c
  404be2:	9326      	str	r3, [sp, #152]	; 0x98
  404be4:	e888 00a0 	stmia.w	r8, {r5, r7}
  404be8:	f73f aed1 	bgt.w	40498e <_svfprintf_r+0xd06>
  404bec:	f108 0808 	add.w	r8, r8, #8
  404bf0:	e6d7      	b.n	4049a2 <_svfprintf_r+0xd1a>
  404bf2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404bf4:	6813      	ldr	r3, [r2, #0]
  404bf6:	3204      	adds	r2, #4
  404bf8:	920f      	str	r2, [sp, #60]	; 0x3c
  404bfa:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404bfc:	601a      	str	r2, [r3, #0]
  404bfe:	f7ff b86a 	b.w	403cd6 <_svfprintf_r+0x4e>
  404c02:	aa25      	add	r2, sp, #148	; 0x94
  404c04:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c06:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c08:	f002 f9c0 	bl	406f8c <__ssprint_r>
  404c0c:	2800      	cmp	r0, #0
  404c0e:	f47f a90d 	bne.w	403e2c <_svfprintf_r+0x1a4>
  404c12:	46c8      	mov	r8, r9
  404c14:	e48d      	b.n	404532 <_svfprintf_r+0x8aa>
  404c16:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404c18:	4a27      	ldr	r2, [pc, #156]	; (404cb8 <_svfprintf_r+0x1030>)
  404c1a:	f8c8 2000 	str.w	r2, [r8]
  404c1e:	3301      	adds	r3, #1
  404c20:	3401      	adds	r4, #1
  404c22:	2201      	movs	r2, #1
  404c24:	2b07      	cmp	r3, #7
  404c26:	9427      	str	r4, [sp, #156]	; 0x9c
  404c28:	9326      	str	r3, [sp, #152]	; 0x98
  404c2a:	f8c8 2004 	str.w	r2, [r8, #4]
  404c2e:	dc72      	bgt.n	404d16 <_svfprintf_r+0x108e>
  404c30:	f108 0808 	add.w	r8, r8, #8
  404c34:	b929      	cbnz	r1, 404c42 <_svfprintf_r+0xfba>
  404c36:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404c38:	b91b      	cbnz	r3, 404c42 <_svfprintf_r+0xfba>
  404c3a:	9b07      	ldr	r3, [sp, #28]
  404c3c:	07d8      	lsls	r0, r3, #31
  404c3e:	f57f aa03 	bpl.w	404048 <_svfprintf_r+0x3c0>
  404c42:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404c44:	9819      	ldr	r0, [sp, #100]	; 0x64
  404c46:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  404c48:	f8c8 2000 	str.w	r2, [r8]
  404c4c:	3301      	adds	r3, #1
  404c4e:	4602      	mov	r2, r0
  404c50:	4422      	add	r2, r4
  404c52:	2b07      	cmp	r3, #7
  404c54:	9227      	str	r2, [sp, #156]	; 0x9c
  404c56:	f8c8 0004 	str.w	r0, [r8, #4]
  404c5a:	9326      	str	r3, [sp, #152]	; 0x98
  404c5c:	f300 818d 	bgt.w	404f7a <_svfprintf_r+0x12f2>
  404c60:	f108 0808 	add.w	r8, r8, #8
  404c64:	2900      	cmp	r1, #0
  404c66:	f2c0 8165 	blt.w	404f34 <_svfprintf_r+0x12ac>
  404c6a:	9913      	ldr	r1, [sp, #76]	; 0x4c
  404c6c:	f8c8 6000 	str.w	r6, [r8]
  404c70:	3301      	adds	r3, #1
  404c72:	188c      	adds	r4, r1, r2
  404c74:	2b07      	cmp	r3, #7
  404c76:	9427      	str	r4, [sp, #156]	; 0x9c
  404c78:	9326      	str	r3, [sp, #152]	; 0x98
  404c7a:	f8c8 1004 	str.w	r1, [r8, #4]
  404c7e:	f77f a9e1 	ble.w	404044 <_svfprintf_r+0x3bc>
  404c82:	e52c      	b.n	4046de <_svfprintf_r+0xa56>
  404c84:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404c86:	9909      	ldr	r1, [sp, #36]	; 0x24
  404c88:	6813      	ldr	r3, [r2, #0]
  404c8a:	17cd      	asrs	r5, r1, #31
  404c8c:	4608      	mov	r0, r1
  404c8e:	3204      	adds	r2, #4
  404c90:	4629      	mov	r1, r5
  404c92:	920f      	str	r2, [sp, #60]	; 0x3c
  404c94:	e9c3 0100 	strd	r0, r1, [r3]
  404c98:	f7ff b81d 	b.w	403cd6 <_svfprintf_r+0x4e>
  404c9c:	aa25      	add	r2, sp, #148	; 0x94
  404c9e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404ca0:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ca2:	f002 f973 	bl	406f8c <__ssprint_r>
  404ca6:	2800      	cmp	r0, #0
  404ca8:	f47f a8c0 	bne.w	403e2c <_svfprintf_r+0x1a4>
  404cac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404cae:	46c8      	mov	r8, r9
  404cb0:	e458      	b.n	404564 <_svfprintf_r+0x8dc>
  404cb2:	bf00      	nop
  404cb4:	00408ef4 	.word	0x00408ef4
  404cb8:	00408ee0 	.word	0x00408ee0
  404cbc:	2140      	movs	r1, #64	; 0x40
  404cbe:	980c      	ldr	r0, [sp, #48]	; 0x30
  404cc0:	f001 fa0c 	bl	4060dc <_malloc_r>
  404cc4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404cc6:	6010      	str	r0, [r2, #0]
  404cc8:	6110      	str	r0, [r2, #16]
  404cca:	2800      	cmp	r0, #0
  404ccc:	f000 81f2 	beq.w	4050b4 <_svfprintf_r+0x142c>
  404cd0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404cd2:	2340      	movs	r3, #64	; 0x40
  404cd4:	6153      	str	r3, [r2, #20]
  404cd6:	f7fe bfee 	b.w	403cb6 <_svfprintf_r+0x2e>
  404cda:	a823      	add	r0, sp, #140	; 0x8c
  404cdc:	a920      	add	r1, sp, #128	; 0x80
  404cde:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404ce0:	9004      	str	r0, [sp, #16]
  404ce2:	9103      	str	r1, [sp, #12]
  404ce4:	a81f      	add	r0, sp, #124	; 0x7c
  404ce6:	2103      	movs	r1, #3
  404ce8:	9002      	str	r0, [sp, #8]
  404cea:	9a08      	ldr	r2, [sp, #32]
  404cec:	9401      	str	r4, [sp, #4]
  404cee:	463b      	mov	r3, r7
  404cf0:	9100      	str	r1, [sp, #0]
  404cf2:	980c      	ldr	r0, [sp, #48]	; 0x30
  404cf4:	f000 fa9c 	bl	405230 <_dtoa_r>
  404cf8:	4625      	mov	r5, r4
  404cfa:	4606      	mov	r6, r0
  404cfc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404cfe:	2b46      	cmp	r3, #70	; 0x46
  404d00:	eb06 0405 	add.w	r4, r6, r5
  404d04:	f47f af29 	bne.w	404b5a <_svfprintf_r+0xed2>
  404d08:	7833      	ldrb	r3, [r6, #0]
  404d0a:	2b30      	cmp	r3, #48	; 0x30
  404d0c:	f000 8178 	beq.w	405000 <_svfprintf_r+0x1378>
  404d10:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  404d12:	442c      	add	r4, r5
  404d14:	e721      	b.n	404b5a <_svfprintf_r+0xed2>
  404d16:	aa25      	add	r2, sp, #148	; 0x94
  404d18:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404d1a:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d1c:	f002 f936 	bl	406f8c <__ssprint_r>
  404d20:	2800      	cmp	r0, #0
  404d22:	f47f a883 	bne.w	403e2c <_svfprintf_r+0x1a4>
  404d26:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404d28:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404d2a:	46c8      	mov	r8, r9
  404d2c:	e782      	b.n	404c34 <_svfprintf_r+0xfac>
  404d2e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404d30:	2b00      	cmp	r3, #0
  404d32:	bf08      	it	eq
  404d34:	2301      	moveq	r3, #1
  404d36:	930a      	str	r3, [sp, #40]	; 0x28
  404d38:	e6db      	b.n	404af2 <_svfprintf_r+0xe6a>
  404d3a:	4630      	mov	r0, r6
  404d3c:	940a      	str	r4, [sp, #40]	; 0x28
  404d3e:	f7fe fc9f 	bl	403680 <strlen>
  404d42:	950f      	str	r5, [sp, #60]	; 0x3c
  404d44:	900e      	str	r0, [sp, #56]	; 0x38
  404d46:	f8cd b01c 	str.w	fp, [sp, #28]
  404d4a:	4603      	mov	r3, r0
  404d4c:	f7ff b9f9 	b.w	404142 <_svfprintf_r+0x4ba>
  404d50:	272d      	movs	r7, #45	; 0x2d
  404d52:	2300      	movs	r3, #0
  404d54:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404d58:	930a      	str	r3, [sp, #40]	; 0x28
  404d5a:	f7ff b8ae 	b.w	403eba <_svfprintf_r+0x232>
  404d5e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404d60:	9312      	str	r3, [sp, #72]	; 0x48
  404d62:	461a      	mov	r2, r3
  404d64:	3303      	adds	r3, #3
  404d66:	db04      	blt.n	404d72 <_svfprintf_r+0x10ea>
  404d68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404d6a:	4619      	mov	r1, r3
  404d6c:	4291      	cmp	r1, r2
  404d6e:	f6bf af17 	bge.w	404ba0 <_svfprintf_r+0xf18>
  404d72:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404d74:	3b02      	subs	r3, #2
  404d76:	9311      	str	r3, [sp, #68]	; 0x44
  404d78:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  404d7c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  404d80:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404d82:	3b01      	subs	r3, #1
  404d84:	2b00      	cmp	r3, #0
  404d86:	931f      	str	r3, [sp, #124]	; 0x7c
  404d88:	bfbd      	ittte	lt
  404d8a:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  404d8c:	f1c3 0301 	rsblt	r3, r3, #1
  404d90:	222d      	movlt	r2, #45	; 0x2d
  404d92:	222b      	movge	r2, #43	; 0x2b
  404d94:	2b09      	cmp	r3, #9
  404d96:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  404d9a:	f340 8116 	ble.w	404fca <_svfprintf_r+0x1342>
  404d9e:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  404da2:	4620      	mov	r0, r4
  404da4:	4dab      	ldr	r5, [pc, #684]	; (405054 <_svfprintf_r+0x13cc>)
  404da6:	e000      	b.n	404daa <_svfprintf_r+0x1122>
  404da8:	4610      	mov	r0, r2
  404daa:	fb85 1203 	smull	r1, r2, r5, r3
  404dae:	17d9      	asrs	r1, r3, #31
  404db0:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  404db4:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  404db8:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404dbc:	3230      	adds	r2, #48	; 0x30
  404dbe:	2909      	cmp	r1, #9
  404dc0:	f800 2c01 	strb.w	r2, [r0, #-1]
  404dc4:	460b      	mov	r3, r1
  404dc6:	f100 32ff 	add.w	r2, r0, #4294967295
  404dca:	dced      	bgt.n	404da8 <_svfprintf_r+0x1120>
  404dcc:	3330      	adds	r3, #48	; 0x30
  404dce:	3802      	subs	r0, #2
  404dd0:	b2d9      	uxtb	r1, r3
  404dd2:	4284      	cmp	r4, r0
  404dd4:	f802 1c01 	strb.w	r1, [r2, #-1]
  404dd8:	f240 8165 	bls.w	4050a6 <_svfprintf_r+0x141e>
  404ddc:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  404de0:	4613      	mov	r3, r2
  404de2:	e001      	b.n	404de8 <_svfprintf_r+0x1160>
  404de4:	f813 1b01 	ldrb.w	r1, [r3], #1
  404de8:	f800 1b01 	strb.w	r1, [r0], #1
  404dec:	42a3      	cmp	r3, r4
  404dee:	d1f9      	bne.n	404de4 <_svfprintf_r+0x115c>
  404df0:	3301      	adds	r3, #1
  404df2:	1a9b      	subs	r3, r3, r2
  404df4:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  404df8:	4413      	add	r3, r2
  404dfa:	aa21      	add	r2, sp, #132	; 0x84
  404dfc:	1a9b      	subs	r3, r3, r2
  404dfe:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404e00:	931b      	str	r3, [sp, #108]	; 0x6c
  404e02:	2a01      	cmp	r2, #1
  404e04:	4413      	add	r3, r2
  404e06:	930e      	str	r3, [sp, #56]	; 0x38
  404e08:	f340 8119 	ble.w	40503e <_svfprintf_r+0x13b6>
  404e0c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404e0e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404e10:	4413      	add	r3, r2
  404e12:	930e      	str	r3, [sp, #56]	; 0x38
  404e14:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404e18:	9308      	str	r3, [sp, #32]
  404e1a:	2300      	movs	r3, #0
  404e1c:	9312      	str	r3, [sp, #72]	; 0x48
  404e1e:	e6cf      	b.n	404bc0 <_svfprintf_r+0xf38>
  404e20:	aa25      	add	r2, sp, #148	; 0x94
  404e22:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404e24:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e26:	f002 f8b1 	bl	406f8c <__ssprint_r>
  404e2a:	2800      	cmp	r0, #0
  404e2c:	f47e affe 	bne.w	403e2c <_svfprintf_r+0x1a4>
  404e30:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404e32:	46c8      	mov	r8, r9
  404e34:	e4d7      	b.n	4047e6 <_svfprintf_r+0xb5e>
  404e36:	4623      	mov	r3, r4
  404e38:	e6a2      	b.n	404b80 <_svfprintf_r+0xef8>
  404e3a:	aa25      	add	r2, sp, #148	; 0x94
  404e3c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404e3e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e40:	f002 f8a4 	bl	406f8c <__ssprint_r>
  404e44:	2800      	cmp	r0, #0
  404e46:	f47e aff1 	bne.w	403e2c <_svfprintf_r+0x1a4>
  404e4a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404e4c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404e4e:	46c8      	mov	r8, r9
  404e50:	e5ae      	b.n	4049b0 <_svfprintf_r+0xd28>
  404e52:	aa25      	add	r2, sp, #148	; 0x94
  404e54:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404e56:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e58:	f002 f898 	bl	406f8c <__ssprint_r>
  404e5c:	2800      	cmp	r0, #0
  404e5e:	f47e afe5 	bne.w	403e2c <_svfprintf_r+0x1a4>
  404e62:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404e64:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404e66:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404e68:	1a9a      	subs	r2, r3, r2
  404e6a:	46c8      	mov	r8, r9
  404e6c:	e5b8      	b.n	4049e0 <_svfprintf_r+0xd58>
  404e6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404e70:	9612      	str	r6, [sp, #72]	; 0x48
  404e72:	2b06      	cmp	r3, #6
  404e74:	bf28      	it	cs
  404e76:	2306      	movcs	r3, #6
  404e78:	960a      	str	r6, [sp, #40]	; 0x28
  404e7a:	4637      	mov	r7, r6
  404e7c:	9308      	str	r3, [sp, #32]
  404e7e:	950f      	str	r5, [sp, #60]	; 0x3c
  404e80:	f8cd b01c 	str.w	fp, [sp, #28]
  404e84:	930e      	str	r3, [sp, #56]	; 0x38
  404e86:	4e74      	ldr	r6, [pc, #464]	; (405058 <_svfprintf_r+0x13d0>)
  404e88:	f7ff b816 	b.w	403eb8 <_svfprintf_r+0x230>
  404e8c:	a823      	add	r0, sp, #140	; 0x8c
  404e8e:	a920      	add	r1, sp, #128	; 0x80
  404e90:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  404e92:	9004      	str	r0, [sp, #16]
  404e94:	9103      	str	r1, [sp, #12]
  404e96:	a81f      	add	r0, sp, #124	; 0x7c
  404e98:	2103      	movs	r1, #3
  404e9a:	9002      	str	r0, [sp, #8]
  404e9c:	9a08      	ldr	r2, [sp, #32]
  404e9e:	9501      	str	r5, [sp, #4]
  404ea0:	463b      	mov	r3, r7
  404ea2:	9100      	str	r1, [sp, #0]
  404ea4:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ea6:	f000 f9c3 	bl	405230 <_dtoa_r>
  404eaa:	4606      	mov	r6, r0
  404eac:	1944      	adds	r4, r0, r5
  404eae:	e72b      	b.n	404d08 <_svfprintf_r+0x1080>
  404eb0:	2306      	movs	r3, #6
  404eb2:	930a      	str	r3, [sp, #40]	; 0x28
  404eb4:	e61d      	b.n	404af2 <_svfprintf_r+0xe6a>
  404eb6:	272d      	movs	r7, #45	; 0x2d
  404eb8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404ebc:	f7ff bacd 	b.w	40445a <_svfprintf_r+0x7d2>
  404ec0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404ec2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404ec4:	4413      	add	r3, r2
  404ec6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404ec8:	930e      	str	r3, [sp, #56]	; 0x38
  404eca:	2a00      	cmp	r2, #0
  404ecc:	f340 80b0 	ble.w	405030 <_svfprintf_r+0x13a8>
  404ed0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404ed4:	9308      	str	r3, [sp, #32]
  404ed6:	2367      	movs	r3, #103	; 0x67
  404ed8:	9311      	str	r3, [sp, #68]	; 0x44
  404eda:	e671      	b.n	404bc0 <_svfprintf_r+0xf38>
  404edc:	2b00      	cmp	r3, #0
  404ede:	f340 80c3 	ble.w	405068 <_svfprintf_r+0x13e0>
  404ee2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  404ee4:	2a00      	cmp	r2, #0
  404ee6:	f040 8099 	bne.w	40501c <_svfprintf_r+0x1394>
  404eea:	f01b 0f01 	tst.w	fp, #1
  404eee:	f040 8095 	bne.w	40501c <_svfprintf_r+0x1394>
  404ef2:	9308      	str	r3, [sp, #32]
  404ef4:	930e      	str	r3, [sp, #56]	; 0x38
  404ef6:	e663      	b.n	404bc0 <_svfprintf_r+0xf38>
  404ef8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404efa:	9308      	str	r3, [sp, #32]
  404efc:	930e      	str	r3, [sp, #56]	; 0x38
  404efe:	900a      	str	r0, [sp, #40]	; 0x28
  404f00:	950f      	str	r5, [sp, #60]	; 0x3c
  404f02:	f8cd b01c 	str.w	fp, [sp, #28]
  404f06:	9012      	str	r0, [sp, #72]	; 0x48
  404f08:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404f0c:	f7fe bfd4 	b.w	403eb8 <_svfprintf_r+0x230>
  404f10:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404f12:	2b47      	cmp	r3, #71	; 0x47
  404f14:	f47f ae20 	bne.w	404b58 <_svfprintf_r+0xed0>
  404f18:	f01b 0f01 	tst.w	fp, #1
  404f1c:	f47f aeee 	bne.w	404cfc <_svfprintf_r+0x1074>
  404f20:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404f22:	1b9b      	subs	r3, r3, r6
  404f24:	9313      	str	r3, [sp, #76]	; 0x4c
  404f26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404f28:	2b47      	cmp	r3, #71	; 0x47
  404f2a:	f43f af18 	beq.w	404d5e <_svfprintf_r+0x10d6>
  404f2e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404f30:	9312      	str	r3, [sp, #72]	; 0x48
  404f32:	e721      	b.n	404d78 <_svfprintf_r+0x10f0>
  404f34:	424f      	negs	r7, r1
  404f36:	3110      	adds	r1, #16
  404f38:	4d48      	ldr	r5, [pc, #288]	; (40505c <_svfprintf_r+0x13d4>)
  404f3a:	da2f      	bge.n	404f9c <_svfprintf_r+0x1314>
  404f3c:	2410      	movs	r4, #16
  404f3e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404f42:	e004      	b.n	404f4e <_svfprintf_r+0x12c6>
  404f44:	f108 0808 	add.w	r8, r8, #8
  404f48:	3f10      	subs	r7, #16
  404f4a:	2f10      	cmp	r7, #16
  404f4c:	dd26      	ble.n	404f9c <_svfprintf_r+0x1314>
  404f4e:	3301      	adds	r3, #1
  404f50:	3210      	adds	r2, #16
  404f52:	2b07      	cmp	r3, #7
  404f54:	9227      	str	r2, [sp, #156]	; 0x9c
  404f56:	9326      	str	r3, [sp, #152]	; 0x98
  404f58:	f8c8 5000 	str.w	r5, [r8]
  404f5c:	f8c8 4004 	str.w	r4, [r8, #4]
  404f60:	ddf0      	ble.n	404f44 <_svfprintf_r+0x12bc>
  404f62:	aa25      	add	r2, sp, #148	; 0x94
  404f64:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404f66:	4658      	mov	r0, fp
  404f68:	f002 f810 	bl	406f8c <__ssprint_r>
  404f6c:	2800      	cmp	r0, #0
  404f6e:	f47e af5d 	bne.w	403e2c <_svfprintf_r+0x1a4>
  404f72:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404f74:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404f76:	46c8      	mov	r8, r9
  404f78:	e7e6      	b.n	404f48 <_svfprintf_r+0x12c0>
  404f7a:	aa25      	add	r2, sp, #148	; 0x94
  404f7c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404f7e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404f80:	f002 f804 	bl	406f8c <__ssprint_r>
  404f84:	2800      	cmp	r0, #0
  404f86:	f47e af51 	bne.w	403e2c <_svfprintf_r+0x1a4>
  404f8a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404f8c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404f8e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404f90:	46c8      	mov	r8, r9
  404f92:	e667      	b.n	404c64 <_svfprintf_r+0xfdc>
  404f94:	2000      	movs	r0, #0
  404f96:	900a      	str	r0, [sp, #40]	; 0x28
  404f98:	f7fe bed0 	b.w	403d3c <_svfprintf_r+0xb4>
  404f9c:	3301      	adds	r3, #1
  404f9e:	443a      	add	r2, r7
  404fa0:	2b07      	cmp	r3, #7
  404fa2:	e888 00a0 	stmia.w	r8, {r5, r7}
  404fa6:	9227      	str	r2, [sp, #156]	; 0x9c
  404fa8:	9326      	str	r3, [sp, #152]	; 0x98
  404faa:	f108 0808 	add.w	r8, r8, #8
  404fae:	f77f ae5c 	ble.w	404c6a <_svfprintf_r+0xfe2>
  404fb2:	aa25      	add	r2, sp, #148	; 0x94
  404fb4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404fb6:	980c      	ldr	r0, [sp, #48]	; 0x30
  404fb8:	f001 ffe8 	bl	406f8c <__ssprint_r>
  404fbc:	2800      	cmp	r0, #0
  404fbe:	f47e af35 	bne.w	403e2c <_svfprintf_r+0x1a4>
  404fc2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404fc4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404fc6:	46c8      	mov	r8, r9
  404fc8:	e64f      	b.n	404c6a <_svfprintf_r+0xfe2>
  404fca:	3330      	adds	r3, #48	; 0x30
  404fcc:	2230      	movs	r2, #48	; 0x30
  404fce:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  404fd2:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  404fd6:	ab22      	add	r3, sp, #136	; 0x88
  404fd8:	e70f      	b.n	404dfa <_svfprintf_r+0x1172>
  404fda:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404fdc:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404fde:	4413      	add	r3, r2
  404fe0:	930e      	str	r3, [sp, #56]	; 0x38
  404fe2:	e775      	b.n	404ed0 <_svfprintf_r+0x1248>
  404fe4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404fe6:	e5cb      	b.n	404b80 <_svfprintf_r+0xef8>
  404fe8:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404fea:	4e1d      	ldr	r6, [pc, #116]	; (405060 <_svfprintf_r+0x13d8>)
  404fec:	2b00      	cmp	r3, #0
  404fee:	bfb6      	itet	lt
  404ff0:	272d      	movlt	r7, #45	; 0x2d
  404ff2:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  404ff6:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  404ffa:	4b1a      	ldr	r3, [pc, #104]	; (405064 <_svfprintf_r+0x13dc>)
  404ffc:	f7ff ba2f 	b.w	40445e <_svfprintf_r+0x7d6>
  405000:	9a16      	ldr	r2, [sp, #88]	; 0x58
  405002:	9808      	ldr	r0, [sp, #32]
  405004:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  405006:	4639      	mov	r1, r7
  405008:	f003 f854 	bl	4080b4 <__aeabi_dcmpeq>
  40500c:	2800      	cmp	r0, #0
  40500e:	f47f ae7f 	bne.w	404d10 <_svfprintf_r+0x1088>
  405012:	f1c5 0501 	rsb	r5, r5, #1
  405016:	951f      	str	r5, [sp, #124]	; 0x7c
  405018:	442c      	add	r4, r5
  40501a:	e59e      	b.n	404b5a <_svfprintf_r+0xed2>
  40501c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40501e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405020:	4413      	add	r3, r2
  405022:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405024:	441a      	add	r2, r3
  405026:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40502a:	920e      	str	r2, [sp, #56]	; 0x38
  40502c:	9308      	str	r3, [sp, #32]
  40502e:	e5c7      	b.n	404bc0 <_svfprintf_r+0xf38>
  405030:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405032:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  405034:	f1c3 0301 	rsb	r3, r3, #1
  405038:	441a      	add	r2, r3
  40503a:	4613      	mov	r3, r2
  40503c:	e7d0      	b.n	404fe0 <_svfprintf_r+0x1358>
  40503e:	f01b 0301 	ands.w	r3, fp, #1
  405042:	9312      	str	r3, [sp, #72]	; 0x48
  405044:	f47f aee2 	bne.w	404e0c <_svfprintf_r+0x1184>
  405048:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40504a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40504e:	9308      	str	r3, [sp, #32]
  405050:	e5b6      	b.n	404bc0 <_svfprintf_r+0xf38>
  405052:	bf00      	nop
  405054:	66666667 	.word	0x66666667
  405058:	00408ed8 	.word	0x00408ed8
  40505c:	00408ef4 	.word	0x00408ef4
  405060:	00408eac 	.word	0x00408eac
  405064:	00408ea8 	.word	0x00408ea8
  405068:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40506a:	b913      	cbnz	r3, 405072 <_svfprintf_r+0x13ea>
  40506c:	f01b 0f01 	tst.w	fp, #1
  405070:	d002      	beq.n	405078 <_svfprintf_r+0x13f0>
  405072:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405074:	3301      	adds	r3, #1
  405076:	e7d4      	b.n	405022 <_svfprintf_r+0x139a>
  405078:	2301      	movs	r3, #1
  40507a:	e73a      	b.n	404ef2 <_svfprintf_r+0x126a>
  40507c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40507e:	f89a 3001 	ldrb.w	r3, [sl, #1]
  405082:	6828      	ldr	r0, [r5, #0]
  405084:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  405088:	900a      	str	r0, [sp, #40]	; 0x28
  40508a:	4628      	mov	r0, r5
  40508c:	3004      	adds	r0, #4
  40508e:	46a2      	mov	sl, r4
  405090:	900f      	str	r0, [sp, #60]	; 0x3c
  405092:	f7fe be51 	b.w	403d38 <_svfprintf_r+0xb0>
  405096:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40509a:	f7ff b867 	b.w	40416c <_svfprintf_r+0x4e4>
  40509e:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4050a2:	f7ff ba15 	b.w	4044d0 <_svfprintf_r+0x848>
  4050a6:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4050aa:	e6a6      	b.n	404dfa <_svfprintf_r+0x1172>
  4050ac:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4050b0:	f7ff b8eb 	b.w	40428a <_svfprintf_r+0x602>
  4050b4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4050b6:	230c      	movs	r3, #12
  4050b8:	6013      	str	r3, [r2, #0]
  4050ba:	f04f 33ff 	mov.w	r3, #4294967295
  4050be:	9309      	str	r3, [sp, #36]	; 0x24
  4050c0:	f7fe bebd 	b.w	403e3e <_svfprintf_r+0x1b6>
  4050c4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4050c8:	f7ff b99a 	b.w	404400 <_svfprintf_r+0x778>
  4050cc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4050d0:	f7ff b976 	b.w	4043c0 <_svfprintf_r+0x738>
  4050d4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4050d8:	f7ff b959 	b.w	40438e <_svfprintf_r+0x706>
  4050dc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4050e0:	f7ff b912 	b.w	404308 <_svfprintf_r+0x680>

004050e4 <register_fini>:
  4050e4:	4b02      	ldr	r3, [pc, #8]	; (4050f0 <register_fini+0xc>)
  4050e6:	b113      	cbz	r3, 4050ee <register_fini+0xa>
  4050e8:	4802      	ldr	r0, [pc, #8]	; (4050f4 <register_fini+0x10>)
  4050ea:	f000 b805 	b.w	4050f8 <atexit>
  4050ee:	4770      	bx	lr
  4050f0:	00000000 	.word	0x00000000
  4050f4:	00406085 	.word	0x00406085

004050f8 <atexit>:
  4050f8:	2300      	movs	r3, #0
  4050fa:	4601      	mov	r1, r0
  4050fc:	461a      	mov	r2, r3
  4050fe:	4618      	mov	r0, r3
  405100:	f001 bfc2 	b.w	407088 <__register_exitproc>

00405104 <quorem>:
  405104:	6902      	ldr	r2, [r0, #16]
  405106:	690b      	ldr	r3, [r1, #16]
  405108:	4293      	cmp	r3, r2
  40510a:	f300 808d 	bgt.w	405228 <quorem+0x124>
  40510e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405112:	f103 38ff 	add.w	r8, r3, #4294967295
  405116:	f101 0714 	add.w	r7, r1, #20
  40511a:	f100 0b14 	add.w	fp, r0, #20
  40511e:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  405122:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  405126:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40512a:	b083      	sub	sp, #12
  40512c:	3201      	adds	r2, #1
  40512e:	fbb3 f9f2 	udiv	r9, r3, r2
  405132:	eb0b 0304 	add.w	r3, fp, r4
  405136:	9400      	str	r4, [sp, #0]
  405138:	eb07 0a04 	add.w	sl, r7, r4
  40513c:	9301      	str	r3, [sp, #4]
  40513e:	f1b9 0f00 	cmp.w	r9, #0
  405142:	d039      	beq.n	4051b8 <quorem+0xb4>
  405144:	2500      	movs	r5, #0
  405146:	462e      	mov	r6, r5
  405148:	46bc      	mov	ip, r7
  40514a:	46de      	mov	lr, fp
  40514c:	f85c 4b04 	ldr.w	r4, [ip], #4
  405150:	f8de 3000 	ldr.w	r3, [lr]
  405154:	b2a2      	uxth	r2, r4
  405156:	fb09 5502 	mla	r5, r9, r2, r5
  40515a:	0c22      	lsrs	r2, r4, #16
  40515c:	0c2c      	lsrs	r4, r5, #16
  40515e:	fb09 4202 	mla	r2, r9, r2, r4
  405162:	b2ad      	uxth	r5, r5
  405164:	1b75      	subs	r5, r6, r5
  405166:	b296      	uxth	r6, r2
  405168:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40516c:	fa15 f383 	uxtah	r3, r5, r3
  405170:	eb06 4623 	add.w	r6, r6, r3, asr #16
  405174:	b29b      	uxth	r3, r3
  405176:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40517a:	45e2      	cmp	sl, ip
  40517c:	ea4f 4512 	mov.w	r5, r2, lsr #16
  405180:	f84e 3b04 	str.w	r3, [lr], #4
  405184:	ea4f 4626 	mov.w	r6, r6, asr #16
  405188:	d2e0      	bcs.n	40514c <quorem+0x48>
  40518a:	9b00      	ldr	r3, [sp, #0]
  40518c:	f85b 3003 	ldr.w	r3, [fp, r3]
  405190:	b993      	cbnz	r3, 4051b8 <quorem+0xb4>
  405192:	9c01      	ldr	r4, [sp, #4]
  405194:	1f23      	subs	r3, r4, #4
  405196:	459b      	cmp	fp, r3
  405198:	d20c      	bcs.n	4051b4 <quorem+0xb0>
  40519a:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40519e:	b94b      	cbnz	r3, 4051b4 <quorem+0xb0>
  4051a0:	f1a4 0308 	sub.w	r3, r4, #8
  4051a4:	e002      	b.n	4051ac <quorem+0xa8>
  4051a6:	681a      	ldr	r2, [r3, #0]
  4051a8:	3b04      	subs	r3, #4
  4051aa:	b91a      	cbnz	r2, 4051b4 <quorem+0xb0>
  4051ac:	459b      	cmp	fp, r3
  4051ae:	f108 38ff 	add.w	r8, r8, #4294967295
  4051b2:	d3f8      	bcc.n	4051a6 <quorem+0xa2>
  4051b4:	f8c0 8010 	str.w	r8, [r0, #16]
  4051b8:	4604      	mov	r4, r0
  4051ba:	f001 fd65 	bl	406c88 <__mcmp>
  4051be:	2800      	cmp	r0, #0
  4051c0:	db2e      	blt.n	405220 <quorem+0x11c>
  4051c2:	f109 0901 	add.w	r9, r9, #1
  4051c6:	465d      	mov	r5, fp
  4051c8:	2300      	movs	r3, #0
  4051ca:	f857 1b04 	ldr.w	r1, [r7], #4
  4051ce:	6828      	ldr	r0, [r5, #0]
  4051d0:	b28a      	uxth	r2, r1
  4051d2:	1a9a      	subs	r2, r3, r2
  4051d4:	0c0b      	lsrs	r3, r1, #16
  4051d6:	fa12 f280 	uxtah	r2, r2, r0
  4051da:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  4051de:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4051e2:	b292      	uxth	r2, r2
  4051e4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4051e8:	45ba      	cmp	sl, r7
  4051ea:	f845 2b04 	str.w	r2, [r5], #4
  4051ee:	ea4f 4323 	mov.w	r3, r3, asr #16
  4051f2:	d2ea      	bcs.n	4051ca <quorem+0xc6>
  4051f4:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  4051f8:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  4051fc:	b982      	cbnz	r2, 405220 <quorem+0x11c>
  4051fe:	1f1a      	subs	r2, r3, #4
  405200:	4593      	cmp	fp, r2
  405202:	d20b      	bcs.n	40521c <quorem+0x118>
  405204:	f853 2c04 	ldr.w	r2, [r3, #-4]
  405208:	b942      	cbnz	r2, 40521c <quorem+0x118>
  40520a:	3b08      	subs	r3, #8
  40520c:	e002      	b.n	405214 <quorem+0x110>
  40520e:	681a      	ldr	r2, [r3, #0]
  405210:	3b04      	subs	r3, #4
  405212:	b91a      	cbnz	r2, 40521c <quorem+0x118>
  405214:	459b      	cmp	fp, r3
  405216:	f108 38ff 	add.w	r8, r8, #4294967295
  40521a:	d3f8      	bcc.n	40520e <quorem+0x10a>
  40521c:	f8c4 8010 	str.w	r8, [r4, #16]
  405220:	4648      	mov	r0, r9
  405222:	b003      	add	sp, #12
  405224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405228:	2000      	movs	r0, #0
  40522a:	4770      	bx	lr
  40522c:	0000      	movs	r0, r0
	...

00405230 <_dtoa_r>:
  405230:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405234:	6c01      	ldr	r1, [r0, #64]	; 0x40
  405236:	b09b      	sub	sp, #108	; 0x6c
  405238:	4604      	mov	r4, r0
  40523a:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40523c:	4692      	mov	sl, r2
  40523e:	469b      	mov	fp, r3
  405240:	b141      	cbz	r1, 405254 <_dtoa_r+0x24>
  405242:	6c42      	ldr	r2, [r0, #68]	; 0x44
  405244:	604a      	str	r2, [r1, #4]
  405246:	2301      	movs	r3, #1
  405248:	4093      	lsls	r3, r2
  40524a:	608b      	str	r3, [r1, #8]
  40524c:	f001 fb44 	bl	4068d8 <_Bfree>
  405250:	2300      	movs	r3, #0
  405252:	6423      	str	r3, [r4, #64]	; 0x40
  405254:	f1bb 0f00 	cmp.w	fp, #0
  405258:	465d      	mov	r5, fp
  40525a:	db35      	blt.n	4052c8 <_dtoa_r+0x98>
  40525c:	2300      	movs	r3, #0
  40525e:	6033      	str	r3, [r6, #0]
  405260:	4b9d      	ldr	r3, [pc, #628]	; (4054d8 <_dtoa_r+0x2a8>)
  405262:	43ab      	bics	r3, r5
  405264:	d015      	beq.n	405292 <_dtoa_r+0x62>
  405266:	4650      	mov	r0, sl
  405268:	4659      	mov	r1, fp
  40526a:	2200      	movs	r2, #0
  40526c:	2300      	movs	r3, #0
  40526e:	f002 ff21 	bl	4080b4 <__aeabi_dcmpeq>
  405272:	4680      	mov	r8, r0
  405274:	2800      	cmp	r0, #0
  405276:	d02d      	beq.n	4052d4 <_dtoa_r+0xa4>
  405278:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40527a:	2301      	movs	r3, #1
  40527c:	6013      	str	r3, [r2, #0]
  40527e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405280:	2b00      	cmp	r3, #0
  405282:	f000 80bd 	beq.w	405400 <_dtoa_r+0x1d0>
  405286:	4895      	ldr	r0, [pc, #596]	; (4054dc <_dtoa_r+0x2ac>)
  405288:	6018      	str	r0, [r3, #0]
  40528a:	3801      	subs	r0, #1
  40528c:	b01b      	add	sp, #108	; 0x6c
  40528e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405292:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405294:	f242 730f 	movw	r3, #9999	; 0x270f
  405298:	6013      	str	r3, [r2, #0]
  40529a:	f1ba 0f00 	cmp.w	sl, #0
  40529e:	d10d      	bne.n	4052bc <_dtoa_r+0x8c>
  4052a0:	f3c5 0513 	ubfx	r5, r5, #0, #20
  4052a4:	b955      	cbnz	r5, 4052bc <_dtoa_r+0x8c>
  4052a6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4052a8:	488d      	ldr	r0, [pc, #564]	; (4054e0 <_dtoa_r+0x2b0>)
  4052aa:	2b00      	cmp	r3, #0
  4052ac:	d0ee      	beq.n	40528c <_dtoa_r+0x5c>
  4052ae:	f100 0308 	add.w	r3, r0, #8
  4052b2:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  4052b4:	6013      	str	r3, [r2, #0]
  4052b6:	b01b      	add	sp, #108	; 0x6c
  4052b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052bc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4052be:	4889      	ldr	r0, [pc, #548]	; (4054e4 <_dtoa_r+0x2b4>)
  4052c0:	2b00      	cmp	r3, #0
  4052c2:	d0e3      	beq.n	40528c <_dtoa_r+0x5c>
  4052c4:	1cc3      	adds	r3, r0, #3
  4052c6:	e7f4      	b.n	4052b2 <_dtoa_r+0x82>
  4052c8:	2301      	movs	r3, #1
  4052ca:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  4052ce:	6033      	str	r3, [r6, #0]
  4052d0:	46ab      	mov	fp, r5
  4052d2:	e7c5      	b.n	405260 <_dtoa_r+0x30>
  4052d4:	aa18      	add	r2, sp, #96	; 0x60
  4052d6:	ab19      	add	r3, sp, #100	; 0x64
  4052d8:	9201      	str	r2, [sp, #4]
  4052da:	9300      	str	r3, [sp, #0]
  4052dc:	4652      	mov	r2, sl
  4052de:	465b      	mov	r3, fp
  4052e0:	4620      	mov	r0, r4
  4052e2:	f001 fd71 	bl	406dc8 <__d2b>
  4052e6:	0d2b      	lsrs	r3, r5, #20
  4052e8:	4681      	mov	r9, r0
  4052ea:	d071      	beq.n	4053d0 <_dtoa_r+0x1a0>
  4052ec:	f3cb 0213 	ubfx	r2, fp, #0, #20
  4052f0:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  4052f4:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4052f6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  4052fa:	4650      	mov	r0, sl
  4052fc:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  405300:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  405304:	2200      	movs	r2, #0
  405306:	4b78      	ldr	r3, [pc, #480]	; (4054e8 <_dtoa_r+0x2b8>)
  405308:	f002 fab8 	bl	40787c <__aeabi_dsub>
  40530c:	a36c      	add	r3, pc, #432	; (adr r3, 4054c0 <_dtoa_r+0x290>)
  40530e:	e9d3 2300 	ldrd	r2, r3, [r3]
  405312:	f002 fc67 	bl	407be4 <__aeabi_dmul>
  405316:	a36c      	add	r3, pc, #432	; (adr r3, 4054c8 <_dtoa_r+0x298>)
  405318:	e9d3 2300 	ldrd	r2, r3, [r3]
  40531c:	f002 fab0 	bl	407880 <__adddf3>
  405320:	e9cd 0102 	strd	r0, r1, [sp, #8]
  405324:	4630      	mov	r0, r6
  405326:	f002 fbf7 	bl	407b18 <__aeabi_i2d>
  40532a:	a369      	add	r3, pc, #420	; (adr r3, 4054d0 <_dtoa_r+0x2a0>)
  40532c:	e9d3 2300 	ldrd	r2, r3, [r3]
  405330:	f002 fc58 	bl	407be4 <__aeabi_dmul>
  405334:	4602      	mov	r2, r0
  405336:	460b      	mov	r3, r1
  405338:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40533c:	f002 faa0 	bl	407880 <__adddf3>
  405340:	e9cd 0104 	strd	r0, r1, [sp, #16]
  405344:	f002 fefe 	bl	408144 <__aeabi_d2iz>
  405348:	2200      	movs	r2, #0
  40534a:	9002      	str	r0, [sp, #8]
  40534c:	2300      	movs	r3, #0
  40534e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405352:	f002 feb9 	bl	4080c8 <__aeabi_dcmplt>
  405356:	2800      	cmp	r0, #0
  405358:	f040 8173 	bne.w	405642 <_dtoa_r+0x412>
  40535c:	9d02      	ldr	r5, [sp, #8]
  40535e:	2d16      	cmp	r5, #22
  405360:	f200 815d 	bhi.w	40561e <_dtoa_r+0x3ee>
  405364:	4b61      	ldr	r3, [pc, #388]	; (4054ec <_dtoa_r+0x2bc>)
  405366:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40536a:	e9d3 0100 	ldrd	r0, r1, [r3]
  40536e:	4652      	mov	r2, sl
  405370:	465b      	mov	r3, fp
  405372:	f002 fec7 	bl	408104 <__aeabi_dcmpgt>
  405376:	2800      	cmp	r0, #0
  405378:	f000 81c5 	beq.w	405706 <_dtoa_r+0x4d6>
  40537c:	1e6b      	subs	r3, r5, #1
  40537e:	9302      	str	r3, [sp, #8]
  405380:	2300      	movs	r3, #0
  405382:	930e      	str	r3, [sp, #56]	; 0x38
  405384:	1bbf      	subs	r7, r7, r6
  405386:	1e7b      	subs	r3, r7, #1
  405388:	9306      	str	r3, [sp, #24]
  40538a:	f100 8154 	bmi.w	405636 <_dtoa_r+0x406>
  40538e:	2300      	movs	r3, #0
  405390:	9308      	str	r3, [sp, #32]
  405392:	9b02      	ldr	r3, [sp, #8]
  405394:	2b00      	cmp	r3, #0
  405396:	f2c0 8145 	blt.w	405624 <_dtoa_r+0x3f4>
  40539a:	9a06      	ldr	r2, [sp, #24]
  40539c:	930d      	str	r3, [sp, #52]	; 0x34
  40539e:	4611      	mov	r1, r2
  4053a0:	4419      	add	r1, r3
  4053a2:	2300      	movs	r3, #0
  4053a4:	9106      	str	r1, [sp, #24]
  4053a6:	930c      	str	r3, [sp, #48]	; 0x30
  4053a8:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4053aa:	2b09      	cmp	r3, #9
  4053ac:	d82a      	bhi.n	405404 <_dtoa_r+0x1d4>
  4053ae:	2b05      	cmp	r3, #5
  4053b0:	f340 865b 	ble.w	40606a <_dtoa_r+0xe3a>
  4053b4:	3b04      	subs	r3, #4
  4053b6:	9324      	str	r3, [sp, #144]	; 0x90
  4053b8:	2500      	movs	r5, #0
  4053ba:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4053bc:	3b02      	subs	r3, #2
  4053be:	2b03      	cmp	r3, #3
  4053c0:	f200 8642 	bhi.w	406048 <_dtoa_r+0xe18>
  4053c4:	e8df f013 	tbh	[pc, r3, lsl #1]
  4053c8:	02c903d4 	.word	0x02c903d4
  4053cc:	046103df 	.word	0x046103df
  4053d0:	9f18      	ldr	r7, [sp, #96]	; 0x60
  4053d2:	9e19      	ldr	r6, [sp, #100]	; 0x64
  4053d4:	443e      	add	r6, r7
  4053d6:	f206 4332 	addw	r3, r6, #1074	; 0x432
  4053da:	2b20      	cmp	r3, #32
  4053dc:	f340 818e 	ble.w	4056fc <_dtoa_r+0x4cc>
  4053e0:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  4053e4:	f206 4012 	addw	r0, r6, #1042	; 0x412
  4053e8:	409d      	lsls	r5, r3
  4053ea:	fa2a f000 	lsr.w	r0, sl, r0
  4053ee:	4328      	orrs	r0, r5
  4053f0:	f002 fb82 	bl	407af8 <__aeabi_ui2d>
  4053f4:	2301      	movs	r3, #1
  4053f6:	3e01      	subs	r6, #1
  4053f8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  4053fc:	9314      	str	r3, [sp, #80]	; 0x50
  4053fe:	e781      	b.n	405304 <_dtoa_r+0xd4>
  405400:	483b      	ldr	r0, [pc, #236]	; (4054f0 <_dtoa_r+0x2c0>)
  405402:	e743      	b.n	40528c <_dtoa_r+0x5c>
  405404:	2100      	movs	r1, #0
  405406:	6461      	str	r1, [r4, #68]	; 0x44
  405408:	4620      	mov	r0, r4
  40540a:	9125      	str	r1, [sp, #148]	; 0x94
  40540c:	f001 fa3e 	bl	40688c <_Balloc>
  405410:	f04f 33ff 	mov.w	r3, #4294967295
  405414:	930a      	str	r3, [sp, #40]	; 0x28
  405416:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405418:	930f      	str	r3, [sp, #60]	; 0x3c
  40541a:	2301      	movs	r3, #1
  40541c:	9004      	str	r0, [sp, #16]
  40541e:	6420      	str	r0, [r4, #64]	; 0x40
  405420:	9224      	str	r2, [sp, #144]	; 0x90
  405422:	930b      	str	r3, [sp, #44]	; 0x2c
  405424:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405426:	2b00      	cmp	r3, #0
  405428:	f2c0 80d9 	blt.w	4055de <_dtoa_r+0x3ae>
  40542c:	9a02      	ldr	r2, [sp, #8]
  40542e:	2a0e      	cmp	r2, #14
  405430:	f300 80d5 	bgt.w	4055de <_dtoa_r+0x3ae>
  405434:	4b2d      	ldr	r3, [pc, #180]	; (4054ec <_dtoa_r+0x2bc>)
  405436:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40543a:	e9d3 2300 	ldrd	r2, r3, [r3]
  40543e:	e9cd 2308 	strd	r2, r3, [sp, #32]
  405442:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405444:	2b00      	cmp	r3, #0
  405446:	f2c0 83ba 	blt.w	405bbe <_dtoa_r+0x98e>
  40544a:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40544e:	4650      	mov	r0, sl
  405450:	462a      	mov	r2, r5
  405452:	4633      	mov	r3, r6
  405454:	4659      	mov	r1, fp
  405456:	f002 fcef 	bl	407e38 <__aeabi_ddiv>
  40545a:	f002 fe73 	bl	408144 <__aeabi_d2iz>
  40545e:	4680      	mov	r8, r0
  405460:	f002 fb5a 	bl	407b18 <__aeabi_i2d>
  405464:	462a      	mov	r2, r5
  405466:	4633      	mov	r3, r6
  405468:	f002 fbbc 	bl	407be4 <__aeabi_dmul>
  40546c:	460b      	mov	r3, r1
  40546e:	4602      	mov	r2, r0
  405470:	4659      	mov	r1, fp
  405472:	4650      	mov	r0, sl
  405474:	f002 fa02 	bl	40787c <__aeabi_dsub>
  405478:	9d04      	ldr	r5, [sp, #16]
  40547a:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40547e:	702b      	strb	r3, [r5, #0]
  405480:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405482:	2b01      	cmp	r3, #1
  405484:	4606      	mov	r6, r0
  405486:	460f      	mov	r7, r1
  405488:	f105 0501 	add.w	r5, r5, #1
  40548c:	d068      	beq.n	405560 <_dtoa_r+0x330>
  40548e:	2200      	movs	r2, #0
  405490:	4b18      	ldr	r3, [pc, #96]	; (4054f4 <_dtoa_r+0x2c4>)
  405492:	f002 fba7 	bl	407be4 <__aeabi_dmul>
  405496:	2200      	movs	r2, #0
  405498:	2300      	movs	r3, #0
  40549a:	4606      	mov	r6, r0
  40549c:	460f      	mov	r7, r1
  40549e:	f002 fe09 	bl	4080b4 <__aeabi_dcmpeq>
  4054a2:	2800      	cmp	r0, #0
  4054a4:	f040 8088 	bne.w	4055b8 <_dtoa_r+0x388>
  4054a8:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  4054ac:	f04f 0a00 	mov.w	sl, #0
  4054b0:	f8df b040 	ldr.w	fp, [pc, #64]	; 4054f4 <_dtoa_r+0x2c4>
  4054b4:	940c      	str	r4, [sp, #48]	; 0x30
  4054b6:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  4054ba:	e028      	b.n	40550e <_dtoa_r+0x2de>
  4054bc:	f3af 8000 	nop.w
  4054c0:	636f4361 	.word	0x636f4361
  4054c4:	3fd287a7 	.word	0x3fd287a7
  4054c8:	8b60c8b3 	.word	0x8b60c8b3
  4054cc:	3fc68a28 	.word	0x3fc68a28
  4054d0:	509f79fb 	.word	0x509f79fb
  4054d4:	3fd34413 	.word	0x3fd34413
  4054d8:	7ff00000 	.word	0x7ff00000
  4054dc:	00408ee1 	.word	0x00408ee1
  4054e0:	00408f04 	.word	0x00408f04
  4054e4:	00408f10 	.word	0x00408f10
  4054e8:	3ff80000 	.word	0x3ff80000
  4054ec:	00408f40 	.word	0x00408f40
  4054f0:	00408ee0 	.word	0x00408ee0
  4054f4:	40240000 	.word	0x40240000
  4054f8:	f002 fb74 	bl	407be4 <__aeabi_dmul>
  4054fc:	2200      	movs	r2, #0
  4054fe:	2300      	movs	r3, #0
  405500:	4606      	mov	r6, r0
  405502:	460f      	mov	r7, r1
  405504:	f002 fdd6 	bl	4080b4 <__aeabi_dcmpeq>
  405508:	2800      	cmp	r0, #0
  40550a:	f040 83c1 	bne.w	405c90 <_dtoa_r+0xa60>
  40550e:	4642      	mov	r2, r8
  405510:	464b      	mov	r3, r9
  405512:	4630      	mov	r0, r6
  405514:	4639      	mov	r1, r7
  405516:	f002 fc8f 	bl	407e38 <__aeabi_ddiv>
  40551a:	f002 fe13 	bl	408144 <__aeabi_d2iz>
  40551e:	4604      	mov	r4, r0
  405520:	f002 fafa 	bl	407b18 <__aeabi_i2d>
  405524:	4642      	mov	r2, r8
  405526:	464b      	mov	r3, r9
  405528:	f002 fb5c 	bl	407be4 <__aeabi_dmul>
  40552c:	4602      	mov	r2, r0
  40552e:	460b      	mov	r3, r1
  405530:	4630      	mov	r0, r6
  405532:	4639      	mov	r1, r7
  405534:	f002 f9a2 	bl	40787c <__aeabi_dsub>
  405538:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40553c:	9e04      	ldr	r6, [sp, #16]
  40553e:	f805 eb01 	strb.w	lr, [r5], #1
  405542:	eba5 0e06 	sub.w	lr, r5, r6
  405546:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  405548:	45b6      	cmp	lr, r6
  40554a:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40554e:	4652      	mov	r2, sl
  405550:	465b      	mov	r3, fp
  405552:	d1d1      	bne.n	4054f8 <_dtoa_r+0x2c8>
  405554:	46a0      	mov	r8, r4
  405556:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40555a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40555c:	4606      	mov	r6, r0
  40555e:	460f      	mov	r7, r1
  405560:	4632      	mov	r2, r6
  405562:	463b      	mov	r3, r7
  405564:	4630      	mov	r0, r6
  405566:	4639      	mov	r1, r7
  405568:	f002 f98a 	bl	407880 <__adddf3>
  40556c:	4606      	mov	r6, r0
  40556e:	460f      	mov	r7, r1
  405570:	4602      	mov	r2, r0
  405572:	460b      	mov	r3, r1
  405574:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405578:	f002 fda6 	bl	4080c8 <__aeabi_dcmplt>
  40557c:	b948      	cbnz	r0, 405592 <_dtoa_r+0x362>
  40557e:	4632      	mov	r2, r6
  405580:	463b      	mov	r3, r7
  405582:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405586:	f002 fd95 	bl	4080b4 <__aeabi_dcmpeq>
  40558a:	b1a8      	cbz	r0, 4055b8 <_dtoa_r+0x388>
  40558c:	f018 0f01 	tst.w	r8, #1
  405590:	d012      	beq.n	4055b8 <_dtoa_r+0x388>
  405592:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405596:	9a04      	ldr	r2, [sp, #16]
  405598:	1e6b      	subs	r3, r5, #1
  40559a:	e004      	b.n	4055a6 <_dtoa_r+0x376>
  40559c:	429a      	cmp	r2, r3
  40559e:	f000 8401 	beq.w	405da4 <_dtoa_r+0xb74>
  4055a2:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  4055a6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  4055aa:	f103 0501 	add.w	r5, r3, #1
  4055ae:	d0f5      	beq.n	40559c <_dtoa_r+0x36c>
  4055b0:	f108 0801 	add.w	r8, r8, #1
  4055b4:	f883 8000 	strb.w	r8, [r3]
  4055b8:	4649      	mov	r1, r9
  4055ba:	4620      	mov	r0, r4
  4055bc:	f001 f98c 	bl	4068d8 <_Bfree>
  4055c0:	2200      	movs	r2, #0
  4055c2:	9b02      	ldr	r3, [sp, #8]
  4055c4:	702a      	strb	r2, [r5, #0]
  4055c6:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4055c8:	3301      	adds	r3, #1
  4055ca:	6013      	str	r3, [r2, #0]
  4055cc:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4055ce:	2b00      	cmp	r3, #0
  4055d0:	f000 839e 	beq.w	405d10 <_dtoa_r+0xae0>
  4055d4:	9804      	ldr	r0, [sp, #16]
  4055d6:	601d      	str	r5, [r3, #0]
  4055d8:	b01b      	add	sp, #108	; 0x6c
  4055da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4055de:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4055e0:	2a00      	cmp	r2, #0
  4055e2:	d03e      	beq.n	405662 <_dtoa_r+0x432>
  4055e4:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4055e6:	2a01      	cmp	r2, #1
  4055e8:	f340 8311 	ble.w	405c0e <_dtoa_r+0x9de>
  4055ec:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4055ee:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4055f0:	1e5f      	subs	r7, r3, #1
  4055f2:	42ba      	cmp	r2, r7
  4055f4:	f2c0 838f 	blt.w	405d16 <_dtoa_r+0xae6>
  4055f8:	1bd7      	subs	r7, r2, r7
  4055fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4055fc:	2b00      	cmp	r3, #0
  4055fe:	f2c0 848b 	blt.w	405f18 <_dtoa_r+0xce8>
  405602:	9d08      	ldr	r5, [sp, #32]
  405604:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405606:	9a08      	ldr	r2, [sp, #32]
  405608:	441a      	add	r2, r3
  40560a:	9208      	str	r2, [sp, #32]
  40560c:	9a06      	ldr	r2, [sp, #24]
  40560e:	2101      	movs	r1, #1
  405610:	441a      	add	r2, r3
  405612:	4620      	mov	r0, r4
  405614:	9206      	str	r2, [sp, #24]
  405616:	f001 f9f9 	bl	406a0c <__i2b>
  40561a:	4606      	mov	r6, r0
  40561c:	e024      	b.n	405668 <_dtoa_r+0x438>
  40561e:	2301      	movs	r3, #1
  405620:	930e      	str	r3, [sp, #56]	; 0x38
  405622:	e6af      	b.n	405384 <_dtoa_r+0x154>
  405624:	9a08      	ldr	r2, [sp, #32]
  405626:	9b02      	ldr	r3, [sp, #8]
  405628:	1ad2      	subs	r2, r2, r3
  40562a:	425b      	negs	r3, r3
  40562c:	930c      	str	r3, [sp, #48]	; 0x30
  40562e:	2300      	movs	r3, #0
  405630:	9208      	str	r2, [sp, #32]
  405632:	930d      	str	r3, [sp, #52]	; 0x34
  405634:	e6b8      	b.n	4053a8 <_dtoa_r+0x178>
  405636:	f1c7 0301 	rsb	r3, r7, #1
  40563a:	9308      	str	r3, [sp, #32]
  40563c:	2300      	movs	r3, #0
  40563e:	9306      	str	r3, [sp, #24]
  405640:	e6a7      	b.n	405392 <_dtoa_r+0x162>
  405642:	9d02      	ldr	r5, [sp, #8]
  405644:	4628      	mov	r0, r5
  405646:	f002 fa67 	bl	407b18 <__aeabi_i2d>
  40564a:	4602      	mov	r2, r0
  40564c:	460b      	mov	r3, r1
  40564e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  405652:	f002 fd2f 	bl	4080b4 <__aeabi_dcmpeq>
  405656:	2800      	cmp	r0, #0
  405658:	f47f ae80 	bne.w	40535c <_dtoa_r+0x12c>
  40565c:	1e6b      	subs	r3, r5, #1
  40565e:	9302      	str	r3, [sp, #8]
  405660:	e67c      	b.n	40535c <_dtoa_r+0x12c>
  405662:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405664:	9d08      	ldr	r5, [sp, #32]
  405666:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  405668:	2d00      	cmp	r5, #0
  40566a:	dd0c      	ble.n	405686 <_dtoa_r+0x456>
  40566c:	9906      	ldr	r1, [sp, #24]
  40566e:	2900      	cmp	r1, #0
  405670:	460b      	mov	r3, r1
  405672:	dd08      	ble.n	405686 <_dtoa_r+0x456>
  405674:	42a9      	cmp	r1, r5
  405676:	9a08      	ldr	r2, [sp, #32]
  405678:	bfa8      	it	ge
  40567a:	462b      	movge	r3, r5
  40567c:	1ad2      	subs	r2, r2, r3
  40567e:	1aed      	subs	r5, r5, r3
  405680:	1acb      	subs	r3, r1, r3
  405682:	9208      	str	r2, [sp, #32]
  405684:	9306      	str	r3, [sp, #24]
  405686:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405688:	b1d3      	cbz	r3, 4056c0 <_dtoa_r+0x490>
  40568a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40568c:	2b00      	cmp	r3, #0
  40568e:	f000 82b7 	beq.w	405c00 <_dtoa_r+0x9d0>
  405692:	2f00      	cmp	r7, #0
  405694:	dd10      	ble.n	4056b8 <_dtoa_r+0x488>
  405696:	4631      	mov	r1, r6
  405698:	463a      	mov	r2, r7
  40569a:	4620      	mov	r0, r4
  40569c:	f001 fa52 	bl	406b44 <__pow5mult>
  4056a0:	464a      	mov	r2, r9
  4056a2:	4601      	mov	r1, r0
  4056a4:	4606      	mov	r6, r0
  4056a6:	4620      	mov	r0, r4
  4056a8:	f001 f9ba 	bl	406a20 <__multiply>
  4056ac:	4649      	mov	r1, r9
  4056ae:	4680      	mov	r8, r0
  4056b0:	4620      	mov	r0, r4
  4056b2:	f001 f911 	bl	4068d8 <_Bfree>
  4056b6:	46c1      	mov	r9, r8
  4056b8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4056ba:	1bda      	subs	r2, r3, r7
  4056bc:	f040 82a1 	bne.w	405c02 <_dtoa_r+0x9d2>
  4056c0:	2101      	movs	r1, #1
  4056c2:	4620      	mov	r0, r4
  4056c4:	f001 f9a2 	bl	406a0c <__i2b>
  4056c8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4056ca:	2b00      	cmp	r3, #0
  4056cc:	4680      	mov	r8, r0
  4056ce:	dd1c      	ble.n	40570a <_dtoa_r+0x4da>
  4056d0:	4601      	mov	r1, r0
  4056d2:	461a      	mov	r2, r3
  4056d4:	4620      	mov	r0, r4
  4056d6:	f001 fa35 	bl	406b44 <__pow5mult>
  4056da:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4056dc:	2b01      	cmp	r3, #1
  4056de:	4680      	mov	r8, r0
  4056e0:	f340 8254 	ble.w	405b8c <_dtoa_r+0x95c>
  4056e4:	2300      	movs	r3, #0
  4056e6:	930c      	str	r3, [sp, #48]	; 0x30
  4056e8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4056ec:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4056f0:	6918      	ldr	r0, [r3, #16]
  4056f2:	f001 f93b 	bl	40696c <__hi0bits>
  4056f6:	f1c0 0020 	rsb	r0, r0, #32
  4056fa:	e010      	b.n	40571e <_dtoa_r+0x4ee>
  4056fc:	f1c3 0520 	rsb	r5, r3, #32
  405700:	fa0a f005 	lsl.w	r0, sl, r5
  405704:	e674      	b.n	4053f0 <_dtoa_r+0x1c0>
  405706:	900e      	str	r0, [sp, #56]	; 0x38
  405708:	e63c      	b.n	405384 <_dtoa_r+0x154>
  40570a:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40570c:	2b01      	cmp	r3, #1
  40570e:	f340 8287 	ble.w	405c20 <_dtoa_r+0x9f0>
  405712:	2300      	movs	r3, #0
  405714:	930c      	str	r3, [sp, #48]	; 0x30
  405716:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405718:	2001      	movs	r0, #1
  40571a:	2b00      	cmp	r3, #0
  40571c:	d1e4      	bne.n	4056e8 <_dtoa_r+0x4b8>
  40571e:	9a06      	ldr	r2, [sp, #24]
  405720:	4410      	add	r0, r2
  405722:	f010 001f 	ands.w	r0, r0, #31
  405726:	f000 80a1 	beq.w	40586c <_dtoa_r+0x63c>
  40572a:	f1c0 0320 	rsb	r3, r0, #32
  40572e:	2b04      	cmp	r3, #4
  405730:	f340 849e 	ble.w	406070 <_dtoa_r+0xe40>
  405734:	9b08      	ldr	r3, [sp, #32]
  405736:	f1c0 001c 	rsb	r0, r0, #28
  40573a:	4403      	add	r3, r0
  40573c:	9308      	str	r3, [sp, #32]
  40573e:	4613      	mov	r3, r2
  405740:	4403      	add	r3, r0
  405742:	4405      	add	r5, r0
  405744:	9306      	str	r3, [sp, #24]
  405746:	9b08      	ldr	r3, [sp, #32]
  405748:	2b00      	cmp	r3, #0
  40574a:	dd05      	ble.n	405758 <_dtoa_r+0x528>
  40574c:	4649      	mov	r1, r9
  40574e:	461a      	mov	r2, r3
  405750:	4620      	mov	r0, r4
  405752:	f001 fa47 	bl	406be4 <__lshift>
  405756:	4681      	mov	r9, r0
  405758:	9b06      	ldr	r3, [sp, #24]
  40575a:	2b00      	cmp	r3, #0
  40575c:	dd05      	ble.n	40576a <_dtoa_r+0x53a>
  40575e:	4641      	mov	r1, r8
  405760:	461a      	mov	r2, r3
  405762:	4620      	mov	r0, r4
  405764:	f001 fa3e 	bl	406be4 <__lshift>
  405768:	4680      	mov	r8, r0
  40576a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40576c:	2b00      	cmp	r3, #0
  40576e:	f040 8086 	bne.w	40587e <_dtoa_r+0x64e>
  405772:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405774:	2b00      	cmp	r3, #0
  405776:	f340 8266 	ble.w	405c46 <_dtoa_r+0xa16>
  40577a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40577c:	2b00      	cmp	r3, #0
  40577e:	f000 8098 	beq.w	4058b2 <_dtoa_r+0x682>
  405782:	2d00      	cmp	r5, #0
  405784:	dd05      	ble.n	405792 <_dtoa_r+0x562>
  405786:	4631      	mov	r1, r6
  405788:	462a      	mov	r2, r5
  40578a:	4620      	mov	r0, r4
  40578c:	f001 fa2a 	bl	406be4 <__lshift>
  405790:	4606      	mov	r6, r0
  405792:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405794:	2b00      	cmp	r3, #0
  405796:	f040 8337 	bne.w	405e08 <_dtoa_r+0xbd8>
  40579a:	9606      	str	r6, [sp, #24]
  40579c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40579e:	9a04      	ldr	r2, [sp, #16]
  4057a0:	f8dd b018 	ldr.w	fp, [sp, #24]
  4057a4:	3b01      	subs	r3, #1
  4057a6:	18d3      	adds	r3, r2, r3
  4057a8:	930b      	str	r3, [sp, #44]	; 0x2c
  4057aa:	f00a 0301 	and.w	r3, sl, #1
  4057ae:	930c      	str	r3, [sp, #48]	; 0x30
  4057b0:	4617      	mov	r7, r2
  4057b2:	46c2      	mov	sl, r8
  4057b4:	4651      	mov	r1, sl
  4057b6:	4648      	mov	r0, r9
  4057b8:	f7ff fca4 	bl	405104 <quorem>
  4057bc:	4631      	mov	r1, r6
  4057be:	4605      	mov	r5, r0
  4057c0:	4648      	mov	r0, r9
  4057c2:	f001 fa61 	bl	406c88 <__mcmp>
  4057c6:	465a      	mov	r2, fp
  4057c8:	900a      	str	r0, [sp, #40]	; 0x28
  4057ca:	4651      	mov	r1, sl
  4057cc:	4620      	mov	r0, r4
  4057ce:	f001 fa77 	bl	406cc0 <__mdiff>
  4057d2:	68c2      	ldr	r2, [r0, #12]
  4057d4:	4680      	mov	r8, r0
  4057d6:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4057da:	2a00      	cmp	r2, #0
  4057dc:	f040 822b 	bne.w	405c36 <_dtoa_r+0xa06>
  4057e0:	4601      	mov	r1, r0
  4057e2:	4648      	mov	r0, r9
  4057e4:	9308      	str	r3, [sp, #32]
  4057e6:	f001 fa4f 	bl	406c88 <__mcmp>
  4057ea:	4641      	mov	r1, r8
  4057ec:	9006      	str	r0, [sp, #24]
  4057ee:	4620      	mov	r0, r4
  4057f0:	f001 f872 	bl	4068d8 <_Bfree>
  4057f4:	9a06      	ldr	r2, [sp, #24]
  4057f6:	9b08      	ldr	r3, [sp, #32]
  4057f8:	b932      	cbnz	r2, 405808 <_dtoa_r+0x5d8>
  4057fa:	9924      	ldr	r1, [sp, #144]	; 0x90
  4057fc:	b921      	cbnz	r1, 405808 <_dtoa_r+0x5d8>
  4057fe:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405800:	2a00      	cmp	r2, #0
  405802:	f000 83ef 	beq.w	405fe4 <_dtoa_r+0xdb4>
  405806:	9a24      	ldr	r2, [sp, #144]	; 0x90
  405808:	990a      	ldr	r1, [sp, #40]	; 0x28
  40580a:	2900      	cmp	r1, #0
  40580c:	f2c0 829f 	blt.w	405d4e <_dtoa_r+0xb1e>
  405810:	d105      	bne.n	40581e <_dtoa_r+0x5ee>
  405812:	9924      	ldr	r1, [sp, #144]	; 0x90
  405814:	b919      	cbnz	r1, 40581e <_dtoa_r+0x5ee>
  405816:	990c      	ldr	r1, [sp, #48]	; 0x30
  405818:	2900      	cmp	r1, #0
  40581a:	f000 8298 	beq.w	405d4e <_dtoa_r+0xb1e>
  40581e:	2a00      	cmp	r2, #0
  405820:	f300 8306 	bgt.w	405e30 <_dtoa_r+0xc00>
  405824:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405826:	703b      	strb	r3, [r7, #0]
  405828:	f107 0801 	add.w	r8, r7, #1
  40582c:	4297      	cmp	r7, r2
  40582e:	4645      	mov	r5, r8
  405830:	f000 830c 	beq.w	405e4c <_dtoa_r+0xc1c>
  405834:	4649      	mov	r1, r9
  405836:	2300      	movs	r3, #0
  405838:	220a      	movs	r2, #10
  40583a:	4620      	mov	r0, r4
  40583c:	f001 f856 	bl	4068ec <__multadd>
  405840:	455e      	cmp	r6, fp
  405842:	4681      	mov	r9, r0
  405844:	4631      	mov	r1, r6
  405846:	f04f 0300 	mov.w	r3, #0
  40584a:	f04f 020a 	mov.w	r2, #10
  40584e:	4620      	mov	r0, r4
  405850:	f000 81eb 	beq.w	405c2a <_dtoa_r+0x9fa>
  405854:	f001 f84a 	bl	4068ec <__multadd>
  405858:	4659      	mov	r1, fp
  40585a:	4606      	mov	r6, r0
  40585c:	2300      	movs	r3, #0
  40585e:	220a      	movs	r2, #10
  405860:	4620      	mov	r0, r4
  405862:	f001 f843 	bl	4068ec <__multadd>
  405866:	4647      	mov	r7, r8
  405868:	4683      	mov	fp, r0
  40586a:	e7a3      	b.n	4057b4 <_dtoa_r+0x584>
  40586c:	201c      	movs	r0, #28
  40586e:	9b08      	ldr	r3, [sp, #32]
  405870:	4403      	add	r3, r0
  405872:	9308      	str	r3, [sp, #32]
  405874:	9b06      	ldr	r3, [sp, #24]
  405876:	4403      	add	r3, r0
  405878:	4405      	add	r5, r0
  40587a:	9306      	str	r3, [sp, #24]
  40587c:	e763      	b.n	405746 <_dtoa_r+0x516>
  40587e:	4641      	mov	r1, r8
  405880:	4648      	mov	r0, r9
  405882:	f001 fa01 	bl	406c88 <__mcmp>
  405886:	2800      	cmp	r0, #0
  405888:	f6bf af73 	bge.w	405772 <_dtoa_r+0x542>
  40588c:	9f02      	ldr	r7, [sp, #8]
  40588e:	4649      	mov	r1, r9
  405890:	2300      	movs	r3, #0
  405892:	220a      	movs	r2, #10
  405894:	4620      	mov	r0, r4
  405896:	3f01      	subs	r7, #1
  405898:	9702      	str	r7, [sp, #8]
  40589a:	f001 f827 	bl	4068ec <__multadd>
  40589e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4058a0:	4681      	mov	r9, r0
  4058a2:	2b00      	cmp	r3, #0
  4058a4:	f040 83b6 	bne.w	406014 <_dtoa_r+0xde4>
  4058a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4058aa:	2b00      	cmp	r3, #0
  4058ac:	f340 83bf 	ble.w	40602e <_dtoa_r+0xdfe>
  4058b0:	930a      	str	r3, [sp, #40]	; 0x28
  4058b2:	f8dd b010 	ldr.w	fp, [sp, #16]
  4058b6:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  4058b8:	465d      	mov	r5, fp
  4058ba:	e002      	b.n	4058c2 <_dtoa_r+0x692>
  4058bc:	f001 f816 	bl	4068ec <__multadd>
  4058c0:	4681      	mov	r9, r0
  4058c2:	4641      	mov	r1, r8
  4058c4:	4648      	mov	r0, r9
  4058c6:	f7ff fc1d 	bl	405104 <quorem>
  4058ca:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4058ce:	f805 ab01 	strb.w	sl, [r5], #1
  4058d2:	eba5 030b 	sub.w	r3, r5, fp
  4058d6:	42bb      	cmp	r3, r7
  4058d8:	f04f 020a 	mov.w	r2, #10
  4058dc:	f04f 0300 	mov.w	r3, #0
  4058e0:	4649      	mov	r1, r9
  4058e2:	4620      	mov	r0, r4
  4058e4:	dbea      	blt.n	4058bc <_dtoa_r+0x68c>
  4058e6:	9b04      	ldr	r3, [sp, #16]
  4058e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4058ea:	2a01      	cmp	r2, #1
  4058ec:	bfac      	ite	ge
  4058ee:	189b      	addge	r3, r3, r2
  4058f0:	3301      	addlt	r3, #1
  4058f2:	461d      	mov	r5, r3
  4058f4:	f04f 0b00 	mov.w	fp, #0
  4058f8:	4649      	mov	r1, r9
  4058fa:	2201      	movs	r2, #1
  4058fc:	4620      	mov	r0, r4
  4058fe:	f001 f971 	bl	406be4 <__lshift>
  405902:	4641      	mov	r1, r8
  405904:	4681      	mov	r9, r0
  405906:	f001 f9bf 	bl	406c88 <__mcmp>
  40590a:	2800      	cmp	r0, #0
  40590c:	f340 823d 	ble.w	405d8a <_dtoa_r+0xb5a>
  405910:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  405914:	9904      	ldr	r1, [sp, #16]
  405916:	1e6b      	subs	r3, r5, #1
  405918:	e004      	b.n	405924 <_dtoa_r+0x6f4>
  40591a:	428b      	cmp	r3, r1
  40591c:	f000 81ae 	beq.w	405c7c <_dtoa_r+0xa4c>
  405920:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  405924:	2a39      	cmp	r2, #57	; 0x39
  405926:	f103 0501 	add.w	r5, r3, #1
  40592a:	d0f6      	beq.n	40591a <_dtoa_r+0x6ea>
  40592c:	3201      	adds	r2, #1
  40592e:	701a      	strb	r2, [r3, #0]
  405930:	4641      	mov	r1, r8
  405932:	4620      	mov	r0, r4
  405934:	f000 ffd0 	bl	4068d8 <_Bfree>
  405938:	2e00      	cmp	r6, #0
  40593a:	f43f ae3d 	beq.w	4055b8 <_dtoa_r+0x388>
  40593e:	f1bb 0f00 	cmp.w	fp, #0
  405942:	d005      	beq.n	405950 <_dtoa_r+0x720>
  405944:	45b3      	cmp	fp, r6
  405946:	d003      	beq.n	405950 <_dtoa_r+0x720>
  405948:	4659      	mov	r1, fp
  40594a:	4620      	mov	r0, r4
  40594c:	f000 ffc4 	bl	4068d8 <_Bfree>
  405950:	4631      	mov	r1, r6
  405952:	4620      	mov	r0, r4
  405954:	f000 ffc0 	bl	4068d8 <_Bfree>
  405958:	e62e      	b.n	4055b8 <_dtoa_r+0x388>
  40595a:	2300      	movs	r3, #0
  40595c:	930b      	str	r3, [sp, #44]	; 0x2c
  40595e:	9b02      	ldr	r3, [sp, #8]
  405960:	9a25      	ldr	r2, [sp, #148]	; 0x94
  405962:	4413      	add	r3, r2
  405964:	930f      	str	r3, [sp, #60]	; 0x3c
  405966:	3301      	adds	r3, #1
  405968:	2b01      	cmp	r3, #1
  40596a:	461f      	mov	r7, r3
  40596c:	461e      	mov	r6, r3
  40596e:	930a      	str	r3, [sp, #40]	; 0x28
  405970:	bfb8      	it	lt
  405972:	2701      	movlt	r7, #1
  405974:	2100      	movs	r1, #0
  405976:	2f17      	cmp	r7, #23
  405978:	6461      	str	r1, [r4, #68]	; 0x44
  40597a:	d90a      	bls.n	405992 <_dtoa_r+0x762>
  40597c:	2201      	movs	r2, #1
  40597e:	2304      	movs	r3, #4
  405980:	005b      	lsls	r3, r3, #1
  405982:	f103 0014 	add.w	r0, r3, #20
  405986:	4287      	cmp	r7, r0
  405988:	4611      	mov	r1, r2
  40598a:	f102 0201 	add.w	r2, r2, #1
  40598e:	d2f7      	bcs.n	405980 <_dtoa_r+0x750>
  405990:	6461      	str	r1, [r4, #68]	; 0x44
  405992:	4620      	mov	r0, r4
  405994:	f000 ff7a 	bl	40688c <_Balloc>
  405998:	2e0e      	cmp	r6, #14
  40599a:	9004      	str	r0, [sp, #16]
  40599c:	6420      	str	r0, [r4, #64]	; 0x40
  40599e:	f63f ad41 	bhi.w	405424 <_dtoa_r+0x1f4>
  4059a2:	2d00      	cmp	r5, #0
  4059a4:	f43f ad3e 	beq.w	405424 <_dtoa_r+0x1f4>
  4059a8:	9902      	ldr	r1, [sp, #8]
  4059aa:	2900      	cmp	r1, #0
  4059ac:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  4059b0:	f340 8202 	ble.w	405db8 <_dtoa_r+0xb88>
  4059b4:	4bb8      	ldr	r3, [pc, #736]	; (405c98 <_dtoa_r+0xa68>)
  4059b6:	f001 020f 	and.w	r2, r1, #15
  4059ba:	110d      	asrs	r5, r1, #4
  4059bc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4059c0:	06e9      	lsls	r1, r5, #27
  4059c2:	e9d3 6700 	ldrd	r6, r7, [r3]
  4059c6:	f140 81ae 	bpl.w	405d26 <_dtoa_r+0xaf6>
  4059ca:	4bb4      	ldr	r3, [pc, #720]	; (405c9c <_dtoa_r+0xa6c>)
  4059cc:	4650      	mov	r0, sl
  4059ce:	4659      	mov	r1, fp
  4059d0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4059d4:	f002 fa30 	bl	407e38 <__aeabi_ddiv>
  4059d8:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4059dc:	f005 050f 	and.w	r5, r5, #15
  4059e0:	f04f 0a03 	mov.w	sl, #3
  4059e4:	b18d      	cbz	r5, 405a0a <_dtoa_r+0x7da>
  4059e6:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 405c9c <_dtoa_r+0xa6c>
  4059ea:	07ea      	lsls	r2, r5, #31
  4059ec:	d509      	bpl.n	405a02 <_dtoa_r+0x7d2>
  4059ee:	4630      	mov	r0, r6
  4059f0:	4639      	mov	r1, r7
  4059f2:	e9d8 2300 	ldrd	r2, r3, [r8]
  4059f6:	f002 f8f5 	bl	407be4 <__aeabi_dmul>
  4059fa:	f10a 0a01 	add.w	sl, sl, #1
  4059fe:	4606      	mov	r6, r0
  405a00:	460f      	mov	r7, r1
  405a02:	106d      	asrs	r5, r5, #1
  405a04:	f108 0808 	add.w	r8, r8, #8
  405a08:	d1ef      	bne.n	4059ea <_dtoa_r+0x7ba>
  405a0a:	463b      	mov	r3, r7
  405a0c:	4632      	mov	r2, r6
  405a0e:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  405a12:	f002 fa11 	bl	407e38 <__aeabi_ddiv>
  405a16:	4607      	mov	r7, r0
  405a18:	4688      	mov	r8, r1
  405a1a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405a1c:	b143      	cbz	r3, 405a30 <_dtoa_r+0x800>
  405a1e:	2200      	movs	r2, #0
  405a20:	4b9f      	ldr	r3, [pc, #636]	; (405ca0 <_dtoa_r+0xa70>)
  405a22:	4638      	mov	r0, r7
  405a24:	4641      	mov	r1, r8
  405a26:	f002 fb4f 	bl	4080c8 <__aeabi_dcmplt>
  405a2a:	2800      	cmp	r0, #0
  405a2c:	f040 8286 	bne.w	405f3c <_dtoa_r+0xd0c>
  405a30:	4650      	mov	r0, sl
  405a32:	f002 f871 	bl	407b18 <__aeabi_i2d>
  405a36:	463a      	mov	r2, r7
  405a38:	4643      	mov	r3, r8
  405a3a:	f002 f8d3 	bl	407be4 <__aeabi_dmul>
  405a3e:	4b99      	ldr	r3, [pc, #612]	; (405ca4 <_dtoa_r+0xa74>)
  405a40:	2200      	movs	r2, #0
  405a42:	f001 ff1d 	bl	407880 <__adddf3>
  405a46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a48:	4605      	mov	r5, r0
  405a4a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405a4e:	2b00      	cmp	r3, #0
  405a50:	f000 813e 	beq.w	405cd0 <_dtoa_r+0xaa0>
  405a54:	9b02      	ldr	r3, [sp, #8]
  405a56:	9315      	str	r3, [sp, #84]	; 0x54
  405a58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405a5a:	9312      	str	r3, [sp, #72]	; 0x48
  405a5c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405a5e:	2b00      	cmp	r3, #0
  405a60:	f000 81fa 	beq.w	405e58 <_dtoa_r+0xc28>
  405a64:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405a66:	4b8c      	ldr	r3, [pc, #560]	; (405c98 <_dtoa_r+0xa68>)
  405a68:	498f      	ldr	r1, [pc, #572]	; (405ca8 <_dtoa_r+0xa78>)
  405a6a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405a6e:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  405a72:	2000      	movs	r0, #0
  405a74:	f002 f9e0 	bl	407e38 <__aeabi_ddiv>
  405a78:	462a      	mov	r2, r5
  405a7a:	4633      	mov	r3, r6
  405a7c:	f001 fefe 	bl	40787c <__aeabi_dsub>
  405a80:	4682      	mov	sl, r0
  405a82:	468b      	mov	fp, r1
  405a84:	4638      	mov	r0, r7
  405a86:	4641      	mov	r1, r8
  405a88:	f002 fb5c 	bl	408144 <__aeabi_d2iz>
  405a8c:	4605      	mov	r5, r0
  405a8e:	f002 f843 	bl	407b18 <__aeabi_i2d>
  405a92:	4602      	mov	r2, r0
  405a94:	460b      	mov	r3, r1
  405a96:	4638      	mov	r0, r7
  405a98:	4641      	mov	r1, r8
  405a9a:	f001 feef 	bl	40787c <__aeabi_dsub>
  405a9e:	3530      	adds	r5, #48	; 0x30
  405aa0:	fa5f f885 	uxtb.w	r8, r5
  405aa4:	9d04      	ldr	r5, [sp, #16]
  405aa6:	4606      	mov	r6, r0
  405aa8:	460f      	mov	r7, r1
  405aaa:	f885 8000 	strb.w	r8, [r5]
  405aae:	4602      	mov	r2, r0
  405ab0:	460b      	mov	r3, r1
  405ab2:	4650      	mov	r0, sl
  405ab4:	4659      	mov	r1, fp
  405ab6:	3501      	adds	r5, #1
  405ab8:	f002 fb24 	bl	408104 <__aeabi_dcmpgt>
  405abc:	2800      	cmp	r0, #0
  405abe:	d154      	bne.n	405b6a <_dtoa_r+0x93a>
  405ac0:	4632      	mov	r2, r6
  405ac2:	463b      	mov	r3, r7
  405ac4:	2000      	movs	r0, #0
  405ac6:	4976      	ldr	r1, [pc, #472]	; (405ca0 <_dtoa_r+0xa70>)
  405ac8:	f001 fed8 	bl	40787c <__aeabi_dsub>
  405acc:	4602      	mov	r2, r0
  405ace:	460b      	mov	r3, r1
  405ad0:	4650      	mov	r0, sl
  405ad2:	4659      	mov	r1, fp
  405ad4:	f002 fb16 	bl	408104 <__aeabi_dcmpgt>
  405ad8:	2800      	cmp	r0, #0
  405ada:	f040 8270 	bne.w	405fbe <_dtoa_r+0xd8e>
  405ade:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405ae0:	2a01      	cmp	r2, #1
  405ae2:	f000 8111 	beq.w	405d08 <_dtoa_r+0xad8>
  405ae6:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405ae8:	9a04      	ldr	r2, [sp, #16]
  405aea:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405aee:	4413      	add	r3, r2
  405af0:	4699      	mov	r9, r3
  405af2:	e00d      	b.n	405b10 <_dtoa_r+0x8e0>
  405af4:	2000      	movs	r0, #0
  405af6:	496a      	ldr	r1, [pc, #424]	; (405ca0 <_dtoa_r+0xa70>)
  405af8:	f001 fec0 	bl	40787c <__aeabi_dsub>
  405afc:	4652      	mov	r2, sl
  405afe:	465b      	mov	r3, fp
  405b00:	f002 fae2 	bl	4080c8 <__aeabi_dcmplt>
  405b04:	2800      	cmp	r0, #0
  405b06:	f040 8258 	bne.w	405fba <_dtoa_r+0xd8a>
  405b0a:	454d      	cmp	r5, r9
  405b0c:	f000 80fa 	beq.w	405d04 <_dtoa_r+0xad4>
  405b10:	4650      	mov	r0, sl
  405b12:	4659      	mov	r1, fp
  405b14:	2200      	movs	r2, #0
  405b16:	4b65      	ldr	r3, [pc, #404]	; (405cac <_dtoa_r+0xa7c>)
  405b18:	f002 f864 	bl	407be4 <__aeabi_dmul>
  405b1c:	2200      	movs	r2, #0
  405b1e:	4b63      	ldr	r3, [pc, #396]	; (405cac <_dtoa_r+0xa7c>)
  405b20:	4682      	mov	sl, r0
  405b22:	468b      	mov	fp, r1
  405b24:	4630      	mov	r0, r6
  405b26:	4639      	mov	r1, r7
  405b28:	f002 f85c 	bl	407be4 <__aeabi_dmul>
  405b2c:	460f      	mov	r7, r1
  405b2e:	4606      	mov	r6, r0
  405b30:	f002 fb08 	bl	408144 <__aeabi_d2iz>
  405b34:	4680      	mov	r8, r0
  405b36:	f001 ffef 	bl	407b18 <__aeabi_i2d>
  405b3a:	4602      	mov	r2, r0
  405b3c:	460b      	mov	r3, r1
  405b3e:	4630      	mov	r0, r6
  405b40:	4639      	mov	r1, r7
  405b42:	f001 fe9b 	bl	40787c <__aeabi_dsub>
  405b46:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405b4a:	fa5f f888 	uxtb.w	r8, r8
  405b4e:	4652      	mov	r2, sl
  405b50:	465b      	mov	r3, fp
  405b52:	f805 8b01 	strb.w	r8, [r5], #1
  405b56:	4606      	mov	r6, r0
  405b58:	460f      	mov	r7, r1
  405b5a:	f002 fab5 	bl	4080c8 <__aeabi_dcmplt>
  405b5e:	4632      	mov	r2, r6
  405b60:	463b      	mov	r3, r7
  405b62:	2800      	cmp	r0, #0
  405b64:	d0c6      	beq.n	405af4 <_dtoa_r+0x8c4>
  405b66:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405b6a:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405b6c:	9302      	str	r3, [sp, #8]
  405b6e:	e523      	b.n	4055b8 <_dtoa_r+0x388>
  405b70:	2300      	movs	r3, #0
  405b72:	930b      	str	r3, [sp, #44]	; 0x2c
  405b74:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405b76:	2b00      	cmp	r3, #0
  405b78:	f340 80dc 	ble.w	405d34 <_dtoa_r+0xb04>
  405b7c:	461f      	mov	r7, r3
  405b7e:	461e      	mov	r6, r3
  405b80:	930f      	str	r3, [sp, #60]	; 0x3c
  405b82:	930a      	str	r3, [sp, #40]	; 0x28
  405b84:	e6f6      	b.n	405974 <_dtoa_r+0x744>
  405b86:	2301      	movs	r3, #1
  405b88:	930b      	str	r3, [sp, #44]	; 0x2c
  405b8a:	e7f3      	b.n	405b74 <_dtoa_r+0x944>
  405b8c:	f1ba 0f00 	cmp.w	sl, #0
  405b90:	f47f ada8 	bne.w	4056e4 <_dtoa_r+0x4b4>
  405b94:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405b98:	2b00      	cmp	r3, #0
  405b9a:	f47f adba 	bne.w	405712 <_dtoa_r+0x4e2>
  405b9e:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  405ba2:	0d3f      	lsrs	r7, r7, #20
  405ba4:	053f      	lsls	r7, r7, #20
  405ba6:	2f00      	cmp	r7, #0
  405ba8:	f000 820d 	beq.w	405fc6 <_dtoa_r+0xd96>
  405bac:	9b08      	ldr	r3, [sp, #32]
  405bae:	3301      	adds	r3, #1
  405bb0:	9308      	str	r3, [sp, #32]
  405bb2:	9b06      	ldr	r3, [sp, #24]
  405bb4:	3301      	adds	r3, #1
  405bb6:	9306      	str	r3, [sp, #24]
  405bb8:	2301      	movs	r3, #1
  405bba:	930c      	str	r3, [sp, #48]	; 0x30
  405bbc:	e5ab      	b.n	405716 <_dtoa_r+0x4e6>
  405bbe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405bc0:	2b00      	cmp	r3, #0
  405bc2:	f73f ac42 	bgt.w	40544a <_dtoa_r+0x21a>
  405bc6:	f040 8221 	bne.w	40600c <_dtoa_r+0xddc>
  405bca:	2200      	movs	r2, #0
  405bcc:	4b38      	ldr	r3, [pc, #224]	; (405cb0 <_dtoa_r+0xa80>)
  405bce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405bd2:	f002 f807 	bl	407be4 <__aeabi_dmul>
  405bd6:	4652      	mov	r2, sl
  405bd8:	465b      	mov	r3, fp
  405bda:	f002 fa89 	bl	4080f0 <__aeabi_dcmpge>
  405bde:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  405be2:	4646      	mov	r6, r8
  405be4:	2800      	cmp	r0, #0
  405be6:	d041      	beq.n	405c6c <_dtoa_r+0xa3c>
  405be8:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405bea:	9d04      	ldr	r5, [sp, #16]
  405bec:	43db      	mvns	r3, r3
  405bee:	9302      	str	r3, [sp, #8]
  405bf0:	4641      	mov	r1, r8
  405bf2:	4620      	mov	r0, r4
  405bf4:	f000 fe70 	bl	4068d8 <_Bfree>
  405bf8:	2e00      	cmp	r6, #0
  405bfa:	f43f acdd 	beq.w	4055b8 <_dtoa_r+0x388>
  405bfe:	e6a7      	b.n	405950 <_dtoa_r+0x720>
  405c00:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  405c02:	4649      	mov	r1, r9
  405c04:	4620      	mov	r0, r4
  405c06:	f000 ff9d 	bl	406b44 <__pow5mult>
  405c0a:	4681      	mov	r9, r0
  405c0c:	e558      	b.n	4056c0 <_dtoa_r+0x490>
  405c0e:	9a14      	ldr	r2, [sp, #80]	; 0x50
  405c10:	2a00      	cmp	r2, #0
  405c12:	f000 8187 	beq.w	405f24 <_dtoa_r+0xcf4>
  405c16:	f203 4333 	addw	r3, r3, #1075	; 0x433
  405c1a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405c1c:	9d08      	ldr	r5, [sp, #32]
  405c1e:	e4f2      	b.n	405606 <_dtoa_r+0x3d6>
  405c20:	f1ba 0f00 	cmp.w	sl, #0
  405c24:	f47f ad75 	bne.w	405712 <_dtoa_r+0x4e2>
  405c28:	e7b4      	b.n	405b94 <_dtoa_r+0x964>
  405c2a:	f000 fe5f 	bl	4068ec <__multadd>
  405c2e:	4647      	mov	r7, r8
  405c30:	4606      	mov	r6, r0
  405c32:	4683      	mov	fp, r0
  405c34:	e5be      	b.n	4057b4 <_dtoa_r+0x584>
  405c36:	4601      	mov	r1, r0
  405c38:	4620      	mov	r0, r4
  405c3a:	9306      	str	r3, [sp, #24]
  405c3c:	f000 fe4c 	bl	4068d8 <_Bfree>
  405c40:	2201      	movs	r2, #1
  405c42:	9b06      	ldr	r3, [sp, #24]
  405c44:	e5e0      	b.n	405808 <_dtoa_r+0x5d8>
  405c46:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405c48:	2b02      	cmp	r3, #2
  405c4a:	f77f ad96 	ble.w	40577a <_dtoa_r+0x54a>
  405c4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405c50:	2b00      	cmp	r3, #0
  405c52:	d1c9      	bne.n	405be8 <_dtoa_r+0x9b8>
  405c54:	4641      	mov	r1, r8
  405c56:	2205      	movs	r2, #5
  405c58:	4620      	mov	r0, r4
  405c5a:	f000 fe47 	bl	4068ec <__multadd>
  405c5e:	4601      	mov	r1, r0
  405c60:	4680      	mov	r8, r0
  405c62:	4648      	mov	r0, r9
  405c64:	f001 f810 	bl	406c88 <__mcmp>
  405c68:	2800      	cmp	r0, #0
  405c6a:	ddbd      	ble.n	405be8 <_dtoa_r+0x9b8>
  405c6c:	9a02      	ldr	r2, [sp, #8]
  405c6e:	9904      	ldr	r1, [sp, #16]
  405c70:	2331      	movs	r3, #49	; 0x31
  405c72:	3201      	adds	r2, #1
  405c74:	9202      	str	r2, [sp, #8]
  405c76:	700b      	strb	r3, [r1, #0]
  405c78:	1c4d      	adds	r5, r1, #1
  405c7a:	e7b9      	b.n	405bf0 <_dtoa_r+0x9c0>
  405c7c:	9a02      	ldr	r2, [sp, #8]
  405c7e:	3201      	adds	r2, #1
  405c80:	9202      	str	r2, [sp, #8]
  405c82:	9a04      	ldr	r2, [sp, #16]
  405c84:	2331      	movs	r3, #49	; 0x31
  405c86:	7013      	strb	r3, [r2, #0]
  405c88:	e652      	b.n	405930 <_dtoa_r+0x700>
  405c8a:	2301      	movs	r3, #1
  405c8c:	930b      	str	r3, [sp, #44]	; 0x2c
  405c8e:	e666      	b.n	40595e <_dtoa_r+0x72e>
  405c90:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405c94:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405c96:	e48f      	b.n	4055b8 <_dtoa_r+0x388>
  405c98:	00408f40 	.word	0x00408f40
  405c9c:	00408f18 	.word	0x00408f18
  405ca0:	3ff00000 	.word	0x3ff00000
  405ca4:	401c0000 	.word	0x401c0000
  405ca8:	3fe00000 	.word	0x3fe00000
  405cac:	40240000 	.word	0x40240000
  405cb0:	40140000 	.word	0x40140000
  405cb4:	4650      	mov	r0, sl
  405cb6:	f001 ff2f 	bl	407b18 <__aeabi_i2d>
  405cba:	463a      	mov	r2, r7
  405cbc:	4643      	mov	r3, r8
  405cbe:	f001 ff91 	bl	407be4 <__aeabi_dmul>
  405cc2:	2200      	movs	r2, #0
  405cc4:	4bc1      	ldr	r3, [pc, #772]	; (405fcc <_dtoa_r+0xd9c>)
  405cc6:	f001 fddb 	bl	407880 <__adddf3>
  405cca:	4605      	mov	r5, r0
  405ccc:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405cd0:	4641      	mov	r1, r8
  405cd2:	2200      	movs	r2, #0
  405cd4:	4bbe      	ldr	r3, [pc, #760]	; (405fd0 <_dtoa_r+0xda0>)
  405cd6:	4638      	mov	r0, r7
  405cd8:	f001 fdd0 	bl	40787c <__aeabi_dsub>
  405cdc:	462a      	mov	r2, r5
  405cde:	4633      	mov	r3, r6
  405ce0:	4682      	mov	sl, r0
  405ce2:	468b      	mov	fp, r1
  405ce4:	f002 fa0e 	bl	408104 <__aeabi_dcmpgt>
  405ce8:	4680      	mov	r8, r0
  405cea:	2800      	cmp	r0, #0
  405cec:	f040 8110 	bne.w	405f10 <_dtoa_r+0xce0>
  405cf0:	462a      	mov	r2, r5
  405cf2:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  405cf6:	4650      	mov	r0, sl
  405cf8:	4659      	mov	r1, fp
  405cfa:	f002 f9e5 	bl	4080c8 <__aeabi_dcmplt>
  405cfe:	b118      	cbz	r0, 405d08 <_dtoa_r+0xad8>
  405d00:	4646      	mov	r6, r8
  405d02:	e771      	b.n	405be8 <_dtoa_r+0x9b8>
  405d04:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405d08:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  405d0c:	f7ff bb8a 	b.w	405424 <_dtoa_r+0x1f4>
  405d10:	9804      	ldr	r0, [sp, #16]
  405d12:	f7ff babb 	b.w	40528c <_dtoa_r+0x5c>
  405d16:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405d18:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  405d1a:	970c      	str	r7, [sp, #48]	; 0x30
  405d1c:	1afb      	subs	r3, r7, r3
  405d1e:	441a      	add	r2, r3
  405d20:	920d      	str	r2, [sp, #52]	; 0x34
  405d22:	2700      	movs	r7, #0
  405d24:	e469      	b.n	4055fa <_dtoa_r+0x3ca>
  405d26:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  405d2a:	f04f 0a02 	mov.w	sl, #2
  405d2e:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  405d32:	e657      	b.n	4059e4 <_dtoa_r+0x7b4>
  405d34:	2100      	movs	r1, #0
  405d36:	2301      	movs	r3, #1
  405d38:	6461      	str	r1, [r4, #68]	; 0x44
  405d3a:	4620      	mov	r0, r4
  405d3c:	9325      	str	r3, [sp, #148]	; 0x94
  405d3e:	f000 fda5 	bl	40688c <_Balloc>
  405d42:	9b25      	ldr	r3, [sp, #148]	; 0x94
  405d44:	9004      	str	r0, [sp, #16]
  405d46:	6420      	str	r0, [r4, #64]	; 0x40
  405d48:	930a      	str	r3, [sp, #40]	; 0x28
  405d4a:	930f      	str	r3, [sp, #60]	; 0x3c
  405d4c:	e629      	b.n	4059a2 <_dtoa_r+0x772>
  405d4e:	2a00      	cmp	r2, #0
  405d50:	46d0      	mov	r8, sl
  405d52:	f8cd b018 	str.w	fp, [sp, #24]
  405d56:	469a      	mov	sl, r3
  405d58:	dd11      	ble.n	405d7e <_dtoa_r+0xb4e>
  405d5a:	4649      	mov	r1, r9
  405d5c:	2201      	movs	r2, #1
  405d5e:	4620      	mov	r0, r4
  405d60:	f000 ff40 	bl	406be4 <__lshift>
  405d64:	4641      	mov	r1, r8
  405d66:	4681      	mov	r9, r0
  405d68:	f000 ff8e 	bl	406c88 <__mcmp>
  405d6c:	2800      	cmp	r0, #0
  405d6e:	f340 8146 	ble.w	405ffe <_dtoa_r+0xdce>
  405d72:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  405d76:	f000 8106 	beq.w	405f86 <_dtoa_r+0xd56>
  405d7a:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  405d7e:	46b3      	mov	fp, r6
  405d80:	f887 a000 	strb.w	sl, [r7]
  405d84:	1c7d      	adds	r5, r7, #1
  405d86:	9e06      	ldr	r6, [sp, #24]
  405d88:	e5d2      	b.n	405930 <_dtoa_r+0x700>
  405d8a:	d104      	bne.n	405d96 <_dtoa_r+0xb66>
  405d8c:	f01a 0f01 	tst.w	sl, #1
  405d90:	d001      	beq.n	405d96 <_dtoa_r+0xb66>
  405d92:	e5bd      	b.n	405910 <_dtoa_r+0x6e0>
  405d94:	4615      	mov	r5, r2
  405d96:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405d9a:	2b30      	cmp	r3, #48	; 0x30
  405d9c:	f105 32ff 	add.w	r2, r5, #4294967295
  405da0:	d0f8      	beq.n	405d94 <_dtoa_r+0xb64>
  405da2:	e5c5      	b.n	405930 <_dtoa_r+0x700>
  405da4:	9904      	ldr	r1, [sp, #16]
  405da6:	2230      	movs	r2, #48	; 0x30
  405da8:	700a      	strb	r2, [r1, #0]
  405daa:	9a02      	ldr	r2, [sp, #8]
  405dac:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405db0:	3201      	adds	r2, #1
  405db2:	9202      	str	r2, [sp, #8]
  405db4:	f7ff bbfc 	b.w	4055b0 <_dtoa_r+0x380>
  405db8:	f000 80bb 	beq.w	405f32 <_dtoa_r+0xd02>
  405dbc:	9b02      	ldr	r3, [sp, #8]
  405dbe:	425d      	negs	r5, r3
  405dc0:	4b84      	ldr	r3, [pc, #528]	; (405fd4 <_dtoa_r+0xda4>)
  405dc2:	f005 020f 	and.w	r2, r5, #15
  405dc6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405dca:	e9d3 2300 	ldrd	r2, r3, [r3]
  405dce:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  405dd2:	f001 ff07 	bl	407be4 <__aeabi_dmul>
  405dd6:	112d      	asrs	r5, r5, #4
  405dd8:	4607      	mov	r7, r0
  405dda:	4688      	mov	r8, r1
  405ddc:	f000 812c 	beq.w	406038 <_dtoa_r+0xe08>
  405de0:	4e7d      	ldr	r6, [pc, #500]	; (405fd8 <_dtoa_r+0xda8>)
  405de2:	f04f 0a02 	mov.w	sl, #2
  405de6:	07eb      	lsls	r3, r5, #31
  405de8:	d509      	bpl.n	405dfe <_dtoa_r+0xbce>
  405dea:	4638      	mov	r0, r7
  405dec:	4641      	mov	r1, r8
  405dee:	e9d6 2300 	ldrd	r2, r3, [r6]
  405df2:	f001 fef7 	bl	407be4 <__aeabi_dmul>
  405df6:	f10a 0a01 	add.w	sl, sl, #1
  405dfa:	4607      	mov	r7, r0
  405dfc:	4688      	mov	r8, r1
  405dfe:	106d      	asrs	r5, r5, #1
  405e00:	f106 0608 	add.w	r6, r6, #8
  405e04:	d1ef      	bne.n	405de6 <_dtoa_r+0xbb6>
  405e06:	e608      	b.n	405a1a <_dtoa_r+0x7ea>
  405e08:	6871      	ldr	r1, [r6, #4]
  405e0a:	4620      	mov	r0, r4
  405e0c:	f000 fd3e 	bl	40688c <_Balloc>
  405e10:	6933      	ldr	r3, [r6, #16]
  405e12:	3302      	adds	r3, #2
  405e14:	009a      	lsls	r2, r3, #2
  405e16:	4605      	mov	r5, r0
  405e18:	f106 010c 	add.w	r1, r6, #12
  405e1c:	300c      	adds	r0, #12
  405e1e:	f000 fc8f 	bl	406740 <memcpy>
  405e22:	4629      	mov	r1, r5
  405e24:	2201      	movs	r2, #1
  405e26:	4620      	mov	r0, r4
  405e28:	f000 fedc 	bl	406be4 <__lshift>
  405e2c:	9006      	str	r0, [sp, #24]
  405e2e:	e4b5      	b.n	40579c <_dtoa_r+0x56c>
  405e30:	2b39      	cmp	r3, #57	; 0x39
  405e32:	f8cd b018 	str.w	fp, [sp, #24]
  405e36:	46d0      	mov	r8, sl
  405e38:	f000 80a5 	beq.w	405f86 <_dtoa_r+0xd56>
  405e3c:	f103 0a01 	add.w	sl, r3, #1
  405e40:	46b3      	mov	fp, r6
  405e42:	f887 a000 	strb.w	sl, [r7]
  405e46:	1c7d      	adds	r5, r7, #1
  405e48:	9e06      	ldr	r6, [sp, #24]
  405e4a:	e571      	b.n	405930 <_dtoa_r+0x700>
  405e4c:	465a      	mov	r2, fp
  405e4e:	46d0      	mov	r8, sl
  405e50:	46b3      	mov	fp, r6
  405e52:	469a      	mov	sl, r3
  405e54:	4616      	mov	r6, r2
  405e56:	e54f      	b.n	4058f8 <_dtoa_r+0x6c8>
  405e58:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405e5a:	495e      	ldr	r1, [pc, #376]	; (405fd4 <_dtoa_r+0xda4>)
  405e5c:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  405e60:	462a      	mov	r2, r5
  405e62:	4633      	mov	r3, r6
  405e64:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  405e68:	f001 febc 	bl	407be4 <__aeabi_dmul>
  405e6c:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  405e70:	4638      	mov	r0, r7
  405e72:	4641      	mov	r1, r8
  405e74:	f002 f966 	bl	408144 <__aeabi_d2iz>
  405e78:	4605      	mov	r5, r0
  405e7a:	f001 fe4d 	bl	407b18 <__aeabi_i2d>
  405e7e:	460b      	mov	r3, r1
  405e80:	4602      	mov	r2, r0
  405e82:	4641      	mov	r1, r8
  405e84:	4638      	mov	r0, r7
  405e86:	f001 fcf9 	bl	40787c <__aeabi_dsub>
  405e8a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405e8c:	460f      	mov	r7, r1
  405e8e:	9904      	ldr	r1, [sp, #16]
  405e90:	3530      	adds	r5, #48	; 0x30
  405e92:	2b01      	cmp	r3, #1
  405e94:	700d      	strb	r5, [r1, #0]
  405e96:	4606      	mov	r6, r0
  405e98:	f101 0501 	add.w	r5, r1, #1
  405e9c:	d026      	beq.n	405eec <_dtoa_r+0xcbc>
  405e9e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405ea0:	9a04      	ldr	r2, [sp, #16]
  405ea2:	f8df b13c 	ldr.w	fp, [pc, #316]	; 405fe0 <_dtoa_r+0xdb0>
  405ea6:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405eaa:	4413      	add	r3, r2
  405eac:	f04f 0a00 	mov.w	sl, #0
  405eb0:	4699      	mov	r9, r3
  405eb2:	4652      	mov	r2, sl
  405eb4:	465b      	mov	r3, fp
  405eb6:	4630      	mov	r0, r6
  405eb8:	4639      	mov	r1, r7
  405eba:	f001 fe93 	bl	407be4 <__aeabi_dmul>
  405ebe:	460f      	mov	r7, r1
  405ec0:	4606      	mov	r6, r0
  405ec2:	f002 f93f 	bl	408144 <__aeabi_d2iz>
  405ec6:	4680      	mov	r8, r0
  405ec8:	f001 fe26 	bl	407b18 <__aeabi_i2d>
  405ecc:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405ed0:	4602      	mov	r2, r0
  405ed2:	460b      	mov	r3, r1
  405ed4:	4630      	mov	r0, r6
  405ed6:	4639      	mov	r1, r7
  405ed8:	f001 fcd0 	bl	40787c <__aeabi_dsub>
  405edc:	f805 8b01 	strb.w	r8, [r5], #1
  405ee0:	454d      	cmp	r5, r9
  405ee2:	4606      	mov	r6, r0
  405ee4:	460f      	mov	r7, r1
  405ee6:	d1e4      	bne.n	405eb2 <_dtoa_r+0xc82>
  405ee8:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405eec:	4b3b      	ldr	r3, [pc, #236]	; (405fdc <_dtoa_r+0xdac>)
  405eee:	2200      	movs	r2, #0
  405ef0:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  405ef4:	f001 fcc4 	bl	407880 <__adddf3>
  405ef8:	4632      	mov	r2, r6
  405efa:	463b      	mov	r3, r7
  405efc:	f002 f8e4 	bl	4080c8 <__aeabi_dcmplt>
  405f00:	2800      	cmp	r0, #0
  405f02:	d046      	beq.n	405f92 <_dtoa_r+0xd62>
  405f04:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405f06:	9302      	str	r3, [sp, #8]
  405f08:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405f0c:	f7ff bb43 	b.w	405596 <_dtoa_r+0x366>
  405f10:	f04f 0800 	mov.w	r8, #0
  405f14:	4646      	mov	r6, r8
  405f16:	e6a9      	b.n	405c6c <_dtoa_r+0xa3c>
  405f18:	9b08      	ldr	r3, [sp, #32]
  405f1a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  405f1c:	1a9d      	subs	r5, r3, r2
  405f1e:	2300      	movs	r3, #0
  405f20:	f7ff bb71 	b.w	405606 <_dtoa_r+0x3d6>
  405f24:	9b18      	ldr	r3, [sp, #96]	; 0x60
  405f26:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  405f28:	9d08      	ldr	r5, [sp, #32]
  405f2a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  405f2e:	f7ff bb6a 	b.w	405606 <_dtoa_r+0x3d6>
  405f32:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  405f36:	f04f 0a02 	mov.w	sl, #2
  405f3a:	e56e      	b.n	405a1a <_dtoa_r+0x7ea>
  405f3c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405f3e:	2b00      	cmp	r3, #0
  405f40:	f43f aeb8 	beq.w	405cb4 <_dtoa_r+0xa84>
  405f44:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405f46:	2b00      	cmp	r3, #0
  405f48:	f77f aede 	ble.w	405d08 <_dtoa_r+0xad8>
  405f4c:	2200      	movs	r2, #0
  405f4e:	4b24      	ldr	r3, [pc, #144]	; (405fe0 <_dtoa_r+0xdb0>)
  405f50:	4638      	mov	r0, r7
  405f52:	4641      	mov	r1, r8
  405f54:	f001 fe46 	bl	407be4 <__aeabi_dmul>
  405f58:	4607      	mov	r7, r0
  405f5a:	4688      	mov	r8, r1
  405f5c:	f10a 0001 	add.w	r0, sl, #1
  405f60:	f001 fdda 	bl	407b18 <__aeabi_i2d>
  405f64:	463a      	mov	r2, r7
  405f66:	4643      	mov	r3, r8
  405f68:	f001 fe3c 	bl	407be4 <__aeabi_dmul>
  405f6c:	2200      	movs	r2, #0
  405f6e:	4b17      	ldr	r3, [pc, #92]	; (405fcc <_dtoa_r+0xd9c>)
  405f70:	f001 fc86 	bl	407880 <__adddf3>
  405f74:	9a02      	ldr	r2, [sp, #8]
  405f76:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405f78:	9312      	str	r3, [sp, #72]	; 0x48
  405f7a:	3a01      	subs	r2, #1
  405f7c:	4605      	mov	r5, r0
  405f7e:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405f82:	9215      	str	r2, [sp, #84]	; 0x54
  405f84:	e56a      	b.n	405a5c <_dtoa_r+0x82c>
  405f86:	2239      	movs	r2, #57	; 0x39
  405f88:	46b3      	mov	fp, r6
  405f8a:	703a      	strb	r2, [r7, #0]
  405f8c:	9e06      	ldr	r6, [sp, #24]
  405f8e:	1c7d      	adds	r5, r7, #1
  405f90:	e4c0      	b.n	405914 <_dtoa_r+0x6e4>
  405f92:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  405f96:	2000      	movs	r0, #0
  405f98:	4910      	ldr	r1, [pc, #64]	; (405fdc <_dtoa_r+0xdac>)
  405f9a:	f001 fc6f 	bl	40787c <__aeabi_dsub>
  405f9e:	4632      	mov	r2, r6
  405fa0:	463b      	mov	r3, r7
  405fa2:	f002 f8af 	bl	408104 <__aeabi_dcmpgt>
  405fa6:	b908      	cbnz	r0, 405fac <_dtoa_r+0xd7c>
  405fa8:	e6ae      	b.n	405d08 <_dtoa_r+0xad8>
  405faa:	4615      	mov	r5, r2
  405fac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405fb0:	2b30      	cmp	r3, #48	; 0x30
  405fb2:	f105 32ff 	add.w	r2, r5, #4294967295
  405fb6:	d0f8      	beq.n	405faa <_dtoa_r+0xd7a>
  405fb8:	e5d7      	b.n	405b6a <_dtoa_r+0x93a>
  405fba:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405fbe:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405fc0:	9302      	str	r3, [sp, #8]
  405fc2:	f7ff bae8 	b.w	405596 <_dtoa_r+0x366>
  405fc6:	970c      	str	r7, [sp, #48]	; 0x30
  405fc8:	f7ff bba5 	b.w	405716 <_dtoa_r+0x4e6>
  405fcc:	401c0000 	.word	0x401c0000
  405fd0:	40140000 	.word	0x40140000
  405fd4:	00408f40 	.word	0x00408f40
  405fd8:	00408f18 	.word	0x00408f18
  405fdc:	3fe00000 	.word	0x3fe00000
  405fe0:	40240000 	.word	0x40240000
  405fe4:	2b39      	cmp	r3, #57	; 0x39
  405fe6:	f8cd b018 	str.w	fp, [sp, #24]
  405fea:	46d0      	mov	r8, sl
  405fec:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405ff0:	469a      	mov	sl, r3
  405ff2:	d0c8      	beq.n	405f86 <_dtoa_r+0xd56>
  405ff4:	f1bb 0f00 	cmp.w	fp, #0
  405ff8:	f73f aebf 	bgt.w	405d7a <_dtoa_r+0xb4a>
  405ffc:	e6bf      	b.n	405d7e <_dtoa_r+0xb4e>
  405ffe:	f47f aebe 	bne.w	405d7e <_dtoa_r+0xb4e>
  406002:	f01a 0f01 	tst.w	sl, #1
  406006:	f43f aeba 	beq.w	405d7e <_dtoa_r+0xb4e>
  40600a:	e6b2      	b.n	405d72 <_dtoa_r+0xb42>
  40600c:	f04f 0800 	mov.w	r8, #0
  406010:	4646      	mov	r6, r8
  406012:	e5e9      	b.n	405be8 <_dtoa_r+0x9b8>
  406014:	4631      	mov	r1, r6
  406016:	2300      	movs	r3, #0
  406018:	220a      	movs	r2, #10
  40601a:	4620      	mov	r0, r4
  40601c:	f000 fc66 	bl	4068ec <__multadd>
  406020:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406022:	2b00      	cmp	r3, #0
  406024:	4606      	mov	r6, r0
  406026:	dd0a      	ble.n	40603e <_dtoa_r+0xe0e>
  406028:	930a      	str	r3, [sp, #40]	; 0x28
  40602a:	f7ff bbaa 	b.w	405782 <_dtoa_r+0x552>
  40602e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406030:	2b02      	cmp	r3, #2
  406032:	dc23      	bgt.n	40607c <_dtoa_r+0xe4c>
  406034:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406036:	e43b      	b.n	4058b0 <_dtoa_r+0x680>
  406038:	f04f 0a02 	mov.w	sl, #2
  40603c:	e4ed      	b.n	405a1a <_dtoa_r+0x7ea>
  40603e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406040:	2b02      	cmp	r3, #2
  406042:	dc1b      	bgt.n	40607c <_dtoa_r+0xe4c>
  406044:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406046:	e7ef      	b.n	406028 <_dtoa_r+0xdf8>
  406048:	2500      	movs	r5, #0
  40604a:	6465      	str	r5, [r4, #68]	; 0x44
  40604c:	4629      	mov	r1, r5
  40604e:	4620      	mov	r0, r4
  406050:	f000 fc1c 	bl	40688c <_Balloc>
  406054:	f04f 33ff 	mov.w	r3, #4294967295
  406058:	930a      	str	r3, [sp, #40]	; 0x28
  40605a:	930f      	str	r3, [sp, #60]	; 0x3c
  40605c:	2301      	movs	r3, #1
  40605e:	9004      	str	r0, [sp, #16]
  406060:	9525      	str	r5, [sp, #148]	; 0x94
  406062:	6420      	str	r0, [r4, #64]	; 0x40
  406064:	930b      	str	r3, [sp, #44]	; 0x2c
  406066:	f7ff b9dd 	b.w	405424 <_dtoa_r+0x1f4>
  40606a:	2501      	movs	r5, #1
  40606c:	f7ff b9a5 	b.w	4053ba <_dtoa_r+0x18a>
  406070:	f43f ab69 	beq.w	405746 <_dtoa_r+0x516>
  406074:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406078:	f7ff bbf9 	b.w	40586e <_dtoa_r+0x63e>
  40607c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40607e:	930a      	str	r3, [sp, #40]	; 0x28
  406080:	e5e5      	b.n	405c4e <_dtoa_r+0xa1e>
  406082:	bf00      	nop

00406084 <__libc_fini_array>:
  406084:	b538      	push	{r3, r4, r5, lr}
  406086:	4c0a      	ldr	r4, [pc, #40]	; (4060b0 <__libc_fini_array+0x2c>)
  406088:	4d0a      	ldr	r5, [pc, #40]	; (4060b4 <__libc_fini_array+0x30>)
  40608a:	1b64      	subs	r4, r4, r5
  40608c:	10a4      	asrs	r4, r4, #2
  40608e:	d00a      	beq.n	4060a6 <__libc_fini_array+0x22>
  406090:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  406094:	3b01      	subs	r3, #1
  406096:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40609a:	3c01      	subs	r4, #1
  40609c:	f855 3904 	ldr.w	r3, [r5], #-4
  4060a0:	4798      	blx	r3
  4060a2:	2c00      	cmp	r4, #0
  4060a4:	d1f9      	bne.n	40609a <__libc_fini_array+0x16>
  4060a6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  4060aa:	f003 b847 	b.w	40913c <_fini>
  4060ae:	bf00      	nop
  4060b0:	0040914c 	.word	0x0040914c
  4060b4:	00409148 	.word	0x00409148

004060b8 <_localeconv_r>:
  4060b8:	4a04      	ldr	r2, [pc, #16]	; (4060cc <_localeconv_r+0x14>)
  4060ba:	4b05      	ldr	r3, [pc, #20]	; (4060d0 <_localeconv_r+0x18>)
  4060bc:	6812      	ldr	r2, [r2, #0]
  4060be:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4060c0:	2800      	cmp	r0, #0
  4060c2:	bf08      	it	eq
  4060c4:	4618      	moveq	r0, r3
  4060c6:	30f0      	adds	r0, #240	; 0xf0
  4060c8:	4770      	bx	lr
  4060ca:	bf00      	nop
  4060cc:	20000014 	.word	0x20000014
  4060d0:	20000854 	.word	0x20000854

004060d4 <__retarget_lock_acquire_recursive>:
  4060d4:	4770      	bx	lr
  4060d6:	bf00      	nop

004060d8 <__retarget_lock_release_recursive>:
  4060d8:	4770      	bx	lr
  4060da:	bf00      	nop

004060dc <_malloc_r>:
  4060dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4060e0:	f101 060b 	add.w	r6, r1, #11
  4060e4:	2e16      	cmp	r6, #22
  4060e6:	b083      	sub	sp, #12
  4060e8:	4605      	mov	r5, r0
  4060ea:	f240 809e 	bls.w	40622a <_malloc_r+0x14e>
  4060ee:	f036 0607 	bics.w	r6, r6, #7
  4060f2:	f100 80bd 	bmi.w	406270 <_malloc_r+0x194>
  4060f6:	42b1      	cmp	r1, r6
  4060f8:	f200 80ba 	bhi.w	406270 <_malloc_r+0x194>
  4060fc:	f000 fbba 	bl	406874 <__malloc_lock>
  406100:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  406104:	f0c0 8293 	bcc.w	40662e <_malloc_r+0x552>
  406108:	0a73      	lsrs	r3, r6, #9
  40610a:	f000 80b8 	beq.w	40627e <_malloc_r+0x1a2>
  40610e:	2b04      	cmp	r3, #4
  406110:	f200 8179 	bhi.w	406406 <_malloc_r+0x32a>
  406114:	09b3      	lsrs	r3, r6, #6
  406116:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40611a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40611e:	00c3      	lsls	r3, r0, #3
  406120:	4fbf      	ldr	r7, [pc, #764]	; (406420 <_malloc_r+0x344>)
  406122:	443b      	add	r3, r7
  406124:	f1a3 0108 	sub.w	r1, r3, #8
  406128:	685c      	ldr	r4, [r3, #4]
  40612a:	42a1      	cmp	r1, r4
  40612c:	d106      	bne.n	40613c <_malloc_r+0x60>
  40612e:	e00c      	b.n	40614a <_malloc_r+0x6e>
  406130:	2a00      	cmp	r2, #0
  406132:	f280 80aa 	bge.w	40628a <_malloc_r+0x1ae>
  406136:	68e4      	ldr	r4, [r4, #12]
  406138:	42a1      	cmp	r1, r4
  40613a:	d006      	beq.n	40614a <_malloc_r+0x6e>
  40613c:	6863      	ldr	r3, [r4, #4]
  40613e:	f023 0303 	bic.w	r3, r3, #3
  406142:	1b9a      	subs	r2, r3, r6
  406144:	2a0f      	cmp	r2, #15
  406146:	ddf3      	ble.n	406130 <_malloc_r+0x54>
  406148:	4670      	mov	r0, lr
  40614a:	693c      	ldr	r4, [r7, #16]
  40614c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 406434 <_malloc_r+0x358>
  406150:	4574      	cmp	r4, lr
  406152:	f000 81ab 	beq.w	4064ac <_malloc_r+0x3d0>
  406156:	6863      	ldr	r3, [r4, #4]
  406158:	f023 0303 	bic.w	r3, r3, #3
  40615c:	1b9a      	subs	r2, r3, r6
  40615e:	2a0f      	cmp	r2, #15
  406160:	f300 8190 	bgt.w	406484 <_malloc_r+0x3a8>
  406164:	2a00      	cmp	r2, #0
  406166:	f8c7 e014 	str.w	lr, [r7, #20]
  40616a:	f8c7 e010 	str.w	lr, [r7, #16]
  40616e:	f280 809d 	bge.w	4062ac <_malloc_r+0x1d0>
  406172:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  406176:	f080 8161 	bcs.w	40643c <_malloc_r+0x360>
  40617a:	08db      	lsrs	r3, r3, #3
  40617c:	f103 0c01 	add.w	ip, r3, #1
  406180:	1099      	asrs	r1, r3, #2
  406182:	687a      	ldr	r2, [r7, #4]
  406184:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  406188:	f8c4 8008 	str.w	r8, [r4, #8]
  40618c:	2301      	movs	r3, #1
  40618e:	408b      	lsls	r3, r1
  406190:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  406194:	4313      	orrs	r3, r2
  406196:	3908      	subs	r1, #8
  406198:	60e1      	str	r1, [r4, #12]
  40619a:	607b      	str	r3, [r7, #4]
  40619c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  4061a0:	f8c8 400c 	str.w	r4, [r8, #12]
  4061a4:	1082      	asrs	r2, r0, #2
  4061a6:	2401      	movs	r4, #1
  4061a8:	4094      	lsls	r4, r2
  4061aa:	429c      	cmp	r4, r3
  4061ac:	f200 808b 	bhi.w	4062c6 <_malloc_r+0x1ea>
  4061b0:	421c      	tst	r4, r3
  4061b2:	d106      	bne.n	4061c2 <_malloc_r+0xe6>
  4061b4:	f020 0003 	bic.w	r0, r0, #3
  4061b8:	0064      	lsls	r4, r4, #1
  4061ba:	421c      	tst	r4, r3
  4061bc:	f100 0004 	add.w	r0, r0, #4
  4061c0:	d0fa      	beq.n	4061b8 <_malloc_r+0xdc>
  4061c2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4061c6:	46cc      	mov	ip, r9
  4061c8:	4680      	mov	r8, r0
  4061ca:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4061ce:	459c      	cmp	ip, r3
  4061d0:	d107      	bne.n	4061e2 <_malloc_r+0x106>
  4061d2:	e16d      	b.n	4064b0 <_malloc_r+0x3d4>
  4061d4:	2a00      	cmp	r2, #0
  4061d6:	f280 817b 	bge.w	4064d0 <_malloc_r+0x3f4>
  4061da:	68db      	ldr	r3, [r3, #12]
  4061dc:	459c      	cmp	ip, r3
  4061de:	f000 8167 	beq.w	4064b0 <_malloc_r+0x3d4>
  4061e2:	6859      	ldr	r1, [r3, #4]
  4061e4:	f021 0103 	bic.w	r1, r1, #3
  4061e8:	1b8a      	subs	r2, r1, r6
  4061ea:	2a0f      	cmp	r2, #15
  4061ec:	ddf2      	ble.n	4061d4 <_malloc_r+0xf8>
  4061ee:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4061f2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4061f6:	9300      	str	r3, [sp, #0]
  4061f8:	199c      	adds	r4, r3, r6
  4061fa:	4628      	mov	r0, r5
  4061fc:	f046 0601 	orr.w	r6, r6, #1
  406200:	f042 0501 	orr.w	r5, r2, #1
  406204:	605e      	str	r6, [r3, #4]
  406206:	f8c8 c00c 	str.w	ip, [r8, #12]
  40620a:	f8cc 8008 	str.w	r8, [ip, #8]
  40620e:	617c      	str	r4, [r7, #20]
  406210:	613c      	str	r4, [r7, #16]
  406212:	f8c4 e00c 	str.w	lr, [r4, #12]
  406216:	f8c4 e008 	str.w	lr, [r4, #8]
  40621a:	6065      	str	r5, [r4, #4]
  40621c:	505a      	str	r2, [r3, r1]
  40621e:	f000 fb2f 	bl	406880 <__malloc_unlock>
  406222:	9b00      	ldr	r3, [sp, #0]
  406224:	f103 0408 	add.w	r4, r3, #8
  406228:	e01e      	b.n	406268 <_malloc_r+0x18c>
  40622a:	2910      	cmp	r1, #16
  40622c:	d820      	bhi.n	406270 <_malloc_r+0x194>
  40622e:	f000 fb21 	bl	406874 <__malloc_lock>
  406232:	2610      	movs	r6, #16
  406234:	2318      	movs	r3, #24
  406236:	2002      	movs	r0, #2
  406238:	4f79      	ldr	r7, [pc, #484]	; (406420 <_malloc_r+0x344>)
  40623a:	443b      	add	r3, r7
  40623c:	f1a3 0208 	sub.w	r2, r3, #8
  406240:	685c      	ldr	r4, [r3, #4]
  406242:	4294      	cmp	r4, r2
  406244:	f000 813d 	beq.w	4064c2 <_malloc_r+0x3e6>
  406248:	6863      	ldr	r3, [r4, #4]
  40624a:	68e1      	ldr	r1, [r4, #12]
  40624c:	68a6      	ldr	r6, [r4, #8]
  40624e:	f023 0303 	bic.w	r3, r3, #3
  406252:	4423      	add	r3, r4
  406254:	4628      	mov	r0, r5
  406256:	685a      	ldr	r2, [r3, #4]
  406258:	60f1      	str	r1, [r6, #12]
  40625a:	f042 0201 	orr.w	r2, r2, #1
  40625e:	608e      	str	r6, [r1, #8]
  406260:	605a      	str	r2, [r3, #4]
  406262:	f000 fb0d 	bl	406880 <__malloc_unlock>
  406266:	3408      	adds	r4, #8
  406268:	4620      	mov	r0, r4
  40626a:	b003      	add	sp, #12
  40626c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406270:	2400      	movs	r4, #0
  406272:	230c      	movs	r3, #12
  406274:	4620      	mov	r0, r4
  406276:	602b      	str	r3, [r5, #0]
  406278:	b003      	add	sp, #12
  40627a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40627e:	2040      	movs	r0, #64	; 0x40
  406280:	f44f 7300 	mov.w	r3, #512	; 0x200
  406284:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  406288:	e74a      	b.n	406120 <_malloc_r+0x44>
  40628a:	4423      	add	r3, r4
  40628c:	68e1      	ldr	r1, [r4, #12]
  40628e:	685a      	ldr	r2, [r3, #4]
  406290:	68a6      	ldr	r6, [r4, #8]
  406292:	f042 0201 	orr.w	r2, r2, #1
  406296:	60f1      	str	r1, [r6, #12]
  406298:	4628      	mov	r0, r5
  40629a:	608e      	str	r6, [r1, #8]
  40629c:	605a      	str	r2, [r3, #4]
  40629e:	f000 faef 	bl	406880 <__malloc_unlock>
  4062a2:	3408      	adds	r4, #8
  4062a4:	4620      	mov	r0, r4
  4062a6:	b003      	add	sp, #12
  4062a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4062ac:	4423      	add	r3, r4
  4062ae:	4628      	mov	r0, r5
  4062b0:	685a      	ldr	r2, [r3, #4]
  4062b2:	f042 0201 	orr.w	r2, r2, #1
  4062b6:	605a      	str	r2, [r3, #4]
  4062b8:	f000 fae2 	bl	406880 <__malloc_unlock>
  4062bc:	3408      	adds	r4, #8
  4062be:	4620      	mov	r0, r4
  4062c0:	b003      	add	sp, #12
  4062c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4062c6:	68bc      	ldr	r4, [r7, #8]
  4062c8:	6863      	ldr	r3, [r4, #4]
  4062ca:	f023 0803 	bic.w	r8, r3, #3
  4062ce:	45b0      	cmp	r8, r6
  4062d0:	d304      	bcc.n	4062dc <_malloc_r+0x200>
  4062d2:	eba8 0306 	sub.w	r3, r8, r6
  4062d6:	2b0f      	cmp	r3, #15
  4062d8:	f300 8085 	bgt.w	4063e6 <_malloc_r+0x30a>
  4062dc:	f8df 9158 	ldr.w	r9, [pc, #344]	; 406438 <_malloc_r+0x35c>
  4062e0:	4b50      	ldr	r3, [pc, #320]	; (406424 <_malloc_r+0x348>)
  4062e2:	f8d9 2000 	ldr.w	r2, [r9]
  4062e6:	681b      	ldr	r3, [r3, #0]
  4062e8:	3201      	adds	r2, #1
  4062ea:	4433      	add	r3, r6
  4062ec:	eb04 0a08 	add.w	sl, r4, r8
  4062f0:	f000 8155 	beq.w	40659e <_malloc_r+0x4c2>
  4062f4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4062f8:	330f      	adds	r3, #15
  4062fa:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4062fe:	f02b 0b0f 	bic.w	fp, fp, #15
  406302:	4659      	mov	r1, fp
  406304:	4628      	mov	r0, r5
  406306:	f000 fdbb 	bl	406e80 <_sbrk_r>
  40630a:	1c41      	adds	r1, r0, #1
  40630c:	4602      	mov	r2, r0
  40630e:	f000 80fc 	beq.w	40650a <_malloc_r+0x42e>
  406312:	4582      	cmp	sl, r0
  406314:	f200 80f7 	bhi.w	406506 <_malloc_r+0x42a>
  406318:	4b43      	ldr	r3, [pc, #268]	; (406428 <_malloc_r+0x34c>)
  40631a:	6819      	ldr	r1, [r3, #0]
  40631c:	4459      	add	r1, fp
  40631e:	6019      	str	r1, [r3, #0]
  406320:	f000 814d 	beq.w	4065be <_malloc_r+0x4e2>
  406324:	f8d9 0000 	ldr.w	r0, [r9]
  406328:	3001      	adds	r0, #1
  40632a:	bf1b      	ittet	ne
  40632c:	eba2 0a0a 	subne.w	sl, r2, sl
  406330:	4451      	addne	r1, sl
  406332:	f8c9 2000 	streq.w	r2, [r9]
  406336:	6019      	strne	r1, [r3, #0]
  406338:	f012 0107 	ands.w	r1, r2, #7
  40633c:	f000 8115 	beq.w	40656a <_malloc_r+0x48e>
  406340:	f1c1 0008 	rsb	r0, r1, #8
  406344:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  406348:	4402      	add	r2, r0
  40634a:	3108      	adds	r1, #8
  40634c:	eb02 090b 	add.w	r9, r2, fp
  406350:	f3c9 090b 	ubfx	r9, r9, #0, #12
  406354:	eba1 0909 	sub.w	r9, r1, r9
  406358:	4649      	mov	r1, r9
  40635a:	4628      	mov	r0, r5
  40635c:	9301      	str	r3, [sp, #4]
  40635e:	9200      	str	r2, [sp, #0]
  406360:	f000 fd8e 	bl	406e80 <_sbrk_r>
  406364:	1c43      	adds	r3, r0, #1
  406366:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40636a:	f000 8143 	beq.w	4065f4 <_malloc_r+0x518>
  40636e:	1a80      	subs	r0, r0, r2
  406370:	4448      	add	r0, r9
  406372:	f040 0001 	orr.w	r0, r0, #1
  406376:	6819      	ldr	r1, [r3, #0]
  406378:	60ba      	str	r2, [r7, #8]
  40637a:	4449      	add	r1, r9
  40637c:	42bc      	cmp	r4, r7
  40637e:	6050      	str	r0, [r2, #4]
  406380:	6019      	str	r1, [r3, #0]
  406382:	d017      	beq.n	4063b4 <_malloc_r+0x2d8>
  406384:	f1b8 0f0f 	cmp.w	r8, #15
  406388:	f240 80fb 	bls.w	406582 <_malloc_r+0x4a6>
  40638c:	6860      	ldr	r0, [r4, #4]
  40638e:	f1a8 020c 	sub.w	r2, r8, #12
  406392:	f022 0207 	bic.w	r2, r2, #7
  406396:	eb04 0e02 	add.w	lr, r4, r2
  40639a:	f000 0001 	and.w	r0, r0, #1
  40639e:	f04f 0c05 	mov.w	ip, #5
  4063a2:	4310      	orrs	r0, r2
  4063a4:	2a0f      	cmp	r2, #15
  4063a6:	6060      	str	r0, [r4, #4]
  4063a8:	f8ce c004 	str.w	ip, [lr, #4]
  4063ac:	f8ce c008 	str.w	ip, [lr, #8]
  4063b0:	f200 8117 	bhi.w	4065e2 <_malloc_r+0x506>
  4063b4:	4b1d      	ldr	r3, [pc, #116]	; (40642c <_malloc_r+0x350>)
  4063b6:	68bc      	ldr	r4, [r7, #8]
  4063b8:	681a      	ldr	r2, [r3, #0]
  4063ba:	4291      	cmp	r1, r2
  4063bc:	bf88      	it	hi
  4063be:	6019      	strhi	r1, [r3, #0]
  4063c0:	4b1b      	ldr	r3, [pc, #108]	; (406430 <_malloc_r+0x354>)
  4063c2:	681a      	ldr	r2, [r3, #0]
  4063c4:	4291      	cmp	r1, r2
  4063c6:	6862      	ldr	r2, [r4, #4]
  4063c8:	bf88      	it	hi
  4063ca:	6019      	strhi	r1, [r3, #0]
  4063cc:	f022 0203 	bic.w	r2, r2, #3
  4063d0:	4296      	cmp	r6, r2
  4063d2:	eba2 0306 	sub.w	r3, r2, r6
  4063d6:	d801      	bhi.n	4063dc <_malloc_r+0x300>
  4063d8:	2b0f      	cmp	r3, #15
  4063da:	dc04      	bgt.n	4063e6 <_malloc_r+0x30a>
  4063dc:	4628      	mov	r0, r5
  4063de:	f000 fa4f 	bl	406880 <__malloc_unlock>
  4063e2:	2400      	movs	r4, #0
  4063e4:	e740      	b.n	406268 <_malloc_r+0x18c>
  4063e6:	19a2      	adds	r2, r4, r6
  4063e8:	f043 0301 	orr.w	r3, r3, #1
  4063ec:	f046 0601 	orr.w	r6, r6, #1
  4063f0:	6066      	str	r6, [r4, #4]
  4063f2:	4628      	mov	r0, r5
  4063f4:	60ba      	str	r2, [r7, #8]
  4063f6:	6053      	str	r3, [r2, #4]
  4063f8:	f000 fa42 	bl	406880 <__malloc_unlock>
  4063fc:	3408      	adds	r4, #8
  4063fe:	4620      	mov	r0, r4
  406400:	b003      	add	sp, #12
  406402:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406406:	2b14      	cmp	r3, #20
  406408:	d971      	bls.n	4064ee <_malloc_r+0x412>
  40640a:	2b54      	cmp	r3, #84	; 0x54
  40640c:	f200 80a3 	bhi.w	406556 <_malloc_r+0x47a>
  406410:	0b33      	lsrs	r3, r6, #12
  406412:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  406416:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40641a:	00c3      	lsls	r3, r0, #3
  40641c:	e680      	b.n	406120 <_malloc_r+0x44>
  40641e:	bf00      	nop
  406420:	20000444 	.word	0x20000444
  406424:	20000a9c 	.word	0x20000a9c
  406428:	20000a6c 	.word	0x20000a6c
  40642c:	20000a94 	.word	0x20000a94
  406430:	20000a98 	.word	0x20000a98
  406434:	2000044c 	.word	0x2000044c
  406438:	2000084c 	.word	0x2000084c
  40643c:	0a5a      	lsrs	r2, r3, #9
  40643e:	2a04      	cmp	r2, #4
  406440:	d95b      	bls.n	4064fa <_malloc_r+0x41e>
  406442:	2a14      	cmp	r2, #20
  406444:	f200 80ae 	bhi.w	4065a4 <_malloc_r+0x4c8>
  406448:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40644c:	00c9      	lsls	r1, r1, #3
  40644e:	325b      	adds	r2, #91	; 0x5b
  406450:	eb07 0c01 	add.w	ip, r7, r1
  406454:	5879      	ldr	r1, [r7, r1]
  406456:	f1ac 0c08 	sub.w	ip, ip, #8
  40645a:	458c      	cmp	ip, r1
  40645c:	f000 8088 	beq.w	406570 <_malloc_r+0x494>
  406460:	684a      	ldr	r2, [r1, #4]
  406462:	f022 0203 	bic.w	r2, r2, #3
  406466:	4293      	cmp	r3, r2
  406468:	d273      	bcs.n	406552 <_malloc_r+0x476>
  40646a:	6889      	ldr	r1, [r1, #8]
  40646c:	458c      	cmp	ip, r1
  40646e:	d1f7      	bne.n	406460 <_malloc_r+0x384>
  406470:	f8dc 200c 	ldr.w	r2, [ip, #12]
  406474:	687b      	ldr	r3, [r7, #4]
  406476:	60e2      	str	r2, [r4, #12]
  406478:	f8c4 c008 	str.w	ip, [r4, #8]
  40647c:	6094      	str	r4, [r2, #8]
  40647e:	f8cc 400c 	str.w	r4, [ip, #12]
  406482:	e68f      	b.n	4061a4 <_malloc_r+0xc8>
  406484:	19a1      	adds	r1, r4, r6
  406486:	f046 0c01 	orr.w	ip, r6, #1
  40648a:	f042 0601 	orr.w	r6, r2, #1
  40648e:	f8c4 c004 	str.w	ip, [r4, #4]
  406492:	4628      	mov	r0, r5
  406494:	6179      	str	r1, [r7, #20]
  406496:	6139      	str	r1, [r7, #16]
  406498:	f8c1 e00c 	str.w	lr, [r1, #12]
  40649c:	f8c1 e008 	str.w	lr, [r1, #8]
  4064a0:	604e      	str	r6, [r1, #4]
  4064a2:	50e2      	str	r2, [r4, r3]
  4064a4:	f000 f9ec 	bl	406880 <__malloc_unlock>
  4064a8:	3408      	adds	r4, #8
  4064aa:	e6dd      	b.n	406268 <_malloc_r+0x18c>
  4064ac:	687b      	ldr	r3, [r7, #4]
  4064ae:	e679      	b.n	4061a4 <_malloc_r+0xc8>
  4064b0:	f108 0801 	add.w	r8, r8, #1
  4064b4:	f018 0f03 	tst.w	r8, #3
  4064b8:	f10c 0c08 	add.w	ip, ip, #8
  4064bc:	f47f ae85 	bne.w	4061ca <_malloc_r+0xee>
  4064c0:	e02d      	b.n	40651e <_malloc_r+0x442>
  4064c2:	68dc      	ldr	r4, [r3, #12]
  4064c4:	42a3      	cmp	r3, r4
  4064c6:	bf08      	it	eq
  4064c8:	3002      	addeq	r0, #2
  4064ca:	f43f ae3e 	beq.w	40614a <_malloc_r+0x6e>
  4064ce:	e6bb      	b.n	406248 <_malloc_r+0x16c>
  4064d0:	4419      	add	r1, r3
  4064d2:	461c      	mov	r4, r3
  4064d4:	684a      	ldr	r2, [r1, #4]
  4064d6:	68db      	ldr	r3, [r3, #12]
  4064d8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4064dc:	f042 0201 	orr.w	r2, r2, #1
  4064e0:	604a      	str	r2, [r1, #4]
  4064e2:	4628      	mov	r0, r5
  4064e4:	60f3      	str	r3, [r6, #12]
  4064e6:	609e      	str	r6, [r3, #8]
  4064e8:	f000 f9ca 	bl	406880 <__malloc_unlock>
  4064ec:	e6bc      	b.n	406268 <_malloc_r+0x18c>
  4064ee:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4064f2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4064f6:	00c3      	lsls	r3, r0, #3
  4064f8:	e612      	b.n	406120 <_malloc_r+0x44>
  4064fa:	099a      	lsrs	r2, r3, #6
  4064fc:	f102 0139 	add.w	r1, r2, #57	; 0x39
  406500:	00c9      	lsls	r1, r1, #3
  406502:	3238      	adds	r2, #56	; 0x38
  406504:	e7a4      	b.n	406450 <_malloc_r+0x374>
  406506:	42bc      	cmp	r4, r7
  406508:	d054      	beq.n	4065b4 <_malloc_r+0x4d8>
  40650a:	68bc      	ldr	r4, [r7, #8]
  40650c:	6862      	ldr	r2, [r4, #4]
  40650e:	f022 0203 	bic.w	r2, r2, #3
  406512:	e75d      	b.n	4063d0 <_malloc_r+0x2f4>
  406514:	f859 3908 	ldr.w	r3, [r9], #-8
  406518:	4599      	cmp	r9, r3
  40651a:	f040 8086 	bne.w	40662a <_malloc_r+0x54e>
  40651e:	f010 0f03 	tst.w	r0, #3
  406522:	f100 30ff 	add.w	r0, r0, #4294967295
  406526:	d1f5      	bne.n	406514 <_malloc_r+0x438>
  406528:	687b      	ldr	r3, [r7, #4]
  40652a:	ea23 0304 	bic.w	r3, r3, r4
  40652e:	607b      	str	r3, [r7, #4]
  406530:	0064      	lsls	r4, r4, #1
  406532:	429c      	cmp	r4, r3
  406534:	f63f aec7 	bhi.w	4062c6 <_malloc_r+0x1ea>
  406538:	2c00      	cmp	r4, #0
  40653a:	f43f aec4 	beq.w	4062c6 <_malloc_r+0x1ea>
  40653e:	421c      	tst	r4, r3
  406540:	4640      	mov	r0, r8
  406542:	f47f ae3e 	bne.w	4061c2 <_malloc_r+0xe6>
  406546:	0064      	lsls	r4, r4, #1
  406548:	421c      	tst	r4, r3
  40654a:	f100 0004 	add.w	r0, r0, #4
  40654e:	d0fa      	beq.n	406546 <_malloc_r+0x46a>
  406550:	e637      	b.n	4061c2 <_malloc_r+0xe6>
  406552:	468c      	mov	ip, r1
  406554:	e78c      	b.n	406470 <_malloc_r+0x394>
  406556:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40655a:	d815      	bhi.n	406588 <_malloc_r+0x4ac>
  40655c:	0bf3      	lsrs	r3, r6, #15
  40655e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  406562:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  406566:	00c3      	lsls	r3, r0, #3
  406568:	e5da      	b.n	406120 <_malloc_r+0x44>
  40656a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40656e:	e6ed      	b.n	40634c <_malloc_r+0x270>
  406570:	687b      	ldr	r3, [r7, #4]
  406572:	1092      	asrs	r2, r2, #2
  406574:	2101      	movs	r1, #1
  406576:	fa01 f202 	lsl.w	r2, r1, r2
  40657a:	4313      	orrs	r3, r2
  40657c:	607b      	str	r3, [r7, #4]
  40657e:	4662      	mov	r2, ip
  406580:	e779      	b.n	406476 <_malloc_r+0x39a>
  406582:	2301      	movs	r3, #1
  406584:	6053      	str	r3, [r2, #4]
  406586:	e729      	b.n	4063dc <_malloc_r+0x300>
  406588:	f240 5254 	movw	r2, #1364	; 0x554
  40658c:	4293      	cmp	r3, r2
  40658e:	d822      	bhi.n	4065d6 <_malloc_r+0x4fa>
  406590:	0cb3      	lsrs	r3, r6, #18
  406592:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  406596:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40659a:	00c3      	lsls	r3, r0, #3
  40659c:	e5c0      	b.n	406120 <_malloc_r+0x44>
  40659e:	f103 0b10 	add.w	fp, r3, #16
  4065a2:	e6ae      	b.n	406302 <_malloc_r+0x226>
  4065a4:	2a54      	cmp	r2, #84	; 0x54
  4065a6:	d829      	bhi.n	4065fc <_malloc_r+0x520>
  4065a8:	0b1a      	lsrs	r2, r3, #12
  4065aa:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  4065ae:	00c9      	lsls	r1, r1, #3
  4065b0:	326e      	adds	r2, #110	; 0x6e
  4065b2:	e74d      	b.n	406450 <_malloc_r+0x374>
  4065b4:	4b20      	ldr	r3, [pc, #128]	; (406638 <_malloc_r+0x55c>)
  4065b6:	6819      	ldr	r1, [r3, #0]
  4065b8:	4459      	add	r1, fp
  4065ba:	6019      	str	r1, [r3, #0]
  4065bc:	e6b2      	b.n	406324 <_malloc_r+0x248>
  4065be:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4065c2:	2800      	cmp	r0, #0
  4065c4:	f47f aeae 	bne.w	406324 <_malloc_r+0x248>
  4065c8:	eb08 030b 	add.w	r3, r8, fp
  4065cc:	68ba      	ldr	r2, [r7, #8]
  4065ce:	f043 0301 	orr.w	r3, r3, #1
  4065d2:	6053      	str	r3, [r2, #4]
  4065d4:	e6ee      	b.n	4063b4 <_malloc_r+0x2d8>
  4065d6:	207f      	movs	r0, #127	; 0x7f
  4065d8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4065dc:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4065e0:	e59e      	b.n	406120 <_malloc_r+0x44>
  4065e2:	f104 0108 	add.w	r1, r4, #8
  4065e6:	4628      	mov	r0, r5
  4065e8:	9300      	str	r3, [sp, #0]
  4065ea:	f000 fe2f 	bl	40724c <_free_r>
  4065ee:	9b00      	ldr	r3, [sp, #0]
  4065f0:	6819      	ldr	r1, [r3, #0]
  4065f2:	e6df      	b.n	4063b4 <_malloc_r+0x2d8>
  4065f4:	2001      	movs	r0, #1
  4065f6:	f04f 0900 	mov.w	r9, #0
  4065fa:	e6bc      	b.n	406376 <_malloc_r+0x29a>
  4065fc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406600:	d805      	bhi.n	40660e <_malloc_r+0x532>
  406602:	0bda      	lsrs	r2, r3, #15
  406604:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406608:	00c9      	lsls	r1, r1, #3
  40660a:	3277      	adds	r2, #119	; 0x77
  40660c:	e720      	b.n	406450 <_malloc_r+0x374>
  40660e:	f240 5154 	movw	r1, #1364	; 0x554
  406612:	428a      	cmp	r2, r1
  406614:	d805      	bhi.n	406622 <_malloc_r+0x546>
  406616:	0c9a      	lsrs	r2, r3, #18
  406618:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40661c:	00c9      	lsls	r1, r1, #3
  40661e:	327c      	adds	r2, #124	; 0x7c
  406620:	e716      	b.n	406450 <_malloc_r+0x374>
  406622:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  406626:	227e      	movs	r2, #126	; 0x7e
  406628:	e712      	b.n	406450 <_malloc_r+0x374>
  40662a:	687b      	ldr	r3, [r7, #4]
  40662c:	e780      	b.n	406530 <_malloc_r+0x454>
  40662e:	08f0      	lsrs	r0, r6, #3
  406630:	f106 0308 	add.w	r3, r6, #8
  406634:	e600      	b.n	406238 <_malloc_r+0x15c>
  406636:	bf00      	nop
  406638:	20000a6c 	.word	0x20000a6c
  40663c:	00000000 	.word	0x00000000

00406640 <memchr>:
  406640:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406644:	2a10      	cmp	r2, #16
  406646:	db2b      	blt.n	4066a0 <memchr+0x60>
  406648:	f010 0f07 	tst.w	r0, #7
  40664c:	d008      	beq.n	406660 <memchr+0x20>
  40664e:	f810 3b01 	ldrb.w	r3, [r0], #1
  406652:	3a01      	subs	r2, #1
  406654:	428b      	cmp	r3, r1
  406656:	d02d      	beq.n	4066b4 <memchr+0x74>
  406658:	f010 0f07 	tst.w	r0, #7
  40665c:	b342      	cbz	r2, 4066b0 <memchr+0x70>
  40665e:	d1f6      	bne.n	40664e <memchr+0xe>
  406660:	b4f0      	push	{r4, r5, r6, r7}
  406662:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406666:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40666a:	f022 0407 	bic.w	r4, r2, #7
  40666e:	f07f 0700 	mvns.w	r7, #0
  406672:	2300      	movs	r3, #0
  406674:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406678:	3c08      	subs	r4, #8
  40667a:	ea85 0501 	eor.w	r5, r5, r1
  40667e:	ea86 0601 	eor.w	r6, r6, r1
  406682:	fa85 f547 	uadd8	r5, r5, r7
  406686:	faa3 f587 	sel	r5, r3, r7
  40668a:	fa86 f647 	uadd8	r6, r6, r7
  40668e:	faa5 f687 	sel	r6, r5, r7
  406692:	b98e      	cbnz	r6, 4066b8 <memchr+0x78>
  406694:	d1ee      	bne.n	406674 <memchr+0x34>
  406696:	bcf0      	pop	{r4, r5, r6, r7}
  406698:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40669c:	f002 0207 	and.w	r2, r2, #7
  4066a0:	b132      	cbz	r2, 4066b0 <memchr+0x70>
  4066a2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4066a6:	3a01      	subs	r2, #1
  4066a8:	ea83 0301 	eor.w	r3, r3, r1
  4066ac:	b113      	cbz	r3, 4066b4 <memchr+0x74>
  4066ae:	d1f8      	bne.n	4066a2 <memchr+0x62>
  4066b0:	2000      	movs	r0, #0
  4066b2:	4770      	bx	lr
  4066b4:	3801      	subs	r0, #1
  4066b6:	4770      	bx	lr
  4066b8:	2d00      	cmp	r5, #0
  4066ba:	bf06      	itte	eq
  4066bc:	4635      	moveq	r5, r6
  4066be:	3803      	subeq	r0, #3
  4066c0:	3807      	subne	r0, #7
  4066c2:	f015 0f01 	tst.w	r5, #1
  4066c6:	d107      	bne.n	4066d8 <memchr+0x98>
  4066c8:	3001      	adds	r0, #1
  4066ca:	f415 7f80 	tst.w	r5, #256	; 0x100
  4066ce:	bf02      	ittt	eq
  4066d0:	3001      	addeq	r0, #1
  4066d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4066d6:	3001      	addeq	r0, #1
  4066d8:	bcf0      	pop	{r4, r5, r6, r7}
  4066da:	3801      	subs	r0, #1
  4066dc:	4770      	bx	lr
  4066de:	bf00      	nop

004066e0 <memcmp>:
  4066e0:	2a03      	cmp	r2, #3
  4066e2:	b470      	push	{r4, r5, r6}
  4066e4:	d922      	bls.n	40672c <memcmp+0x4c>
  4066e6:	ea40 0301 	orr.w	r3, r0, r1
  4066ea:	079b      	lsls	r3, r3, #30
  4066ec:	d011      	beq.n	406712 <memcmp+0x32>
  4066ee:	7803      	ldrb	r3, [r0, #0]
  4066f0:	780c      	ldrb	r4, [r1, #0]
  4066f2:	42a3      	cmp	r3, r4
  4066f4:	d11d      	bne.n	406732 <memcmp+0x52>
  4066f6:	440a      	add	r2, r1
  4066f8:	3101      	adds	r1, #1
  4066fa:	e005      	b.n	406708 <memcmp+0x28>
  4066fc:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  406700:	f811 4b01 	ldrb.w	r4, [r1], #1
  406704:	42a3      	cmp	r3, r4
  406706:	d114      	bne.n	406732 <memcmp+0x52>
  406708:	4291      	cmp	r1, r2
  40670a:	d1f7      	bne.n	4066fc <memcmp+0x1c>
  40670c:	2000      	movs	r0, #0
  40670e:	bc70      	pop	{r4, r5, r6}
  406710:	4770      	bx	lr
  406712:	680d      	ldr	r5, [r1, #0]
  406714:	6806      	ldr	r6, [r0, #0]
  406716:	42ae      	cmp	r6, r5
  406718:	460c      	mov	r4, r1
  40671a:	4603      	mov	r3, r0
  40671c:	f101 0104 	add.w	r1, r1, #4
  406720:	f100 0004 	add.w	r0, r0, #4
  406724:	d108      	bne.n	406738 <memcmp+0x58>
  406726:	3a04      	subs	r2, #4
  406728:	2a03      	cmp	r2, #3
  40672a:	d8f2      	bhi.n	406712 <memcmp+0x32>
  40672c:	2a00      	cmp	r2, #0
  40672e:	d1de      	bne.n	4066ee <memcmp+0xe>
  406730:	e7ec      	b.n	40670c <memcmp+0x2c>
  406732:	1b18      	subs	r0, r3, r4
  406734:	bc70      	pop	{r4, r5, r6}
  406736:	4770      	bx	lr
  406738:	4621      	mov	r1, r4
  40673a:	4618      	mov	r0, r3
  40673c:	e7d7      	b.n	4066ee <memcmp+0xe>
  40673e:	bf00      	nop

00406740 <memcpy>:
  406740:	4684      	mov	ip, r0
  406742:	ea41 0300 	orr.w	r3, r1, r0
  406746:	f013 0303 	ands.w	r3, r3, #3
  40674a:	d16d      	bne.n	406828 <memcpy+0xe8>
  40674c:	3a40      	subs	r2, #64	; 0x40
  40674e:	d341      	bcc.n	4067d4 <memcpy+0x94>
  406750:	f851 3b04 	ldr.w	r3, [r1], #4
  406754:	f840 3b04 	str.w	r3, [r0], #4
  406758:	f851 3b04 	ldr.w	r3, [r1], #4
  40675c:	f840 3b04 	str.w	r3, [r0], #4
  406760:	f851 3b04 	ldr.w	r3, [r1], #4
  406764:	f840 3b04 	str.w	r3, [r0], #4
  406768:	f851 3b04 	ldr.w	r3, [r1], #4
  40676c:	f840 3b04 	str.w	r3, [r0], #4
  406770:	f851 3b04 	ldr.w	r3, [r1], #4
  406774:	f840 3b04 	str.w	r3, [r0], #4
  406778:	f851 3b04 	ldr.w	r3, [r1], #4
  40677c:	f840 3b04 	str.w	r3, [r0], #4
  406780:	f851 3b04 	ldr.w	r3, [r1], #4
  406784:	f840 3b04 	str.w	r3, [r0], #4
  406788:	f851 3b04 	ldr.w	r3, [r1], #4
  40678c:	f840 3b04 	str.w	r3, [r0], #4
  406790:	f851 3b04 	ldr.w	r3, [r1], #4
  406794:	f840 3b04 	str.w	r3, [r0], #4
  406798:	f851 3b04 	ldr.w	r3, [r1], #4
  40679c:	f840 3b04 	str.w	r3, [r0], #4
  4067a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4067a4:	f840 3b04 	str.w	r3, [r0], #4
  4067a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4067ac:	f840 3b04 	str.w	r3, [r0], #4
  4067b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4067b4:	f840 3b04 	str.w	r3, [r0], #4
  4067b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4067bc:	f840 3b04 	str.w	r3, [r0], #4
  4067c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4067c4:	f840 3b04 	str.w	r3, [r0], #4
  4067c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4067cc:	f840 3b04 	str.w	r3, [r0], #4
  4067d0:	3a40      	subs	r2, #64	; 0x40
  4067d2:	d2bd      	bcs.n	406750 <memcpy+0x10>
  4067d4:	3230      	adds	r2, #48	; 0x30
  4067d6:	d311      	bcc.n	4067fc <memcpy+0xbc>
  4067d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4067dc:	f840 3b04 	str.w	r3, [r0], #4
  4067e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4067e4:	f840 3b04 	str.w	r3, [r0], #4
  4067e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4067ec:	f840 3b04 	str.w	r3, [r0], #4
  4067f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4067f4:	f840 3b04 	str.w	r3, [r0], #4
  4067f8:	3a10      	subs	r2, #16
  4067fa:	d2ed      	bcs.n	4067d8 <memcpy+0x98>
  4067fc:	320c      	adds	r2, #12
  4067fe:	d305      	bcc.n	40680c <memcpy+0xcc>
  406800:	f851 3b04 	ldr.w	r3, [r1], #4
  406804:	f840 3b04 	str.w	r3, [r0], #4
  406808:	3a04      	subs	r2, #4
  40680a:	d2f9      	bcs.n	406800 <memcpy+0xc0>
  40680c:	3204      	adds	r2, #4
  40680e:	d008      	beq.n	406822 <memcpy+0xe2>
  406810:	07d2      	lsls	r2, r2, #31
  406812:	bf1c      	itt	ne
  406814:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406818:	f800 3b01 	strbne.w	r3, [r0], #1
  40681c:	d301      	bcc.n	406822 <memcpy+0xe2>
  40681e:	880b      	ldrh	r3, [r1, #0]
  406820:	8003      	strh	r3, [r0, #0]
  406822:	4660      	mov	r0, ip
  406824:	4770      	bx	lr
  406826:	bf00      	nop
  406828:	2a08      	cmp	r2, #8
  40682a:	d313      	bcc.n	406854 <memcpy+0x114>
  40682c:	078b      	lsls	r3, r1, #30
  40682e:	d08d      	beq.n	40674c <memcpy+0xc>
  406830:	f010 0303 	ands.w	r3, r0, #3
  406834:	d08a      	beq.n	40674c <memcpy+0xc>
  406836:	f1c3 0304 	rsb	r3, r3, #4
  40683a:	1ad2      	subs	r2, r2, r3
  40683c:	07db      	lsls	r3, r3, #31
  40683e:	bf1c      	itt	ne
  406840:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406844:	f800 3b01 	strbne.w	r3, [r0], #1
  406848:	d380      	bcc.n	40674c <memcpy+0xc>
  40684a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40684e:	f820 3b02 	strh.w	r3, [r0], #2
  406852:	e77b      	b.n	40674c <memcpy+0xc>
  406854:	3a04      	subs	r2, #4
  406856:	d3d9      	bcc.n	40680c <memcpy+0xcc>
  406858:	3a01      	subs	r2, #1
  40685a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40685e:	f800 3b01 	strb.w	r3, [r0], #1
  406862:	d2f9      	bcs.n	406858 <memcpy+0x118>
  406864:	780b      	ldrb	r3, [r1, #0]
  406866:	7003      	strb	r3, [r0, #0]
  406868:	784b      	ldrb	r3, [r1, #1]
  40686a:	7043      	strb	r3, [r0, #1]
  40686c:	788b      	ldrb	r3, [r1, #2]
  40686e:	7083      	strb	r3, [r0, #2]
  406870:	4660      	mov	r0, ip
  406872:	4770      	bx	lr

00406874 <__malloc_lock>:
  406874:	4801      	ldr	r0, [pc, #4]	; (40687c <__malloc_lock+0x8>)
  406876:	f7ff bc2d 	b.w	4060d4 <__retarget_lock_acquire_recursive>
  40687a:	bf00      	nop
  40687c:	20000eb8 	.word	0x20000eb8

00406880 <__malloc_unlock>:
  406880:	4801      	ldr	r0, [pc, #4]	; (406888 <__malloc_unlock+0x8>)
  406882:	f7ff bc29 	b.w	4060d8 <__retarget_lock_release_recursive>
  406886:	bf00      	nop
  406888:	20000eb8 	.word	0x20000eb8

0040688c <_Balloc>:
  40688c:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40688e:	b570      	push	{r4, r5, r6, lr}
  406890:	4605      	mov	r5, r0
  406892:	460c      	mov	r4, r1
  406894:	b14b      	cbz	r3, 4068aa <_Balloc+0x1e>
  406896:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40689a:	b180      	cbz	r0, 4068be <_Balloc+0x32>
  40689c:	6802      	ldr	r2, [r0, #0]
  40689e:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  4068a2:	2300      	movs	r3, #0
  4068a4:	6103      	str	r3, [r0, #16]
  4068a6:	60c3      	str	r3, [r0, #12]
  4068a8:	bd70      	pop	{r4, r5, r6, pc}
  4068aa:	2221      	movs	r2, #33	; 0x21
  4068ac:	2104      	movs	r1, #4
  4068ae:	f000 fc4d 	bl	40714c <_calloc_r>
  4068b2:	64e8      	str	r0, [r5, #76]	; 0x4c
  4068b4:	4603      	mov	r3, r0
  4068b6:	2800      	cmp	r0, #0
  4068b8:	d1ed      	bne.n	406896 <_Balloc+0xa>
  4068ba:	2000      	movs	r0, #0
  4068bc:	bd70      	pop	{r4, r5, r6, pc}
  4068be:	2101      	movs	r1, #1
  4068c0:	fa01 f604 	lsl.w	r6, r1, r4
  4068c4:	1d72      	adds	r2, r6, #5
  4068c6:	4628      	mov	r0, r5
  4068c8:	0092      	lsls	r2, r2, #2
  4068ca:	f000 fc3f 	bl	40714c <_calloc_r>
  4068ce:	2800      	cmp	r0, #0
  4068d0:	d0f3      	beq.n	4068ba <_Balloc+0x2e>
  4068d2:	6044      	str	r4, [r0, #4]
  4068d4:	6086      	str	r6, [r0, #8]
  4068d6:	e7e4      	b.n	4068a2 <_Balloc+0x16>

004068d8 <_Bfree>:
  4068d8:	b131      	cbz	r1, 4068e8 <_Bfree+0x10>
  4068da:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4068dc:	684a      	ldr	r2, [r1, #4]
  4068de:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4068e2:	6008      	str	r0, [r1, #0]
  4068e4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4068e8:	4770      	bx	lr
  4068ea:	bf00      	nop

004068ec <__multadd>:
  4068ec:	b5f0      	push	{r4, r5, r6, r7, lr}
  4068ee:	690c      	ldr	r4, [r1, #16]
  4068f0:	b083      	sub	sp, #12
  4068f2:	460d      	mov	r5, r1
  4068f4:	4606      	mov	r6, r0
  4068f6:	f101 0e14 	add.w	lr, r1, #20
  4068fa:	2700      	movs	r7, #0
  4068fc:	f8de 0000 	ldr.w	r0, [lr]
  406900:	b281      	uxth	r1, r0
  406902:	fb02 3301 	mla	r3, r2, r1, r3
  406906:	0c01      	lsrs	r1, r0, #16
  406908:	0c18      	lsrs	r0, r3, #16
  40690a:	fb02 0101 	mla	r1, r2, r1, r0
  40690e:	b29b      	uxth	r3, r3
  406910:	3701      	adds	r7, #1
  406912:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406916:	42bc      	cmp	r4, r7
  406918:	f84e 3b04 	str.w	r3, [lr], #4
  40691c:	ea4f 4311 	mov.w	r3, r1, lsr #16
  406920:	dcec      	bgt.n	4068fc <__multadd+0x10>
  406922:	b13b      	cbz	r3, 406934 <__multadd+0x48>
  406924:	68aa      	ldr	r2, [r5, #8]
  406926:	4294      	cmp	r4, r2
  406928:	da07      	bge.n	40693a <__multadd+0x4e>
  40692a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40692e:	3401      	adds	r4, #1
  406930:	6153      	str	r3, [r2, #20]
  406932:	612c      	str	r4, [r5, #16]
  406934:	4628      	mov	r0, r5
  406936:	b003      	add	sp, #12
  406938:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40693a:	6869      	ldr	r1, [r5, #4]
  40693c:	9301      	str	r3, [sp, #4]
  40693e:	3101      	adds	r1, #1
  406940:	4630      	mov	r0, r6
  406942:	f7ff ffa3 	bl	40688c <_Balloc>
  406946:	692a      	ldr	r2, [r5, #16]
  406948:	3202      	adds	r2, #2
  40694a:	f105 010c 	add.w	r1, r5, #12
  40694e:	4607      	mov	r7, r0
  406950:	0092      	lsls	r2, r2, #2
  406952:	300c      	adds	r0, #12
  406954:	f7ff fef4 	bl	406740 <memcpy>
  406958:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40695a:	6869      	ldr	r1, [r5, #4]
  40695c:	9b01      	ldr	r3, [sp, #4]
  40695e:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406962:	6028      	str	r0, [r5, #0]
  406964:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406968:	463d      	mov	r5, r7
  40696a:	e7de      	b.n	40692a <__multadd+0x3e>

0040696c <__hi0bits>:
  40696c:	0c02      	lsrs	r2, r0, #16
  40696e:	0412      	lsls	r2, r2, #16
  406970:	4603      	mov	r3, r0
  406972:	b9b2      	cbnz	r2, 4069a2 <__hi0bits+0x36>
  406974:	0403      	lsls	r3, r0, #16
  406976:	2010      	movs	r0, #16
  406978:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40697c:	bf04      	itt	eq
  40697e:	021b      	lsleq	r3, r3, #8
  406980:	3008      	addeq	r0, #8
  406982:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  406986:	bf04      	itt	eq
  406988:	011b      	lsleq	r3, r3, #4
  40698a:	3004      	addeq	r0, #4
  40698c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  406990:	bf04      	itt	eq
  406992:	009b      	lsleq	r3, r3, #2
  406994:	3002      	addeq	r0, #2
  406996:	2b00      	cmp	r3, #0
  406998:	db02      	blt.n	4069a0 <__hi0bits+0x34>
  40699a:	005b      	lsls	r3, r3, #1
  40699c:	d403      	bmi.n	4069a6 <__hi0bits+0x3a>
  40699e:	2020      	movs	r0, #32
  4069a0:	4770      	bx	lr
  4069a2:	2000      	movs	r0, #0
  4069a4:	e7e8      	b.n	406978 <__hi0bits+0xc>
  4069a6:	3001      	adds	r0, #1
  4069a8:	4770      	bx	lr
  4069aa:	bf00      	nop

004069ac <__lo0bits>:
  4069ac:	6803      	ldr	r3, [r0, #0]
  4069ae:	f013 0207 	ands.w	r2, r3, #7
  4069b2:	4601      	mov	r1, r0
  4069b4:	d007      	beq.n	4069c6 <__lo0bits+0x1a>
  4069b6:	07da      	lsls	r2, r3, #31
  4069b8:	d421      	bmi.n	4069fe <__lo0bits+0x52>
  4069ba:	0798      	lsls	r0, r3, #30
  4069bc:	d421      	bmi.n	406a02 <__lo0bits+0x56>
  4069be:	089b      	lsrs	r3, r3, #2
  4069c0:	600b      	str	r3, [r1, #0]
  4069c2:	2002      	movs	r0, #2
  4069c4:	4770      	bx	lr
  4069c6:	b298      	uxth	r0, r3
  4069c8:	b198      	cbz	r0, 4069f2 <__lo0bits+0x46>
  4069ca:	4610      	mov	r0, r2
  4069cc:	f013 0fff 	tst.w	r3, #255	; 0xff
  4069d0:	bf04      	itt	eq
  4069d2:	0a1b      	lsreq	r3, r3, #8
  4069d4:	3008      	addeq	r0, #8
  4069d6:	071a      	lsls	r2, r3, #28
  4069d8:	bf04      	itt	eq
  4069da:	091b      	lsreq	r3, r3, #4
  4069dc:	3004      	addeq	r0, #4
  4069de:	079a      	lsls	r2, r3, #30
  4069e0:	bf04      	itt	eq
  4069e2:	089b      	lsreq	r3, r3, #2
  4069e4:	3002      	addeq	r0, #2
  4069e6:	07da      	lsls	r2, r3, #31
  4069e8:	d407      	bmi.n	4069fa <__lo0bits+0x4e>
  4069ea:	085b      	lsrs	r3, r3, #1
  4069ec:	d104      	bne.n	4069f8 <__lo0bits+0x4c>
  4069ee:	2020      	movs	r0, #32
  4069f0:	4770      	bx	lr
  4069f2:	0c1b      	lsrs	r3, r3, #16
  4069f4:	2010      	movs	r0, #16
  4069f6:	e7e9      	b.n	4069cc <__lo0bits+0x20>
  4069f8:	3001      	adds	r0, #1
  4069fa:	600b      	str	r3, [r1, #0]
  4069fc:	4770      	bx	lr
  4069fe:	2000      	movs	r0, #0
  406a00:	4770      	bx	lr
  406a02:	085b      	lsrs	r3, r3, #1
  406a04:	600b      	str	r3, [r1, #0]
  406a06:	2001      	movs	r0, #1
  406a08:	4770      	bx	lr
  406a0a:	bf00      	nop

00406a0c <__i2b>:
  406a0c:	b510      	push	{r4, lr}
  406a0e:	460c      	mov	r4, r1
  406a10:	2101      	movs	r1, #1
  406a12:	f7ff ff3b 	bl	40688c <_Balloc>
  406a16:	2201      	movs	r2, #1
  406a18:	6144      	str	r4, [r0, #20]
  406a1a:	6102      	str	r2, [r0, #16]
  406a1c:	bd10      	pop	{r4, pc}
  406a1e:	bf00      	nop

00406a20 <__multiply>:
  406a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406a24:	690c      	ldr	r4, [r1, #16]
  406a26:	6915      	ldr	r5, [r2, #16]
  406a28:	42ac      	cmp	r4, r5
  406a2a:	b083      	sub	sp, #12
  406a2c:	468b      	mov	fp, r1
  406a2e:	4616      	mov	r6, r2
  406a30:	da04      	bge.n	406a3c <__multiply+0x1c>
  406a32:	4622      	mov	r2, r4
  406a34:	46b3      	mov	fp, r6
  406a36:	462c      	mov	r4, r5
  406a38:	460e      	mov	r6, r1
  406a3a:	4615      	mov	r5, r2
  406a3c:	f8db 3008 	ldr.w	r3, [fp, #8]
  406a40:	f8db 1004 	ldr.w	r1, [fp, #4]
  406a44:	eb04 0805 	add.w	r8, r4, r5
  406a48:	4598      	cmp	r8, r3
  406a4a:	bfc8      	it	gt
  406a4c:	3101      	addgt	r1, #1
  406a4e:	f7ff ff1d 	bl	40688c <_Balloc>
  406a52:	f100 0914 	add.w	r9, r0, #20
  406a56:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  406a5a:	45d1      	cmp	r9, sl
  406a5c:	9000      	str	r0, [sp, #0]
  406a5e:	d205      	bcs.n	406a6c <__multiply+0x4c>
  406a60:	464b      	mov	r3, r9
  406a62:	2100      	movs	r1, #0
  406a64:	f843 1b04 	str.w	r1, [r3], #4
  406a68:	459a      	cmp	sl, r3
  406a6a:	d8fb      	bhi.n	406a64 <__multiply+0x44>
  406a6c:	f106 0c14 	add.w	ip, r6, #20
  406a70:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  406a74:	f10b 0b14 	add.w	fp, fp, #20
  406a78:	459c      	cmp	ip, r3
  406a7a:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  406a7e:	d24c      	bcs.n	406b1a <__multiply+0xfa>
  406a80:	f8cd a004 	str.w	sl, [sp, #4]
  406a84:	469a      	mov	sl, r3
  406a86:	f8dc 5000 	ldr.w	r5, [ip]
  406a8a:	b2af      	uxth	r7, r5
  406a8c:	b1ef      	cbz	r7, 406aca <__multiply+0xaa>
  406a8e:	2100      	movs	r1, #0
  406a90:	464d      	mov	r5, r9
  406a92:	465e      	mov	r6, fp
  406a94:	460c      	mov	r4, r1
  406a96:	f856 2b04 	ldr.w	r2, [r6], #4
  406a9a:	6828      	ldr	r0, [r5, #0]
  406a9c:	b293      	uxth	r3, r2
  406a9e:	b281      	uxth	r1, r0
  406aa0:	fb07 1303 	mla	r3, r7, r3, r1
  406aa4:	0c12      	lsrs	r2, r2, #16
  406aa6:	0c01      	lsrs	r1, r0, #16
  406aa8:	4423      	add	r3, r4
  406aaa:	fb07 1102 	mla	r1, r7, r2, r1
  406aae:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  406ab2:	b29b      	uxth	r3, r3
  406ab4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  406ab8:	45b6      	cmp	lr, r6
  406aba:	f845 3b04 	str.w	r3, [r5], #4
  406abe:	ea4f 4411 	mov.w	r4, r1, lsr #16
  406ac2:	d8e8      	bhi.n	406a96 <__multiply+0x76>
  406ac4:	602c      	str	r4, [r5, #0]
  406ac6:	f8dc 5000 	ldr.w	r5, [ip]
  406aca:	0c2d      	lsrs	r5, r5, #16
  406acc:	d01d      	beq.n	406b0a <__multiply+0xea>
  406ace:	f8d9 3000 	ldr.w	r3, [r9]
  406ad2:	4648      	mov	r0, r9
  406ad4:	461c      	mov	r4, r3
  406ad6:	4659      	mov	r1, fp
  406ad8:	2200      	movs	r2, #0
  406ada:	880e      	ldrh	r6, [r1, #0]
  406adc:	0c24      	lsrs	r4, r4, #16
  406ade:	fb05 4406 	mla	r4, r5, r6, r4
  406ae2:	4422      	add	r2, r4
  406ae4:	b29b      	uxth	r3, r3
  406ae6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  406aea:	f840 3b04 	str.w	r3, [r0], #4
  406aee:	f851 3b04 	ldr.w	r3, [r1], #4
  406af2:	6804      	ldr	r4, [r0, #0]
  406af4:	0c1b      	lsrs	r3, r3, #16
  406af6:	b2a6      	uxth	r6, r4
  406af8:	fb05 6303 	mla	r3, r5, r3, r6
  406afc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  406b00:	458e      	cmp	lr, r1
  406b02:	ea4f 4213 	mov.w	r2, r3, lsr #16
  406b06:	d8e8      	bhi.n	406ada <__multiply+0xba>
  406b08:	6003      	str	r3, [r0, #0]
  406b0a:	f10c 0c04 	add.w	ip, ip, #4
  406b0e:	45e2      	cmp	sl, ip
  406b10:	f109 0904 	add.w	r9, r9, #4
  406b14:	d8b7      	bhi.n	406a86 <__multiply+0x66>
  406b16:	f8dd a004 	ldr.w	sl, [sp, #4]
  406b1a:	f1b8 0f00 	cmp.w	r8, #0
  406b1e:	dd0b      	ble.n	406b38 <__multiply+0x118>
  406b20:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  406b24:	f1aa 0a04 	sub.w	sl, sl, #4
  406b28:	b11b      	cbz	r3, 406b32 <__multiply+0x112>
  406b2a:	e005      	b.n	406b38 <__multiply+0x118>
  406b2c:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  406b30:	b913      	cbnz	r3, 406b38 <__multiply+0x118>
  406b32:	f1b8 0801 	subs.w	r8, r8, #1
  406b36:	d1f9      	bne.n	406b2c <__multiply+0x10c>
  406b38:	9800      	ldr	r0, [sp, #0]
  406b3a:	f8c0 8010 	str.w	r8, [r0, #16]
  406b3e:	b003      	add	sp, #12
  406b40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00406b44 <__pow5mult>:
  406b44:	f012 0303 	ands.w	r3, r2, #3
  406b48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406b4c:	4614      	mov	r4, r2
  406b4e:	4607      	mov	r7, r0
  406b50:	d12e      	bne.n	406bb0 <__pow5mult+0x6c>
  406b52:	460d      	mov	r5, r1
  406b54:	10a4      	asrs	r4, r4, #2
  406b56:	d01c      	beq.n	406b92 <__pow5mult+0x4e>
  406b58:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  406b5a:	b396      	cbz	r6, 406bc2 <__pow5mult+0x7e>
  406b5c:	07e3      	lsls	r3, r4, #31
  406b5e:	f04f 0800 	mov.w	r8, #0
  406b62:	d406      	bmi.n	406b72 <__pow5mult+0x2e>
  406b64:	1064      	asrs	r4, r4, #1
  406b66:	d014      	beq.n	406b92 <__pow5mult+0x4e>
  406b68:	6830      	ldr	r0, [r6, #0]
  406b6a:	b1a8      	cbz	r0, 406b98 <__pow5mult+0x54>
  406b6c:	4606      	mov	r6, r0
  406b6e:	07e3      	lsls	r3, r4, #31
  406b70:	d5f8      	bpl.n	406b64 <__pow5mult+0x20>
  406b72:	4632      	mov	r2, r6
  406b74:	4629      	mov	r1, r5
  406b76:	4638      	mov	r0, r7
  406b78:	f7ff ff52 	bl	406a20 <__multiply>
  406b7c:	b1b5      	cbz	r5, 406bac <__pow5mult+0x68>
  406b7e:	686a      	ldr	r2, [r5, #4]
  406b80:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406b82:	1064      	asrs	r4, r4, #1
  406b84:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406b88:	6029      	str	r1, [r5, #0]
  406b8a:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  406b8e:	4605      	mov	r5, r0
  406b90:	d1ea      	bne.n	406b68 <__pow5mult+0x24>
  406b92:	4628      	mov	r0, r5
  406b94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406b98:	4632      	mov	r2, r6
  406b9a:	4631      	mov	r1, r6
  406b9c:	4638      	mov	r0, r7
  406b9e:	f7ff ff3f 	bl	406a20 <__multiply>
  406ba2:	6030      	str	r0, [r6, #0]
  406ba4:	f8c0 8000 	str.w	r8, [r0]
  406ba8:	4606      	mov	r6, r0
  406baa:	e7e0      	b.n	406b6e <__pow5mult+0x2a>
  406bac:	4605      	mov	r5, r0
  406bae:	e7d9      	b.n	406b64 <__pow5mult+0x20>
  406bb0:	1e5a      	subs	r2, r3, #1
  406bb2:	4d0b      	ldr	r5, [pc, #44]	; (406be0 <__pow5mult+0x9c>)
  406bb4:	2300      	movs	r3, #0
  406bb6:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  406bba:	f7ff fe97 	bl	4068ec <__multadd>
  406bbe:	4605      	mov	r5, r0
  406bc0:	e7c8      	b.n	406b54 <__pow5mult+0x10>
  406bc2:	2101      	movs	r1, #1
  406bc4:	4638      	mov	r0, r7
  406bc6:	f7ff fe61 	bl	40688c <_Balloc>
  406bca:	f240 2171 	movw	r1, #625	; 0x271
  406bce:	2201      	movs	r2, #1
  406bd0:	2300      	movs	r3, #0
  406bd2:	6141      	str	r1, [r0, #20]
  406bd4:	6102      	str	r2, [r0, #16]
  406bd6:	4606      	mov	r6, r0
  406bd8:	64b8      	str	r0, [r7, #72]	; 0x48
  406bda:	6003      	str	r3, [r0, #0]
  406bdc:	e7be      	b.n	406b5c <__pow5mult+0x18>
  406bde:	bf00      	nop
  406be0:	00409008 	.word	0x00409008

00406be4 <__lshift>:
  406be4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406be8:	4691      	mov	r9, r2
  406bea:	690a      	ldr	r2, [r1, #16]
  406bec:	688b      	ldr	r3, [r1, #8]
  406bee:	ea4f 1469 	mov.w	r4, r9, asr #5
  406bf2:	eb04 0802 	add.w	r8, r4, r2
  406bf6:	f108 0501 	add.w	r5, r8, #1
  406bfa:	429d      	cmp	r5, r3
  406bfc:	460e      	mov	r6, r1
  406bfe:	4607      	mov	r7, r0
  406c00:	6849      	ldr	r1, [r1, #4]
  406c02:	dd04      	ble.n	406c0e <__lshift+0x2a>
  406c04:	005b      	lsls	r3, r3, #1
  406c06:	429d      	cmp	r5, r3
  406c08:	f101 0101 	add.w	r1, r1, #1
  406c0c:	dcfa      	bgt.n	406c04 <__lshift+0x20>
  406c0e:	4638      	mov	r0, r7
  406c10:	f7ff fe3c 	bl	40688c <_Balloc>
  406c14:	2c00      	cmp	r4, #0
  406c16:	f100 0314 	add.w	r3, r0, #20
  406c1a:	dd06      	ble.n	406c2a <__lshift+0x46>
  406c1c:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  406c20:	2100      	movs	r1, #0
  406c22:	f843 1b04 	str.w	r1, [r3], #4
  406c26:	429a      	cmp	r2, r3
  406c28:	d1fb      	bne.n	406c22 <__lshift+0x3e>
  406c2a:	6934      	ldr	r4, [r6, #16]
  406c2c:	f106 0114 	add.w	r1, r6, #20
  406c30:	f019 091f 	ands.w	r9, r9, #31
  406c34:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  406c38:	d01d      	beq.n	406c76 <__lshift+0x92>
  406c3a:	f1c9 0c20 	rsb	ip, r9, #32
  406c3e:	2200      	movs	r2, #0
  406c40:	680c      	ldr	r4, [r1, #0]
  406c42:	fa04 f409 	lsl.w	r4, r4, r9
  406c46:	4314      	orrs	r4, r2
  406c48:	f843 4b04 	str.w	r4, [r3], #4
  406c4c:	f851 2b04 	ldr.w	r2, [r1], #4
  406c50:	458e      	cmp	lr, r1
  406c52:	fa22 f20c 	lsr.w	r2, r2, ip
  406c56:	d8f3      	bhi.n	406c40 <__lshift+0x5c>
  406c58:	601a      	str	r2, [r3, #0]
  406c5a:	b10a      	cbz	r2, 406c60 <__lshift+0x7c>
  406c5c:	f108 0502 	add.w	r5, r8, #2
  406c60:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  406c62:	6872      	ldr	r2, [r6, #4]
  406c64:	3d01      	subs	r5, #1
  406c66:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  406c6a:	6105      	str	r5, [r0, #16]
  406c6c:	6031      	str	r1, [r6, #0]
  406c6e:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  406c72:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406c76:	3b04      	subs	r3, #4
  406c78:	f851 2b04 	ldr.w	r2, [r1], #4
  406c7c:	f843 2f04 	str.w	r2, [r3, #4]!
  406c80:	458e      	cmp	lr, r1
  406c82:	d8f9      	bhi.n	406c78 <__lshift+0x94>
  406c84:	e7ec      	b.n	406c60 <__lshift+0x7c>
  406c86:	bf00      	nop

00406c88 <__mcmp>:
  406c88:	b430      	push	{r4, r5}
  406c8a:	690b      	ldr	r3, [r1, #16]
  406c8c:	4605      	mov	r5, r0
  406c8e:	6900      	ldr	r0, [r0, #16]
  406c90:	1ac0      	subs	r0, r0, r3
  406c92:	d10f      	bne.n	406cb4 <__mcmp+0x2c>
  406c94:	009b      	lsls	r3, r3, #2
  406c96:	3514      	adds	r5, #20
  406c98:	3114      	adds	r1, #20
  406c9a:	4419      	add	r1, r3
  406c9c:	442b      	add	r3, r5
  406c9e:	e001      	b.n	406ca4 <__mcmp+0x1c>
  406ca0:	429d      	cmp	r5, r3
  406ca2:	d207      	bcs.n	406cb4 <__mcmp+0x2c>
  406ca4:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  406ca8:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  406cac:	4294      	cmp	r4, r2
  406cae:	d0f7      	beq.n	406ca0 <__mcmp+0x18>
  406cb0:	d302      	bcc.n	406cb8 <__mcmp+0x30>
  406cb2:	2001      	movs	r0, #1
  406cb4:	bc30      	pop	{r4, r5}
  406cb6:	4770      	bx	lr
  406cb8:	f04f 30ff 	mov.w	r0, #4294967295
  406cbc:	e7fa      	b.n	406cb4 <__mcmp+0x2c>
  406cbe:	bf00      	nop

00406cc0 <__mdiff>:
  406cc0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406cc4:	690f      	ldr	r7, [r1, #16]
  406cc6:	460e      	mov	r6, r1
  406cc8:	6911      	ldr	r1, [r2, #16]
  406cca:	1a7f      	subs	r7, r7, r1
  406ccc:	2f00      	cmp	r7, #0
  406cce:	4690      	mov	r8, r2
  406cd0:	d117      	bne.n	406d02 <__mdiff+0x42>
  406cd2:	0089      	lsls	r1, r1, #2
  406cd4:	f106 0514 	add.w	r5, r6, #20
  406cd8:	f102 0e14 	add.w	lr, r2, #20
  406cdc:	186b      	adds	r3, r5, r1
  406cde:	4471      	add	r1, lr
  406ce0:	e001      	b.n	406ce6 <__mdiff+0x26>
  406ce2:	429d      	cmp	r5, r3
  406ce4:	d25c      	bcs.n	406da0 <__mdiff+0xe0>
  406ce6:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  406cea:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  406cee:	42a2      	cmp	r2, r4
  406cf0:	d0f7      	beq.n	406ce2 <__mdiff+0x22>
  406cf2:	d25e      	bcs.n	406db2 <__mdiff+0xf2>
  406cf4:	4633      	mov	r3, r6
  406cf6:	462c      	mov	r4, r5
  406cf8:	4646      	mov	r6, r8
  406cfa:	4675      	mov	r5, lr
  406cfc:	4698      	mov	r8, r3
  406cfe:	2701      	movs	r7, #1
  406d00:	e005      	b.n	406d0e <__mdiff+0x4e>
  406d02:	db58      	blt.n	406db6 <__mdiff+0xf6>
  406d04:	f106 0514 	add.w	r5, r6, #20
  406d08:	f108 0414 	add.w	r4, r8, #20
  406d0c:	2700      	movs	r7, #0
  406d0e:	6871      	ldr	r1, [r6, #4]
  406d10:	f7ff fdbc 	bl	40688c <_Balloc>
  406d14:	f8d8 3010 	ldr.w	r3, [r8, #16]
  406d18:	6936      	ldr	r6, [r6, #16]
  406d1a:	60c7      	str	r7, [r0, #12]
  406d1c:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  406d20:	46a6      	mov	lr, r4
  406d22:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  406d26:	f100 0414 	add.w	r4, r0, #20
  406d2a:	2300      	movs	r3, #0
  406d2c:	f85e 1b04 	ldr.w	r1, [lr], #4
  406d30:	f855 8b04 	ldr.w	r8, [r5], #4
  406d34:	b28a      	uxth	r2, r1
  406d36:	fa13 f388 	uxtah	r3, r3, r8
  406d3a:	0c09      	lsrs	r1, r1, #16
  406d3c:	1a9a      	subs	r2, r3, r2
  406d3e:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  406d42:	eb03 4322 	add.w	r3, r3, r2, asr #16
  406d46:	b292      	uxth	r2, r2
  406d48:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  406d4c:	45f4      	cmp	ip, lr
  406d4e:	f844 2b04 	str.w	r2, [r4], #4
  406d52:	ea4f 4323 	mov.w	r3, r3, asr #16
  406d56:	d8e9      	bhi.n	406d2c <__mdiff+0x6c>
  406d58:	42af      	cmp	r7, r5
  406d5a:	d917      	bls.n	406d8c <__mdiff+0xcc>
  406d5c:	46a4      	mov	ip, r4
  406d5e:	46ae      	mov	lr, r5
  406d60:	f85e 2b04 	ldr.w	r2, [lr], #4
  406d64:	fa13 f382 	uxtah	r3, r3, r2
  406d68:	1419      	asrs	r1, r3, #16
  406d6a:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  406d6e:	b29b      	uxth	r3, r3
  406d70:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  406d74:	4577      	cmp	r7, lr
  406d76:	f84c 2b04 	str.w	r2, [ip], #4
  406d7a:	ea4f 4321 	mov.w	r3, r1, asr #16
  406d7e:	d8ef      	bhi.n	406d60 <__mdiff+0xa0>
  406d80:	43ed      	mvns	r5, r5
  406d82:	442f      	add	r7, r5
  406d84:	f027 0703 	bic.w	r7, r7, #3
  406d88:	3704      	adds	r7, #4
  406d8a:	443c      	add	r4, r7
  406d8c:	3c04      	subs	r4, #4
  406d8e:	b922      	cbnz	r2, 406d9a <__mdiff+0xda>
  406d90:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  406d94:	3e01      	subs	r6, #1
  406d96:	2b00      	cmp	r3, #0
  406d98:	d0fa      	beq.n	406d90 <__mdiff+0xd0>
  406d9a:	6106      	str	r6, [r0, #16]
  406d9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406da0:	2100      	movs	r1, #0
  406da2:	f7ff fd73 	bl	40688c <_Balloc>
  406da6:	2201      	movs	r2, #1
  406da8:	2300      	movs	r3, #0
  406daa:	6102      	str	r2, [r0, #16]
  406dac:	6143      	str	r3, [r0, #20]
  406dae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406db2:	4674      	mov	r4, lr
  406db4:	e7ab      	b.n	406d0e <__mdiff+0x4e>
  406db6:	4633      	mov	r3, r6
  406db8:	f106 0414 	add.w	r4, r6, #20
  406dbc:	f102 0514 	add.w	r5, r2, #20
  406dc0:	4616      	mov	r6, r2
  406dc2:	2701      	movs	r7, #1
  406dc4:	4698      	mov	r8, r3
  406dc6:	e7a2      	b.n	406d0e <__mdiff+0x4e>

00406dc8 <__d2b>:
  406dc8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406dcc:	b082      	sub	sp, #8
  406dce:	2101      	movs	r1, #1
  406dd0:	461c      	mov	r4, r3
  406dd2:	f3c3 570a 	ubfx	r7, r3, #20, #11
  406dd6:	4615      	mov	r5, r2
  406dd8:	9e08      	ldr	r6, [sp, #32]
  406dda:	f7ff fd57 	bl	40688c <_Balloc>
  406dde:	f3c4 0413 	ubfx	r4, r4, #0, #20
  406de2:	4680      	mov	r8, r0
  406de4:	b10f      	cbz	r7, 406dea <__d2b+0x22>
  406de6:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  406dea:	9401      	str	r4, [sp, #4]
  406dec:	b31d      	cbz	r5, 406e36 <__d2b+0x6e>
  406dee:	a802      	add	r0, sp, #8
  406df0:	f840 5d08 	str.w	r5, [r0, #-8]!
  406df4:	f7ff fdda 	bl	4069ac <__lo0bits>
  406df8:	2800      	cmp	r0, #0
  406dfa:	d134      	bne.n	406e66 <__d2b+0x9e>
  406dfc:	e89d 000c 	ldmia.w	sp, {r2, r3}
  406e00:	f8c8 2014 	str.w	r2, [r8, #20]
  406e04:	2b00      	cmp	r3, #0
  406e06:	bf0c      	ite	eq
  406e08:	2101      	moveq	r1, #1
  406e0a:	2102      	movne	r1, #2
  406e0c:	f8c8 3018 	str.w	r3, [r8, #24]
  406e10:	f8c8 1010 	str.w	r1, [r8, #16]
  406e14:	b9df      	cbnz	r7, 406e4e <__d2b+0x86>
  406e16:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  406e1a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  406e1e:	6030      	str	r0, [r6, #0]
  406e20:	6918      	ldr	r0, [r3, #16]
  406e22:	f7ff fda3 	bl	40696c <__hi0bits>
  406e26:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406e28:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  406e2c:	6018      	str	r0, [r3, #0]
  406e2e:	4640      	mov	r0, r8
  406e30:	b002      	add	sp, #8
  406e32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406e36:	a801      	add	r0, sp, #4
  406e38:	f7ff fdb8 	bl	4069ac <__lo0bits>
  406e3c:	9b01      	ldr	r3, [sp, #4]
  406e3e:	f8c8 3014 	str.w	r3, [r8, #20]
  406e42:	2101      	movs	r1, #1
  406e44:	3020      	adds	r0, #32
  406e46:	f8c8 1010 	str.w	r1, [r8, #16]
  406e4a:	2f00      	cmp	r7, #0
  406e4c:	d0e3      	beq.n	406e16 <__d2b+0x4e>
  406e4e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  406e50:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  406e54:	4407      	add	r7, r0
  406e56:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  406e5a:	6037      	str	r7, [r6, #0]
  406e5c:	6018      	str	r0, [r3, #0]
  406e5e:	4640      	mov	r0, r8
  406e60:	b002      	add	sp, #8
  406e62:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  406e66:	e89d 000a 	ldmia.w	sp, {r1, r3}
  406e6a:	f1c0 0220 	rsb	r2, r0, #32
  406e6e:	fa03 f202 	lsl.w	r2, r3, r2
  406e72:	430a      	orrs	r2, r1
  406e74:	40c3      	lsrs	r3, r0
  406e76:	9301      	str	r3, [sp, #4]
  406e78:	f8c8 2014 	str.w	r2, [r8, #20]
  406e7c:	e7c2      	b.n	406e04 <__d2b+0x3c>
  406e7e:	bf00      	nop

00406e80 <_sbrk_r>:
  406e80:	b538      	push	{r3, r4, r5, lr}
  406e82:	4c07      	ldr	r4, [pc, #28]	; (406ea0 <_sbrk_r+0x20>)
  406e84:	2300      	movs	r3, #0
  406e86:	4605      	mov	r5, r0
  406e88:	4608      	mov	r0, r1
  406e8a:	6023      	str	r3, [r4, #0]
  406e8c:	f7fb fe8c 	bl	402ba8 <_sbrk>
  406e90:	1c43      	adds	r3, r0, #1
  406e92:	d000      	beq.n	406e96 <_sbrk_r+0x16>
  406e94:	bd38      	pop	{r3, r4, r5, pc}
  406e96:	6823      	ldr	r3, [r4, #0]
  406e98:	2b00      	cmp	r3, #0
  406e9a:	d0fb      	beq.n	406e94 <_sbrk_r+0x14>
  406e9c:	602b      	str	r3, [r5, #0]
  406e9e:	bd38      	pop	{r3, r4, r5, pc}
  406ea0:	20000ecc 	.word	0x20000ecc

00406ea4 <strchr>:
  406ea4:	b2c9      	uxtb	r1, r1
  406ea6:	2900      	cmp	r1, #0
  406ea8:	d041      	beq.n	406f2e <strchr+0x8a>
  406eaa:	0782      	lsls	r2, r0, #30
  406eac:	b4f0      	push	{r4, r5, r6, r7}
  406eae:	d067      	beq.n	406f80 <strchr+0xdc>
  406eb0:	7803      	ldrb	r3, [r0, #0]
  406eb2:	2b00      	cmp	r3, #0
  406eb4:	d068      	beq.n	406f88 <strchr+0xe4>
  406eb6:	4299      	cmp	r1, r3
  406eb8:	d037      	beq.n	406f2a <strchr+0x86>
  406eba:	1c43      	adds	r3, r0, #1
  406ebc:	e004      	b.n	406ec8 <strchr+0x24>
  406ebe:	f813 0b01 	ldrb.w	r0, [r3], #1
  406ec2:	b390      	cbz	r0, 406f2a <strchr+0x86>
  406ec4:	4281      	cmp	r1, r0
  406ec6:	d02f      	beq.n	406f28 <strchr+0x84>
  406ec8:	079a      	lsls	r2, r3, #30
  406eca:	461c      	mov	r4, r3
  406ecc:	d1f7      	bne.n	406ebe <strchr+0x1a>
  406ece:	6825      	ldr	r5, [r4, #0]
  406ed0:	ea41 2301 	orr.w	r3, r1, r1, lsl #8
  406ed4:	ea43 4303 	orr.w	r3, r3, r3, lsl #16
  406ed8:	ea83 0605 	eor.w	r6, r3, r5
  406edc:	f1a6 3001 	sub.w	r0, r6, #16843009	; 0x1010101
  406ee0:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  406ee4:	ea20 0006 	bic.w	r0, r0, r6
  406ee8:	ea22 0205 	bic.w	r2, r2, r5
  406eec:	4302      	orrs	r2, r0
  406eee:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  406ef2:	d111      	bne.n	406f18 <strchr+0x74>
  406ef4:	4620      	mov	r0, r4
  406ef6:	f850 6f04 	ldr.w	r6, [r0, #4]!
  406efa:	ea83 0706 	eor.w	r7, r3, r6
  406efe:	f1a7 3501 	sub.w	r5, r7, #16843009	; 0x1010101
  406f02:	f1a6 3201 	sub.w	r2, r6, #16843009	; 0x1010101
  406f06:	ea25 0507 	bic.w	r5, r5, r7
  406f0a:	ea22 0206 	bic.w	r2, r2, r6
  406f0e:	432a      	orrs	r2, r5
  406f10:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  406f14:	d0ef      	beq.n	406ef6 <strchr+0x52>
  406f16:	4604      	mov	r4, r0
  406f18:	7820      	ldrb	r0, [r4, #0]
  406f1a:	b918      	cbnz	r0, 406f24 <strchr+0x80>
  406f1c:	e005      	b.n	406f2a <strchr+0x86>
  406f1e:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  406f22:	b110      	cbz	r0, 406f2a <strchr+0x86>
  406f24:	4281      	cmp	r1, r0
  406f26:	d1fa      	bne.n	406f1e <strchr+0x7a>
  406f28:	4620      	mov	r0, r4
  406f2a:	bcf0      	pop	{r4, r5, r6, r7}
  406f2c:	4770      	bx	lr
  406f2e:	0783      	lsls	r3, r0, #30
  406f30:	d024      	beq.n	406f7c <strchr+0xd8>
  406f32:	7803      	ldrb	r3, [r0, #0]
  406f34:	2b00      	cmp	r3, #0
  406f36:	d0f9      	beq.n	406f2c <strchr+0x88>
  406f38:	1c43      	adds	r3, r0, #1
  406f3a:	e003      	b.n	406f44 <strchr+0xa0>
  406f3c:	7802      	ldrb	r2, [r0, #0]
  406f3e:	3301      	adds	r3, #1
  406f40:	2a00      	cmp	r2, #0
  406f42:	d0f3      	beq.n	406f2c <strchr+0x88>
  406f44:	0799      	lsls	r1, r3, #30
  406f46:	4618      	mov	r0, r3
  406f48:	d1f8      	bne.n	406f3c <strchr+0x98>
  406f4a:	6819      	ldr	r1, [r3, #0]
  406f4c:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  406f50:	ea22 0201 	bic.w	r2, r2, r1
  406f54:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  406f58:	d108      	bne.n	406f6c <strchr+0xc8>
  406f5a:	f853 1f04 	ldr.w	r1, [r3, #4]!
  406f5e:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  406f62:	ea22 0201 	bic.w	r2, r2, r1
  406f66:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  406f6a:	d0f6      	beq.n	406f5a <strchr+0xb6>
  406f6c:	781a      	ldrb	r2, [r3, #0]
  406f6e:	4618      	mov	r0, r3
  406f70:	b142      	cbz	r2, 406f84 <strchr+0xe0>
  406f72:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  406f76:	2b00      	cmp	r3, #0
  406f78:	d1fb      	bne.n	406f72 <strchr+0xce>
  406f7a:	4770      	bx	lr
  406f7c:	4603      	mov	r3, r0
  406f7e:	e7e4      	b.n	406f4a <strchr+0xa6>
  406f80:	4604      	mov	r4, r0
  406f82:	e7a4      	b.n	406ece <strchr+0x2a>
  406f84:	4618      	mov	r0, r3
  406f86:	4770      	bx	lr
  406f88:	4618      	mov	r0, r3
  406f8a:	e7ce      	b.n	406f2a <strchr+0x86>

00406f8c <__ssprint_r>:
  406f8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406f90:	6893      	ldr	r3, [r2, #8]
  406f92:	b083      	sub	sp, #12
  406f94:	4690      	mov	r8, r2
  406f96:	2b00      	cmp	r3, #0
  406f98:	d070      	beq.n	40707c <__ssprint_r+0xf0>
  406f9a:	4682      	mov	sl, r0
  406f9c:	460c      	mov	r4, r1
  406f9e:	6817      	ldr	r7, [r2, #0]
  406fa0:	688d      	ldr	r5, [r1, #8]
  406fa2:	6808      	ldr	r0, [r1, #0]
  406fa4:	e042      	b.n	40702c <__ssprint_r+0xa0>
  406fa6:	89a3      	ldrh	r3, [r4, #12]
  406fa8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  406fac:	d02e      	beq.n	40700c <__ssprint_r+0x80>
  406fae:	6965      	ldr	r5, [r4, #20]
  406fb0:	6921      	ldr	r1, [r4, #16]
  406fb2:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  406fb6:	eba0 0b01 	sub.w	fp, r0, r1
  406fba:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  406fbe:	f10b 0001 	add.w	r0, fp, #1
  406fc2:	106d      	asrs	r5, r5, #1
  406fc4:	4430      	add	r0, r6
  406fc6:	42a8      	cmp	r0, r5
  406fc8:	462a      	mov	r2, r5
  406fca:	bf84      	itt	hi
  406fcc:	4605      	movhi	r5, r0
  406fce:	462a      	movhi	r2, r5
  406fd0:	055b      	lsls	r3, r3, #21
  406fd2:	d538      	bpl.n	407046 <__ssprint_r+0xba>
  406fd4:	4611      	mov	r1, r2
  406fd6:	4650      	mov	r0, sl
  406fd8:	f7ff f880 	bl	4060dc <_malloc_r>
  406fdc:	2800      	cmp	r0, #0
  406fde:	d03c      	beq.n	40705a <__ssprint_r+0xce>
  406fe0:	465a      	mov	r2, fp
  406fe2:	6921      	ldr	r1, [r4, #16]
  406fe4:	9001      	str	r0, [sp, #4]
  406fe6:	f7ff fbab 	bl	406740 <memcpy>
  406fea:	89a2      	ldrh	r2, [r4, #12]
  406fec:	9b01      	ldr	r3, [sp, #4]
  406fee:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  406ff2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  406ff6:	81a2      	strh	r2, [r4, #12]
  406ff8:	eba5 020b 	sub.w	r2, r5, fp
  406ffc:	eb03 000b 	add.w	r0, r3, fp
  407000:	6165      	str	r5, [r4, #20]
  407002:	6123      	str	r3, [r4, #16]
  407004:	6020      	str	r0, [r4, #0]
  407006:	60a2      	str	r2, [r4, #8]
  407008:	4635      	mov	r5, r6
  40700a:	46b3      	mov	fp, r6
  40700c:	465a      	mov	r2, fp
  40700e:	4649      	mov	r1, r9
  407010:	f000 fa18 	bl	407444 <memmove>
  407014:	f8d8 3008 	ldr.w	r3, [r8, #8]
  407018:	68a2      	ldr	r2, [r4, #8]
  40701a:	6820      	ldr	r0, [r4, #0]
  40701c:	1b55      	subs	r5, r2, r5
  40701e:	4458      	add	r0, fp
  407020:	1b9e      	subs	r6, r3, r6
  407022:	60a5      	str	r5, [r4, #8]
  407024:	6020      	str	r0, [r4, #0]
  407026:	f8c8 6008 	str.w	r6, [r8, #8]
  40702a:	b33e      	cbz	r6, 40707c <__ssprint_r+0xf0>
  40702c:	687e      	ldr	r6, [r7, #4]
  40702e:	463b      	mov	r3, r7
  407030:	3708      	adds	r7, #8
  407032:	2e00      	cmp	r6, #0
  407034:	d0fa      	beq.n	40702c <__ssprint_r+0xa0>
  407036:	42ae      	cmp	r6, r5
  407038:	f8d3 9000 	ldr.w	r9, [r3]
  40703c:	46ab      	mov	fp, r5
  40703e:	d2b2      	bcs.n	406fa6 <__ssprint_r+0x1a>
  407040:	4635      	mov	r5, r6
  407042:	46b3      	mov	fp, r6
  407044:	e7e2      	b.n	40700c <__ssprint_r+0x80>
  407046:	4650      	mov	r0, sl
  407048:	f000 fa60 	bl	40750c <_realloc_r>
  40704c:	4603      	mov	r3, r0
  40704e:	2800      	cmp	r0, #0
  407050:	d1d2      	bne.n	406ff8 <__ssprint_r+0x6c>
  407052:	6921      	ldr	r1, [r4, #16]
  407054:	4650      	mov	r0, sl
  407056:	f000 f8f9 	bl	40724c <_free_r>
  40705a:	230c      	movs	r3, #12
  40705c:	f8ca 3000 	str.w	r3, [sl]
  407060:	89a3      	ldrh	r3, [r4, #12]
  407062:	2200      	movs	r2, #0
  407064:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407068:	f04f 30ff 	mov.w	r0, #4294967295
  40706c:	81a3      	strh	r3, [r4, #12]
  40706e:	f8c8 2008 	str.w	r2, [r8, #8]
  407072:	f8c8 2004 	str.w	r2, [r8, #4]
  407076:	b003      	add	sp, #12
  407078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40707c:	2000      	movs	r0, #0
  40707e:	f8c8 0004 	str.w	r0, [r8, #4]
  407082:	b003      	add	sp, #12
  407084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00407088 <__register_exitproc>:
  407088:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40708c:	4d2c      	ldr	r5, [pc, #176]	; (407140 <__register_exitproc+0xb8>)
  40708e:	4606      	mov	r6, r0
  407090:	6828      	ldr	r0, [r5, #0]
  407092:	4698      	mov	r8, r3
  407094:	460f      	mov	r7, r1
  407096:	4691      	mov	r9, r2
  407098:	f7ff f81c 	bl	4060d4 <__retarget_lock_acquire_recursive>
  40709c:	4b29      	ldr	r3, [pc, #164]	; (407144 <__register_exitproc+0xbc>)
  40709e:	681c      	ldr	r4, [r3, #0]
  4070a0:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  4070a4:	2b00      	cmp	r3, #0
  4070a6:	d03e      	beq.n	407126 <__register_exitproc+0x9e>
  4070a8:	685a      	ldr	r2, [r3, #4]
  4070aa:	2a1f      	cmp	r2, #31
  4070ac:	dc1c      	bgt.n	4070e8 <__register_exitproc+0x60>
  4070ae:	f102 0e01 	add.w	lr, r2, #1
  4070b2:	b176      	cbz	r6, 4070d2 <__register_exitproc+0x4a>
  4070b4:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  4070b8:	2401      	movs	r4, #1
  4070ba:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  4070be:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  4070c2:	4094      	lsls	r4, r2
  4070c4:	4320      	orrs	r0, r4
  4070c6:	2e02      	cmp	r6, #2
  4070c8:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  4070cc:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  4070d0:	d023      	beq.n	40711a <__register_exitproc+0x92>
  4070d2:	3202      	adds	r2, #2
  4070d4:	f8c3 e004 	str.w	lr, [r3, #4]
  4070d8:	6828      	ldr	r0, [r5, #0]
  4070da:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  4070de:	f7fe fffb 	bl	4060d8 <__retarget_lock_release_recursive>
  4070e2:	2000      	movs	r0, #0
  4070e4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4070e8:	4b17      	ldr	r3, [pc, #92]	; (407148 <__register_exitproc+0xc0>)
  4070ea:	b30b      	cbz	r3, 407130 <__register_exitproc+0xa8>
  4070ec:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4070f0:	f3af 8000 	nop.w
  4070f4:	4603      	mov	r3, r0
  4070f6:	b1d8      	cbz	r0, 407130 <__register_exitproc+0xa8>
  4070f8:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4070fc:	6002      	str	r2, [r0, #0]
  4070fe:	2100      	movs	r1, #0
  407100:	6041      	str	r1, [r0, #4]
  407102:	460a      	mov	r2, r1
  407104:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407108:	f04f 0e01 	mov.w	lr, #1
  40710c:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407110:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  407114:	2e00      	cmp	r6, #0
  407116:	d0dc      	beq.n	4070d2 <__register_exitproc+0x4a>
  407118:	e7cc      	b.n	4070b4 <__register_exitproc+0x2c>
  40711a:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40711e:	430c      	orrs	r4, r1
  407120:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  407124:	e7d5      	b.n	4070d2 <__register_exitproc+0x4a>
  407126:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40712a:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40712e:	e7bb      	b.n	4070a8 <__register_exitproc+0x20>
  407130:	6828      	ldr	r0, [r5, #0]
  407132:	f7fe ffd1 	bl	4060d8 <__retarget_lock_release_recursive>
  407136:	f04f 30ff 	mov.w	r0, #4294967295
  40713a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40713e:	bf00      	nop
  407140:	20000440 	.word	0x20000440
  407144:	00408e9c 	.word	0x00408e9c
  407148:	00000000 	.word	0x00000000

0040714c <_calloc_r>:
  40714c:	b510      	push	{r4, lr}
  40714e:	fb02 f101 	mul.w	r1, r2, r1
  407152:	f7fe ffc3 	bl	4060dc <_malloc_r>
  407156:	4604      	mov	r4, r0
  407158:	b1d8      	cbz	r0, 407192 <_calloc_r+0x46>
  40715a:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40715e:	f022 0203 	bic.w	r2, r2, #3
  407162:	3a04      	subs	r2, #4
  407164:	2a24      	cmp	r2, #36	; 0x24
  407166:	d818      	bhi.n	40719a <_calloc_r+0x4e>
  407168:	2a13      	cmp	r2, #19
  40716a:	d914      	bls.n	407196 <_calloc_r+0x4a>
  40716c:	2300      	movs	r3, #0
  40716e:	2a1b      	cmp	r2, #27
  407170:	6003      	str	r3, [r0, #0]
  407172:	6043      	str	r3, [r0, #4]
  407174:	d916      	bls.n	4071a4 <_calloc_r+0x58>
  407176:	2a24      	cmp	r2, #36	; 0x24
  407178:	6083      	str	r3, [r0, #8]
  40717a:	60c3      	str	r3, [r0, #12]
  40717c:	bf11      	iteee	ne
  40717e:	f100 0210 	addne.w	r2, r0, #16
  407182:	6103      	streq	r3, [r0, #16]
  407184:	6143      	streq	r3, [r0, #20]
  407186:	f100 0218 	addeq.w	r2, r0, #24
  40718a:	2300      	movs	r3, #0
  40718c:	6013      	str	r3, [r2, #0]
  40718e:	6053      	str	r3, [r2, #4]
  407190:	6093      	str	r3, [r2, #8]
  407192:	4620      	mov	r0, r4
  407194:	bd10      	pop	{r4, pc}
  407196:	4602      	mov	r2, r0
  407198:	e7f7      	b.n	40718a <_calloc_r+0x3e>
  40719a:	2100      	movs	r1, #0
  40719c:	f7fc f9de 	bl	40355c <memset>
  4071a0:	4620      	mov	r0, r4
  4071a2:	bd10      	pop	{r4, pc}
  4071a4:	f100 0208 	add.w	r2, r0, #8
  4071a8:	e7ef      	b.n	40718a <_calloc_r+0x3e>
  4071aa:	bf00      	nop

004071ac <_malloc_trim_r>:
  4071ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4071ae:	4f24      	ldr	r7, [pc, #144]	; (407240 <_malloc_trim_r+0x94>)
  4071b0:	460c      	mov	r4, r1
  4071b2:	4606      	mov	r6, r0
  4071b4:	f7ff fb5e 	bl	406874 <__malloc_lock>
  4071b8:	68bb      	ldr	r3, [r7, #8]
  4071ba:	685d      	ldr	r5, [r3, #4]
  4071bc:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  4071c0:	310f      	adds	r1, #15
  4071c2:	f025 0503 	bic.w	r5, r5, #3
  4071c6:	4429      	add	r1, r5
  4071c8:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  4071cc:	f021 010f 	bic.w	r1, r1, #15
  4071d0:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  4071d4:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  4071d8:	db07      	blt.n	4071ea <_malloc_trim_r+0x3e>
  4071da:	2100      	movs	r1, #0
  4071dc:	4630      	mov	r0, r6
  4071de:	f7ff fe4f 	bl	406e80 <_sbrk_r>
  4071e2:	68bb      	ldr	r3, [r7, #8]
  4071e4:	442b      	add	r3, r5
  4071e6:	4298      	cmp	r0, r3
  4071e8:	d004      	beq.n	4071f4 <_malloc_trim_r+0x48>
  4071ea:	4630      	mov	r0, r6
  4071ec:	f7ff fb48 	bl	406880 <__malloc_unlock>
  4071f0:	2000      	movs	r0, #0
  4071f2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4071f4:	4261      	negs	r1, r4
  4071f6:	4630      	mov	r0, r6
  4071f8:	f7ff fe42 	bl	406e80 <_sbrk_r>
  4071fc:	3001      	adds	r0, #1
  4071fe:	d00d      	beq.n	40721c <_malloc_trim_r+0x70>
  407200:	4b10      	ldr	r3, [pc, #64]	; (407244 <_malloc_trim_r+0x98>)
  407202:	68ba      	ldr	r2, [r7, #8]
  407204:	6819      	ldr	r1, [r3, #0]
  407206:	1b2d      	subs	r5, r5, r4
  407208:	f045 0501 	orr.w	r5, r5, #1
  40720c:	4630      	mov	r0, r6
  40720e:	1b09      	subs	r1, r1, r4
  407210:	6055      	str	r5, [r2, #4]
  407212:	6019      	str	r1, [r3, #0]
  407214:	f7ff fb34 	bl	406880 <__malloc_unlock>
  407218:	2001      	movs	r0, #1
  40721a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40721c:	2100      	movs	r1, #0
  40721e:	4630      	mov	r0, r6
  407220:	f7ff fe2e 	bl	406e80 <_sbrk_r>
  407224:	68ba      	ldr	r2, [r7, #8]
  407226:	1a83      	subs	r3, r0, r2
  407228:	2b0f      	cmp	r3, #15
  40722a:	ddde      	ble.n	4071ea <_malloc_trim_r+0x3e>
  40722c:	4c06      	ldr	r4, [pc, #24]	; (407248 <_malloc_trim_r+0x9c>)
  40722e:	4905      	ldr	r1, [pc, #20]	; (407244 <_malloc_trim_r+0x98>)
  407230:	6824      	ldr	r4, [r4, #0]
  407232:	f043 0301 	orr.w	r3, r3, #1
  407236:	1b00      	subs	r0, r0, r4
  407238:	6053      	str	r3, [r2, #4]
  40723a:	6008      	str	r0, [r1, #0]
  40723c:	e7d5      	b.n	4071ea <_malloc_trim_r+0x3e>
  40723e:	bf00      	nop
  407240:	20000444 	.word	0x20000444
  407244:	20000a6c 	.word	0x20000a6c
  407248:	2000084c 	.word	0x2000084c

0040724c <_free_r>:
  40724c:	2900      	cmp	r1, #0
  40724e:	d044      	beq.n	4072da <_free_r+0x8e>
  407250:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407254:	460d      	mov	r5, r1
  407256:	4680      	mov	r8, r0
  407258:	f7ff fb0c 	bl	406874 <__malloc_lock>
  40725c:	f855 7c04 	ldr.w	r7, [r5, #-4]
  407260:	4969      	ldr	r1, [pc, #420]	; (407408 <_free_r+0x1bc>)
  407262:	f027 0301 	bic.w	r3, r7, #1
  407266:	f1a5 0408 	sub.w	r4, r5, #8
  40726a:	18e2      	adds	r2, r4, r3
  40726c:	688e      	ldr	r6, [r1, #8]
  40726e:	6850      	ldr	r0, [r2, #4]
  407270:	42b2      	cmp	r2, r6
  407272:	f020 0003 	bic.w	r0, r0, #3
  407276:	d05e      	beq.n	407336 <_free_r+0xea>
  407278:	07fe      	lsls	r6, r7, #31
  40727a:	6050      	str	r0, [r2, #4]
  40727c:	d40b      	bmi.n	407296 <_free_r+0x4a>
  40727e:	f855 7c08 	ldr.w	r7, [r5, #-8]
  407282:	1be4      	subs	r4, r4, r7
  407284:	f101 0e08 	add.w	lr, r1, #8
  407288:	68a5      	ldr	r5, [r4, #8]
  40728a:	4575      	cmp	r5, lr
  40728c:	443b      	add	r3, r7
  40728e:	d06d      	beq.n	40736c <_free_r+0x120>
  407290:	68e7      	ldr	r7, [r4, #12]
  407292:	60ef      	str	r7, [r5, #12]
  407294:	60bd      	str	r5, [r7, #8]
  407296:	1815      	adds	r5, r2, r0
  407298:	686d      	ldr	r5, [r5, #4]
  40729a:	07ed      	lsls	r5, r5, #31
  40729c:	d53e      	bpl.n	40731c <_free_r+0xd0>
  40729e:	f043 0201 	orr.w	r2, r3, #1
  4072a2:	6062      	str	r2, [r4, #4]
  4072a4:	50e3      	str	r3, [r4, r3]
  4072a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  4072aa:	d217      	bcs.n	4072dc <_free_r+0x90>
  4072ac:	08db      	lsrs	r3, r3, #3
  4072ae:	1c58      	adds	r0, r3, #1
  4072b0:	109a      	asrs	r2, r3, #2
  4072b2:	684d      	ldr	r5, [r1, #4]
  4072b4:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  4072b8:	60a7      	str	r7, [r4, #8]
  4072ba:	2301      	movs	r3, #1
  4072bc:	4093      	lsls	r3, r2
  4072be:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  4072c2:	432b      	orrs	r3, r5
  4072c4:	3a08      	subs	r2, #8
  4072c6:	60e2      	str	r2, [r4, #12]
  4072c8:	604b      	str	r3, [r1, #4]
  4072ca:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  4072ce:	60fc      	str	r4, [r7, #12]
  4072d0:	4640      	mov	r0, r8
  4072d2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4072d6:	f7ff bad3 	b.w	406880 <__malloc_unlock>
  4072da:	4770      	bx	lr
  4072dc:	0a5a      	lsrs	r2, r3, #9
  4072de:	2a04      	cmp	r2, #4
  4072e0:	d852      	bhi.n	407388 <_free_r+0x13c>
  4072e2:	099a      	lsrs	r2, r3, #6
  4072e4:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4072e8:	00ff      	lsls	r7, r7, #3
  4072ea:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4072ee:	19c8      	adds	r0, r1, r7
  4072f0:	59ca      	ldr	r2, [r1, r7]
  4072f2:	3808      	subs	r0, #8
  4072f4:	4290      	cmp	r0, r2
  4072f6:	d04f      	beq.n	407398 <_free_r+0x14c>
  4072f8:	6851      	ldr	r1, [r2, #4]
  4072fa:	f021 0103 	bic.w	r1, r1, #3
  4072fe:	428b      	cmp	r3, r1
  407300:	d232      	bcs.n	407368 <_free_r+0x11c>
  407302:	6892      	ldr	r2, [r2, #8]
  407304:	4290      	cmp	r0, r2
  407306:	d1f7      	bne.n	4072f8 <_free_r+0xac>
  407308:	68c3      	ldr	r3, [r0, #12]
  40730a:	60a0      	str	r0, [r4, #8]
  40730c:	60e3      	str	r3, [r4, #12]
  40730e:	609c      	str	r4, [r3, #8]
  407310:	60c4      	str	r4, [r0, #12]
  407312:	4640      	mov	r0, r8
  407314:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  407318:	f7ff bab2 	b.w	406880 <__malloc_unlock>
  40731c:	6895      	ldr	r5, [r2, #8]
  40731e:	4f3b      	ldr	r7, [pc, #236]	; (40740c <_free_r+0x1c0>)
  407320:	42bd      	cmp	r5, r7
  407322:	4403      	add	r3, r0
  407324:	d040      	beq.n	4073a8 <_free_r+0x15c>
  407326:	68d0      	ldr	r0, [r2, #12]
  407328:	60e8      	str	r0, [r5, #12]
  40732a:	f043 0201 	orr.w	r2, r3, #1
  40732e:	6085      	str	r5, [r0, #8]
  407330:	6062      	str	r2, [r4, #4]
  407332:	50e3      	str	r3, [r4, r3]
  407334:	e7b7      	b.n	4072a6 <_free_r+0x5a>
  407336:	07ff      	lsls	r7, r7, #31
  407338:	4403      	add	r3, r0
  40733a:	d407      	bmi.n	40734c <_free_r+0x100>
  40733c:	f855 2c08 	ldr.w	r2, [r5, #-8]
  407340:	1aa4      	subs	r4, r4, r2
  407342:	4413      	add	r3, r2
  407344:	68a0      	ldr	r0, [r4, #8]
  407346:	68e2      	ldr	r2, [r4, #12]
  407348:	60c2      	str	r2, [r0, #12]
  40734a:	6090      	str	r0, [r2, #8]
  40734c:	4a30      	ldr	r2, [pc, #192]	; (407410 <_free_r+0x1c4>)
  40734e:	6812      	ldr	r2, [r2, #0]
  407350:	f043 0001 	orr.w	r0, r3, #1
  407354:	4293      	cmp	r3, r2
  407356:	6060      	str	r0, [r4, #4]
  407358:	608c      	str	r4, [r1, #8]
  40735a:	d3b9      	bcc.n	4072d0 <_free_r+0x84>
  40735c:	4b2d      	ldr	r3, [pc, #180]	; (407414 <_free_r+0x1c8>)
  40735e:	4640      	mov	r0, r8
  407360:	6819      	ldr	r1, [r3, #0]
  407362:	f7ff ff23 	bl	4071ac <_malloc_trim_r>
  407366:	e7b3      	b.n	4072d0 <_free_r+0x84>
  407368:	4610      	mov	r0, r2
  40736a:	e7cd      	b.n	407308 <_free_r+0xbc>
  40736c:	1811      	adds	r1, r2, r0
  40736e:	6849      	ldr	r1, [r1, #4]
  407370:	07c9      	lsls	r1, r1, #31
  407372:	d444      	bmi.n	4073fe <_free_r+0x1b2>
  407374:	6891      	ldr	r1, [r2, #8]
  407376:	68d2      	ldr	r2, [r2, #12]
  407378:	60ca      	str	r2, [r1, #12]
  40737a:	4403      	add	r3, r0
  40737c:	f043 0001 	orr.w	r0, r3, #1
  407380:	6091      	str	r1, [r2, #8]
  407382:	6060      	str	r0, [r4, #4]
  407384:	50e3      	str	r3, [r4, r3]
  407386:	e7a3      	b.n	4072d0 <_free_r+0x84>
  407388:	2a14      	cmp	r2, #20
  40738a:	d816      	bhi.n	4073ba <_free_r+0x16e>
  40738c:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  407390:	00ff      	lsls	r7, r7, #3
  407392:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  407396:	e7aa      	b.n	4072ee <_free_r+0xa2>
  407398:	10aa      	asrs	r2, r5, #2
  40739a:	2301      	movs	r3, #1
  40739c:	684d      	ldr	r5, [r1, #4]
  40739e:	4093      	lsls	r3, r2
  4073a0:	432b      	orrs	r3, r5
  4073a2:	604b      	str	r3, [r1, #4]
  4073a4:	4603      	mov	r3, r0
  4073a6:	e7b0      	b.n	40730a <_free_r+0xbe>
  4073a8:	f043 0201 	orr.w	r2, r3, #1
  4073ac:	614c      	str	r4, [r1, #20]
  4073ae:	610c      	str	r4, [r1, #16]
  4073b0:	60e5      	str	r5, [r4, #12]
  4073b2:	60a5      	str	r5, [r4, #8]
  4073b4:	6062      	str	r2, [r4, #4]
  4073b6:	50e3      	str	r3, [r4, r3]
  4073b8:	e78a      	b.n	4072d0 <_free_r+0x84>
  4073ba:	2a54      	cmp	r2, #84	; 0x54
  4073bc:	d806      	bhi.n	4073cc <_free_r+0x180>
  4073be:	0b1a      	lsrs	r2, r3, #12
  4073c0:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4073c4:	00ff      	lsls	r7, r7, #3
  4073c6:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4073ca:	e790      	b.n	4072ee <_free_r+0xa2>
  4073cc:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4073d0:	d806      	bhi.n	4073e0 <_free_r+0x194>
  4073d2:	0bda      	lsrs	r2, r3, #15
  4073d4:	f102 0778 	add.w	r7, r2, #120	; 0x78
  4073d8:	00ff      	lsls	r7, r7, #3
  4073da:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4073de:	e786      	b.n	4072ee <_free_r+0xa2>
  4073e0:	f240 5054 	movw	r0, #1364	; 0x554
  4073e4:	4282      	cmp	r2, r0
  4073e6:	d806      	bhi.n	4073f6 <_free_r+0x1aa>
  4073e8:	0c9a      	lsrs	r2, r3, #18
  4073ea:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4073ee:	00ff      	lsls	r7, r7, #3
  4073f0:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4073f4:	e77b      	b.n	4072ee <_free_r+0xa2>
  4073f6:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4073fa:	257e      	movs	r5, #126	; 0x7e
  4073fc:	e777      	b.n	4072ee <_free_r+0xa2>
  4073fe:	f043 0101 	orr.w	r1, r3, #1
  407402:	6061      	str	r1, [r4, #4]
  407404:	6013      	str	r3, [r2, #0]
  407406:	e763      	b.n	4072d0 <_free_r+0x84>
  407408:	20000444 	.word	0x20000444
  40740c:	2000044c 	.word	0x2000044c
  407410:	20000850 	.word	0x20000850
  407414:	20000a9c 	.word	0x20000a9c

00407418 <__ascii_mbtowc>:
  407418:	b082      	sub	sp, #8
  40741a:	b149      	cbz	r1, 407430 <__ascii_mbtowc+0x18>
  40741c:	b15a      	cbz	r2, 407436 <__ascii_mbtowc+0x1e>
  40741e:	b16b      	cbz	r3, 40743c <__ascii_mbtowc+0x24>
  407420:	7813      	ldrb	r3, [r2, #0]
  407422:	600b      	str	r3, [r1, #0]
  407424:	7812      	ldrb	r2, [r2, #0]
  407426:	1c10      	adds	r0, r2, #0
  407428:	bf18      	it	ne
  40742a:	2001      	movne	r0, #1
  40742c:	b002      	add	sp, #8
  40742e:	4770      	bx	lr
  407430:	a901      	add	r1, sp, #4
  407432:	2a00      	cmp	r2, #0
  407434:	d1f3      	bne.n	40741e <__ascii_mbtowc+0x6>
  407436:	4610      	mov	r0, r2
  407438:	b002      	add	sp, #8
  40743a:	4770      	bx	lr
  40743c:	f06f 0001 	mvn.w	r0, #1
  407440:	e7f4      	b.n	40742c <__ascii_mbtowc+0x14>
  407442:	bf00      	nop

00407444 <memmove>:
  407444:	4288      	cmp	r0, r1
  407446:	b5f0      	push	{r4, r5, r6, r7, lr}
  407448:	d90d      	bls.n	407466 <memmove+0x22>
  40744a:	188b      	adds	r3, r1, r2
  40744c:	4298      	cmp	r0, r3
  40744e:	d20a      	bcs.n	407466 <memmove+0x22>
  407450:	1884      	adds	r4, r0, r2
  407452:	2a00      	cmp	r2, #0
  407454:	d051      	beq.n	4074fa <memmove+0xb6>
  407456:	4622      	mov	r2, r4
  407458:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40745c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  407460:	4299      	cmp	r1, r3
  407462:	d1f9      	bne.n	407458 <memmove+0x14>
  407464:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407466:	2a0f      	cmp	r2, #15
  407468:	d948      	bls.n	4074fc <memmove+0xb8>
  40746a:	ea41 0300 	orr.w	r3, r1, r0
  40746e:	079b      	lsls	r3, r3, #30
  407470:	d146      	bne.n	407500 <memmove+0xbc>
  407472:	f100 0410 	add.w	r4, r0, #16
  407476:	f101 0310 	add.w	r3, r1, #16
  40747a:	4615      	mov	r5, r2
  40747c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  407480:	f844 6c10 	str.w	r6, [r4, #-16]
  407484:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  407488:	f844 6c0c 	str.w	r6, [r4, #-12]
  40748c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  407490:	f844 6c08 	str.w	r6, [r4, #-8]
  407494:	3d10      	subs	r5, #16
  407496:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40749a:	f844 6c04 	str.w	r6, [r4, #-4]
  40749e:	2d0f      	cmp	r5, #15
  4074a0:	f103 0310 	add.w	r3, r3, #16
  4074a4:	f104 0410 	add.w	r4, r4, #16
  4074a8:	d8e8      	bhi.n	40747c <memmove+0x38>
  4074aa:	f1a2 0310 	sub.w	r3, r2, #16
  4074ae:	f023 030f 	bic.w	r3, r3, #15
  4074b2:	f002 0e0f 	and.w	lr, r2, #15
  4074b6:	3310      	adds	r3, #16
  4074b8:	f1be 0f03 	cmp.w	lr, #3
  4074bc:	4419      	add	r1, r3
  4074be:	4403      	add	r3, r0
  4074c0:	d921      	bls.n	407506 <memmove+0xc2>
  4074c2:	1f1e      	subs	r6, r3, #4
  4074c4:	460d      	mov	r5, r1
  4074c6:	4674      	mov	r4, lr
  4074c8:	3c04      	subs	r4, #4
  4074ca:	f855 7b04 	ldr.w	r7, [r5], #4
  4074ce:	f846 7f04 	str.w	r7, [r6, #4]!
  4074d2:	2c03      	cmp	r4, #3
  4074d4:	d8f8      	bhi.n	4074c8 <memmove+0x84>
  4074d6:	f1ae 0404 	sub.w	r4, lr, #4
  4074da:	f024 0403 	bic.w	r4, r4, #3
  4074de:	3404      	adds	r4, #4
  4074e0:	4421      	add	r1, r4
  4074e2:	4423      	add	r3, r4
  4074e4:	f002 0203 	and.w	r2, r2, #3
  4074e8:	b162      	cbz	r2, 407504 <memmove+0xc0>
  4074ea:	3b01      	subs	r3, #1
  4074ec:	440a      	add	r2, r1
  4074ee:	f811 4b01 	ldrb.w	r4, [r1], #1
  4074f2:	f803 4f01 	strb.w	r4, [r3, #1]!
  4074f6:	428a      	cmp	r2, r1
  4074f8:	d1f9      	bne.n	4074ee <memmove+0xaa>
  4074fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4074fc:	4603      	mov	r3, r0
  4074fe:	e7f3      	b.n	4074e8 <memmove+0xa4>
  407500:	4603      	mov	r3, r0
  407502:	e7f2      	b.n	4074ea <memmove+0xa6>
  407504:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407506:	4672      	mov	r2, lr
  407508:	e7ee      	b.n	4074e8 <memmove+0xa4>
  40750a:	bf00      	nop

0040750c <_realloc_r>:
  40750c:	2900      	cmp	r1, #0
  40750e:	f000 8095 	beq.w	40763c <_realloc_r+0x130>
  407512:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407516:	460d      	mov	r5, r1
  407518:	4616      	mov	r6, r2
  40751a:	b083      	sub	sp, #12
  40751c:	4680      	mov	r8, r0
  40751e:	f106 070b 	add.w	r7, r6, #11
  407522:	f7ff f9a7 	bl	406874 <__malloc_lock>
  407526:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40752a:	2f16      	cmp	r7, #22
  40752c:	f02e 0403 	bic.w	r4, lr, #3
  407530:	f1a5 0908 	sub.w	r9, r5, #8
  407534:	d83c      	bhi.n	4075b0 <_realloc_r+0xa4>
  407536:	2210      	movs	r2, #16
  407538:	4617      	mov	r7, r2
  40753a:	42be      	cmp	r6, r7
  40753c:	d83d      	bhi.n	4075ba <_realloc_r+0xae>
  40753e:	4294      	cmp	r4, r2
  407540:	da43      	bge.n	4075ca <_realloc_r+0xbe>
  407542:	4bc4      	ldr	r3, [pc, #784]	; (407854 <_realloc_r+0x348>)
  407544:	6899      	ldr	r1, [r3, #8]
  407546:	eb09 0004 	add.w	r0, r9, r4
  40754a:	4288      	cmp	r0, r1
  40754c:	f000 80b4 	beq.w	4076b8 <_realloc_r+0x1ac>
  407550:	6843      	ldr	r3, [r0, #4]
  407552:	f023 0101 	bic.w	r1, r3, #1
  407556:	4401      	add	r1, r0
  407558:	6849      	ldr	r1, [r1, #4]
  40755a:	07c9      	lsls	r1, r1, #31
  40755c:	d54c      	bpl.n	4075f8 <_realloc_r+0xec>
  40755e:	f01e 0f01 	tst.w	lr, #1
  407562:	f000 809b 	beq.w	40769c <_realloc_r+0x190>
  407566:	4631      	mov	r1, r6
  407568:	4640      	mov	r0, r8
  40756a:	f7fe fdb7 	bl	4060dc <_malloc_r>
  40756e:	4606      	mov	r6, r0
  407570:	2800      	cmp	r0, #0
  407572:	d03a      	beq.n	4075ea <_realloc_r+0xde>
  407574:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407578:	f023 0301 	bic.w	r3, r3, #1
  40757c:	444b      	add	r3, r9
  40757e:	f1a0 0208 	sub.w	r2, r0, #8
  407582:	429a      	cmp	r2, r3
  407584:	f000 8121 	beq.w	4077ca <_realloc_r+0x2be>
  407588:	1f22      	subs	r2, r4, #4
  40758a:	2a24      	cmp	r2, #36	; 0x24
  40758c:	f200 8107 	bhi.w	40779e <_realloc_r+0x292>
  407590:	2a13      	cmp	r2, #19
  407592:	f200 80db 	bhi.w	40774c <_realloc_r+0x240>
  407596:	4603      	mov	r3, r0
  407598:	462a      	mov	r2, r5
  40759a:	6811      	ldr	r1, [r2, #0]
  40759c:	6019      	str	r1, [r3, #0]
  40759e:	6851      	ldr	r1, [r2, #4]
  4075a0:	6059      	str	r1, [r3, #4]
  4075a2:	6892      	ldr	r2, [r2, #8]
  4075a4:	609a      	str	r2, [r3, #8]
  4075a6:	4629      	mov	r1, r5
  4075a8:	4640      	mov	r0, r8
  4075aa:	f7ff fe4f 	bl	40724c <_free_r>
  4075ae:	e01c      	b.n	4075ea <_realloc_r+0xde>
  4075b0:	f027 0707 	bic.w	r7, r7, #7
  4075b4:	2f00      	cmp	r7, #0
  4075b6:	463a      	mov	r2, r7
  4075b8:	dabf      	bge.n	40753a <_realloc_r+0x2e>
  4075ba:	2600      	movs	r6, #0
  4075bc:	230c      	movs	r3, #12
  4075be:	4630      	mov	r0, r6
  4075c0:	f8c8 3000 	str.w	r3, [r8]
  4075c4:	b003      	add	sp, #12
  4075c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4075ca:	462e      	mov	r6, r5
  4075cc:	1be3      	subs	r3, r4, r7
  4075ce:	2b0f      	cmp	r3, #15
  4075d0:	d81e      	bhi.n	407610 <_realloc_r+0x104>
  4075d2:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4075d6:	f003 0301 	and.w	r3, r3, #1
  4075da:	4323      	orrs	r3, r4
  4075dc:	444c      	add	r4, r9
  4075de:	f8c9 3004 	str.w	r3, [r9, #4]
  4075e2:	6863      	ldr	r3, [r4, #4]
  4075e4:	f043 0301 	orr.w	r3, r3, #1
  4075e8:	6063      	str	r3, [r4, #4]
  4075ea:	4640      	mov	r0, r8
  4075ec:	f7ff f948 	bl	406880 <__malloc_unlock>
  4075f0:	4630      	mov	r0, r6
  4075f2:	b003      	add	sp, #12
  4075f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4075f8:	f023 0303 	bic.w	r3, r3, #3
  4075fc:	18e1      	adds	r1, r4, r3
  4075fe:	4291      	cmp	r1, r2
  407600:	db1f      	blt.n	407642 <_realloc_r+0x136>
  407602:	68c3      	ldr	r3, [r0, #12]
  407604:	6882      	ldr	r2, [r0, #8]
  407606:	462e      	mov	r6, r5
  407608:	60d3      	str	r3, [r2, #12]
  40760a:	460c      	mov	r4, r1
  40760c:	609a      	str	r2, [r3, #8]
  40760e:	e7dd      	b.n	4075cc <_realloc_r+0xc0>
  407610:	f8d9 2004 	ldr.w	r2, [r9, #4]
  407614:	eb09 0107 	add.w	r1, r9, r7
  407618:	f002 0201 	and.w	r2, r2, #1
  40761c:	444c      	add	r4, r9
  40761e:	f043 0301 	orr.w	r3, r3, #1
  407622:	4317      	orrs	r7, r2
  407624:	f8c9 7004 	str.w	r7, [r9, #4]
  407628:	604b      	str	r3, [r1, #4]
  40762a:	6863      	ldr	r3, [r4, #4]
  40762c:	f043 0301 	orr.w	r3, r3, #1
  407630:	3108      	adds	r1, #8
  407632:	6063      	str	r3, [r4, #4]
  407634:	4640      	mov	r0, r8
  407636:	f7ff fe09 	bl	40724c <_free_r>
  40763a:	e7d6      	b.n	4075ea <_realloc_r+0xde>
  40763c:	4611      	mov	r1, r2
  40763e:	f7fe bd4d 	b.w	4060dc <_malloc_r>
  407642:	f01e 0f01 	tst.w	lr, #1
  407646:	d18e      	bne.n	407566 <_realloc_r+0x5a>
  407648:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40764c:	eba9 0a01 	sub.w	sl, r9, r1
  407650:	f8da 1004 	ldr.w	r1, [sl, #4]
  407654:	f021 0103 	bic.w	r1, r1, #3
  407658:	440b      	add	r3, r1
  40765a:	4423      	add	r3, r4
  40765c:	4293      	cmp	r3, r2
  40765e:	db25      	blt.n	4076ac <_realloc_r+0x1a0>
  407660:	68c2      	ldr	r2, [r0, #12]
  407662:	6881      	ldr	r1, [r0, #8]
  407664:	4656      	mov	r6, sl
  407666:	60ca      	str	r2, [r1, #12]
  407668:	6091      	str	r1, [r2, #8]
  40766a:	f8da 100c 	ldr.w	r1, [sl, #12]
  40766e:	f856 0f08 	ldr.w	r0, [r6, #8]!
  407672:	1f22      	subs	r2, r4, #4
  407674:	2a24      	cmp	r2, #36	; 0x24
  407676:	60c1      	str	r1, [r0, #12]
  407678:	6088      	str	r0, [r1, #8]
  40767a:	f200 8094 	bhi.w	4077a6 <_realloc_r+0x29a>
  40767e:	2a13      	cmp	r2, #19
  407680:	d96f      	bls.n	407762 <_realloc_r+0x256>
  407682:	6829      	ldr	r1, [r5, #0]
  407684:	f8ca 1008 	str.w	r1, [sl, #8]
  407688:	6869      	ldr	r1, [r5, #4]
  40768a:	f8ca 100c 	str.w	r1, [sl, #12]
  40768e:	2a1b      	cmp	r2, #27
  407690:	f200 80a2 	bhi.w	4077d8 <_realloc_r+0x2cc>
  407694:	3508      	adds	r5, #8
  407696:	f10a 0210 	add.w	r2, sl, #16
  40769a:	e063      	b.n	407764 <_realloc_r+0x258>
  40769c:	f855 3c08 	ldr.w	r3, [r5, #-8]
  4076a0:	eba9 0a03 	sub.w	sl, r9, r3
  4076a4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4076a8:	f021 0103 	bic.w	r1, r1, #3
  4076ac:	1863      	adds	r3, r4, r1
  4076ae:	4293      	cmp	r3, r2
  4076b0:	f6ff af59 	blt.w	407566 <_realloc_r+0x5a>
  4076b4:	4656      	mov	r6, sl
  4076b6:	e7d8      	b.n	40766a <_realloc_r+0x15e>
  4076b8:	6841      	ldr	r1, [r0, #4]
  4076ba:	f021 0b03 	bic.w	fp, r1, #3
  4076be:	44a3      	add	fp, r4
  4076c0:	f107 0010 	add.w	r0, r7, #16
  4076c4:	4583      	cmp	fp, r0
  4076c6:	da56      	bge.n	407776 <_realloc_r+0x26a>
  4076c8:	f01e 0f01 	tst.w	lr, #1
  4076cc:	f47f af4b 	bne.w	407566 <_realloc_r+0x5a>
  4076d0:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4076d4:	eba9 0a01 	sub.w	sl, r9, r1
  4076d8:	f8da 1004 	ldr.w	r1, [sl, #4]
  4076dc:	f021 0103 	bic.w	r1, r1, #3
  4076e0:	448b      	add	fp, r1
  4076e2:	4558      	cmp	r0, fp
  4076e4:	dce2      	bgt.n	4076ac <_realloc_r+0x1a0>
  4076e6:	4656      	mov	r6, sl
  4076e8:	f8da 100c 	ldr.w	r1, [sl, #12]
  4076ec:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4076f0:	1f22      	subs	r2, r4, #4
  4076f2:	2a24      	cmp	r2, #36	; 0x24
  4076f4:	60c1      	str	r1, [r0, #12]
  4076f6:	6088      	str	r0, [r1, #8]
  4076f8:	f200 808f 	bhi.w	40781a <_realloc_r+0x30e>
  4076fc:	2a13      	cmp	r2, #19
  4076fe:	f240 808a 	bls.w	407816 <_realloc_r+0x30a>
  407702:	6829      	ldr	r1, [r5, #0]
  407704:	f8ca 1008 	str.w	r1, [sl, #8]
  407708:	6869      	ldr	r1, [r5, #4]
  40770a:	f8ca 100c 	str.w	r1, [sl, #12]
  40770e:	2a1b      	cmp	r2, #27
  407710:	f200 808a 	bhi.w	407828 <_realloc_r+0x31c>
  407714:	3508      	adds	r5, #8
  407716:	f10a 0210 	add.w	r2, sl, #16
  40771a:	6829      	ldr	r1, [r5, #0]
  40771c:	6011      	str	r1, [r2, #0]
  40771e:	6869      	ldr	r1, [r5, #4]
  407720:	6051      	str	r1, [r2, #4]
  407722:	68a9      	ldr	r1, [r5, #8]
  407724:	6091      	str	r1, [r2, #8]
  407726:	eb0a 0107 	add.w	r1, sl, r7
  40772a:	ebab 0207 	sub.w	r2, fp, r7
  40772e:	f042 0201 	orr.w	r2, r2, #1
  407732:	6099      	str	r1, [r3, #8]
  407734:	604a      	str	r2, [r1, #4]
  407736:	f8da 3004 	ldr.w	r3, [sl, #4]
  40773a:	f003 0301 	and.w	r3, r3, #1
  40773e:	431f      	orrs	r7, r3
  407740:	4640      	mov	r0, r8
  407742:	f8ca 7004 	str.w	r7, [sl, #4]
  407746:	f7ff f89b 	bl	406880 <__malloc_unlock>
  40774a:	e751      	b.n	4075f0 <_realloc_r+0xe4>
  40774c:	682b      	ldr	r3, [r5, #0]
  40774e:	6003      	str	r3, [r0, #0]
  407750:	686b      	ldr	r3, [r5, #4]
  407752:	6043      	str	r3, [r0, #4]
  407754:	2a1b      	cmp	r2, #27
  407756:	d82d      	bhi.n	4077b4 <_realloc_r+0x2a8>
  407758:	f100 0308 	add.w	r3, r0, #8
  40775c:	f105 0208 	add.w	r2, r5, #8
  407760:	e71b      	b.n	40759a <_realloc_r+0x8e>
  407762:	4632      	mov	r2, r6
  407764:	6829      	ldr	r1, [r5, #0]
  407766:	6011      	str	r1, [r2, #0]
  407768:	6869      	ldr	r1, [r5, #4]
  40776a:	6051      	str	r1, [r2, #4]
  40776c:	68a9      	ldr	r1, [r5, #8]
  40776e:	6091      	str	r1, [r2, #8]
  407770:	461c      	mov	r4, r3
  407772:	46d1      	mov	r9, sl
  407774:	e72a      	b.n	4075cc <_realloc_r+0xc0>
  407776:	eb09 0107 	add.w	r1, r9, r7
  40777a:	ebab 0b07 	sub.w	fp, fp, r7
  40777e:	f04b 0201 	orr.w	r2, fp, #1
  407782:	6099      	str	r1, [r3, #8]
  407784:	604a      	str	r2, [r1, #4]
  407786:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40778a:	f003 0301 	and.w	r3, r3, #1
  40778e:	431f      	orrs	r7, r3
  407790:	4640      	mov	r0, r8
  407792:	f845 7c04 	str.w	r7, [r5, #-4]
  407796:	f7ff f873 	bl	406880 <__malloc_unlock>
  40779a:	462e      	mov	r6, r5
  40779c:	e728      	b.n	4075f0 <_realloc_r+0xe4>
  40779e:	4629      	mov	r1, r5
  4077a0:	f7ff fe50 	bl	407444 <memmove>
  4077a4:	e6ff      	b.n	4075a6 <_realloc_r+0x9a>
  4077a6:	4629      	mov	r1, r5
  4077a8:	4630      	mov	r0, r6
  4077aa:	461c      	mov	r4, r3
  4077ac:	46d1      	mov	r9, sl
  4077ae:	f7ff fe49 	bl	407444 <memmove>
  4077b2:	e70b      	b.n	4075cc <_realloc_r+0xc0>
  4077b4:	68ab      	ldr	r3, [r5, #8]
  4077b6:	6083      	str	r3, [r0, #8]
  4077b8:	68eb      	ldr	r3, [r5, #12]
  4077ba:	60c3      	str	r3, [r0, #12]
  4077bc:	2a24      	cmp	r2, #36	; 0x24
  4077be:	d017      	beq.n	4077f0 <_realloc_r+0x2e4>
  4077c0:	f100 0310 	add.w	r3, r0, #16
  4077c4:	f105 0210 	add.w	r2, r5, #16
  4077c8:	e6e7      	b.n	40759a <_realloc_r+0x8e>
  4077ca:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4077ce:	f023 0303 	bic.w	r3, r3, #3
  4077d2:	441c      	add	r4, r3
  4077d4:	462e      	mov	r6, r5
  4077d6:	e6f9      	b.n	4075cc <_realloc_r+0xc0>
  4077d8:	68a9      	ldr	r1, [r5, #8]
  4077da:	f8ca 1010 	str.w	r1, [sl, #16]
  4077de:	68e9      	ldr	r1, [r5, #12]
  4077e0:	f8ca 1014 	str.w	r1, [sl, #20]
  4077e4:	2a24      	cmp	r2, #36	; 0x24
  4077e6:	d00c      	beq.n	407802 <_realloc_r+0x2f6>
  4077e8:	3510      	adds	r5, #16
  4077ea:	f10a 0218 	add.w	r2, sl, #24
  4077ee:	e7b9      	b.n	407764 <_realloc_r+0x258>
  4077f0:	692b      	ldr	r3, [r5, #16]
  4077f2:	6103      	str	r3, [r0, #16]
  4077f4:	696b      	ldr	r3, [r5, #20]
  4077f6:	6143      	str	r3, [r0, #20]
  4077f8:	f105 0218 	add.w	r2, r5, #24
  4077fc:	f100 0318 	add.w	r3, r0, #24
  407800:	e6cb      	b.n	40759a <_realloc_r+0x8e>
  407802:	692a      	ldr	r2, [r5, #16]
  407804:	f8ca 2018 	str.w	r2, [sl, #24]
  407808:	696a      	ldr	r2, [r5, #20]
  40780a:	f8ca 201c 	str.w	r2, [sl, #28]
  40780e:	3518      	adds	r5, #24
  407810:	f10a 0220 	add.w	r2, sl, #32
  407814:	e7a6      	b.n	407764 <_realloc_r+0x258>
  407816:	4632      	mov	r2, r6
  407818:	e77f      	b.n	40771a <_realloc_r+0x20e>
  40781a:	4629      	mov	r1, r5
  40781c:	4630      	mov	r0, r6
  40781e:	9301      	str	r3, [sp, #4]
  407820:	f7ff fe10 	bl	407444 <memmove>
  407824:	9b01      	ldr	r3, [sp, #4]
  407826:	e77e      	b.n	407726 <_realloc_r+0x21a>
  407828:	68a9      	ldr	r1, [r5, #8]
  40782a:	f8ca 1010 	str.w	r1, [sl, #16]
  40782e:	68e9      	ldr	r1, [r5, #12]
  407830:	f8ca 1014 	str.w	r1, [sl, #20]
  407834:	2a24      	cmp	r2, #36	; 0x24
  407836:	d003      	beq.n	407840 <_realloc_r+0x334>
  407838:	3510      	adds	r5, #16
  40783a:	f10a 0218 	add.w	r2, sl, #24
  40783e:	e76c      	b.n	40771a <_realloc_r+0x20e>
  407840:	692a      	ldr	r2, [r5, #16]
  407842:	f8ca 2018 	str.w	r2, [sl, #24]
  407846:	696a      	ldr	r2, [r5, #20]
  407848:	f8ca 201c 	str.w	r2, [sl, #28]
  40784c:	3518      	adds	r5, #24
  40784e:	f10a 0220 	add.w	r2, sl, #32
  407852:	e762      	b.n	40771a <_realloc_r+0x20e>
  407854:	20000444 	.word	0x20000444

00407858 <__ascii_wctomb>:
  407858:	b121      	cbz	r1, 407864 <__ascii_wctomb+0xc>
  40785a:	2aff      	cmp	r2, #255	; 0xff
  40785c:	d804      	bhi.n	407868 <__ascii_wctomb+0x10>
  40785e:	700a      	strb	r2, [r1, #0]
  407860:	2001      	movs	r0, #1
  407862:	4770      	bx	lr
  407864:	4608      	mov	r0, r1
  407866:	4770      	bx	lr
  407868:	238a      	movs	r3, #138	; 0x8a
  40786a:	6003      	str	r3, [r0, #0]
  40786c:	f04f 30ff 	mov.w	r0, #4294967295
  407870:	4770      	bx	lr
  407872:	bf00      	nop

00407874 <__aeabi_drsub>:
  407874:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  407878:	e002      	b.n	407880 <__adddf3>
  40787a:	bf00      	nop

0040787c <__aeabi_dsub>:
  40787c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00407880 <__adddf3>:
  407880:	b530      	push	{r4, r5, lr}
  407882:	ea4f 0441 	mov.w	r4, r1, lsl #1
  407886:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40788a:	ea94 0f05 	teq	r4, r5
  40788e:	bf08      	it	eq
  407890:	ea90 0f02 	teqeq	r0, r2
  407894:	bf1f      	itttt	ne
  407896:	ea54 0c00 	orrsne.w	ip, r4, r0
  40789a:	ea55 0c02 	orrsne.w	ip, r5, r2
  40789e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4078a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4078a6:	f000 80e2 	beq.w	407a6e <__adddf3+0x1ee>
  4078aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4078ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4078b2:	bfb8      	it	lt
  4078b4:	426d      	neglt	r5, r5
  4078b6:	dd0c      	ble.n	4078d2 <__adddf3+0x52>
  4078b8:	442c      	add	r4, r5
  4078ba:	ea80 0202 	eor.w	r2, r0, r2
  4078be:	ea81 0303 	eor.w	r3, r1, r3
  4078c2:	ea82 0000 	eor.w	r0, r2, r0
  4078c6:	ea83 0101 	eor.w	r1, r3, r1
  4078ca:	ea80 0202 	eor.w	r2, r0, r2
  4078ce:	ea81 0303 	eor.w	r3, r1, r3
  4078d2:	2d36      	cmp	r5, #54	; 0x36
  4078d4:	bf88      	it	hi
  4078d6:	bd30      	pophi	{r4, r5, pc}
  4078d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4078dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4078e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4078e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4078e8:	d002      	beq.n	4078f0 <__adddf3+0x70>
  4078ea:	4240      	negs	r0, r0
  4078ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4078f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  4078f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4078f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  4078fc:	d002      	beq.n	407904 <__adddf3+0x84>
  4078fe:	4252      	negs	r2, r2
  407900:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407904:	ea94 0f05 	teq	r4, r5
  407908:	f000 80a7 	beq.w	407a5a <__adddf3+0x1da>
  40790c:	f1a4 0401 	sub.w	r4, r4, #1
  407910:	f1d5 0e20 	rsbs	lr, r5, #32
  407914:	db0d      	blt.n	407932 <__adddf3+0xb2>
  407916:	fa02 fc0e 	lsl.w	ip, r2, lr
  40791a:	fa22 f205 	lsr.w	r2, r2, r5
  40791e:	1880      	adds	r0, r0, r2
  407920:	f141 0100 	adc.w	r1, r1, #0
  407924:	fa03 f20e 	lsl.w	r2, r3, lr
  407928:	1880      	adds	r0, r0, r2
  40792a:	fa43 f305 	asr.w	r3, r3, r5
  40792e:	4159      	adcs	r1, r3
  407930:	e00e      	b.n	407950 <__adddf3+0xd0>
  407932:	f1a5 0520 	sub.w	r5, r5, #32
  407936:	f10e 0e20 	add.w	lr, lr, #32
  40793a:	2a01      	cmp	r2, #1
  40793c:	fa03 fc0e 	lsl.w	ip, r3, lr
  407940:	bf28      	it	cs
  407942:	f04c 0c02 	orrcs.w	ip, ip, #2
  407946:	fa43 f305 	asr.w	r3, r3, r5
  40794a:	18c0      	adds	r0, r0, r3
  40794c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  407950:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407954:	d507      	bpl.n	407966 <__adddf3+0xe6>
  407956:	f04f 0e00 	mov.w	lr, #0
  40795a:	f1dc 0c00 	rsbs	ip, ip, #0
  40795e:	eb7e 0000 	sbcs.w	r0, lr, r0
  407962:	eb6e 0101 	sbc.w	r1, lr, r1
  407966:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40796a:	d31b      	bcc.n	4079a4 <__adddf3+0x124>
  40796c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  407970:	d30c      	bcc.n	40798c <__adddf3+0x10c>
  407972:	0849      	lsrs	r1, r1, #1
  407974:	ea5f 0030 	movs.w	r0, r0, rrx
  407978:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40797c:	f104 0401 	add.w	r4, r4, #1
  407980:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407984:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  407988:	f080 809a 	bcs.w	407ac0 <__adddf3+0x240>
  40798c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  407990:	bf08      	it	eq
  407992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407996:	f150 0000 	adcs.w	r0, r0, #0
  40799a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40799e:	ea41 0105 	orr.w	r1, r1, r5
  4079a2:	bd30      	pop	{r4, r5, pc}
  4079a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4079a8:	4140      	adcs	r0, r0
  4079aa:	eb41 0101 	adc.w	r1, r1, r1
  4079ae:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4079b2:	f1a4 0401 	sub.w	r4, r4, #1
  4079b6:	d1e9      	bne.n	40798c <__adddf3+0x10c>
  4079b8:	f091 0f00 	teq	r1, #0
  4079bc:	bf04      	itt	eq
  4079be:	4601      	moveq	r1, r0
  4079c0:	2000      	moveq	r0, #0
  4079c2:	fab1 f381 	clz	r3, r1
  4079c6:	bf08      	it	eq
  4079c8:	3320      	addeq	r3, #32
  4079ca:	f1a3 030b 	sub.w	r3, r3, #11
  4079ce:	f1b3 0220 	subs.w	r2, r3, #32
  4079d2:	da0c      	bge.n	4079ee <__adddf3+0x16e>
  4079d4:	320c      	adds	r2, #12
  4079d6:	dd08      	ble.n	4079ea <__adddf3+0x16a>
  4079d8:	f102 0c14 	add.w	ip, r2, #20
  4079dc:	f1c2 020c 	rsb	r2, r2, #12
  4079e0:	fa01 f00c 	lsl.w	r0, r1, ip
  4079e4:	fa21 f102 	lsr.w	r1, r1, r2
  4079e8:	e00c      	b.n	407a04 <__adddf3+0x184>
  4079ea:	f102 0214 	add.w	r2, r2, #20
  4079ee:	bfd8      	it	le
  4079f0:	f1c2 0c20 	rsble	ip, r2, #32
  4079f4:	fa01 f102 	lsl.w	r1, r1, r2
  4079f8:	fa20 fc0c 	lsr.w	ip, r0, ip
  4079fc:	bfdc      	itt	le
  4079fe:	ea41 010c 	orrle.w	r1, r1, ip
  407a02:	4090      	lslle	r0, r2
  407a04:	1ae4      	subs	r4, r4, r3
  407a06:	bfa2      	ittt	ge
  407a08:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  407a0c:	4329      	orrge	r1, r5
  407a0e:	bd30      	popge	{r4, r5, pc}
  407a10:	ea6f 0404 	mvn.w	r4, r4
  407a14:	3c1f      	subs	r4, #31
  407a16:	da1c      	bge.n	407a52 <__adddf3+0x1d2>
  407a18:	340c      	adds	r4, #12
  407a1a:	dc0e      	bgt.n	407a3a <__adddf3+0x1ba>
  407a1c:	f104 0414 	add.w	r4, r4, #20
  407a20:	f1c4 0220 	rsb	r2, r4, #32
  407a24:	fa20 f004 	lsr.w	r0, r0, r4
  407a28:	fa01 f302 	lsl.w	r3, r1, r2
  407a2c:	ea40 0003 	orr.w	r0, r0, r3
  407a30:	fa21 f304 	lsr.w	r3, r1, r4
  407a34:	ea45 0103 	orr.w	r1, r5, r3
  407a38:	bd30      	pop	{r4, r5, pc}
  407a3a:	f1c4 040c 	rsb	r4, r4, #12
  407a3e:	f1c4 0220 	rsb	r2, r4, #32
  407a42:	fa20 f002 	lsr.w	r0, r0, r2
  407a46:	fa01 f304 	lsl.w	r3, r1, r4
  407a4a:	ea40 0003 	orr.w	r0, r0, r3
  407a4e:	4629      	mov	r1, r5
  407a50:	bd30      	pop	{r4, r5, pc}
  407a52:	fa21 f004 	lsr.w	r0, r1, r4
  407a56:	4629      	mov	r1, r5
  407a58:	bd30      	pop	{r4, r5, pc}
  407a5a:	f094 0f00 	teq	r4, #0
  407a5e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  407a62:	bf06      	itte	eq
  407a64:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  407a68:	3401      	addeq	r4, #1
  407a6a:	3d01      	subne	r5, #1
  407a6c:	e74e      	b.n	40790c <__adddf3+0x8c>
  407a6e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407a72:	bf18      	it	ne
  407a74:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407a78:	d029      	beq.n	407ace <__adddf3+0x24e>
  407a7a:	ea94 0f05 	teq	r4, r5
  407a7e:	bf08      	it	eq
  407a80:	ea90 0f02 	teqeq	r0, r2
  407a84:	d005      	beq.n	407a92 <__adddf3+0x212>
  407a86:	ea54 0c00 	orrs.w	ip, r4, r0
  407a8a:	bf04      	itt	eq
  407a8c:	4619      	moveq	r1, r3
  407a8e:	4610      	moveq	r0, r2
  407a90:	bd30      	pop	{r4, r5, pc}
  407a92:	ea91 0f03 	teq	r1, r3
  407a96:	bf1e      	ittt	ne
  407a98:	2100      	movne	r1, #0
  407a9a:	2000      	movne	r0, #0
  407a9c:	bd30      	popne	{r4, r5, pc}
  407a9e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  407aa2:	d105      	bne.n	407ab0 <__adddf3+0x230>
  407aa4:	0040      	lsls	r0, r0, #1
  407aa6:	4149      	adcs	r1, r1
  407aa8:	bf28      	it	cs
  407aaa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  407aae:	bd30      	pop	{r4, r5, pc}
  407ab0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  407ab4:	bf3c      	itt	cc
  407ab6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  407aba:	bd30      	popcc	{r4, r5, pc}
  407abc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407ac0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  407ac4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407ac8:	f04f 0000 	mov.w	r0, #0
  407acc:	bd30      	pop	{r4, r5, pc}
  407ace:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407ad2:	bf1a      	itte	ne
  407ad4:	4619      	movne	r1, r3
  407ad6:	4610      	movne	r0, r2
  407ad8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  407adc:	bf1c      	itt	ne
  407ade:	460b      	movne	r3, r1
  407ae0:	4602      	movne	r2, r0
  407ae2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407ae6:	bf06      	itte	eq
  407ae8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  407aec:	ea91 0f03 	teqeq	r1, r3
  407af0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  407af4:	bd30      	pop	{r4, r5, pc}
  407af6:	bf00      	nop

00407af8 <__aeabi_ui2d>:
  407af8:	f090 0f00 	teq	r0, #0
  407afc:	bf04      	itt	eq
  407afe:	2100      	moveq	r1, #0
  407b00:	4770      	bxeq	lr
  407b02:	b530      	push	{r4, r5, lr}
  407b04:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407b08:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407b0c:	f04f 0500 	mov.w	r5, #0
  407b10:	f04f 0100 	mov.w	r1, #0
  407b14:	e750      	b.n	4079b8 <__adddf3+0x138>
  407b16:	bf00      	nop

00407b18 <__aeabi_i2d>:
  407b18:	f090 0f00 	teq	r0, #0
  407b1c:	bf04      	itt	eq
  407b1e:	2100      	moveq	r1, #0
  407b20:	4770      	bxeq	lr
  407b22:	b530      	push	{r4, r5, lr}
  407b24:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407b28:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407b2c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  407b30:	bf48      	it	mi
  407b32:	4240      	negmi	r0, r0
  407b34:	f04f 0100 	mov.w	r1, #0
  407b38:	e73e      	b.n	4079b8 <__adddf3+0x138>
  407b3a:	bf00      	nop

00407b3c <__aeabi_f2d>:
  407b3c:	0042      	lsls	r2, r0, #1
  407b3e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  407b42:	ea4f 0131 	mov.w	r1, r1, rrx
  407b46:	ea4f 7002 	mov.w	r0, r2, lsl #28
  407b4a:	bf1f      	itttt	ne
  407b4c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  407b50:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407b54:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  407b58:	4770      	bxne	lr
  407b5a:	f092 0f00 	teq	r2, #0
  407b5e:	bf14      	ite	ne
  407b60:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  407b64:	4770      	bxeq	lr
  407b66:	b530      	push	{r4, r5, lr}
  407b68:	f44f 7460 	mov.w	r4, #896	; 0x380
  407b6c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407b70:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407b74:	e720      	b.n	4079b8 <__adddf3+0x138>
  407b76:	bf00      	nop

00407b78 <__aeabi_ul2d>:
  407b78:	ea50 0201 	orrs.w	r2, r0, r1
  407b7c:	bf08      	it	eq
  407b7e:	4770      	bxeq	lr
  407b80:	b530      	push	{r4, r5, lr}
  407b82:	f04f 0500 	mov.w	r5, #0
  407b86:	e00a      	b.n	407b9e <__aeabi_l2d+0x16>

00407b88 <__aeabi_l2d>:
  407b88:	ea50 0201 	orrs.w	r2, r0, r1
  407b8c:	bf08      	it	eq
  407b8e:	4770      	bxeq	lr
  407b90:	b530      	push	{r4, r5, lr}
  407b92:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  407b96:	d502      	bpl.n	407b9e <__aeabi_l2d+0x16>
  407b98:	4240      	negs	r0, r0
  407b9a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407b9e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  407ba2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  407ba6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  407baa:	f43f aedc 	beq.w	407966 <__adddf3+0xe6>
  407bae:	f04f 0203 	mov.w	r2, #3
  407bb2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407bb6:	bf18      	it	ne
  407bb8:	3203      	addne	r2, #3
  407bba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  407bbe:	bf18      	it	ne
  407bc0:	3203      	addne	r2, #3
  407bc2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  407bc6:	f1c2 0320 	rsb	r3, r2, #32
  407bca:	fa00 fc03 	lsl.w	ip, r0, r3
  407bce:	fa20 f002 	lsr.w	r0, r0, r2
  407bd2:	fa01 fe03 	lsl.w	lr, r1, r3
  407bd6:	ea40 000e 	orr.w	r0, r0, lr
  407bda:	fa21 f102 	lsr.w	r1, r1, r2
  407bde:	4414      	add	r4, r2
  407be0:	e6c1      	b.n	407966 <__adddf3+0xe6>
  407be2:	bf00      	nop

00407be4 <__aeabi_dmul>:
  407be4:	b570      	push	{r4, r5, r6, lr}
  407be6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407bea:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407bee:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407bf2:	bf1d      	ittte	ne
  407bf4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407bf8:	ea94 0f0c 	teqne	r4, ip
  407bfc:	ea95 0f0c 	teqne	r5, ip
  407c00:	f000 f8de 	bleq	407dc0 <__aeabi_dmul+0x1dc>
  407c04:	442c      	add	r4, r5
  407c06:	ea81 0603 	eor.w	r6, r1, r3
  407c0a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  407c0e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  407c12:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  407c16:	bf18      	it	ne
  407c18:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  407c1c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407c20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  407c24:	d038      	beq.n	407c98 <__aeabi_dmul+0xb4>
  407c26:	fba0 ce02 	umull	ip, lr, r0, r2
  407c2a:	f04f 0500 	mov.w	r5, #0
  407c2e:	fbe1 e502 	umlal	lr, r5, r1, r2
  407c32:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  407c36:	fbe0 e503 	umlal	lr, r5, r0, r3
  407c3a:	f04f 0600 	mov.w	r6, #0
  407c3e:	fbe1 5603 	umlal	r5, r6, r1, r3
  407c42:	f09c 0f00 	teq	ip, #0
  407c46:	bf18      	it	ne
  407c48:	f04e 0e01 	orrne.w	lr, lr, #1
  407c4c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  407c50:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  407c54:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  407c58:	d204      	bcs.n	407c64 <__aeabi_dmul+0x80>
  407c5a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  407c5e:	416d      	adcs	r5, r5
  407c60:	eb46 0606 	adc.w	r6, r6, r6
  407c64:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  407c68:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  407c6c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  407c70:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  407c74:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  407c78:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407c7c:	bf88      	it	hi
  407c7e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407c82:	d81e      	bhi.n	407cc2 <__aeabi_dmul+0xde>
  407c84:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  407c88:	bf08      	it	eq
  407c8a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  407c8e:	f150 0000 	adcs.w	r0, r0, #0
  407c92:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407c96:	bd70      	pop	{r4, r5, r6, pc}
  407c98:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  407c9c:	ea46 0101 	orr.w	r1, r6, r1
  407ca0:	ea40 0002 	orr.w	r0, r0, r2
  407ca4:	ea81 0103 	eor.w	r1, r1, r3
  407ca8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  407cac:	bfc2      	ittt	gt
  407cae:	ebd4 050c 	rsbsgt	r5, r4, ip
  407cb2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407cb6:	bd70      	popgt	{r4, r5, r6, pc}
  407cb8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407cbc:	f04f 0e00 	mov.w	lr, #0
  407cc0:	3c01      	subs	r4, #1
  407cc2:	f300 80ab 	bgt.w	407e1c <__aeabi_dmul+0x238>
  407cc6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  407cca:	bfde      	ittt	le
  407ccc:	2000      	movle	r0, #0
  407cce:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  407cd2:	bd70      	pople	{r4, r5, r6, pc}
  407cd4:	f1c4 0400 	rsb	r4, r4, #0
  407cd8:	3c20      	subs	r4, #32
  407cda:	da35      	bge.n	407d48 <__aeabi_dmul+0x164>
  407cdc:	340c      	adds	r4, #12
  407cde:	dc1b      	bgt.n	407d18 <__aeabi_dmul+0x134>
  407ce0:	f104 0414 	add.w	r4, r4, #20
  407ce4:	f1c4 0520 	rsb	r5, r4, #32
  407ce8:	fa00 f305 	lsl.w	r3, r0, r5
  407cec:	fa20 f004 	lsr.w	r0, r0, r4
  407cf0:	fa01 f205 	lsl.w	r2, r1, r5
  407cf4:	ea40 0002 	orr.w	r0, r0, r2
  407cf8:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  407cfc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  407d00:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407d04:	fa21 f604 	lsr.w	r6, r1, r4
  407d08:	eb42 0106 	adc.w	r1, r2, r6
  407d0c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407d10:	bf08      	it	eq
  407d12:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407d16:	bd70      	pop	{r4, r5, r6, pc}
  407d18:	f1c4 040c 	rsb	r4, r4, #12
  407d1c:	f1c4 0520 	rsb	r5, r4, #32
  407d20:	fa00 f304 	lsl.w	r3, r0, r4
  407d24:	fa20 f005 	lsr.w	r0, r0, r5
  407d28:	fa01 f204 	lsl.w	r2, r1, r4
  407d2c:	ea40 0002 	orr.w	r0, r0, r2
  407d30:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407d34:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  407d38:	f141 0100 	adc.w	r1, r1, #0
  407d3c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407d40:	bf08      	it	eq
  407d42:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407d46:	bd70      	pop	{r4, r5, r6, pc}
  407d48:	f1c4 0520 	rsb	r5, r4, #32
  407d4c:	fa00 f205 	lsl.w	r2, r0, r5
  407d50:	ea4e 0e02 	orr.w	lr, lr, r2
  407d54:	fa20 f304 	lsr.w	r3, r0, r4
  407d58:	fa01 f205 	lsl.w	r2, r1, r5
  407d5c:	ea43 0302 	orr.w	r3, r3, r2
  407d60:	fa21 f004 	lsr.w	r0, r1, r4
  407d64:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407d68:	fa21 f204 	lsr.w	r2, r1, r4
  407d6c:	ea20 0002 	bic.w	r0, r0, r2
  407d70:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  407d74:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  407d78:	bf08      	it	eq
  407d7a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  407d7e:	bd70      	pop	{r4, r5, r6, pc}
  407d80:	f094 0f00 	teq	r4, #0
  407d84:	d10f      	bne.n	407da6 <__aeabi_dmul+0x1c2>
  407d86:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  407d8a:	0040      	lsls	r0, r0, #1
  407d8c:	eb41 0101 	adc.w	r1, r1, r1
  407d90:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407d94:	bf08      	it	eq
  407d96:	3c01      	subeq	r4, #1
  407d98:	d0f7      	beq.n	407d8a <__aeabi_dmul+0x1a6>
  407d9a:	ea41 0106 	orr.w	r1, r1, r6
  407d9e:	f095 0f00 	teq	r5, #0
  407da2:	bf18      	it	ne
  407da4:	4770      	bxne	lr
  407da6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  407daa:	0052      	lsls	r2, r2, #1
  407dac:	eb43 0303 	adc.w	r3, r3, r3
  407db0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  407db4:	bf08      	it	eq
  407db6:	3d01      	subeq	r5, #1
  407db8:	d0f7      	beq.n	407daa <__aeabi_dmul+0x1c6>
  407dba:	ea43 0306 	orr.w	r3, r3, r6
  407dbe:	4770      	bx	lr
  407dc0:	ea94 0f0c 	teq	r4, ip
  407dc4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407dc8:	bf18      	it	ne
  407dca:	ea95 0f0c 	teqne	r5, ip
  407dce:	d00c      	beq.n	407dea <__aeabi_dmul+0x206>
  407dd0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407dd4:	bf18      	it	ne
  407dd6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407dda:	d1d1      	bne.n	407d80 <__aeabi_dmul+0x19c>
  407ddc:	ea81 0103 	eor.w	r1, r1, r3
  407de0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407de4:	f04f 0000 	mov.w	r0, #0
  407de8:	bd70      	pop	{r4, r5, r6, pc}
  407dea:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407dee:	bf06      	itte	eq
  407df0:	4610      	moveq	r0, r2
  407df2:	4619      	moveq	r1, r3
  407df4:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407df8:	d019      	beq.n	407e2e <__aeabi_dmul+0x24a>
  407dfa:	ea94 0f0c 	teq	r4, ip
  407dfe:	d102      	bne.n	407e06 <__aeabi_dmul+0x222>
  407e00:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  407e04:	d113      	bne.n	407e2e <__aeabi_dmul+0x24a>
  407e06:	ea95 0f0c 	teq	r5, ip
  407e0a:	d105      	bne.n	407e18 <__aeabi_dmul+0x234>
  407e0c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  407e10:	bf1c      	itt	ne
  407e12:	4610      	movne	r0, r2
  407e14:	4619      	movne	r1, r3
  407e16:	d10a      	bne.n	407e2e <__aeabi_dmul+0x24a>
  407e18:	ea81 0103 	eor.w	r1, r1, r3
  407e1c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  407e20:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407e24:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  407e28:	f04f 0000 	mov.w	r0, #0
  407e2c:	bd70      	pop	{r4, r5, r6, pc}
  407e2e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  407e32:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  407e36:	bd70      	pop	{r4, r5, r6, pc}

00407e38 <__aeabi_ddiv>:
  407e38:	b570      	push	{r4, r5, r6, lr}
  407e3a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  407e3e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  407e42:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  407e46:	bf1d      	ittte	ne
  407e48:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  407e4c:	ea94 0f0c 	teqne	r4, ip
  407e50:	ea95 0f0c 	teqne	r5, ip
  407e54:	f000 f8a7 	bleq	407fa6 <__aeabi_ddiv+0x16e>
  407e58:	eba4 0405 	sub.w	r4, r4, r5
  407e5c:	ea81 0e03 	eor.w	lr, r1, r3
  407e60:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407e64:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407e68:	f000 8088 	beq.w	407f7c <__aeabi_ddiv+0x144>
  407e6c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407e70:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  407e74:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  407e78:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  407e7c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  407e80:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  407e84:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  407e88:	ea4f 2600 	mov.w	r6, r0, lsl #8
  407e8c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  407e90:	429d      	cmp	r5, r3
  407e92:	bf08      	it	eq
  407e94:	4296      	cmpeq	r6, r2
  407e96:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  407e9a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  407e9e:	d202      	bcs.n	407ea6 <__aeabi_ddiv+0x6e>
  407ea0:	085b      	lsrs	r3, r3, #1
  407ea2:	ea4f 0232 	mov.w	r2, r2, rrx
  407ea6:	1ab6      	subs	r6, r6, r2
  407ea8:	eb65 0503 	sbc.w	r5, r5, r3
  407eac:	085b      	lsrs	r3, r3, #1
  407eae:	ea4f 0232 	mov.w	r2, r2, rrx
  407eb2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  407eb6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  407eba:	ebb6 0e02 	subs.w	lr, r6, r2
  407ebe:	eb75 0e03 	sbcs.w	lr, r5, r3
  407ec2:	bf22      	ittt	cs
  407ec4:	1ab6      	subcs	r6, r6, r2
  407ec6:	4675      	movcs	r5, lr
  407ec8:	ea40 000c 	orrcs.w	r0, r0, ip
  407ecc:	085b      	lsrs	r3, r3, #1
  407ece:	ea4f 0232 	mov.w	r2, r2, rrx
  407ed2:	ebb6 0e02 	subs.w	lr, r6, r2
  407ed6:	eb75 0e03 	sbcs.w	lr, r5, r3
  407eda:	bf22      	ittt	cs
  407edc:	1ab6      	subcs	r6, r6, r2
  407ede:	4675      	movcs	r5, lr
  407ee0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  407ee4:	085b      	lsrs	r3, r3, #1
  407ee6:	ea4f 0232 	mov.w	r2, r2, rrx
  407eea:	ebb6 0e02 	subs.w	lr, r6, r2
  407eee:	eb75 0e03 	sbcs.w	lr, r5, r3
  407ef2:	bf22      	ittt	cs
  407ef4:	1ab6      	subcs	r6, r6, r2
  407ef6:	4675      	movcs	r5, lr
  407ef8:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  407efc:	085b      	lsrs	r3, r3, #1
  407efe:	ea4f 0232 	mov.w	r2, r2, rrx
  407f02:	ebb6 0e02 	subs.w	lr, r6, r2
  407f06:	eb75 0e03 	sbcs.w	lr, r5, r3
  407f0a:	bf22      	ittt	cs
  407f0c:	1ab6      	subcs	r6, r6, r2
  407f0e:	4675      	movcs	r5, lr
  407f10:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  407f14:	ea55 0e06 	orrs.w	lr, r5, r6
  407f18:	d018      	beq.n	407f4c <__aeabi_ddiv+0x114>
  407f1a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  407f1e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  407f22:	ea4f 1606 	mov.w	r6, r6, lsl #4
  407f26:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  407f2a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  407f2e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  407f32:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  407f36:	d1c0      	bne.n	407eba <__aeabi_ddiv+0x82>
  407f38:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407f3c:	d10b      	bne.n	407f56 <__aeabi_ddiv+0x11e>
  407f3e:	ea41 0100 	orr.w	r1, r1, r0
  407f42:	f04f 0000 	mov.w	r0, #0
  407f46:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  407f4a:	e7b6      	b.n	407eba <__aeabi_ddiv+0x82>
  407f4c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407f50:	bf04      	itt	eq
  407f52:	4301      	orreq	r1, r0
  407f54:	2000      	moveq	r0, #0
  407f56:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  407f5a:	bf88      	it	hi
  407f5c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  407f60:	f63f aeaf 	bhi.w	407cc2 <__aeabi_dmul+0xde>
  407f64:	ebb5 0c03 	subs.w	ip, r5, r3
  407f68:	bf04      	itt	eq
  407f6a:	ebb6 0c02 	subseq.w	ip, r6, r2
  407f6e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407f72:	f150 0000 	adcs.w	r0, r0, #0
  407f76:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407f7a:	bd70      	pop	{r4, r5, r6, pc}
  407f7c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  407f80:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  407f84:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  407f88:	bfc2      	ittt	gt
  407f8a:	ebd4 050c 	rsbsgt	r5, r4, ip
  407f8e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  407f92:	bd70      	popgt	{r4, r5, r6, pc}
  407f94:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  407f98:	f04f 0e00 	mov.w	lr, #0
  407f9c:	3c01      	subs	r4, #1
  407f9e:	e690      	b.n	407cc2 <__aeabi_dmul+0xde>
  407fa0:	ea45 0e06 	orr.w	lr, r5, r6
  407fa4:	e68d      	b.n	407cc2 <__aeabi_dmul+0xde>
  407fa6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  407faa:	ea94 0f0c 	teq	r4, ip
  407fae:	bf08      	it	eq
  407fb0:	ea95 0f0c 	teqeq	r5, ip
  407fb4:	f43f af3b 	beq.w	407e2e <__aeabi_dmul+0x24a>
  407fb8:	ea94 0f0c 	teq	r4, ip
  407fbc:	d10a      	bne.n	407fd4 <__aeabi_ddiv+0x19c>
  407fbe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  407fc2:	f47f af34 	bne.w	407e2e <__aeabi_dmul+0x24a>
  407fc6:	ea95 0f0c 	teq	r5, ip
  407fca:	f47f af25 	bne.w	407e18 <__aeabi_dmul+0x234>
  407fce:	4610      	mov	r0, r2
  407fd0:	4619      	mov	r1, r3
  407fd2:	e72c      	b.n	407e2e <__aeabi_dmul+0x24a>
  407fd4:	ea95 0f0c 	teq	r5, ip
  407fd8:	d106      	bne.n	407fe8 <__aeabi_ddiv+0x1b0>
  407fda:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  407fde:	f43f aefd 	beq.w	407ddc <__aeabi_dmul+0x1f8>
  407fe2:	4610      	mov	r0, r2
  407fe4:	4619      	mov	r1, r3
  407fe6:	e722      	b.n	407e2e <__aeabi_dmul+0x24a>
  407fe8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  407fec:	bf18      	it	ne
  407fee:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  407ff2:	f47f aec5 	bne.w	407d80 <__aeabi_dmul+0x19c>
  407ff6:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  407ffa:	f47f af0d 	bne.w	407e18 <__aeabi_dmul+0x234>
  407ffe:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  408002:	f47f aeeb 	bne.w	407ddc <__aeabi_dmul+0x1f8>
  408006:	e712      	b.n	407e2e <__aeabi_dmul+0x24a>

00408008 <__gedf2>:
  408008:	f04f 3cff 	mov.w	ip, #4294967295
  40800c:	e006      	b.n	40801c <__cmpdf2+0x4>
  40800e:	bf00      	nop

00408010 <__ledf2>:
  408010:	f04f 0c01 	mov.w	ip, #1
  408014:	e002      	b.n	40801c <__cmpdf2+0x4>
  408016:	bf00      	nop

00408018 <__cmpdf2>:
  408018:	f04f 0c01 	mov.w	ip, #1
  40801c:	f84d cd04 	str.w	ip, [sp, #-4]!
  408020:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408024:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408028:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40802c:	bf18      	it	ne
  40802e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  408032:	d01b      	beq.n	40806c <__cmpdf2+0x54>
  408034:	b001      	add	sp, #4
  408036:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40803a:	bf0c      	ite	eq
  40803c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  408040:	ea91 0f03 	teqne	r1, r3
  408044:	bf02      	ittt	eq
  408046:	ea90 0f02 	teqeq	r0, r2
  40804a:	2000      	moveq	r0, #0
  40804c:	4770      	bxeq	lr
  40804e:	f110 0f00 	cmn.w	r0, #0
  408052:	ea91 0f03 	teq	r1, r3
  408056:	bf58      	it	pl
  408058:	4299      	cmppl	r1, r3
  40805a:	bf08      	it	eq
  40805c:	4290      	cmpeq	r0, r2
  40805e:	bf2c      	ite	cs
  408060:	17d8      	asrcs	r0, r3, #31
  408062:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  408066:	f040 0001 	orr.w	r0, r0, #1
  40806a:	4770      	bx	lr
  40806c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408070:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408074:	d102      	bne.n	40807c <__cmpdf2+0x64>
  408076:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  40807a:	d107      	bne.n	40808c <__cmpdf2+0x74>
  40807c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  408080:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408084:	d1d6      	bne.n	408034 <__cmpdf2+0x1c>
  408086:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40808a:	d0d3      	beq.n	408034 <__cmpdf2+0x1c>
  40808c:	f85d 0b04 	ldr.w	r0, [sp], #4
  408090:	4770      	bx	lr
  408092:	bf00      	nop

00408094 <__aeabi_cdrcmple>:
  408094:	4684      	mov	ip, r0
  408096:	4610      	mov	r0, r2
  408098:	4662      	mov	r2, ip
  40809a:	468c      	mov	ip, r1
  40809c:	4619      	mov	r1, r3
  40809e:	4663      	mov	r3, ip
  4080a0:	e000      	b.n	4080a4 <__aeabi_cdcmpeq>
  4080a2:	bf00      	nop

004080a4 <__aeabi_cdcmpeq>:
  4080a4:	b501      	push	{r0, lr}
  4080a6:	f7ff ffb7 	bl	408018 <__cmpdf2>
  4080aa:	2800      	cmp	r0, #0
  4080ac:	bf48      	it	mi
  4080ae:	f110 0f00 	cmnmi.w	r0, #0
  4080b2:	bd01      	pop	{r0, pc}

004080b4 <__aeabi_dcmpeq>:
  4080b4:	f84d ed08 	str.w	lr, [sp, #-8]!
  4080b8:	f7ff fff4 	bl	4080a4 <__aeabi_cdcmpeq>
  4080bc:	bf0c      	ite	eq
  4080be:	2001      	moveq	r0, #1
  4080c0:	2000      	movne	r0, #0
  4080c2:	f85d fb08 	ldr.w	pc, [sp], #8
  4080c6:	bf00      	nop

004080c8 <__aeabi_dcmplt>:
  4080c8:	f84d ed08 	str.w	lr, [sp, #-8]!
  4080cc:	f7ff ffea 	bl	4080a4 <__aeabi_cdcmpeq>
  4080d0:	bf34      	ite	cc
  4080d2:	2001      	movcc	r0, #1
  4080d4:	2000      	movcs	r0, #0
  4080d6:	f85d fb08 	ldr.w	pc, [sp], #8
  4080da:	bf00      	nop

004080dc <__aeabi_dcmple>:
  4080dc:	f84d ed08 	str.w	lr, [sp, #-8]!
  4080e0:	f7ff ffe0 	bl	4080a4 <__aeabi_cdcmpeq>
  4080e4:	bf94      	ite	ls
  4080e6:	2001      	movls	r0, #1
  4080e8:	2000      	movhi	r0, #0
  4080ea:	f85d fb08 	ldr.w	pc, [sp], #8
  4080ee:	bf00      	nop

004080f0 <__aeabi_dcmpge>:
  4080f0:	f84d ed08 	str.w	lr, [sp, #-8]!
  4080f4:	f7ff ffce 	bl	408094 <__aeabi_cdrcmple>
  4080f8:	bf94      	ite	ls
  4080fa:	2001      	movls	r0, #1
  4080fc:	2000      	movhi	r0, #0
  4080fe:	f85d fb08 	ldr.w	pc, [sp], #8
  408102:	bf00      	nop

00408104 <__aeabi_dcmpgt>:
  408104:	f84d ed08 	str.w	lr, [sp, #-8]!
  408108:	f7ff ffc4 	bl	408094 <__aeabi_cdrcmple>
  40810c:	bf34      	ite	cc
  40810e:	2001      	movcc	r0, #1
  408110:	2000      	movcs	r0, #0
  408112:	f85d fb08 	ldr.w	pc, [sp], #8
  408116:	bf00      	nop

00408118 <__aeabi_dcmpun>:
  408118:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40811c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408120:	d102      	bne.n	408128 <__aeabi_dcmpun+0x10>
  408122:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408126:	d10a      	bne.n	40813e <__aeabi_dcmpun+0x26>
  408128:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40812c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408130:	d102      	bne.n	408138 <__aeabi_dcmpun+0x20>
  408132:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408136:	d102      	bne.n	40813e <__aeabi_dcmpun+0x26>
  408138:	f04f 0000 	mov.w	r0, #0
  40813c:	4770      	bx	lr
  40813e:	f04f 0001 	mov.w	r0, #1
  408142:	4770      	bx	lr

00408144 <__aeabi_d2iz>:
  408144:	ea4f 0241 	mov.w	r2, r1, lsl #1
  408148:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  40814c:	d215      	bcs.n	40817a <__aeabi_d2iz+0x36>
  40814e:	d511      	bpl.n	408174 <__aeabi_d2iz+0x30>
  408150:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  408154:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  408158:	d912      	bls.n	408180 <__aeabi_d2iz+0x3c>
  40815a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40815e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  408162:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  408166:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40816a:	fa23 f002 	lsr.w	r0, r3, r2
  40816e:	bf18      	it	ne
  408170:	4240      	negne	r0, r0
  408172:	4770      	bx	lr
  408174:	f04f 0000 	mov.w	r0, #0
  408178:	4770      	bx	lr
  40817a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40817e:	d105      	bne.n	40818c <__aeabi_d2iz+0x48>
  408180:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  408184:	bf08      	it	eq
  408186:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40818a:	4770      	bx	lr
  40818c:	f04f 0000 	mov.w	r0, #0
  408190:	4770      	bx	lr
  408192:	bf00      	nop
  408194:	64206666 	.word	0x64206666
  408198:	00000038 	.word	0x00000038
  40819c:	64206666 	.word	0x64206666
  4081a0:	00000039 	.word	0x00000039

004081a4 <OV2640_JPEG_INIT>:
  4081a4:	ff2c00ff 01ffdf2e 0111323c 28040209     ..,.....<2.....(
  4081b4:	4814e513 78330c2c fb3b333a 1143003e     ...H,.3x:3;.>.C.
  4081c4:	92391016 1a22da35 0023c337 1a36c034     ..9.5.".7.#.4.6.
  4081d4:	c0078806 410e870d 0048004c 0342005b     .......AL.H.[.B.
  4081e4:	9921814a 38254024 005c8226 70610063     J.!.$@%8&.\.c.ap
  4081f4:	057c8062 30288020 806d006c 0270006e     b.|. .(0l.m.n.p.
  408204:	c1739471 11174012 00194318 09324b1a     q.s..@...C...K2.
  408214:	604fc037 006da850 3f46383d 3c0c604f     7.O`P.m.=8F?O`.<
  408224:	7fe500ff 2441c0f9 ff7614e0 2042a033     ......A$..v.3.B 
  408234:	004c1843 3f88d587 10d903d7 08c882d3     C.L....?........
  408244:	007c80c9 037c007d 487d487d 207d087c     ..|.}.|.}H}H|.} 
  408254:	0e7d107d 0e910090 31911a91 69915a91     }.}........1.Z.i
  408264:	7e917591 8f918891 a3919691 c491af91     .u.~............
  408274:	e891d791 00922091 e3930693 05930593     ..... ..........
  408284:	04930093 00930093 00930093 00930093     ................
  408294:	00960093 19970897 0c970297 30972497     .............$.0
  4082a4:	26972897 98970297 00978097 edc30097     .(.&............
  4082b4:	00a800a4 51c611c5 10c780bf a5b866b6     .......Q.....f..
  4082c4:	7cb964b7 97b4afb3 c5b0ffb5 0fb294b1     .d.|............
  4082d4:	64c05cc4 008c4bc1 00503d86 9652c851     .\.d.K...=P.Q.R.
  4082e4:	00540053 c85a0055 005c965b edc300d3     S.T.U.Z.[.\.....
  4082f4:	00da007f 67e11fe5 7fdd00e0 40120005     .......g.......@
  408304:	16c004d3 008c12c1 00503d86 24522c51     .........=P.Q,R$
  408314:	00540053 2c5a0055 005c245b 0000ffff     S.T.U.Z,[$\.....

00408324 <OV2640_YUV422>:
  408324:	000500ff 03d710da 803300df 77e1403c     ..........3.<@.w
  408334:	ffff0000                                ....

00408338 <OV2640_JPEG>:
  408338:	77e114e0 03d71fe5 00e010da 080401ff     ...w............
  408348:	0000ffff                                ....

0040834c <OV2640_JPEG_320x240>:
  40834c:	401201ff 43181117 4b1a0019 ca4f0932     ...@...C...K2.O.
  40835c:	235aa850 1239006d 1a22da35 0023c337     P.Z#m.9.5.".7.#.
  40836c:	1a36c034 c0078806 410e870d 00ff004c     4.6........AL...
  40837c:	64c004e0 35864bc1 c8518950 00539652     ...d.K.5P.Q.R.S.
  40838c:	00550054 505a0057 005c3c5b ffff00e0     T.U.W.ZP[<\.....

0040839c <OV2640_JPEG_640x480>:
  40839c:	011101ff 11170012 36327518 971a0119     .........u26....
  4083ac:	40370f03 9c50bb4f 806d575a 0239343d     ..7@O.P.ZWm.=49.
  4083bc:	0a228835 a0344037 b70d0206 00ff010e     5.".7@4.........
  4083cc:	c8c004e0 3d8696c1 90518950 00532c52     .......=P.Q.R,S.
  4083dc:	88550054 a05a0057 005c785b 00e004d3     T.U.W.Z.[x\.....
  4083ec:	0000ffff                                ....

004083f0 <OV2640_JPEG_800x600>:
  4083f0:	011101ff 11170012 36327518 971a0119     .........u26....
  408400:	40370f03 9c50bb4f 806d575a 0239343d     ..7@O.P.ZWm.=49.
  408410:	0a228835 a0344037 b70d0206 00ff010e     5.".7@4.........
  408420:	c8c004e0 358696c1 90518950 00532c52     .......5P.Q.R,S.
  408430:	88550054 c85a0057 005c965b 00e002d3     T.U.W.Z.[.\.....
  408440:	0000ffff                                ....

00408444 <OV2640_JPEG_1024x768>:
  408444:	011101ff 11170012 36327518 971a0119     .........u26....
  408454:	40370f03 9c50bb4f 806d575a 0239343d     ..7@O.P.ZWm.=49.
  408464:	0a228835 a0344037 b70d0206 00ff010e     5.".7@4.........
  408474:	96c1c8c0 3d86008c 90510050 00532c52     .......=P.Q.R,S.
  408484:	88550054 c05b005a 02d3015c 0000ffff     T.U.Z.[.\.......

00408494 <OV2640_JPEG_1280x1024>:
  408494:	011101ff 11170012 36327518 971a0119     .........u26....
  4084a4:	40370f03 9c50bb4f 806d575a 0239343d     ..7@O.P.ZWm.=49.
  4084b4:	0a228835 a0344037 b70d0206 00ff010e     5.".7@4.........
  4084c4:	c8c004e0 3d8696c1 90510050 00532c52     .......=P.Q.R,S.
  4084d4:	88550054 405a0057 015cf05b 00e002d3     T.U.W.Z@[.\.....
  4084e4:	0000ffff                                ....

004084e8 <OV2640_JPEG_1600x1200>:
  4084e8:	011101ff 11170012 36327518 971a0119     .........u26....
  4084f8:	40370f03 9c50bb4f 806d575a 0239343d     ..7@O.P.ZWm.=49.
  408508:	0a228835 a0344037 b70d0206 00ff010e     5.".7@4.........
  408518:	c8c004e0 3d8696c1 90510050 00532c52     .......=P.Q.R,S.
  408528:	88550054 905a0057 055c2c5b 00e002d3     T.U.W.Z.[,\.....
  408538:	0000ffff                                ....

0040853c <OV2640_QVGA_YUV422_10FPS>:
  40853c:	8012000e 001305fe 00120511 d40c10d5     ................
  40854c:	0116340d a0182517 f01a0319 0322891b     .4...%........".
  40855c:	f82b1829 a031012c c433f032 3f36b43a     ).+.,.1.2.3.:.6?
  40856c:	80276004 803e0f3d 7f40403f 29426a41     .`'.=.>.?@@.AjB)
  40857c:	4145e544 64490247 704ba14a 504d1a4c     D.EAG.IdJ.KpL.MP
  40858c:	0064134e 1a688867 3c243814 72263025     N.d.g.h..8$<%0&r
  40859c:	7e519750 00530052 23210020 00e91438     P.Q~R.S. .!#8...
  4085ac:	ff575556 ff59ff58 00ec045f 7f80ff13     VUW.X.Y._.......
  4085bc:	32823f81 11380183 03860085 05880187     .?.2..8.........
  4085cc:	308d3089 3093858f 30998595 089c859b     .0.0...0...0....
  4085dc:	239e129d 55a0459f 72a264a1 8ba47fa3     ...#.E.U.d.r....
  4085ec:	a7a695a5 cba8b5a7 ecaadda9 78ce1aab     ...............x
  4085fc:	0ad06ecf 84d20cd1 1ed490d3 1f5b245a     .n..........Z$[.
  40860c:	605d885c ffbe6eac 503100bf 3f827832     \.]`.n....1P2x.?
  40861c:	3f360012 c4330053 0322891b ffff0228     ..6?S.3...".(...

0040862c <OV2640_QVGA_YUV422_15FPS>:
  40862c:	8012000e 001305fe 00120311 d40c10d5     ................
  40863c:	0116340d a0182517 f01a0319 0322891b     .4...%........".
  40864c:	f82b1829 a031012c c433f032 3f36b43a     ).+.,.1.2.3.:.6?
  40865c:	80276004 803e0f3d 7f40403f 29426a41     .`'.=.>.?@@.AjB)
  40866c:	4145e544 64490247 704ba14a 504d1a4c     D.EAG.IdJ.KpL.MP
  40867c:	0064134e 1a688867 3c243814 72263025     N.d.g.h..8$<%0&r
  40868c:	7e519750 00530052 23210020 00e91438     P.Q~R.S. .!#8...
  40869c:	ff575556 ff59ff58 00ec045f 7f80ff13     VUW.X.Y._.......
  4086ac:	32823f81 11380183 03860085 05880187     .?.2..8.........
  4086bc:	308d3089 3093858f 30998595 089c859b     .0.0...0...0....
  4086cc:	239e129d 55a0459f 72a264a1 8ba47fa3     ...#.E.U.d.r....
  4086dc:	a7a695a5 cba8b5a7 ecaadda9 78ce1aab     ...............x
  4086ec:	0ad06ecf 84d20cd1 1ed490d3 1f5b245a     .n..........Z$[.
  4086fc:	605d885c ffbe6eac 503100bf 3f827832     \.]`.n....1P2x.?
  40870c:	3f360012 c4330053 0322891b ffff0228     ..6?S.3...".(...

0040871c <OV2640_QVGA_YUV422_20FPS>:
  40871c:	8012000e 001305fe 00120211 d40c10d5     ................
  40872c:	0116340d a0182517 f01a0319 0322891b     .4...%........".
  40873c:	f82b1829 a031012c c433f032 3f36b43a     ).+.,.1.2.3.:.6?
  40874c:	80276004 803e0f3d 7f40403f 29426a41     .`'.=.>.?@@.AjB)
  40875c:	4145e544 64490247 704ba14a 504d1a4c     D.EAG.IdJ.KpL.MP
  40876c:	0064134e 1a688867 3c243814 72263025     N.d.g.h..8$<%0&r
  40877c:	7e519750 00530052 23210020 00e91438     P.Q~R.S. .!#8...
  40878c:	ff575556 ff59ff58 00ec045f 7f80ff13     VUW.X.Y._.......
  40879c:	32823f81 11380183 03860085 05880187     .?.2..8.........
  4087ac:	308d3089 3093858f 30998595 089c859b     .0.0...0...0....
  4087bc:	239e129d 55a0459f 72a264a1 8ba47fa3     ...#.E.U.d.r....
  4087cc:	a7a695a5 cba8b5a7 ecaadda9 78ce1aab     ...............x
  4087dc:	0ad06ecf 84d20cd1 1ed490d3 1f5b245a     .n..........Z$[.
  4087ec:	605d885c ffbe6eac 503100bf 3f827832     \.]`.n....1P2x.?
  4087fc:	3f360012 c4330053 0322891b ffff0228     ..6?S.3...".(...

0040880c <OV2640_QVGA_YUV422_30FPS>:
  40880c:	8012000e 001305fe 00120111 d40c10d5     ................
  40881c:	0116340d a0182517 f01a0319 0322891b     .4...%........".
  40882c:	f82b1829 a031012c c433f032 3f36b43a     ).+.,.1.2.3.:.6?
  40883c:	80276004 803e0f3d 7f40403f 29426a41     .`'.=.>.?@@.AjB)
  40884c:	4145e544 64490247 704ba14a 504d1a4c     D.EAG.IdJ.KpL.MP
  40885c:	0064134e 1a688867 3c243814 72263025     N.d.g.h..8$<%0&r
  40886c:	7e519750 00530052 23210020 00e91438     P.Q~R.S. .!#8...
  40887c:	ff575556 ff59ff58 00ec045f 7f80ff13     VUW.X.Y._.......
  40888c:	32823f81 11380183 03860085 05880187     .?.2..8.........
  40889c:	308d3089 3093858f 30998595 089c859b     .0.0...0...0....
  4088ac:	239e129d 55a0459f 72a264a1 8ba47fa3     ...#.E.U.d.r....
  4088bc:	a7a695a5 cba8b5a7 ecaadda9 78ce1aab     ...............x
  4088cc:	0ad06ecf 84d20cd1 1ed490d3 1f5b245a     .n..........Z$[.
  4088dc:	605d885c ffbe6eac 503100bf 3f827832     \.]`.n....1P2x.?
  4088ec:	3f360012 c4330053 0322891b ffff0228     ..6?S.3...".(...

004088fc <OV2640_QVGA_RGB888>:
  4088fc:	8012000e 01110013 10d50012 340d120c     ...............4
  40890c:	a0182517 f01a0319 0322891b f82b1829     .%........".).+.
  40891c:	a031012c c433f032 3f36b43a 80276004     ,.1.2.3.:.6?.`'.
  40892c:	803e0f3d 7f40403f 29426a41 4145e544     =.>.?@@.AjB)D.EA
  40893c:	64490247 704ba14a 504d1a4c 0064134e     G.IdJ.KpL.MPN.d.
  40894c:	1a688867 3c243814 72263025 7e519750     g.h..8$<%0&rP.Q~
  40895c:	00530052 23210020 00e91438 ff575556     R.S. .!#8...VUW.
  40896c:	ff59ff58 00ec045f 7f80ff13 32823f81     X.Y._........?.2
  40897c:	11380183 00857084 01870386 30890588     ..8..p.........0
  40898c:	858f308d 85953093 859b3099 129d089c     .0...0...0......
  40899c:	459f239e 64a155a0 7fa372a2 95a58ba4     .#.E.U.d.r......
  4089ac:	b5a7a7a6 dda9cba8 1aabecaa 6ecf78ce     .............x.n
  4089bc:	0cd10ad0 90d384d2 245a1ed4 885c1f5b     ..........Z$[.\.
  4089cc:	6eac605d 00bfffbe 78325031 01123f82     ]`.n....1P2x.?..
  4089dc:	04832f36 f4330053 03228a1b 00840084     6/..S.3...".....
  4089ec:	ffff0228                                (...

004089f0 <OV2640_QQVGA_YUV422>:
  4089f0:	8012000e 01110013 10d50012 340d540c     .............T.4
  408a00:	25170116 0319a018 891bf01a 18290322     ...%........".).
  408a10:	012cf82b f032a031 b43ac433 60043f36     +.,.1.2.3.:.6?.`
  408a20:	0f3d8027 403f803e 6a417f40 e5442942     '.=.>.?@@.AjB)D.
  408a30:	02474145 a14a6449 1a4c704b 134e504d     EAG.IdJ.KpL.MPN.
  408a40:	88670064 38141a68 30253c24 97507226     d.g.h..8$<%0&rP.
  408a50:	00527e51 00200053 14382321 555600e9     Q~R.S. .!#8...VU
  408a60:	ff58ff57 045fff59 ff1300ec 3f817f80     W.X.Y._........?
  408a70:	01833282 70841138 03860085 05880187     .2..8..p........
  408a80:	308d3089 3093858f 30998595 089c859b     .0.0...0...0....
  408a90:	239e129d 55a0459f 72a264a1 8ba47fa3     ...#.E.U.d.r....
  408aa0:	a7a695a5 cba8b5a7 ecaadda9 78ce1aab     ...............x
  408ab0:	0ad06ecf 84d20cd1 1ed490d3 1f5b245a     .n..........Z$[.
  408ac0:	605d885c ffbe6eac 283100bf 00343c32     \.]`.n....1(2<4.
  408ad0:	00123f82 00533f36 891b0033 02280322     .?..6?S.3...".(.
  408ae0:	ffff00d9                                ....

00408ae4 <OV2640_QQVGA_RGB888>:
  408ae4:	8012000e 01110013 10d50012 340d120c     ...............4
  408af4:	a0182517 f01a0319 0322891b f82b1829     .%........".).+.
  408b04:	a031012c c433f032 3f36b43a 80276004     ,.1.2.3.:.6?.`'.
  408b14:	803e0f3d 7f40403f 29426a41 4145e544     =.>.?@@.AjB)D.EA
  408b24:	64490247 704ba14a 504d1a4c 0064134e     G.IdJ.KpL.MPN.d.
  408b34:	1a688867 3c243814 72263025 7e519750     g.h..8$<%0&rP.Q~
  408b44:	00530052 23210020 00e91438 ff575556     R.S. .!#8...VUW.
  408b54:	ff59ff58 00ec045f 7f80ff13 32823f81     X.Y._........?.2
  408b64:	11380183 00857084 01870386 30890588     ..8..p.........0
  408b74:	858f308d 85953093 859b3099 129d089c     .0...0...0......
  408b84:	459f239e 64a155a0 7fa372a2 95a58ba4     .#.E.U.d.r......
  408b94:	b5a7a7a6 dda9cba8 1aabecaa 6ecf78ce     .............x.n
  408ba4:	0cd10ad0 90d384d2 245a1ed4 885c1f5b     ..........Z$[.\.
  408bb4:	6eac605d 00bfffbe 3c322831 01123f82     ]`.n....1(2<.?..
  408bc4:	04832f36 f4330053 03228a1b 00840084     6/..S.3...".....
  408bd4:	ffff0228                                (...

00408bd8 <OV2640_TEST_PATTERN>:
  408bd8:	8012000e 001305fe 00120211 d40c10d5     ................
  408be8:	0116340d a0182517 f01a0319 0322891b     .4...%........".
  408bf8:	f82b1829 a031012c c433f032 3f36b43a     ).+.,.1.2.3.:.6?
  408c08:	80276004 803e0f3d 7f40403f 29426a41     .`'.=.>.?@@.AjB)
  408c18:	4145e544 64490247 704ba14a 504d1a4c     D.EAG.IdJ.KpL.MP
  408c28:	0064134e 1a688867 3c243814 72263025     N.d.g.h..8$<%0&r
  408c38:	7e519750 00530052 23210020 02840738     P.Q~R.S. .!#8...
  408c48:	00e91438 ff575556 ff59ff58 00ec045f     8...VUW.X.Y._...
  408c58:	7f80ff13 32823f81 11380183 03860085     .....?.2..8.....
  408c68:	05880187 308d3089 3093858f 30998595     .....0.0...0...0
  408c78:	089c859b 239e129d 55a0459f 72a264a1     .......#.E.U.d.r
  408c88:	8ba47fa3 a7a695a5 cba8b5a7 ecaadda9     ................
  408c98:	78ce1aab 0ad06ecf 84d20cd1 1ed490d3     ...x.n..........
  408ca8:	1f5b245a 605d885c ffbe6eac 503100bf     Z$[.\.]`.n....1P
  408cb8:	3f827832 3f360012 c4330053 0322891b     2x.?..6?S.3...".
  408cc8:	ffff0228                                (...

00408ccc <OV2640_VGA_YUV422_20FPS>:
  408ccc:	8012000e 001305fe 00120211 d40c10d5     ................
  408cdc:	0116340d a0182517 f01a0319 0322891b     .4...%........".
  408cec:	f82b1829 a031012c c433f032 3f36b43a     ).+.,.1.2.3.:.6?
  408cfc:	80276004 803e0f3d 7f40403f 29426a41     .`'.=.>.?@@.AjB)
  408d0c:	4145e544 64490247 704ba14a 504d1a4c     D.EAG.IdJ.KpL.MP
  408d1c:	0064134e 1a688867 3c243814 72263025     N.d.g.h..8$<%0&r
  408d2c:	7e519750 00530052 23210020 00e91438     P.Q~R.S. .!#8...
  408d3c:	ff575556 ff59ff58 00ec045f 7f80ff13     VUW.X.Y._.......
  408d4c:	32823f81 11380183 03860085 05880187     .?.2..8.........
  408d5c:	308d3089 3093858f 30998595 089c859b     .0.0...0...0....
  408d6c:	239e129d 55a0459f 72a264a1 8ba47fa3     ...#.E.U.d.r....
  408d7c:	a7a695a5 cba8b5a7 ecaadda9 78ce1aab     ...............x
  408d8c:	0ad06ecf 84d20cd1 1ed490d3 1f5b245a     .n..........Z$[.
  408d9c:	605d885c ffbe6eac a03100bf 3f82f032     \.]`.n....1.2..?
  408dac:	3f360012 c4330053 0322891b ffff0228     ..6?S.3...".(...
  408dbc:	43435553 00535345 0001c200 000000c0     SUCCESS.........
  408dcc:	00000800 00000000 00000000 00000000     ................
  408ddc:	67616d69 72742065 66736e61 25207265     image transfer %
  408dec:	000a0d64 20746573 5f697073 64756162     d...set spi_baud
  408dfc:	30303120 0d303030 0000000a 5f746573      100000.....set_
  408e0c:	6e616c77 6970675f 3532206f 00000a0d     wlan_gpio 25....
  408e1c:	20746573 73626577 656b636f 70675f74     set websocket_gp
  408e2c:	32206f69 000a0d36 20746573 675f7061     io 26...set ap_g
  408e3c:	206f6970 0a0d3732 00000000 20746573     pio 27......set 
  408e4c:	5f74656e 6f697067 0d313220 0000000a     net_gpio 21.....
  408e5c:	20746573 65696c63 5f73746e 6f697067     set clients_gpio
  408e6c:	0d323220 0000000a 20746573 6d6d6f63      22.....set comm
  408e7c:	6970675f 3332206f 00000a0d 74736574     _gpio 23....test
  408e8c:	00000a0d 766f7270 6f697369 000a0d6e     ....provision...

00408e9c <_global_impure_ptr>:
  408e9c:	20000018 00464e49 00666e69 004e414e     ... INF.inf.NAN.
  408eac:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  408ebc:	46454443 00000000 33323130 37363534     CDEF....01234567
  408ecc:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  408edc:	0000296c 00000030                       l)..0...

00408ee4 <blanks.7223>:
  408ee4:	20202020 20202020 20202020 20202020                     

00408ef4 <zeroes.7224>:
  408ef4:	30303030 30303030 30303030 30303030     0000000000000000
  408f04:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  408f14:	00000000                                ....

00408f18 <__mprec_bigtens>:
  408f18:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  408f28:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  408f38:	7f73bf3c 75154fdd                       <.s..O.u

00408f40 <__mprec_tens>:
  408f40:	00000000 3ff00000 00000000 40240000     .......?......$@
  408f50:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  408f60:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  408f70:	00000000 412e8480 00000000 416312d0     .......A......cA
  408f80:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  408f90:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  408fa0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  408fb0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  408fc0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  408fd0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  408fe0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  408ff0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  409000:	79d99db4 44ea7843                       ...yCx.D

00409008 <p05.6055>:
  409008:	00000005 00000019 0000007d 00000043     ........}...C...
  409018:	49534f50 00000058 0000002e              POSIX.......

00409024 <_ctype_>:
  409024:	20202000 20202020 28282020 20282828     .         ((((( 
  409034:	20202020 20202020 20202020 20202020                     
  409044:	10108820 10101010 10101010 10101010      ...............
  409054:	04040410 04040404 10040404 10101010     ................
  409064:	41411010 41414141 01010101 01010101     ..AAAAAA........
  409074:	01010101 01010101 01010101 10101010     ................
  409084:	42421010 42424242 02020202 02020202     ..BBBBBB........
  409094:	02020202 02020202 02020202 10101010     ................
  4090a4:	00000020 00000000 00000000 00000000      ...............
	...

00409128 <_init>:
  409128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40912a:	bf00      	nop
  40912c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  40912e:	bc08      	pop	{r3}
  409130:	469e      	mov	lr, r3
  409132:	4770      	bx	lr

00409134 <__init_array_start>:
  409134:	004050e5 	.word	0x004050e5

00409138 <__frame_dummy_init_array_entry>:
  409138:	004000f1                                ..@.

0040913c <_fini>:
  40913c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40913e:	bf00      	nop
  409140:	bcf8      	pop	{r3, r4, r5, r6, r7}
  409142:	bc08      	pop	{r3}
  409144:	469e      	mov	lr, r3
  409146:	4770      	bx	lr

00409148 <__fini_array_start>:
  409148:	004000cd 	.word	0x004000cd

Disassembly of section .relocate:

20000000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20000000:	f3bf 8f5f 	dmb	sy
20000004:	3801      	subs	r0, #1
20000006:	d1fb      	bne.n	20000000 <portable_delay_cycles>
20000008:	4770      	bx	lr

2000000a <g_us_cap_rows>:
2000000a:	00f0                                        ..

2000000c <g_us_cap_line>:
2000000c:	0280 0000                                   ....

20000010 <SystemCoreClock>:
20000010:	0900 003d                                   ..=.

20000014 <_impure_ptr>:
20000014:	0018 2000                                   ... 

20000018 <impure_data>:
20000018:	0000 0000 0304 2000 036c 2000 03d4 2000     ....... l.. ... 
	...
200000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
200000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20000440 <__atexit_recursive_mutex>:
20000440:	0ea8 2000                                   ... 

20000444 <__malloc_av_>:
	...
2000044c:	0444 2000 0444 2000 044c 2000 044c 2000     D.. D.. L.. L.. 
2000045c:	0454 2000 0454 2000 045c 2000 045c 2000     T.. T.. \.. \.. 
2000046c:	0464 2000 0464 2000 046c 2000 046c 2000     d.. d.. l.. l.. 
2000047c:	0474 2000 0474 2000 047c 2000 047c 2000     t.. t.. |.. |.. 
2000048c:	0484 2000 0484 2000 048c 2000 048c 2000     ... ... ... ... 
2000049c:	0494 2000 0494 2000 049c 2000 049c 2000     ... ... ... ... 
200004ac:	04a4 2000 04a4 2000 04ac 2000 04ac 2000     ... ... ... ... 
200004bc:	04b4 2000 04b4 2000 04bc 2000 04bc 2000     ... ... ... ... 
200004cc:	04c4 2000 04c4 2000 04cc 2000 04cc 2000     ... ... ... ... 
200004dc:	04d4 2000 04d4 2000 04dc 2000 04dc 2000     ... ... ... ... 
200004ec:	04e4 2000 04e4 2000 04ec 2000 04ec 2000     ... ... ... ... 
200004fc:	04f4 2000 04f4 2000 04fc 2000 04fc 2000     ... ... ... ... 
2000050c:	0504 2000 0504 2000 050c 2000 050c 2000     ... ... ... ... 
2000051c:	0514 2000 0514 2000 051c 2000 051c 2000     ... ... ... ... 
2000052c:	0524 2000 0524 2000 052c 2000 052c 2000     $.. $.. ,.. ,.. 
2000053c:	0534 2000 0534 2000 053c 2000 053c 2000     4.. 4.. <.. <.. 
2000054c:	0544 2000 0544 2000 054c 2000 054c 2000     D.. D.. L.. L.. 
2000055c:	0554 2000 0554 2000 055c 2000 055c 2000     T.. T.. \.. \.. 
2000056c:	0564 2000 0564 2000 056c 2000 056c 2000     d.. d.. l.. l.. 
2000057c:	0574 2000 0574 2000 057c 2000 057c 2000     t.. t.. |.. |.. 
2000058c:	0584 2000 0584 2000 058c 2000 058c 2000     ... ... ... ... 
2000059c:	0594 2000 0594 2000 059c 2000 059c 2000     ... ... ... ... 
200005ac:	05a4 2000 05a4 2000 05ac 2000 05ac 2000     ... ... ... ... 
200005bc:	05b4 2000 05b4 2000 05bc 2000 05bc 2000     ... ... ... ... 
200005cc:	05c4 2000 05c4 2000 05cc 2000 05cc 2000     ... ... ... ... 
200005dc:	05d4 2000 05d4 2000 05dc 2000 05dc 2000     ... ... ... ... 
200005ec:	05e4 2000 05e4 2000 05ec 2000 05ec 2000     ... ... ... ... 
200005fc:	05f4 2000 05f4 2000 05fc 2000 05fc 2000     ... ... ... ... 
2000060c:	0604 2000 0604 2000 060c 2000 060c 2000     ... ... ... ... 
2000061c:	0614 2000 0614 2000 061c 2000 061c 2000     ... ... ... ... 
2000062c:	0624 2000 0624 2000 062c 2000 062c 2000     $.. $.. ,.. ,.. 
2000063c:	0634 2000 0634 2000 063c 2000 063c 2000     4.. 4.. <.. <.. 
2000064c:	0644 2000 0644 2000 064c 2000 064c 2000     D.. D.. L.. L.. 
2000065c:	0654 2000 0654 2000 065c 2000 065c 2000     T.. T.. \.. \.. 
2000066c:	0664 2000 0664 2000 066c 2000 066c 2000     d.. d.. l.. l.. 
2000067c:	0674 2000 0674 2000 067c 2000 067c 2000     t.. t.. |.. |.. 
2000068c:	0684 2000 0684 2000 068c 2000 068c 2000     ... ... ... ... 
2000069c:	0694 2000 0694 2000 069c 2000 069c 2000     ... ... ... ... 
200006ac:	06a4 2000 06a4 2000 06ac 2000 06ac 2000     ... ... ... ... 
200006bc:	06b4 2000 06b4 2000 06bc 2000 06bc 2000     ... ... ... ... 
200006cc:	06c4 2000 06c4 2000 06cc 2000 06cc 2000     ... ... ... ... 
200006dc:	06d4 2000 06d4 2000 06dc 2000 06dc 2000     ... ... ... ... 
200006ec:	06e4 2000 06e4 2000 06ec 2000 06ec 2000     ... ... ... ... 
200006fc:	06f4 2000 06f4 2000 06fc 2000 06fc 2000     ... ... ... ... 
2000070c:	0704 2000 0704 2000 070c 2000 070c 2000     ... ... ... ... 
2000071c:	0714 2000 0714 2000 071c 2000 071c 2000     ... ... ... ... 
2000072c:	0724 2000 0724 2000 072c 2000 072c 2000     $.. $.. ,.. ,.. 
2000073c:	0734 2000 0734 2000 073c 2000 073c 2000     4.. 4.. <.. <.. 
2000074c:	0744 2000 0744 2000 074c 2000 074c 2000     D.. D.. L.. L.. 
2000075c:	0754 2000 0754 2000 075c 2000 075c 2000     T.. T.. \.. \.. 
2000076c:	0764 2000 0764 2000 076c 2000 076c 2000     d.. d.. l.. l.. 
2000077c:	0774 2000 0774 2000 077c 2000 077c 2000     t.. t.. |.. |.. 
2000078c:	0784 2000 0784 2000 078c 2000 078c 2000     ... ... ... ... 
2000079c:	0794 2000 0794 2000 079c 2000 079c 2000     ... ... ... ... 
200007ac:	07a4 2000 07a4 2000 07ac 2000 07ac 2000     ... ... ... ... 
200007bc:	07b4 2000 07b4 2000 07bc 2000 07bc 2000     ... ... ... ... 
200007cc:	07c4 2000 07c4 2000 07cc 2000 07cc 2000     ... ... ... ... 
200007dc:	07d4 2000 07d4 2000 07dc 2000 07dc 2000     ... ... ... ... 
200007ec:	07e4 2000 07e4 2000 07ec 2000 07ec 2000     ... ... ... ... 
200007fc:	07f4 2000 07f4 2000 07fc 2000 07fc 2000     ... ... ... ... 
2000080c:	0804 2000 0804 2000 080c 2000 080c 2000     ... ... ... ... 
2000081c:	0814 2000 0814 2000 081c 2000 081c 2000     ... ... ... ... 
2000082c:	0824 2000 0824 2000 082c 2000 082c 2000     $.. $.. ,.. ,.. 
2000083c:	0834 2000 0834 2000 083c 2000 083c 2000     4.. 4.. <.. <.. 

2000084c <__malloc_sbrk_base>:
2000084c:	ffff ffff                                   ....

20000850 <__malloc_trim_threshold>:
20000850:	0000 0002                                   ....

20000854 <__global_locale>:
20000854:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000874:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000894:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008b4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008d4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
200008f4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000914:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20000934:	7859 0040 7419 0040 0000 0000 9024 0040     Yx@..t@.....$.@.
20000944:	9020 0040 8ec0 0040 8ec0 0040 8ec0 0040      .@...@...@...@.
20000954:	8ec0 0040 8ec0 0040 8ec0 0040 8ec0 0040     ..@...@...@...@.
20000964:	8ec0 0040 8ec0 0040 ffff ffff ffff ffff     ..@...@.........
20000974:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2000099c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...
