
module fifo_32x64a(aclr,data,rdclk,rdreq,wrclk,wrreq,q,rdempty,wrfull);

  input  aclr;
  input  [31:0] data;
  input  rdclk;
  input  rdreq;
  input  wrclk;
  input  wrreq;
  output [31:0] q;
  output rdempty;
  output wrfull;
  tri0 aclr;


endmodule

