<profile>

<section name = "Vitis HLS Report for 'Context_layer_Pipeline_l_gemm_i18_l_j18'" level="0">
<item name = "Date">Sun Sep  3 07:06:40 2023
</item>
<item name = "Version">2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)</item>
<item name = "Project">out.prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.471 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">777, 777, 7.770 us, 7.770 us, 777, 777, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- l_gemm_i18_l_j18">775, 775, 9, 1, 1, 768, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 12, -, -, -</column>
<column name="Expression">-, -, 0, 243, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 72, -</column>
<column name="Register">-, -, 448, 128, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 5, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_12s_12s_24s_25_4_1_U1038">mac_muladd_12s_12s_24s_25_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_12s_24s_25_4_1_U1041">mac_muladd_12s_12s_24s_25_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_12s_24s_25_4_1_U1042">mac_muladd_12s_12s_24s_25_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_12s_24s_25_4_1_U1044">mac_muladd_12s_12s_24s_25_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_12s_24s_25_4_1_U1045">mac_muladd_12s_12s_24s_25_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_12s_25s_25_4_1_U1043">mac_muladd_12s_12s_25s_25_4_1, i0 + i1 * i2</column>
<column name="mac_muladd_12s_12s_25s_25_4_1_U1046">mac_muladd_12s_12s_25s_25_4_1, i0 + i1 * i2</column>
<column name="mul_mul_12s_12s_24_4_1_U1035">mul_mul_12s_12s_24_4_1, i0 * i1</column>
<column name="mul_mul_12s_12s_24_4_1_U1036">mul_mul_12s_12s_24_4_1, i0 * i1</column>
<column name="mul_mul_12s_12s_24_4_1_U1037">mul_mul_12s_12s_24_4_1, i0 * i1</column>
<column name="mul_mul_12s_12s_24_4_1_U1039">mul_mul_12s_12s_24_4_1, i0 * i1</column>
<column name="mul_mul_12s_12s_24_4_1_U1040">mul_mul_12s_12s_24_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln379_1_fu_457_p2">+, 0, 0, 13, 10, 1</column>
<column name="add_ln379_fu_469_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln380_fu_507_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln389_10_fu_683_p2">+, 0, 0, 26, 26, 26</column>
<column name="add_ln389_11_fu_700_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln389_1_fu_663_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln389_4_fu_692_p2">+, 0, 0, 32, 32, 32</column>
<column name="add_ln389_9_fu_677_p2">+, 0, 0, 26, 26, 26</column>
<column name="empty_432_fu_542_p2">+, 0, 0, 13, 10, 10</column>
<column name="icmp_ln379_fu_451_p2">icmp, 0, 0, 11, 10, 10</column>
<column name="icmp_ln380_fu_475_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="select_ln379_1_fu_489_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln379_fu_481_p3">select, 0, 0, 7, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_i18_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_indvar_flatten18_load">9, 2, 10, 20</column>
<column name="ap_sig_allocacmp_j18_load">9, 2, 7, 14</column>
<column name="i18_fu_96">9, 2, 4, 8</column>
<column name="indvar_flatten18_fu_100">9, 2, 10, 20</column>
<column name="j18_fu_92">9, 2, 7, 14</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln389_10_reg_1158">26, 0, 26, 0</column>
<column name="add_ln389_11_reg_1163">32, 0, 32, 0</column>
<column name="add_ln389_1_reg_1148">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="i18_fu_96">4, 0, 4, 0</column>
<column name="indvar_flatten18_fu_100">10, 0, 10, 0</column>
<column name="j18_cast_reg_857">7, 0, 64, 57</column>
<column name="j18_fu_92">7, 0, 7, 0</column>
<column name="q_outp2_addr_1_reg_907">10, 0, 10, 0</column>
<column name="q_outp2_load_reg_993">32, 0, 32, 0</column>
<column name="select_ln379_1_reg_832">4, 0, 4, 0</column>
<column name="select_ln379_reg_827">7, 0, 7, 0</column>
<column name="zext_ln379_reg_837">4, 0, 64, 60</column>
<column name="j18_cast_reg_857">64, 32, 64, 57</column>
<column name="q_outp2_addr_1_reg_907">64, 32, 10, 0</column>
<column name="q_outp2_load_reg_993">64, 32, 32, 0</column>
<column name="zext_ln379_reg_837">64, 32, 64, 60</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, Context_layer_Pipeline_l_gemm_i18_l_j18, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Context_layer_Pipeline_l_gemm_i18_l_j18, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Context_layer_Pipeline_l_gemm_i18_l_j18, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Context_layer_Pipeline_l_gemm_i18_l_j18, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Context_layer_Pipeline_l_gemm_i18_l_j18, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Context_layer_Pipeline_l_gemm_i18_l_j18, return value</column>
<column name="q_Attn_V_0_address0">out, 4, ap_memory, q_Attn_V_0, array</column>
<column name="q_Attn_V_0_ce0">out, 1, ap_memory, q_Attn_V_0, array</column>
<column name="q_Attn_V_0_q0">in, 12, ap_memory, q_Attn_V_0, array</column>
<column name="q_Attn_V_1_address0">out, 4, ap_memory, q_Attn_V_1, array</column>
<column name="q_Attn_V_1_ce0">out, 1, ap_memory, q_Attn_V_1, array</column>
<column name="q_Attn_V_1_q0">in, 12, ap_memory, q_Attn_V_1, array</column>
<column name="q_Attn_V_2_address0">out, 4, ap_memory, q_Attn_V_2, array</column>
<column name="q_Attn_V_2_ce0">out, 1, ap_memory, q_Attn_V_2, array</column>
<column name="q_Attn_V_2_q0">in, 12, ap_memory, q_Attn_V_2, array</column>
<column name="q_Attn_V_3_address0">out, 4, ap_memory, q_Attn_V_3, array</column>
<column name="q_Attn_V_3_ce0">out, 1, ap_memory, q_Attn_V_3, array</column>
<column name="q_Attn_V_3_q0">in, 12, ap_memory, q_Attn_V_3, array</column>
<column name="q_Attn_V_4_address0">out, 4, ap_memory, q_Attn_V_4, array</column>
<column name="q_Attn_V_4_ce0">out, 1, ap_memory, q_Attn_V_4, array</column>
<column name="q_Attn_V_4_q0">in, 12, ap_memory, q_Attn_V_4, array</column>
<column name="q_Attn_V_5_address0">out, 4, ap_memory, q_Attn_V_5, array</column>
<column name="q_Attn_V_5_ce0">out, 1, ap_memory, q_Attn_V_5, array</column>
<column name="q_Attn_V_5_q0">in, 12, ap_memory, q_Attn_V_5, array</column>
<column name="q_Attn_V_6_address0">out, 4, ap_memory, q_Attn_V_6, array</column>
<column name="q_Attn_V_6_ce0">out, 1, ap_memory, q_Attn_V_6, array</column>
<column name="q_Attn_V_6_q0">in, 12, ap_memory, q_Attn_V_6, array</column>
<column name="q_Attn_V_7_address0">out, 4, ap_memory, q_Attn_V_7, array</column>
<column name="q_Attn_V_7_ce0">out, 1, ap_memory, q_Attn_V_7, array</column>
<column name="q_Attn_V_7_q0">in, 12, ap_memory, q_Attn_V_7, array</column>
<column name="q_Attn_V_8_address0">out, 4, ap_memory, q_Attn_V_8, array</column>
<column name="q_Attn_V_8_ce0">out, 1, ap_memory, q_Attn_V_8, array</column>
<column name="q_Attn_V_8_q0">in, 12, ap_memory, q_Attn_V_8, array</column>
<column name="q_Attn_V_9_address0">out, 4, ap_memory, q_Attn_V_9, array</column>
<column name="q_Attn_V_9_ce0">out, 1, ap_memory, q_Attn_V_9, array</column>
<column name="q_Attn_V_9_q0">in, 12, ap_memory, q_Attn_V_9, array</column>
<column name="q_Attn_V_10_address0">out, 4, ap_memory, q_Attn_V_10, array</column>
<column name="q_Attn_V_10_ce0">out, 1, ap_memory, q_Attn_V_10, array</column>
<column name="q_Attn_V_10_q0">in, 12, ap_memory, q_Attn_V_10, array</column>
<column name="q_Attn_V_11_address0">out, 4, ap_memory, q_Attn_V_11, array</column>
<column name="q_Attn_V_11_ce0">out, 1, ap_memory, q_Attn_V_11, array</column>
<column name="q_Attn_V_11_q0">in, 12, ap_memory, q_Attn_V_11, array</column>
<column name="q_outp2_address0">out, 10, ap_memory, q_outp2, array</column>
<column name="q_outp2_ce0">out, 1, ap_memory, q_outp2, array</column>
<column name="q_outp2_we0">out, 1, ap_memory, q_outp2, array</column>
<column name="q_outp2_d0">out, 32, ap_memory, q_outp2, array</column>
<column name="q_outp2_address1">out, 10, ap_memory, q_outp2, array</column>
<column name="q_outp2_ce1">out, 1, ap_memory, q_outp2, array</column>
<column name="q_outp2_q1">in, 32, ap_memory, q_outp2, array</column>
<column name="q_V_h_V_0_address0">out, 6, ap_memory, q_V_h_V_0, array</column>
<column name="q_V_h_V_0_ce0">out, 1, ap_memory, q_V_h_V_0, array</column>
<column name="q_V_h_V_0_q0">in, 12, ap_memory, q_V_h_V_0, array</column>
<column name="q_V_h_V_1_address0">out, 6, ap_memory, q_V_h_V_1, array</column>
<column name="q_V_h_V_1_ce0">out, 1, ap_memory, q_V_h_V_1, array</column>
<column name="q_V_h_V_1_q0">in, 12, ap_memory, q_V_h_V_1, array</column>
<column name="q_V_h_V_2_address0">out, 6, ap_memory, q_V_h_V_2, array</column>
<column name="q_V_h_V_2_ce0">out, 1, ap_memory, q_V_h_V_2, array</column>
<column name="q_V_h_V_2_q0">in, 12, ap_memory, q_V_h_V_2, array</column>
<column name="q_V_h_V_3_address0">out, 6, ap_memory, q_V_h_V_3, array</column>
<column name="q_V_h_V_3_ce0">out, 1, ap_memory, q_V_h_V_3, array</column>
<column name="q_V_h_V_3_q0">in, 12, ap_memory, q_V_h_V_3, array</column>
<column name="q_V_h_V_4_address0">out, 6, ap_memory, q_V_h_V_4, array</column>
<column name="q_V_h_V_4_ce0">out, 1, ap_memory, q_V_h_V_4, array</column>
<column name="q_V_h_V_4_q0">in, 12, ap_memory, q_V_h_V_4, array</column>
<column name="q_V_h_V_5_address0">out, 6, ap_memory, q_V_h_V_5, array</column>
<column name="q_V_h_V_5_ce0">out, 1, ap_memory, q_V_h_V_5, array</column>
<column name="q_V_h_V_5_q0">in, 12, ap_memory, q_V_h_V_5, array</column>
<column name="q_V_h_V_6_address0">out, 6, ap_memory, q_V_h_V_6, array</column>
<column name="q_V_h_V_6_ce0">out, 1, ap_memory, q_V_h_V_6, array</column>
<column name="q_V_h_V_6_q0">in, 12, ap_memory, q_V_h_V_6, array</column>
<column name="q_V_h_V_7_address0">out, 6, ap_memory, q_V_h_V_7, array</column>
<column name="q_V_h_V_7_ce0">out, 1, ap_memory, q_V_h_V_7, array</column>
<column name="q_V_h_V_7_q0">in, 12, ap_memory, q_V_h_V_7, array</column>
<column name="q_V_h_V_8_address0">out, 6, ap_memory, q_V_h_V_8, array</column>
<column name="q_V_h_V_8_ce0">out, 1, ap_memory, q_V_h_V_8, array</column>
<column name="q_V_h_V_8_q0">in, 12, ap_memory, q_V_h_V_8, array</column>
<column name="q_V_h_V_9_address0">out, 6, ap_memory, q_V_h_V_9, array</column>
<column name="q_V_h_V_9_ce0">out, 1, ap_memory, q_V_h_V_9, array</column>
<column name="q_V_h_V_9_q0">in, 12, ap_memory, q_V_h_V_9, array</column>
<column name="q_V_h_V_10_address0">out, 6, ap_memory, q_V_h_V_10, array</column>
<column name="q_V_h_V_10_ce0">out, 1, ap_memory, q_V_h_V_10, array</column>
<column name="q_V_h_V_10_q0">in, 12, ap_memory, q_V_h_V_10, array</column>
<column name="q_V_h_V_11_address0">out, 6, ap_memory, q_V_h_V_11, array</column>
<column name="q_V_h_V_11_ce0">out, 1, ap_memory, q_V_h_V_11, array</column>
<column name="q_V_h_V_11_q0">in, 12, ap_memory, q_V_h_V_11, array</column>
</table>
</item>
</section>
</profile>
