Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto fda2928e8e224bc8b93ad9a757ac0cb2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Problem3SevenSegment_func_impl xil_defaultlib.Problem3SevenSegment xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.LUT4
Compiling module xil_defaultlib.FourTo7SegementDecoder
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.Problem3SevenSegment
Compiling module xil_defaultlib.glbl
Built simulation snapshot Problem3SevenSegment_func_impl
