Execute     source -notrace -encoding utf-8 E:/vitis/Vitis/2024.2/tps/tcl/tcl8.6/clock.tcl 
Execute       source -encoding utf-8 E:/vitis/Vitis/2024.2/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source E:/vitis/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/amazon-s3/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/asn/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/base32/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/base64/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/bee/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/bench/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/bibtex/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/cache/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/cmdline/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/comm/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/control/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/counter/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/crc/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/csv/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/dns/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/docstrip/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/doctools/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/exif/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/fileutil/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftp/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/ftpd/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/fumagic/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_fa/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_me/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/grammar_peg/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/html/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/htmlparse/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/http/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/ident/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/inifile/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/interp/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/irc/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/javascript/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/jpeg/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/json/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/ldap/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/log/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/map/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/mapproj/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/math/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/md4/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/md5crypt/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/mime/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/multiplexer/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/ncgi/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/nmea/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/nns/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/nntp/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/ntp/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/otp/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/page/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/pluginmgr/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/png/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/pop3d/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/profiler/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/rcs/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/report/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/ripemd/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/sasl/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/sha1/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/simulation/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/smtpd/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/snit/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/soundex/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/stooop/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/stringprep/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/struct/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/tar/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/term/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/textutil/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/tie/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/tiff/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/transfer/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/treeql/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/try/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/uev/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/units/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/uri/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/uuid/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/wip/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tk8.6/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcl8.6/http1.0/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command     ap_source done; 0.11 sec.
INFO-FLOW: Workspace E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls opened at Sun Mar 02 10:35:14 +0800 2025
Execute     send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command   open_solution done; 0.138 sec.
Execute   apply_ini E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.file=E:\robot\project\xilinx_fpga_class\hls\lab2/yuv_filter.c' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(7) 
INFO: [HLS 200-1465] Applying ini 'syn.file=E:\robot\project\xilinx_fpga_class\hls\lab2/yuv_filter.c' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(7)
Execute     add_files E:\robot\project\xilinx_fpga_class\hls\lab2/yuv_filter.c 
INFO: [HLS 200-10] Adding design file 'E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=E:\robot\project\xilinx_fpga_class\hls\lab2/image_aux.c' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(8) 
INFO: [HLS 200-1465] Applying ini 'tb.file=E:\robot\project\xilinx_fpga_class\hls\lab2/image_aux.c' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(8)
Execute     add_files -tb E:\robot\project\xilinx_fpga_class\hls\lab2/image_aux.c 
INFO: [HLS 200-10] Adding test bench file 'E:/robot/project/xilinx_fpga_class/hls/lab2/image_aux.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=E:\robot\project\xilinx_fpga_class\hls\lab2/yuv_filter_test.c' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(9) 
INFO: [HLS 200-1465] Applying ini 'tb.file=E:\robot\project\xilinx_fpga_class\hls\lab2/yuv_filter_test.c' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(9)
Execute     add_files -tb E:\robot\project\xilinx_fpga_class\hls\lab2/yuv_filter_test.c 
INFO: [HLS 200-10] Adding test bench file 'E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter_test.c' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'tb.file=E:\robot\project\xilinx_fpga_class\hls\lab2/test_data' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(10) 
INFO: [HLS 200-1465] Applying ini 'tb.file=E:\robot\project\xilinx_fpga_class\hls\lab2/test_data' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(10)
Execute     add_files -tb E:\robot\project\xilinx_fpga_class\hls\lab2/test_data 
INFO: [HLS 200-10] Adding test bench file 'E:/robot/project/xilinx_fpga_class/hls/lab2/test_data' to the project
Execute     send_msg_by_id INFO @200-1465@%s 'syn.top=yuv_filter' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(11) 
INFO: [HLS 200-1465] Applying ini 'syn.top=yuv_filter' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(11)
Execute     set_top yuv_filter 
Execute     send_msg_by_id INFO @200-1465@%s 'flow_target=vitis' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(4) 
INFO: [HLS 200-1465] Applying ini 'flow_target=vitis' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(4)
Execute     send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute     config_interface -m_axi_latency=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute     config_interface -m_axi_alignment_byte_size=64 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute     config_interface -m_axi_max_widen_bitwidth=512 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute     config_interface -default_interface=kernel 
Execute     send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute     config_rtl -register_reset_num=3 
Execute     send_msg_by_id INFO @200-1465@%s 'part=xc7z020clg400-1' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(1) 
INFO: [HLS 200-1465] Applying ini 'part=xc7z020clg400-1' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(1)
Execute     set_part xc7z020clg400-1 
Execute       create_platform xc7z020clg400-1 -board  
DBG:HLSDevice: Trying to load device library: E:/vitis/Vitis/2024.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: E:/vitis/Vivado/2024.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
Command       create_platform done; 4.807 sec.
Execute       source E:/vitis/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/vitis/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/vitis/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/vitis/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/vitis/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/vitis/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/vitis/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/vitis/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/vitis/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/vitis/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Execute         source E:/vitis/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/vitis/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_part_info done; 0.106 sec.
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.037 sec.
Execute     send_msg_by_id INFO @200-1465@%s 'clock=10' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(12) 
INFO: [HLS 200-1465] Applying ini 'clock=10' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(12)
Execute     create_clock -period 10 
Execute       ap_set_clock -name default -period 10 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     send_msg_by_id INFO @200-1465@%s 'csim.code_analyzer=0' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(13) 
INFO: [HLS 200-1465] Applying ini 'csim.code_analyzer=0' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(13)
Execute     config_csim -code_analyzer=0 
Execute     send_msg_by_id INFO @200-1465@%s 'package.output.format=xo' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(5) 
INFO: [HLS 200-1465] Applying ini 'package.output.format=xo' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(5)
Execute     config_export -format=xo 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.dataflow.default_channel=fifo' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(18) 
INFO: [HLS 200-1465] Applying ini 'syn.dataflow.default_channel=fifo' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(18)
Execute     config_dataflow -default_channel=fifo 
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
Execute     send_msg_by_id INFO @200-1465@%s 'syn.dataflow.fifo_depth=2' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(17) 
INFO: [HLS 200-1465] Applying ini 'syn.dataflow.fifo_depth=2' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(17)
Execute     config_dataflow -fifo_depth=2 
INFO: [XFORM 203-701] Set default FIFO size in dataflow to 2.
INFO: [XFORM 203-701] Set the default channel type in dataflow to FIFO.
Execute     send_msg_by_id INFO @200-1465@%s 'syn.directive.pipeline=rgb2yuv/RGB2YUV_LOOP_Y' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(14) 
INFO: [HLS 200-1465] Applying ini 'syn.directive.pipeline=rgb2yuv/RGB2YUV_LOOP_Y' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(14)
Execute     set_directive_pipeline rgb2yuv/RGB2YUV_LOOP_Y 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.directive.pipeline=yuv_scale/YUV_SCALE_LOOP_Y' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(15) 
INFO: [HLS 200-1465] Applying ini 'syn.directive.pipeline=yuv_scale/YUV_SCALE_LOOP_Y' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(15)
Execute     set_directive_pipeline yuv_scale/YUV_SCALE_LOOP_Y 
Execute     send_msg_by_id INFO @200-1465@%s 'syn.directive.pipeline=yuv2rgb/YUV2RGB_LOOP_Y' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(16) 
INFO: [HLS 200-1465] Applying ini 'syn.directive.pipeline=yuv2rgb/YUV2RGB_LOOP_Y' from E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg(16)
Execute     set_directive_pipeline yuv2rgb/YUV2RGB_LOOP_Y 
Command   apply_ini done; 5.144 sec.
Execute   apply_ini E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/config.cmdline 
Execute   ::AP::init_summary_file csynth 
Execute     AP::app_get_file_relativeroot [AP::app_get_root] {}
Execute   csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 5 seconds. CPU system time: 2 seconds. Elapsed time: 6.943 seconds; current allocated memory: 619.473 MB.
Execute       set_directive_top yuv_filter -name=yuv_filter 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO: [HLS 200-10] Analyzing design file 'E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c as C
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_part_info done; 0.108 sec.
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: E:/vitis/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c -foptimization-record-file=E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot E:/vitis/Vitis/2024.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/vitis/Vitis/2024.2/common/technology/autopilot -I E:/vitis/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -I /usr/include/x86_64-linux-gnu -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.pp.0.c {-hls-platform-db-name=E:/vitis/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.c.clang.out.log 2> E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.c.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: E:/vitis/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.pp.0.c {-hls-platform-db-name=E:/vitis/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/clang.out.log 2> E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.pp.0.c std=gnu99 -target fpga  -directive=E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/.systemc_flag 
INFO-FLOW: exec E:/vitis/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/.systemc_flag -fix-errors E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.pp.0.c std=gnu99 -target fpga  -directive=E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/all.directive.json 
INFO-FLOW: exec E:/vitis/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/all.directive.json -fix-errors E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: run_clang exec: E:/vitis/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.pp.0.c.clang-tidy.loop-label.out.log 2> E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.pp.0.c.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: E:/vitis/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.pp.0.c.xilinx-dataflow-lawyer.diag.yml E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.pp.0.c.xilinx-dataflow-lawyer.out.log 2> E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.pp.0.c.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Command       ap_part_info done; 0.114 sec.
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: E:/vitis/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=10 -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I E:/vitis/Vitis/2024.2/common/technology/autopilot -I E:/vitis/Vitis/2024.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.bc {-hls-platform-db-name=E:/vitis/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 > E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.pp.0.c.clang.out.log 2> E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.pp.0.c.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.381 seconds; current allocated memory: 621.871 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.0.bc -args  "E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.g.bc"  
INFO-FLOW: run_clang exec: E:/vitis/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.g.bc -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.0.bc > E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.1.lower.bc -args E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: E:/vitis/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.1.lower.bc > E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.2.m1.bc -args E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/vitis/Vitis/2024.2/win64/lib/libhlsm_39.bc E:/vitis/Vitis/2024.2/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: E:/vitis/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.1.lower.bc -only-needed E:/vitis/Vitis/2024.2/win64/lib/libhlsm_39.bc E:/vitis/Vitis/2024.2/win64/lib/libhlsmc++_39.bc -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.2.m1.bc > E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command       run_link_or_opt done; 2.8 sec.
Execute       run_link_or_opt -opt -out E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.3.fpc.bc -args E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=yuv_filter -reflow-float-conversion 
INFO-FLOW: run_clang exec: E:/vitis/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=yuv_filter -reflow-float-conversion -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.3.fpc.bc > E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 1.246 sec.
Execute       run_link_or_opt -out E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.4.m2.bc -args E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/vitis/Vitis/2024.2/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: E:/vitis/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/llvm-link E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.3.fpc.bc -only-needed E:/vitis/Vitis/2024.2/win64/lib/libfloatconversion_39.bc -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.4.m2.bc > E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute       run_link_or_opt -opt -out E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.5.gdce.bc -args E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=yuv_filter 
INFO-FLOW: run_clang exec: E:/vitis/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=yuv_filter -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.5.gdce.bc > E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: E:/vitis/Vitis/2024.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=yuv_filter -mllvm -hls-db-dir -mllvm E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/../../kernel.xml -mllvm -top-io-mapping-info=E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -assume-maxi-align=64 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-default-fifo-depth=2 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -mllvm -default-clock-period=10 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=2.7 -x ir E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.5.gdce.bc -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=E:/vitis/Vitis/2024.2\common/technology\xilinx/common/platform.db} -hls-platform-name=zynq_slow -device-resource-info=BRAM_280.000000_DSP_220.000000_FF_106400.000000_LUT_53200.000000_SLICE_13300.000000_URAM_0.000000 -device-name-info=xc7z020clg400-1 2> E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute       send_msg_by_id INFO @200-1995@%s%s%s 455 Compile/Link E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 455 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 326 Unroll/Inline (step 1) E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 326 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 197 Unroll/Inline (step 2) E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 197 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 241 Unroll/Inline (step 3) E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 241 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 241 Unroll/Inline (step 4) E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 241 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 235 Array/Struct (step 1) E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 235 Array/Struct (step 2) E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 235 Array/Struct (step 3) E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 235 Array/Struct (step 4) E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 235 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 253 Array/Struct (step 5) E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 253 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 253 Performance (step 1) E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 253 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 251 Performance (step 2) E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 251 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 247 Performance (step 3) E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 247 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 247 Performance (step 4) E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 247 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt
Execute       send_msg_by_id INFO @200-1995@%s%s%s 292 HW Transforms (step 1) E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 292 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt
Command       send_msg_by_id done; 1.386 sec.
Execute       send_msg_by_id INFO @200-1995@%s%s%s 310 HW Transforms (step 2) E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt 
INFO: [HLS 200-1995] There were 310 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth_design_size.rpt
Execute       source E:/vitis/Vitis/2024.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
INFO: [HLS 214-210] Disaggregating variable 'out'
INFO: [HLS 214-210] Disaggregating variable 'out_channels'
INFO: [HLS 214-210] Disaggregating variable 'in'
INFO: [HLS 214-210] Disaggregating variable 'in_channels'
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_channels_ch1' since this interface mode only supports scalar types (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:37:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_channels_ch2' since this interface mode only supports scalar types (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:37:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'in_channels_ch3' since this interface mode only supports scalar types (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:37:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'out_channels_ch1' since this interface mode only supports scalar types (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:37:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'out_channels_ch2' since this interface mode only supports scalar types (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:37:0)
WARNING: [HLS 214-414] Cannot apply interface mode 'ap_none' on function argument 'out_channels_ch3' since this interface mode only supports scalar types (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:37:0)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/../../kernel.xml -> E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 11.599 seconds; current allocated memory: 624.863 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 624.867 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top yuv_filter -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.0.bc -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 629.543 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.1.bc -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.2.prechk.bc -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 631.414 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.g.1.bc to E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.o.1.bc -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-712] Applying dataflow to function 'yuv_filter' (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:30:1), detected/extracted 4 process function(s): 
	 'entry_proc'
	 'rgb2yuv.1'
	 'yuv_scale'
	 'yuv2rgb.1'.
WARNING: [XFORM 203-124] Array  '_scale.channels.ch3' (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:45): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  '_scale.channels.ch2' (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:45): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  '_scale.channels.ch1' (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:45): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  '_yuv.channels.ch3' (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:44): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  '_yuv.channels.ch2' (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:44): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  '_yuv.channels.ch1' (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:44): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
Command         transform done; 1.344 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.o.1.tmp.bc -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.419 seconds; current allocated memory: 654.043 MB.
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.o.2.bc -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'YUV2RGB_LOOP_X'(E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:116:4) and 'YUV2RGB_LOOP_Y'(E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119:7) in function 'yuv2rgb.1' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'RGB2YUV_LOOP_X'(E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76:4) and 'RGB2YUV_LOOP_Y'(E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79:7) in function 'rgb2yuv.1' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'YUV_SCALE_LOOP_X' (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:156:4) in function 'yuv_scale'.
INFO: [XFORM 203-541] Flattening a loop nest 'YUV2RGB_LOOP_X' (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:116:4) in function 'yuv2rgb.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'RGB2YUV_LOOP_X' (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76:4) in function 'rgb2yuv.1'.
Execute           auto_get_db
Command         transform done; 0.217 sec.
INFO-FLOW: Building ssdm...
Execute         transform -hls -cdfg-build E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.o.3.bc -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 709.375 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.867 sec.
Command     elaborate done; 14.873 sec.
Execute     ap_eval exec zip -j E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.127 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'yuv_filter' ...
Execute       ap_set_top_model yuv_filter 
WARNING: [SYN 201-103] Legalizing function name 'rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y' to 'rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'rgb2yuv.1' to 'rgb2yuv_1'.
WARNING: [SYN 201-103] Legalizing function name 'yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y' to 'yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'.
WARNING: [SYN 201-103] Legalizing function name 'yuv2rgb.1' to 'yuv2rgb_1'.
Execute       get_model_list yuv_filter -filter all-wo-channel -topdown 
Execute       preproc_iomode -model yuv_filter 
Execute       preproc_iomode -model yuv2rgb.1 
Execute       preproc_iomode -model yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y 
Execute       preproc_iomode -model yuv_scale 
Execute       preproc_iomode -model yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y 
Execute       preproc_iomode -model rgb2yuv.1 
Execute       preproc_iomode -model rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y 
Execute       preproc_iomode -model entry_proc 
Execute       get_model_list yuv_filter -filter all-wo-channel 
INFO-FLOW: Model list for configure: entry_proc rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y rgb2yuv.1 yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y yuv_scale yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y yuv2rgb.1 yuv_filter
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y ...
Execute       set_default_model rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y 
Execute       apply_spec_resource_limit rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y 
INFO-FLOW: Configuring Module : rgb2yuv.1 ...
Execute       set_default_model rgb2yuv.1 
Execute       apply_spec_resource_limit rgb2yuv.1 
INFO-FLOW: Configuring Module : yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y ...
Execute       set_default_model yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y 
Execute       apply_spec_resource_limit yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y 
INFO-FLOW: Configuring Module : yuv_scale ...
Execute       set_default_model yuv_scale 
Execute       apply_spec_resource_limit yuv_scale 
INFO-FLOW: Configuring Module : yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y ...
Execute       set_default_model yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y 
Execute       apply_spec_resource_limit yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y 
INFO-FLOW: Configuring Module : yuv2rgb.1 ...
Execute       set_default_model yuv2rgb.1 
Execute       apply_spec_resource_limit yuv2rgb.1 
INFO-FLOW: Configuring Module : yuv_filter ...
Execute       set_default_model yuv_filter 
Execute       apply_spec_resource_limit yuv_filter 
INFO-FLOW: Model list for preprocess: entry_proc rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y rgb2yuv.1 yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y yuv_scale yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y yuv2rgb.1 yuv_filter
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y ...
Execute       set_default_model rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y 
Execute       cdfg_preprocess -model rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y 
Execute       rtl_gen_preprocess rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y 
INFO-FLOW: Preprocessing Module: rgb2yuv.1 ...
Execute       set_default_model rgb2yuv.1 
Execute       cdfg_preprocess -model rgb2yuv.1 
Execute       rtl_gen_preprocess rgb2yuv.1 
INFO-FLOW: Preprocessing Module: yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y ...
Execute       set_default_model yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y 
Execute       cdfg_preprocess -model yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y 
Execute       rtl_gen_preprocess yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y 
INFO-FLOW: Preprocessing Module: yuv_scale ...
Execute       set_default_model yuv_scale 
Execute       cdfg_preprocess -model yuv_scale 
Execute       rtl_gen_preprocess yuv_scale 
INFO-FLOW: Preprocessing Module: yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y ...
Execute       set_default_model yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y 
Execute       cdfg_preprocess -model yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y 
Execute       rtl_gen_preprocess yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y 
INFO-FLOW: Preprocessing Module: yuv2rgb.1 ...
Execute       set_default_model yuv2rgb.1 
Execute       cdfg_preprocess -model yuv2rgb.1 
Execute       rtl_gen_preprocess yuv2rgb.1 
INFO-FLOW: Preprocessing Module: yuv_filter ...
Execute       set_default_model yuv_filter 
Execute       cdfg_preprocess -model yuv_filter 
Execute       rtl_gen_preprocess yuv_filter 
INFO-FLOW: Model list for synthesis: entry_proc rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y rgb2yuv.1 yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y yuv_scale yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y yuv2rgb.1 yuv_filter
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.344 seconds; current allocated memory: 711.922 MB.
Execute       syn_report -verbosereport -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 713.047 MB.
Execute       syn_report -verbosereport -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y 
Execute       schedule -model rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln86) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln85_2) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln85) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln84_1) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y'.
WARNING: [HLS 200-885] The II Violation in module 'rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y' (loop 'RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y'): Unable to schedule bus request operation ('gmem_load_2_req', E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50) on port 'gmem' (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y' (loop 'RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y'): Unable to schedule bus request operation ('gmem_load_3_req', E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50) on port 'gmem' (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:50) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 82, loop 'RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.204 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.261 seconds; current allocated memory: 715.770 MB.
Execute       syn_report -verbosereport -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y.sched.adb -f 
INFO-FLOW: Finish scheduling rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y.
Execute       set_default_model rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y 
Execute       bind -model rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 716.457 MB.
Execute       syn_report -verbosereport -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y.bind.adb -f 
INFO-FLOW: Finish binding rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'rgb2yuv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model rgb2yuv.1 
Execute       schedule -model rgb2yuv.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 717.109 MB.
Execute       syn_report -verbosereport -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1.sched.adb -f 
INFO-FLOW: Finish scheduling rgb2yuv.1.
Execute       set_default_model rgb2yuv.1 
Execute       bind -model rgb2yuv.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 717.258 MB.
Execute       syn_report -verbosereport -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1.bind.adb -f 
INFO-FLOW: Finish binding rgb2yuv.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y 
Execute       schedule -model yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.306 seconds; current allocated memory: 717.527 MB.
Execute       syn_report -verbosereport -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y.sched.adb -f 
INFO-FLOW: Finish scheduling yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y.
Execute       set_default_model yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y 
Execute       bind -model yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.102 seconds; current allocated memory: 717.887 MB.
Execute       syn_report -verbosereport -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y.bind.adb -f 
INFO-FLOW: Finish binding yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yuv_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model yuv_scale 
Execute       schedule -model yuv_scale 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.099 seconds; current allocated memory: 718.094 MB.
Execute       syn_report -verbosereport -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale.sched.adb -f 
INFO-FLOW: Finish scheduling yuv_scale.
Execute       set_default_model yuv_scale 
Execute       bind -model yuv_scale 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 718.164 MB.
Execute       syn_report -verbosereport -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale.bind.adb -f 
INFO-FLOW: Finish binding yuv_scale.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y 
Execute       schedule -model yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln128) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln127) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'.
WARNING: [HLS 200-885] The II Violation in module 'yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y' (loop 'YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'): Unable to schedule bus request operation ('empty_63', E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:52) on port 'gmem' (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:52) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
WARNING: [HLS 200-885] The II Violation in module 'yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y' (loop 'YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'): Unable to schedule bus request operation ('empty_65', E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:132->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:52) on port 'gmem' (E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:132->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:52) due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 78, loop 'YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.547 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.616 seconds; current allocated memory: 719.773 MB.
Execute       syn_report -verbosereport -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.125 sec.
Execute       db_write -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y.sched.adb -f 
INFO-FLOW: Finish scheduling yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y.
Execute       set_default_model yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y 
Execute       bind -model yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.116 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 720.406 MB.
Execute       syn_report -verbosereport -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.101 sec.
Execute       db_write -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y.bind.adb -f 
INFO-FLOW: Finish binding yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yuv2rgb_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model yuv2rgb.1 
Execute       schedule -model yuv2rgb.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 721.051 MB.
Execute       syn_report -verbosereport -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1.sched.adb -f 
INFO-FLOW: Finish scheduling yuv2rgb.1.
Execute       set_default_model yuv2rgb.1 
Execute       bind -model yuv2rgb.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 721.359 MB.
Execute       syn_report -verbosereport -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1.bind.adb -f 
INFO-FLOW: Finish binding yuv2rgb.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'yuv_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model yuv_filter 
Execute       schedule -model yuv_filter 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_yuv2rgb_1_U0 (from entry_proc_U0 to yuv2rgb_1_U0) to 3 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.178 seconds; current allocated memory: 722.082 MB.
Execute       syn_report -verbosereport -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.verbose.sched.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.sched.adb -f 
INFO-FLOW: Finish scheduling yuv_filter.
Execute       set_default_model yuv_filter 
Execute       bind -model yuv_filter 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 722.504 MB.
Execute       syn_report -verbosereport -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.verbose.bind.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.bind.adb -f 
INFO-FLOW: Finish binding yuv_filter.
Execute       get_model_list yuv_filter -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y 
Execute       rtl_gen_preprocess rgb2yuv.1 
Execute       rtl_gen_preprocess yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y 
Execute       rtl_gen_preprocess yuv_scale 
Execute       rtl_gen_preprocess yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y 
Execute       rtl_gen_preprocess yuv2rgb.1 
Execute       rtl_gen_preprocess yuv_filter 
INFO-FLOW: Model list for RTL generation: entry_proc rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y rgb2yuv.1 yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y yuv_scale yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y yuv2rgb.1 yuv_filter
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix yuv_filter_ -sub_prefix yuv_filter_ -mg_file E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 724.004 MB.
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/vhdl/yuv_filter_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/verilog/yuv_filter_entry_proc 
Execute       syn_report -csynth -model entry_proc -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model entry_proc -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model entry_proc -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model entry_proc -f -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y -top_prefix yuv_filter_ -sub_prefix yuv_filter_ -mg_file E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y' pipeline 'RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_5ns_15ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7ns_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_7s_8ns_15_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8ns_8s_16s_16_4_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y'.
Command       create_rtl_model done; 0.4 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.564 seconds; current allocated memory: 728.223 MB.
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y -style xilinx -f -lang vhdl -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/vhdl/yuv_filter_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y 
Execute       gen_rtl rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y -style xilinx -f -lang vlog -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/verilog/yuv_filter_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y 
Execute       syn_report -csynth -model rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y -f -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y.adb 
Execute       db_write -model rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y -bindview -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y -p E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'rgb2yuv_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model rgb2yuv.1 -top_prefix yuv_filter_ -sub_prefix yuv_filter_ -mg_file E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'rgb2yuv_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.508 seconds; current allocated memory: 732.352 MB.
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl rgb2yuv.1 -style xilinx -f -lang vhdl -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/vhdl/yuv_filter_rgb2yuv_1 
Execute       gen_rtl rgb2yuv.1 -style xilinx -f -lang vlog -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/verilog/yuv_filter_rgb2yuv_1 
Execute       syn_report -csynth -model rgb2yuv.1 -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/rgb2yuv_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model rgb2yuv.1 -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/rgb2yuv_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model rgb2yuv.1 -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model rgb2yuv.1 -f -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1.adb 
Execute       db_write -model rgb2yuv.1 -bindview -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info rgb2yuv.1 -p E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y -top_prefix yuv_filter_ -sub_prefix yuv_filter_ -mg_file E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y' pipeline 'YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_8ns_15_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.283 seconds; current allocated memory: 733.836 MB.
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y -style xilinx -f -lang vhdl -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/vhdl/yuv_filter_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y 
Execute       gen_rtl yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y -style xilinx -f -lang vlog -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/verilog/yuv_filter_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y 
Execute       syn_report -csynth -model yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y -f -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y.adb 
Execute       db_write -model yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y -bindview -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y -p E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'yuv_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model yuv_scale -top_prefix yuv_filter_ -sub_prefix yuv_filter_ -mg_file E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'yuv_scale'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.264 seconds; current allocated memory: 734.941 MB.
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl yuv_scale -style xilinx -f -lang vhdl -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/vhdl/yuv_filter_yuv_scale 
Execute       gen_rtl yuv_scale -style xilinx -f -lang vlog -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/verilog/yuv_filter_yuv_scale 
Execute       syn_report -csynth -model yuv_scale -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/yuv_scale_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model yuv_scale -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/yuv_scale_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model yuv_scale -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model yuv_scale -f -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale.adb 
Execute       db_write -model yuv_scale -bindview -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info yuv_scale -p E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y -top_prefix yuv_filter_ -sub_prefix yuv_filter_ -mg_file E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y' pipeline 'YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_17s_17_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9ns_8s_18s_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_9ns_8ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_9s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y'.
Command       create_rtl_model done; 0.199 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.385 seconds; current allocated memory: 737.273 MB.
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y -style xilinx -f -lang vhdl -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/vhdl/yuv_filter_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y 
Execute       gen_rtl yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y -style xilinx -f -lang vlog -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/verilog/yuv_filter_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y 
Execute       syn_report -csynth -model yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Command       syn_report done; 0.146 sec.
Execute       db_write -model yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y -f -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y.adb 
Execute       db_write -model yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y -bindview -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y -p E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'yuv2rgb_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model yuv2rgb.1 -top_prefix yuv_filter_ -sub_prefix yuv_filter_ -mg_file E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'yuv2rgb_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 741.730 MB.
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl yuv2rgb.1 -style xilinx -f -lang vhdl -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/vhdl/yuv_filter_yuv2rgb_1 
Execute       gen_rtl yuv2rgb.1 -style xilinx -f -lang vlog -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/verilog/yuv_filter_yuv2rgb_1 
Execute       syn_report -csynth -model yuv2rgb.1 -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/yuv2rgb_1_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model yuv2rgb.1 -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/yuv2rgb_1_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model yuv2rgb.1 -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model yuv2rgb.1 -f -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1.adb 
Execute       db_write -model yuv2rgb.1 -bindview -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info yuv2rgb.1 -p E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'yuv_filter' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model yuv_filter -top_prefix  -sub_prefix yuv_filter_ -mg_file E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_channels_ch1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_channels_ch2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_channels_ch3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/in_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_channels_ch1' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_channels_ch2' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_channels_ch3' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_width' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/out_height' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/Y_scale' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/U_scale' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'yuv_filter/V_scale' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'yuv_filter' to 's_axilite & ap_ctrl_chain'.
INFO: [RTGEN 206-100] Bundling port 'in_channels_ch1', 'in_channels_ch2', 'in_channels_ch3', 'in_width', 'in_height', 'out_channels_ch1', 'out_channels_ch2', 'out_channels_ch3', 'out_width', 'out_height', 'Y_scale', 'U_scale', 'V_scale' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'yuv_filter'.
INFO: [RTMG 210-285] Implementing FIFO 'out_channels_ch1_c_U(yuv_filter_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_channels_ch2_c_U(yuv_filter_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_channels_ch3_c_U(yuv_filter_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_width_c_U(yuv_filter_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_height_c_U(yuv_filter_fifo_w64_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'Y_scale_c_U(yuv_filter_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'U_scale_c_U(yuv_filter_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'V_scale_c_U(yuv_filter_fifo_w8_d3_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_yuv_channels_ch1_U(yuv_filter_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_yuv_channels_ch2_U(yuv_filter_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_yuv_channels_ch3_U(yuv_filter_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_yuv_width_U(yuv_filter_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_yuv_height_U(yuv_filter_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_scale_channels_ch1_U(yuv_filter_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_scale_channels_ch2_U(yuv_filter_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_scale_channels_ch3_U(yuv_filter_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_scale_width_U(yuv_filter_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_scale_height_U(yuv_filter_fifo_w16_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_yuv_scale_U0_U(yuv_filter_start_for_yuv_scale_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_yuv2rgb_1_U0_U(yuv_filter_start_for_yuv2rgb_1_U0)' using Shift Registers.
Command       create_rtl_model done; 1.876 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.082 seconds; current allocated memory: 745.227 MB.
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.rtl_wrap.cfg.tcl 
Execute       gen_rtl yuv_filter -istop -style xilinx -f -lang vhdl -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/vhdl/yuv_filter 
Execute       gen_rtl yuv_filter -istop -style xilinx -f -lang vlog -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/verilog/yuv_filter 
Execute       syn_report -csynth -model yuv_filter -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/yuv_filter_csynth.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -rtlxml -model yuv_filter -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/yuv_filter_csynth.xml 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -verbosereport -model yuv_filter -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.verbose.rpt 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       db_write -model yuv_filter -f -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.adb 
Execute       db_write -model yuv_filter -bindview -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info yuv_filter -p E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter 
Execute       export_constraint_db -f -tool general -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.constraint.tcl 
Execute       syn_report -designview -model yuv_filter -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.design.xml 
Execute       syn_report -csynthDesign -model yuv_filter -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth.rpt -MHOut E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xc7z020-clg400-1 
Execute           ap_family_info -name xc7z020-clg400-1 -data names 
Execute           ap_part_info -quiet -name xc7z020-clg400-1 -data family 
Execute       syn_report -wcfg -model yuv_filter -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model yuv_filter -o E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.protoinst 
Execute       sc_get_clocks yuv_filter 
Execute       sc_get_portdomain yuv_filter 
INFO-FLOW: Model list for RTL component generation: entry_proc rgb2yuv.1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y rgb2yuv.1 yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y yuv_scale yuv2rgb.1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y yuv2rgb.1 yuv_filter
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y] ... 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y.compgen.tcl 
INFO-FLOW: Found component yuv_filter_mac_muladd_8ns_7s_8ns_15_4_1.
INFO-FLOW: Append model yuv_filter_mac_muladd_8ns_7s_8ns_15_4_1
INFO-FLOW: Found component yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1.
INFO-FLOW: Append model yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1
INFO-FLOW: Found component yuv_filter_mac_muladd_8ns_8s_16s_16_4_1.
INFO-FLOW: Append model yuv_filter_mac_muladd_8ns_8s_16s_16_4_1
INFO-FLOW: Found component yuv_filter_mac_muladd_8ns_5ns_15ns_15_4_1.
INFO-FLOW: Append model yuv_filter_mac_muladd_8ns_5ns_15ns_15_4_1
INFO-FLOW: Found component yuv_filter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model yuv_filter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [rgb2yuv_1] ... 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1.compgen.tcl 
INFO-FLOW: Found component yuv_filter_mul_16ns_16ns_32_1_1.
INFO-FLOW: Append model yuv_filter_mul_16ns_16ns_32_1_1
INFO-FLOW: Handling components in module [yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y] ... 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y.compgen.tcl 
INFO-FLOW: Found component yuv_filter_mul_8ns_8ns_15_1_1.
INFO-FLOW: Append model yuv_filter_mul_8ns_8ns_15_1_1
INFO-FLOW: Found component yuv_filter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model yuv_filter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [yuv_scale] ... 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale.compgen.tcl 
INFO-FLOW: Handling components in module [yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y] ... 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y.compgen.tcl 
INFO-FLOW: Found component yuv_filter_mul_8s_9s_17_1_1.
INFO-FLOW: Append model yuv_filter_mul_8s_9s_17_1_1
INFO-FLOW: Found component yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1.
INFO-FLOW: Append model yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1
INFO-FLOW: Found component yuv_filter_mac_muladd_8s_8s_17s_17_4_1.
INFO-FLOW: Append model yuv_filter_mac_muladd_8s_8s_17s_17_4_1
INFO-FLOW: Found component yuv_filter_mac_muladd_9ns_8s_18s_18_4_1.
INFO-FLOW: Append model yuv_filter_mac_muladd_9ns_8s_18s_18_4_1
INFO-FLOW: Found component yuv_filter_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model yuv_filter_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [yuv2rgb_1] ... 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1.compgen.tcl 
INFO-FLOW: Handling components in module [yuv_filter] ... 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.compgen.tcl 
INFO-FLOW: Found component yuv_filter_fifo_w64_d4_S.
INFO-FLOW: Append model yuv_filter_fifo_w64_d4_S
INFO-FLOW: Found component yuv_filter_fifo_w64_d4_S.
INFO-FLOW: Append model yuv_filter_fifo_w64_d4_S
INFO-FLOW: Found component yuv_filter_fifo_w64_d4_S.
INFO-FLOW: Append model yuv_filter_fifo_w64_d4_S
INFO-FLOW: Found component yuv_filter_fifo_w64_d4_S.
INFO-FLOW: Append model yuv_filter_fifo_w64_d4_S
INFO-FLOW: Found component yuv_filter_fifo_w64_d4_S.
INFO-FLOW: Append model yuv_filter_fifo_w64_d4_S
INFO-FLOW: Found component yuv_filter_fifo_w8_d3_S.
INFO-FLOW: Append model yuv_filter_fifo_w8_d3_S
INFO-FLOW: Found component yuv_filter_fifo_w8_d3_S.
INFO-FLOW: Append model yuv_filter_fifo_w8_d3_S
INFO-FLOW: Found component yuv_filter_fifo_w8_d3_S.
INFO-FLOW: Append model yuv_filter_fifo_w8_d3_S
INFO-FLOW: Found component yuv_filter_fifo_w8_d2_S.
INFO-FLOW: Append model yuv_filter_fifo_w8_d2_S
INFO-FLOW: Found component yuv_filter_fifo_w8_d2_S.
INFO-FLOW: Append model yuv_filter_fifo_w8_d2_S
INFO-FLOW: Found component yuv_filter_fifo_w8_d2_S.
INFO-FLOW: Append model yuv_filter_fifo_w8_d2_S
INFO-FLOW: Found component yuv_filter_fifo_w16_d2_S.
INFO-FLOW: Append model yuv_filter_fifo_w16_d2_S
INFO-FLOW: Found component yuv_filter_fifo_w16_d2_S.
INFO-FLOW: Append model yuv_filter_fifo_w16_d2_S
INFO-FLOW: Found component yuv_filter_fifo_w8_d2_S.
INFO-FLOW: Append model yuv_filter_fifo_w8_d2_S
INFO-FLOW: Found component yuv_filter_fifo_w8_d2_S.
INFO-FLOW: Append model yuv_filter_fifo_w8_d2_S
INFO-FLOW: Found component yuv_filter_fifo_w8_d2_S.
INFO-FLOW: Append model yuv_filter_fifo_w8_d2_S
INFO-FLOW: Found component yuv_filter_fifo_w16_d2_S.
INFO-FLOW: Append model yuv_filter_fifo_w16_d2_S
INFO-FLOW: Found component yuv_filter_fifo_w16_d2_S.
INFO-FLOW: Append model yuv_filter_fifo_w16_d2_S
INFO-FLOW: Found component yuv_filter_start_for_yuv_scale_U0.
INFO-FLOW: Append model yuv_filter_start_for_yuv_scale_U0
INFO-FLOW: Found component yuv_filter_start_for_yuv2rgb_1_U0.
INFO-FLOW: Append model yuv_filter_start_for_yuv2rgb_1_U0
INFO-FLOW: Found component yuv_filter_gmem_m_axi.
INFO-FLOW: Append model yuv_filter_gmem_m_axi
INFO-FLOW: Found component yuv_filter_control_s_axi.
INFO-FLOW: Append model yuv_filter_control_s_axi
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y
INFO-FLOW: Append model rgb2yuv_1
INFO-FLOW: Append model yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y
INFO-FLOW: Append model yuv_scale
INFO-FLOW: Append model yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y
INFO-FLOW: Append model yuv2rgb_1
INFO-FLOW: Append model yuv_filter
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: yuv_filter_mac_muladd_8ns_7s_8ns_15_4_1 yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1 yuv_filter_mac_muladd_8ns_8s_16s_16_4_1 yuv_filter_mac_muladd_8ns_5ns_15ns_15_4_1 yuv_filter_flow_control_loop_pipe_sequential_init yuv_filter_mul_16ns_16ns_32_1_1 yuv_filter_mul_8ns_8ns_15_1_1 yuv_filter_flow_control_loop_pipe_sequential_init yuv_filter_mul_8s_9s_17_1_1 yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1 yuv_filter_mac_muladd_8s_8s_17s_17_4_1 yuv_filter_mac_muladd_9ns_8s_18s_18_4_1 yuv_filter_flow_control_loop_pipe_sequential_init yuv_filter_fifo_w64_d4_S yuv_filter_fifo_w64_d4_S yuv_filter_fifo_w64_d4_S yuv_filter_fifo_w64_d4_S yuv_filter_fifo_w64_d4_S yuv_filter_fifo_w8_d3_S yuv_filter_fifo_w8_d3_S yuv_filter_fifo_w8_d3_S yuv_filter_fifo_w8_d2_S yuv_filter_fifo_w8_d2_S yuv_filter_fifo_w8_d2_S yuv_filter_fifo_w16_d2_S yuv_filter_fifo_w16_d2_S yuv_filter_fifo_w8_d2_S yuv_filter_fifo_w8_d2_S yuv_filter_fifo_w8_d2_S yuv_filter_fifo_w16_d2_S yuv_filter_fifo_w16_d2_S yuv_filter_start_for_yuv_scale_U0 yuv_filter_start_for_yuv2rgb_1_U0 yuv_filter_gmem_m_axi yuv_filter_control_s_axi entry_proc rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y rgb2yuv_1 yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y yuv_scale yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y yuv2rgb_1 yuv_filter
INFO-FLOW: Generating E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model yuv_filter_mac_muladd_8ns_7s_8ns_15_4_1
INFO-FLOW: To file: write model yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1
INFO-FLOW: To file: write model yuv_filter_mac_muladd_8ns_8s_16s_16_4_1
INFO-FLOW: To file: write model yuv_filter_mac_muladd_8ns_5ns_15ns_15_4_1
INFO-FLOW: To file: write model yuv_filter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model yuv_filter_mul_16ns_16ns_32_1_1
INFO-FLOW: To file: write model yuv_filter_mul_8ns_8ns_15_1_1
INFO-FLOW: To file: write model yuv_filter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model yuv_filter_mul_8s_9s_17_1_1
INFO-FLOW: To file: write model yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1
INFO-FLOW: To file: write model yuv_filter_mac_muladd_8s_8s_17s_17_4_1
INFO-FLOW: To file: write model yuv_filter_mac_muladd_9ns_8s_18s_18_4_1
INFO-FLOW: To file: write model yuv_filter_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model yuv_filter_fifo_w64_d4_S
INFO-FLOW: To file: write model yuv_filter_fifo_w64_d4_S
INFO-FLOW: To file: write model yuv_filter_fifo_w64_d4_S
INFO-FLOW: To file: write model yuv_filter_fifo_w64_d4_S
INFO-FLOW: To file: write model yuv_filter_fifo_w64_d4_S
INFO-FLOW: To file: write model yuv_filter_fifo_w8_d3_S
INFO-FLOW: To file: write model yuv_filter_fifo_w8_d3_S
INFO-FLOW: To file: write model yuv_filter_fifo_w8_d3_S
INFO-FLOW: To file: write model yuv_filter_fifo_w8_d2_S
INFO-FLOW: To file: write model yuv_filter_fifo_w8_d2_S
INFO-FLOW: To file: write model yuv_filter_fifo_w8_d2_S
INFO-FLOW: To file: write model yuv_filter_fifo_w16_d2_S
INFO-FLOW: To file: write model yuv_filter_fifo_w16_d2_S
INFO-FLOW: To file: write model yuv_filter_fifo_w8_d2_S
INFO-FLOW: To file: write model yuv_filter_fifo_w8_d2_S
INFO-FLOW: To file: write model yuv_filter_fifo_w8_d2_S
INFO-FLOW: To file: write model yuv_filter_fifo_w16_d2_S
INFO-FLOW: To file: write model yuv_filter_fifo_w16_d2_S
INFO-FLOW: To file: write model yuv_filter_start_for_yuv_scale_U0
INFO-FLOW: To file: write model yuv_filter_start_for_yuv2rgb_1_U0
INFO-FLOW: To file: write model yuv_filter_gmem_m_axi
INFO-FLOW: To file: write model yuv_filter_control_s_axi
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y
INFO-FLOW: To file: write model rgb2yuv_1
INFO-FLOW: To file: write model yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y
INFO-FLOW: To file: write model yuv_scale
INFO-FLOW: To file: write model yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y
INFO-FLOW: To file: write model yuv2rgb_1
INFO-FLOW: To file: write model yuv_filter
INFO-FLOW: Generating E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/global.setting.tcl
Execute       source E:/vitis/Vitis/2024.2/common/technology/generic/autopilot/common.gen 
Execute         source E:/vitis/Vitis/2024.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source E:/vitis/Vitis/2024.2/common/technology/generic/autopilot/op.gen 
Execute       source E:/vitis/Vitis/2024.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source E:/vitis/Vitis/2024.2/common/technology/generic/autopilot/interface.gen 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/global.setting.tcl 
Execute       source E:/vitis/Vitis/2024.2/common/technology/xilinx/common/xilinx.gen 
Execute         source E:/vitis/Vitis/2024.2/common/technology/xilinx/interface/plb46.gen 
Execute         source E:/vitis/Vitis/2024.2/common/technology/xilinx/interface/axi4.gen 
Execute         source E:/vitis/Vitis/2024.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source E:/vitis/Vitis/2024.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source E:/vitis/Vitis/2024.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source E:/vitis/Vitis/2024.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source E:/vitis/Vitis/2024.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source E:/vitis/Vitis/2024.2/common/technology/xilinx/ip/util.gen 
Execute         source E:/vitis/Vitis/2024.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.101 sec.
Execute         source E:/vitis/Vitis/2024.2/common/technology/xilinx/ip/xfir.gen 
Execute         source E:/vitis/Vitis/2024.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.163 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/vhdl' dstVlogDir='E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/vlog' tclDir='E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db' modelList='yuv_filter_mac_muladd_8ns_7s_8ns_15_4_1
yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1
yuv_filter_mac_muladd_8ns_8s_16s_16_4_1
yuv_filter_mac_muladd_8ns_5ns_15ns_15_4_1
yuv_filter_flow_control_loop_pipe_sequential_init
yuv_filter_mul_16ns_16ns_32_1_1
yuv_filter_mul_8ns_8ns_15_1_1
yuv_filter_flow_control_loop_pipe_sequential_init
yuv_filter_mul_8s_9s_17_1_1
yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1
yuv_filter_mac_muladd_8s_8s_17s_17_4_1
yuv_filter_mac_muladd_9ns_8s_18s_18_4_1
yuv_filter_flow_control_loop_pipe_sequential_init
yuv_filter_fifo_w64_d4_S
yuv_filter_fifo_w64_d4_S
yuv_filter_fifo_w64_d4_S
yuv_filter_fifo_w64_d4_S
yuv_filter_fifo_w64_d4_S
yuv_filter_fifo_w8_d3_S
yuv_filter_fifo_w8_d3_S
yuv_filter_fifo_w8_d3_S
yuv_filter_fifo_w8_d2_S
yuv_filter_fifo_w8_d2_S
yuv_filter_fifo_w8_d2_S
yuv_filter_fifo_w16_d2_S
yuv_filter_fifo_w16_d2_S
yuv_filter_fifo_w8_d2_S
yuv_filter_fifo_w8_d2_S
yuv_filter_fifo_w8_d2_S
yuv_filter_fifo_w16_d2_S
yuv_filter_fifo_w16_d2_S
yuv_filter_start_for_yuv_scale_U0
yuv_filter_start_for_yuv2rgb_1_U0
yuv_filter_gmem_m_axi
yuv_filter_control_s_axi
entry_proc
rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y
rgb2yuv_1
yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y
yuv_scale
yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y
yuv2rgb_1
yuv_filter
' expOnly='0'
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_part_info done; 0.143 sec.
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/global.setting.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/global.setting.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/entry_proc.compgen.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y.compgen.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1.compgen.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y.compgen.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale.compgen.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y.compgen.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1.compgen.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.compgen.tcl 
Execute         source ./control.slave.tcl 
Command       ap_source done; 0.106 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.589 seconds; current allocated memory: 749.699 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='yuv_filter_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='yuv_filter_mac_muladd_8ns_7s_8ns_15_4_1
yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1
yuv_filter_mac_muladd_8ns_8s_16s_16_4_1
yuv_filter_mac_muladd_8ns_5ns_15ns_15_4_1
yuv_filter_flow_control_loop_pipe_sequential_init
yuv_filter_mul_16ns_16ns_32_1_1
yuv_filter_mul_8ns_8ns_15_1_1
yuv_filter_flow_control_loop_pipe_sequential_init
yuv_filter_mul_8s_9s_17_1_1
yuv_filter_mac_muladd_9s_9ns_8ns_18_4_1
yuv_filter_mac_muladd_8s_8s_17s_17_4_1
yuv_filter_mac_muladd_9ns_8s_18s_18_4_1
yuv_filter_flow_control_loop_pipe_sequential_init
yuv_filter_fifo_w64_d4_S
yuv_filter_fifo_w64_d4_S
yuv_filter_fifo_w64_d4_S
yuv_filter_fifo_w64_d4_S
yuv_filter_fifo_w64_d4_S
yuv_filter_fifo_w8_d3_S
yuv_filter_fifo_w8_d3_S
yuv_filter_fifo_w8_d3_S
yuv_filter_fifo_w8_d2_S
yuv_filter_fifo_w8_d2_S
yuv_filter_fifo_w8_d2_S
yuv_filter_fifo_w16_d2_S
yuv_filter_fifo_w16_d2_S
yuv_filter_fifo_w8_d2_S
yuv_filter_fifo_w8_d2_S
yuv_filter_fifo_w8_d2_S
yuv_filter_fifo_w16_d2_S
yuv_filter_fifo_w16_d2_S
yuv_filter_start_for_yuv_scale_U0
yuv_filter_start_for_yuv2rgb_1_U0
yuv_filter_gmem_m_axi
yuv_filter_control_s_axi
entry_proc
rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y
rgb2yuv_1
yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y
yuv_scale
yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y
yuv2rgb_1
yuv_filter
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/global.setting.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/global.setting.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/top-io-be.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.tbgen.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.compgen.dataonly.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.compgen.dataonly.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.rtl_wrap.cfg.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.compgen.dataonly.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y.tbgen.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/rgb2yuv_1.tbgen.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y.tbgen.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_scale.tbgen.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y.tbgen.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv2rgb_1.tbgen.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.tbgen.tcl 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xc7z020-clg400-1 -data names -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info -quiet 
Command       ap_part_info done; 0.111 sec.
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/yuv_filter.constraint.tcl 
Execute       sc_get_clocks yuv_filter 
Execute       source E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/yuv_filter_soultion4/hls/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem DSP 0 BRAM 3 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST yuv_filter MODULE2INSTS {yuv_filter yuv_filter entry_proc entry_proc_U0 rgb2yuv_1 rgb2yuv_1_U0 rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_134 yuv_scale yuv_scale_U0 yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98 yuv2rgb_1 yuv2rgb_1_U0 yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_146} INST2MODULE {yuv_filter yuv_filter entry_proc_U0 entry_proc rgb2yuv_1_U0 rgb2yuv_1 grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_134 rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y yuv_scale_U0 yuv_scale grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98 yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y yuv2rgb_1_U0 yuv2rgb_1 grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_146 yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y} INSTDATA {yuv_filter {DEPTH 1 CHILDREN {entry_proc_U0 rgb2yuv_1_U0 yuv_scale_U0 yuv2rgb_1_U0}} entry_proc_U0 {DEPTH 2 CHILDREN {}} rgb2yuv_1_U0 {DEPTH 2 CHILDREN grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_134} grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_134 {DEPTH 3 CHILDREN {}} yuv_scale_U0 {DEPTH 2 CHILDREN grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98} grp_yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_fu_98 {DEPTH 3 CHILDREN {}} yuv2rgb_1_U0 {DEPTH 2 CHILDREN grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_146} grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_146 {DEPTH 3 CHILDREN {}}} MODULEDATA {rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln76_fu_257_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76 VARIABLE icmp_ln76 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_263_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76 VARIABLE add_ln76 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln79_fu_280_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79 VARIABLE icmp_ln79 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln61_fu_285_p3 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:61 VARIABLE select_ln61 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_293_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76 VARIABLE add_ln76_1 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln76_fu_299_p3 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:76 VARIABLE select_ln76 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_366_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81 VARIABLE add_ln81 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln81_fu_464_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:81 VARIABLE lshr_ln81 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_fu_395_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82 VARIABLE add_ln82 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln82_fu_488_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:82 VARIABLE lshr_ln82 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_424_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83 VARIABLE add_ln83 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln83_fu_512_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:83 VARIABLE lshr_ln83 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_5ns_15ns_15_4_1_U20 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84 VARIABLE mul_ln84 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_8ns_5ns_15ns_15_4_1_U20 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84 VARIABLE zext_ln84_4 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_5ns_15ns_15_4_1_U20 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84 VARIABLE add_ln84_1 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME p_yuv_channels_ch1_din SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:84 VARIABLE Y LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8s_16s_16_4_1_U19 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85 VARIABLE mul_ln85 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln85_fu_543_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85 VARIABLE sub_ln85 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7s_8ns_15_4_1_U17 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85 VARIABLE mul_ln85_1 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7s_8ns_15_4_1_U17 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85 VARIABLE add_ln85 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_753_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85 VARIABLE add_ln85_1 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8s_16s_16_4_1_U19 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85 VARIABLE add_ln85_2 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln85_fu_709_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:85 VARIABLE xor_ln85 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_8s_16s_16_4_1_U21 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86 VARIABLE mul_ln86 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8ns_7ns_8ns_15_4_1_U18 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86 VARIABLE mul_ln86_1 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_7ns_8ns_15_4_1_U18 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86 VARIABLE add_ln86 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_1_fu_596_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86 VARIABLE add_ln86_1 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8ns_8s_16s_16_4_1_U21 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86 VARIABLE add_ln86_2 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln86_fu_722_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:86 VARIABLE xor_ln86 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln79_fu_347_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:79 VARIABLE add_ln79 LOOP RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 5 BRAM 0 URAM 0}} rgb2yuv_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U35 SOURCE {} VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 6 BRAM 0 URAM 0}} yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln156_fu_153_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:156 VARIABLE icmp_ln156 LOOP YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln156_fu_159_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:156 VARIABLE add_ln156 LOOP YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_15_1_1_U48 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:164 VARIABLE mul_ln164 LOOP YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_15_1_1_U49 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:165 VARIABLE mul_ln165 LOOP YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8ns_8ns_15_1_1_U50 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:166 VARIABLE mul_ln166 LOOP YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} yuv_scale {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U62 SOURCE {} VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln116_fu_269_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:116 VARIABLE icmp_ln116 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_275_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:116 VARIABLE add_ln116 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln119_fu_362_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119 VARIABLE icmp_ln119 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln99_fu_367_p3 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:99 VARIABLE select_ln99 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_1_fu_375_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:116 VARIABLE add_ln116_1 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln116_fu_381_p3 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:116 VARIABLE select_ln116 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME C_fu_290_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:124 VARIABLE C LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln125_fu_324_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:125 VARIABLE xor_ln125 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln126_fu_340_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:126 VARIABLE xor_ln126 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9s_9ns_8ns_18_4_1_U77 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127 VARIABLE mul_ln127 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9s_9ns_8ns_18_4_1_U77 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127 VARIABLE add_ln127 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_9ns_8s_18s_18_4_1_U79 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127 VARIABLE mul_ln127_1 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_9ns_8s_18s_18_4_1_U79 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127 VARIABLE add_ln127_1 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln127_fu_576_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127 VARIABLE icmp_ln127 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln127_fu_598_p3 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127 VARIABLE select_ln127 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln127_fu_606_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127 VARIABLE or_ln127 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME R_fu_612_p3 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:127 VARIABLE R LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_8s_9s_17_1_1_U76 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128 VARIABLE mul_ln128 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U78 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128 VARIABLE mul_ln128_1 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE sext PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U78 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128 VARIABLE sext_ln128_1 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_8s_8s_17s_17_4_1_U78 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128 VARIABLE add_ln128 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln128_1_fu_623_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128 VARIABLE add_ln128_1 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln128_fu_638_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128 VARIABLE icmp_ln128 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln128_fu_662_p3 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128 VARIABLE select_ln128 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln128_fu_670_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128 VARIABLE or_ln128 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME G_fu_676_p3 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:128 VARIABLE G LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln129_fu_730_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129 VARIABLE icmp_ln129 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln129_fu_794_p3 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129 VARIABLE select_ln129 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln129_fu_801_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129 VARIABLE or_ln129 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME B_fu_806_p3 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:129 VARIABLE B LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_457_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130 VARIABLE add_ln130 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln130_fu_470_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130 VARIABLE shl_ln130 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln130_2_fu_751_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:130 VARIABLE shl_ln130_2 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln131_fu_496_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131 VARIABLE add_ln131 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln131_fu_509_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131 VARIABLE shl_ln131 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln131_2_fu_772_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:131 VARIABLE shl_ln131_2 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_fu_535_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:132 VARIABLE add_ln132 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln132_fu_821_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:132 VARIABLE shl_ln132 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln132_2_fu_838_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:132 VARIABLE shl_ln132_2 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_438_p2 SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:119 VARIABLE add_ln119 LOOP YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 3 BRAM 0 URAM 0}} yuv2rgb_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16ns_32_1_1_U93 SOURCE {} VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true}} AREA {DSP 4 BRAM 0 URAM 0}} yuv_filter {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_channels_ch1_c_U SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38 VARIABLE out_channels_ch1_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_channels_ch2_c_U SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38 VARIABLE out_channels_ch2_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_channels_ch3_c_U SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38 VARIABLE out_channels_ch3_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_width_c_U SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38 VARIABLE out_width_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME out_height_c_U SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38 VARIABLE out_height_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {64 4 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME Y_scale_c_U SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38 VARIABLE Y_scale_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {8 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME U_scale_c_U SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38 VARIABLE U_scale_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {8 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME V_scale_c_U SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:38 VARIABLE V_scale_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {scalar prop} STORAGESIZE {8 3 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_yuv_channels_ch1_U SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:44 VARIABLE p_yuv_channels_ch1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_yuv_channels_ch2_U SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:44 VARIABLE p_yuv_channels_ch2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_yuv_channels_ch3_U SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:44 VARIABLE p_yuv_channels_ch3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_yuv_width_U SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:44 VARIABLE p_yuv_width LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_yuv_height_U SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:44 VARIABLE p_yuv_height LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_scale_channels_ch1_U SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:45 VARIABLE p_scale_channels_ch1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_scale_channels_ch2_U SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:45 VARIABLE p_scale_channels_ch2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_scale_channels_ch3_U SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:45 VARIABLE p_scale_channels_ch3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {8 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_scale_width_U SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:45 VARIABLE p_scale_width LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_scale_height_U SOURCE E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:45 VARIABLE p_scale_height LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {16 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 11 BRAM 3 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.148 seconds; current allocated memory: 757.785 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for yuv_filter.
INFO: [VLOG 209-307] Generating Verilog RTL for yuv_filter.
Execute       syn_report -model yuv_filter -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 15.405 sec.
Command   csynth_design done; 30.557 sec.
Execute   close_project 
Execute     close_solution 
Execute       cleanup_all 
Execute       cleanup_all 
