Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Fri Jul  1 11:01:34 2022
| Host         : endcap-tf2 running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -warn_on_violation -file apex_control_mgt_top_timing_summary_postroute_physopted.rpt -pb apex_control_mgt_top_timing_summary_postroute_physopted.pb -rpx apex_control_mgt_top_timing_summary_postroute_physopted.rpx
| Design       : apex_control_mgt_top
| Device       : 7z015-clg485
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                        Violations  
---------  ----------------  -----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                        457         
LUTAR-1    Warning           LUT drives async reset alert                                       16          
PDRC-190   Warning           Suboptimally placed synchronized register chain                    279         
TIMING-9   Warning           Unknown CDC Logic                                                  1           
TIMING-10  Warning           Missing property on synchronizer                                   1           
TIMING-18  Warning           Missing input or output delay                                      48          
TIMING-20  Warning           Non-clocked latch                                                  70          
TIMING-24  Warning           Overridden Max delay datapath only                                 22          
TIMING-47  Warning           False path or asynchronous clock group between synchronous clocks  8           
ULMTCS-2   Warning           Control Sets use limits require reduction                          1           
XDCC-1     Warning           Scoped Clock constraint overwritten with the same name             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (674)
2. checking constant_clock (0)
3. checking pulse_width_clock (8)
4. checking unconstrained_internal_endpoints (1059)
5. checking no_input_delay (34)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (674)
--------------------------
 There are 66 register/latch pins with no clock driven by root clock pin: design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_fwft.gdvld_fwft.data_valid_fwft_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/axis_jtag_0/inst/u_jtag_fifo/first_reg/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: design_1_i/axis_jtag_0/inst/u_jtag_fifo/state_reg[0]/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: design_1_i/axis_jtag_0/inst/u_jtag_fifo/state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: design_1_i/axis_jtag_0/inst/u_jtag_fifo_proc/DONE_reg/Q (HIGH)

 There are 457 register/latch pins with no clock driven by root clock pin: design_1_i/i2c_switch_dual_0/inst/cnt_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (8)
---------------------------------
 There are 8 register/latch pins which need pulse_width check. (LOW)


4. checking unconstrained_internal_endpoints (1059)
---------------------------------------------------
 There are 1059 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (34)
-------------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.281        0.000                      0               123079        0.008        0.000                      0               122824        0.264        0.000                       0                 58244  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                                              ------------         ----------      --------------
Q0_CLK1_GTREFCLK_PAD_P_IN                                                                                          {0.000 2.000}        4.000           250.000         
c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK        {0.000 3.200}        6.400           156.250         
  clkfbout_1                                                                                                       {0.000 3.200}        6.400           156.250         
  clkout0_1                                                                                                        {0.000 6.400}        12.800          78.125          
  clkout1_1                                                                                                        {0.000 3.200}        6.400           156.250         
c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt1_c2c_mgt_3p125g_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt1_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK        {0.000 3.200}        6.400           156.250         
c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt1_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt2_c2c_mgt_3p125g_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt2_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK        {0.000 3.200}        6.400           156.250         
c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt2_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt3_c2c_mgt_3p125g_i/gtpe2_i/RXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt3_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK        {0.000 3.200}        6.400           156.250         
c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt3_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLKFABRIC  {0.000 2.000}        4.000           250.000         
clk_fpga_0                                                                                                         {0.000 5.000}        10.000          100.000         
  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                         {0.000 40.000}       80.000          12.500          
    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q        {40.000 80.000}      80.000          12.500          
clk_fpga_1                                                                                                         {0.000 2.500}        5.000           200.000         
clk_fpga_2                                                                                                         {0.000 4.000}        8.000           125.000         
  clkfbout                                                                                                         {0.000 4.000}        8.000           125.000         
  clkout0                                                                                                          {0.000 4.000}        8.000           125.000         
  clkout1                                                                                                          {2.000 6.000}        8.000           125.000         
    design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk                                                      {2.000 6.000}        8.000           125.000         
design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk                                                          {0.000 4.000}        8.000           125.000         
rgmii_rxc                                                                                                          {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
Q0_CLK1_GTREFCLK_PAD_P_IN                                                                                          2.414        0.000                      0                    7        0.215        0.000                      0                    7        1.020        0.000                       0                    12  
c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK        4.533        0.000                      0                   20        0.122        0.000                      0                   20        1.700        0.000                       0                    40  
  clkfbout_1                                                                                                                                                                                                                                                   5.151        0.000                       0                     2  
  clkout0_1                                                                                                        4.318        0.000                      0                 5904        0.026        0.000                      0                 5904        2.134        0.000                       0                  3394  
  clkout1_1                                                                                                        1.969        0.000                      0                  464        0.122        0.000                      0                  464        1.067        0.000                       0                   250  
clk_fpga_0                                                                                                         0.322        0.000                      0                81930        0.008        0.000                      0                81930        3.600        0.000                       0                 41093  
  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                        30.973        0.000                      0                 1153        0.059        0.000                      0                 1153       38.750        0.000                       0                   551  
clk_fpga_1                                                                                                         0.281        0.000                      0                 5656        0.022        0.000                      0                 5656        0.264        0.000                       0                  2601  
clk_fpga_2                                                                                                         0.584        0.000                      0                17944        0.027        0.000                      0                17944        2.000        0.000                       0                  6823  
  clkfbout                                                                                                                                                                                                                                                     6.751        0.000                       0                     2  
  clkout0                                                                                                          1.067        0.000                      0                 4449        0.040        0.000                      0                 4449        2.750        0.000                       0                  1892  
  clkout1                                                                                                          3.980        0.000                      0                   49        0.122        0.000                      0                   49        3.500        0.000                       0                    39  
rgmii_rxc                                                                                                          1.719        0.000                      0                 3654        0.032        0.000                      0                 3654        2.750        0.000                       0                  1545  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                               To Clock                                                                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                               --------                                                                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                 clk_fpga_0                                                                                                     7.229        0.000                      0                   41        0.467        0.000                      0                    1  
clk_fpga_1                                                                                               clk_fpga_0                                                                                                     3.084        0.000                      0                   40                                                                        
clk_fpga_2                                                                                               clk_fpga_0                                                                                                     6.472        0.000                      0                   40                                                                        
clkout0                                                                                                  clk_fpga_0                                                                                                     2.986        0.000                      0                   33                                                                        
clk_fpga_0                                                                                               design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                       8.666        0.000                      0                   20                                                                        
design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                      35.310        0.000                      0                   10        0.623        0.000                      0                   10  
clk_fpga_0                                                                                               clk_fpga_1                                                                                                     8.111        0.000                      0                   40                                                                        
clk_fpga_0                                                                                               clk_fpga_2                                                                                                     8.580        0.000                      0                   40                                                                        
clk_fpga_0                                                                                               clkout0                                                                                                        0.979        0.000                      0                   97                                                                        
clkout1                                                                                                  clkout0                                                                                                        4.310        0.000                      0                    3        1.644        0.000                      0                    3  
rgmii_rxc                                                                                                clkout0                                                                                                        3.763        0.000                      0                   58                                                                        
clkout0                                                                                                  clkout1                                                                                                        0.366        0.000                      0                    2        5.680        0.000                      0                    2  
clkout0                                                                                                  design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk                                                      0.394        0.000                      0                    5        0.412        0.000                      0                    5  
clk_fpga_0                                                                                               rgmii_rxc                                                                                                      3.640        0.000                      0                    9                                                                        
design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk                                                rgmii_rxc                                                                                                      0.336        0.000                      0                    5        0.216        0.000                      0                    5  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                From Clock                                                                To Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                ----------                                                                --------                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                         clk_fpga_0                                                                clk_fpga_0                                                                      2.928        0.000                      0                 1021        0.255        0.000                      0                 1021  
**async_default**                                                         clk_fpga_1                                                                clk_fpga_1                                                                      1.919        0.000                      0                  218        0.304        0.000                      0                  218  
**async_default**                                                         clk_fpga_2                                                                clk_fpga_2                                                                      4.601        0.000                      0                  222        0.392        0.000                      0                  222  
**async_default**                                                         clkout0_1                                                                 clkout0_1                                                                       9.534        0.000                      0                   10        0.785        0.000                      0                   10  
**async_default**                                                         design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q       37.918        0.000                      0                  107        0.328        0.000                      0                  107  
**async_default**                                                         rgmii_rxc                                                                 rgmii_rxc                                                                       6.345        0.000                      0                    1        0.520        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  Q0_CLK1_GTREFCLK_PAD_P_IN
  To Clock:  Q0_CLK1_GTREFCLK_PAD_P_IN

Setup :            0  Failing Endpoints,  Worst Slack        2.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@4.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 7.082 - 4.000 ) 
    Source Clock Delay      (SCD):    4.339ns
    Clock Pessimism Removal (CPR):    1.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U9                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.741     3.425    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132     3.557 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.782     4.339    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X54Y25         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     5.967 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.967    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X54Y25         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      4.000     4.000 r  
    U9                                                0.000     4.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     4.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     5.616 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.659     6.275    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     6.356 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.726     7.082    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X54Y25         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.257     8.339    
                         clock uncertainty           -0.035     8.304    
    SLICE_X54Y25         FDRE (Setup_fdre_C_D)        0.077     8.381    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                          8.381    
                         arrival time                          -5.967    
  -------------------------------------------------------------------
                         slack                                  2.414    

Slack (MET) :             2.414ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@4.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.628ns  (logic 1.628ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 7.082 - 4.000 ) 
    Source Clock Delay      (SCD):    4.338ns
    Clock Pessimism Removal (CPR):    1.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U9                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.741     3.425    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132     3.557 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.781     4.338    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X58Y23         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.628     5.966 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.966    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X58Y23         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      4.000     4.000 r  
    U9                                                0.000     4.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     4.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     5.616 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.659     6.275    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     6.356 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.726     7.082    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X58Y23         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.256     8.338    
                         clock uncertainty           -0.035     8.303    
    SLICE_X58Y23         FDRE (Setup_fdre_C_D)        0.077     8.380    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                          8.380    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  2.414    

Slack (MET) :             2.786ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@4.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 1.135ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 7.082 - 4.000 ) 
    Source Clock Delay      (SCD):    4.339ns
    Clock Pessimism Removal (CPR):    1.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U9                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.741     3.425    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132     3.557 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.782     4.339    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X54Y25         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.135     5.474 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     5.474    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X54Y25         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      4.000     4.000 r  
    U9                                                0.000     4.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     4.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     5.616 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.659     6.275    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     6.356 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.726     7.082    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X54Y25         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.257     8.339    
                         clock uncertainty           -0.035     8.304    
    SLICE_X54Y25         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044     8.260    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -5.474    
  -------------------------------------------------------------------
                         slack                                  2.786    

Slack (MET) :             2.786ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@4.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 1.135ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 7.082 - 4.000 ) 
    Source Clock Delay      (SCD):    4.338ns
    Clock Pessimism Removal (CPR):    1.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U9                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.741     3.425    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132     3.557 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.781     4.338    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X58Y23         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.135     5.473 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.473    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X58Y23         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      4.000     4.000 r  
    U9                                                0.000     4.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     4.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     5.616 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.659     6.275    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     6.356 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.726     7.082    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X58Y23         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.256     8.338    
                         clock uncertainty           -0.035     8.303    
    SLICE_X58Y23         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.044     8.259    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                  2.786    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@4.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 1.128ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 7.082 - 4.000 ) 
    Source Clock Delay      (SCD):    4.339ns
    Clock Pessimism Removal (CPR):    1.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U9                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.741     3.425    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132     3.557 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.782     4.339    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X54Y25         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.128     5.467 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.467    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X54Y25         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      4.000     4.000 r  
    U9                                                0.000     4.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     4.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     5.616 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.659     6.275    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     6.356 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.726     7.082    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X54Y25         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism              1.257     8.339    
                         clock uncertainty           -0.035     8.304    
    SLICE_X54Y25         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030     8.274    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                          8.274    
                         arrival time                          -5.467    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@4.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.128ns  (logic 1.128ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 7.082 - 4.000 ) 
    Source Clock Delay      (SCD):    4.338ns
    Clock Pessimism Removal (CPR):    1.256ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U9                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.741     3.425    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132     3.557 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.781     4.338    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X58Y23         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.128     5.466 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.466    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X58Y23         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      4.000     4.000 r  
    U9                                                0.000     4.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     4.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     5.616 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.659     6.275    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     6.356 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.726     7.082    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X58Y23         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism              1.256     8.338    
                         clock uncertainty           -0.035     8.303    
    SLICE_X58Y23         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.030     8.273    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                          8.273    
                         arrival time                          -5.466    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@4.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        1.134ns  (logic 1.134ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.082ns = ( 7.082 - 4.000 ) 
    Source Clock Delay      (SCD):    4.339ns
    Clock Pessimism Removal (CPR):    1.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U9                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.684     2.684 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.741     3.425    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.132     3.557 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.782     4.339    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X54Y25         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      1.134     5.473 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.473    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X54Y25         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      4.000     4.000 r  
    U9                                                0.000     4.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     4.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     4.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     4.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.616     5.616 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.659     6.275    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081     6.356 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.726     7.082    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X54Y25         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.257     8.339    
                         clock uncertainty           -0.035     8.304    
    SLICE_X54Y25         SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.019     8.285    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                          8.285    
                         arrival time                          -5.473    
  -------------------------------------------------------------------
                         slack                                  2.812    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U9                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.209     0.650    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.670 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.262     0.932    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X58Y23         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.264 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.264    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X58Y23         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U9                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.235     0.967    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.010 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.486     1.496    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X58Y23         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.564     0.932    
    SLICE_X58Y23         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.049    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.049    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U9                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.209     0.650    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.670 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.263     0.933    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X54Y25         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.265 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.265    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X54Y25         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U9                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.235     0.967    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.010 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.487     1.497    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X54Y25         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.564     0.933    
    SLICE_X54Y25         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.050    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.050    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U9                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.209     0.650    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.670 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.262     0.932    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X58Y23         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.263 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.263    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X58Y23         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U9                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.235     0.967    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.010 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.486     1.496    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X58Y23         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.564     0.932    
    SLICE_X58Y23         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.047    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.047    
                         arrival time                           1.263    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.331ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U9                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.209     0.650    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.670 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.263     0.933    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X54Y25         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.331     1.264 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.264    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X54Y25         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U9                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.235     0.967    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.010 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.487     1.497    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X54Y25         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.564     0.933    
    SLICE_X54Y25         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.048    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.048    
                         arrival time                           1.264    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.332ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U9                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.209     0.650    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.670 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.263     0.933    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X54Y25         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.332     1.265 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.265    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X54Y25         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U9                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.235     0.967    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.010 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.487     1.497    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X54Y25         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.564     0.933    
    SLICE_X54Y25         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.042    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.265    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.496ns
    Source Clock Delay      (SCD):    0.932ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U9                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.209     0.650    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.670 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.262     0.932    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X58Y23         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y23         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.422 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.422    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X58Y23         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U9                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.235     0.967    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.010 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.486     1.496    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X58Y23         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.564     0.932    
    SLICE_X58Y23         FDRE (Hold_fdre_C_D)         0.120     1.052    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.052    
                         arrival time                           1.422    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by Q0_CLK1_GTREFCLK_PAD_P_IN  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             Q0_CLK1_GTREFCLK_PAD_P_IN
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns - Q0_CLK1_GTREFCLK_PAD_P_IN rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.490ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.497ns
    Source Clock Delay      (SCD):    0.933ns
    Clock Pessimism Removal (CPR):    0.564ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U9                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.209     0.650    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020     0.670 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.263     0.933    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X54Y25         SRLC32E                                      r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y25         SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.490     1.423 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.423    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X54Y25         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock Q0_CLK1_GTREFCLK_PAD_P_IN rise edge)
                                                      0.000     0.000 r  
    U9                                                0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN (IN)
                         net (fo=0)                   0.000     0.000    Q0_CLK1_GTREFCLK_PAD_P_IN
    U9                   IBUF (Prop_ibuf_I_O)         0.000     0.000 r  Q0_CLK1_GTREFCLK_PAD_P_IN_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/q0_clk1_gtrefclk_pad_p_in
    IBUFDS_GTE2_X0Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/O
                         net (fo=2, routed)           0.235     0.967    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/Q0_CLK1_GTREFCLK_OUT
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043     1.010 r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/O
                         net (fo=9, routed)           0.487     1.497    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf_n_0
    SLICE_X54Y25         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.564     0.933    
    SLICE_X54Y25         FDRE (Hold_fdre_C_D)         0.120     1.053    c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.370    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Q0_CLK1_GTREFCLK_PAD_P_IN
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { Q0_CLK1_GTREFCLK_PAD_P_IN }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location           Pin
Min Period        n/a     BUFH/I                  n/a            2.155         4.000       1.845      BUFHCE_X0Y0        c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/refclk_buf/I
Min Period        n/a     GTPE2_COMMON/GTREFCLK1  n/a            1.538         4.000       2.462      GTPE2_COMMON_X0Y0  c2c_mgt/c2c_mgt_support_i/inst/common0_i/gtpe2_common_i/GTREFCLK1
Min Period        n/a     IBUFDS_GTE2/I           n/a            1.538         4.000       2.462      IBUFDS_GTE2_X0Y0   c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/ibufds_instQ0_CLK1/I
Min Period        n/a     FDRE/C                  n/a            1.000         4.000       3.000      SLICE_X58Y23       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                  n/a            1.000         4.000       3.000      SLICE_X54Y25       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[127]/C
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         2.000       1.020      SLICE_X58Y23       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         2.000       1.020      SLICE_X58Y23       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         2.000       1.020      SLICE_X58Y23       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         2.000       1.020      SLICE_X58Y23       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         2.000       1.020      SLICE_X58Y23       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         2.000       1.020      SLICE_X58Y23       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         2.000       1.020      SLICE_X54Y25       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         2.000       1.020      SLICE_X54Y25       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK             n/a            0.980         2.000       1.020      SLICE_X54Y25       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK             n/a            0.980         2.000       1.020      SLICE_X54Y25       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         2.000       1.020      SLICE_X58Y23       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         2.000       1.020      SLICE_X58Y23       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         2.000       1.020      SLICE_X58Y23       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         2.000       1.020      SLICE_X58Y23       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         2.000       1.020      SLICE_X58Y23       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         2.000       1.020      SLICE_X58Y23       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         2.000       1.020      SLICE_X54Y25       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         2.000       1.020      SLICE_X54Y25       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Slow    SRLC32E/CLK             n/a            0.980         2.000       1.020      SLICE_X54Y25       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK             n/a            0.980         2.000       1.020      SLICE_X54Y25       c2c_mgt/c2c_mgt_support_i/inst/cpll_railing_pll0_q0_clk1_refclk_i/cpllreset_wait_reg[31]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
  To Clock:  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK

Setup :            0  Failing Endpoints,  Worst Slack        4.533ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.700ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.533ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@6.400ns - c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.566ns  (logic 0.419ns (26.759%)  route 1.147ns (73.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.681ns = ( 9.082 - 6.400 ) 
    Source Clock Delay      (SCD):    2.972ns
    Clock Pessimism Removal (CPR):    0.291ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          1.677     2.972    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X95Y0          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y0          FDRE (Prop_fdre_C_Q)         0.419     3.391 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/Q
                         net (fo=1, routed)           1.147     4.538    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync5
    SLICE_X95Y0          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     6.400 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088     7.488    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.579 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          1.502     9.082    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X95Y0          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/C
                         clock pessimism              0.291     9.372    
                         clock uncertainty           -0.035     9.337    
    SLICE_X95Y0          FDRE (Setup_fdre_C_D)       -0.266     9.071    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          9.071    
                         arrival time                          -4.538    
  -------------------------------------------------------------------
                         slack                                  4.533    

Slack (MET) :             5.062ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@6.400ns - c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.038ns  (logic 0.419ns (40.379%)  route 0.619ns (59.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 9.010 - 6.400 ) 
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          1.602     2.897    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X75Y19         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y19         FDRE (Prop_fdre_C_Q)         0.419     3.316 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/Q
                         net (fo=1, routed)           0.619     3.935    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync3
    SLICE_X75Y19         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     6.400 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088     7.488    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.579 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          1.431     9.010    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X75Y19         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
                         clock pessimism              0.287     9.297    
                         clock uncertainty           -0.035     9.262    
    SLICE_X75Y19         FDRE (Setup_fdre_C_D)       -0.265     8.997    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          8.997    
                         arrival time                          -3.935    
  -------------------------------------------------------------------
                         slack                                  5.062    

Slack (MET) :             5.122ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@6.400ns - c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.478ns (46.760%)  route 0.544ns (53.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 9.011 - 6.400 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          1.603     2.898    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X66Y17         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y17         FDRE (Prop_fdre_C_Q)         0.478     3.376 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/Q
                         net (fo=1, routed)           0.544     3.920    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync3
    SLICE_X66Y17         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     6.400 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088     7.488    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.579 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          1.432     9.012    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X66Y17         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
                         clock pessimism              0.286     9.298    
                         clock uncertainty           -0.035     9.263    
    SLICE_X66Y17         FDRE (Setup_fdre_C_D)       -0.220     9.043    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          9.043    
                         arrival time                          -3.920    
  -------------------------------------------------------------------
                         slack                                  5.122    

Slack (MET) :             5.136ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@6.400ns - c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.419ns (43.467%)  route 0.545ns (56.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.620ns = ( 9.021 - 6.400 ) 
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          1.613     2.908    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X68Y6          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.419     3.327 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/Q
                         net (fo=1, routed)           0.545     3.872    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync3
    SLICE_X68Y6          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     6.400 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088     7.488    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.579 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          1.441     9.021    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X68Y6          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
                         clock pessimism              0.288     9.308    
                         clock uncertainty           -0.035     9.273    
    SLICE_X68Y6          FDRE (Setup_fdre_C_D)       -0.265     9.008    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4
  -------------------------------------------------------------------
                         required time                          9.008    
                         arrival time                          -3.872    
  -------------------------------------------------------------------
                         slack                                  5.136    

Slack (MET) :             5.175ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@6.400ns - c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.973ns  (logic 0.478ns (49.130%)  route 0.495ns (50.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 9.011 - 6.400 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          1.603     2.898    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X66Y17         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y17         FDRE (Prop_fdre_C_Q)         0.478     3.376 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/Q
                         net (fo=1, routed)           0.495     3.871    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync5
    SLICE_X66Y17         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     6.400 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088     7.488    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.579 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          1.432     9.012    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X66Y17         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/C
                         clock pessimism              0.286     9.298    
                         clock uncertainty           -0.035     9.263    
    SLICE_X66Y17         FDRE (Setup_fdre_C_D)       -0.217     9.046    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          9.046    
                         arrival time                          -3.871    
  -------------------------------------------------------------------
                         slack                                  5.175    

Slack (MET) :             5.188ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@6.400ns - c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.419ns (45.988%)  route 0.492ns (54.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.620ns = ( 9.021 - 6.400 ) 
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          1.613     2.908    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X68Y6          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.419     3.327 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/Q
                         net (fo=1, routed)           0.492     3.819    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync5
    SLICE_X68Y6          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     6.400 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088     7.488    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.579 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          1.441     9.021    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X68Y6          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/C
                         clock pessimism              0.288     9.308    
                         clock uncertainty           -0.035     9.273    
    SLICE_X68Y6          FDRE (Setup_fdre_C_D)       -0.266     9.007    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          9.007    
                         arrival time                          -3.819    
  -------------------------------------------------------------------
                         slack                                  5.188    

Slack (MET) :             5.197ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@6.400ns - c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.902ns  (logic 0.419ns (46.459%)  route 0.483ns (53.541%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 9.010 - 6.400 ) 
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          1.602     2.897    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X75Y19         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y19         FDRE (Prop_fdre_C_Q)         0.419     3.316 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/Q
                         net (fo=1, routed)           0.483     3.799    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync5
    SLICE_X75Y19         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     6.400 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088     7.488    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.579 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          1.431     9.010    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X75Y19         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6/C
                         clock pessimism              0.287     9.297    
                         clock uncertainty           -0.035     9.262    
    SLICE_X75Y19         FDRE (Setup_fdre_C_D)       -0.266     8.996    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg6
  -------------------------------------------------------------------
                         required time                          8.996    
                         arrival time                          -3.799    
  -------------------------------------------------------------------
                         slack                                  5.197    

Slack (MET) :             5.210ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@6.400ns - c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.111ns  (logic 0.456ns (41.038%)  route 0.655ns (58.962%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.610ns = ( 9.010 - 6.400 ) 
    Source Clock Delay      (SCD):    2.897ns
    Clock Pessimism Removal (CPR):    0.287ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          1.602     2.897    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X75Y19         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y19         FDRE (Prop_fdre_C_Q)         0.456     3.353 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/Q
                         net (fo=1, routed)           0.655     4.008    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync4
    SLICE_X75Y19         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     6.400 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088     7.488    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.579 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          1.431     9.010    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X75Y19         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
                         clock pessimism              0.287     9.297    
                         clock uncertainty           -0.035     9.262    
    SLICE_X75Y19         FDRE (Setup_fdre_C_D)       -0.043     9.219    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                          -4.008    
  -------------------------------------------------------------------
                         slack                                  5.210    

Slack (MET) :             5.229ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@6.400ns - c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.123ns  (logic 0.518ns (46.126%)  route 0.605ns (53.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 9.011 - 6.400 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.286ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          1.603     2.898    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X66Y17         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y17         FDRE (Prop_fdre_C_Q)         0.518     3.416 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/Q
                         net (fo=1, routed)           0.605     4.021    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync4
    SLICE_X66Y17         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     6.400 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088     7.488    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.579 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          1.432     9.012    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X66Y17         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
                         clock pessimism              0.286     9.298    
                         clock uncertainty           -0.035     9.263    
    SLICE_X66Y17         FDRE (Setup_fdre_C_D)       -0.013     9.250    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5
  -------------------------------------------------------------------
                         required time                          9.250    
                         arrival time                          -4.021    
  -------------------------------------------------------------------
                         slack                                  5.229    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@6.400ns - c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.456ns (42.119%)  route 0.627ns (57.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.620ns = ( 9.021 - 6.400 ) 
    Source Clock Delay      (SCD):    2.908ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          1.613     2.908    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X68Y6          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.456     3.364 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/Q
                         net (fo=1, routed)           0.627     3.991    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync4
    SLICE_X68Y6          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      6.400     6.400 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     6.400 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088     7.488    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     7.579 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          1.441     9.021    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X68Y6          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
                         clock pessimism              0.288     9.308    
                         clock uncertainty           -0.035     9.273    
    SLICE_X68Y6          FDRE (Setup_fdre_C_D)       -0.043     9.230    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5
  -------------------------------------------------------------------
                         required time                          9.230    
                         arrival time                          -3.991    
  -------------------------------------------------------------------
                         slack                                  5.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns - c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          0.590     0.944    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X95Y0          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y0          FDRE (Prop_fdre_C_Q)         0.141     1.086 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     1.141    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync1
    SLICE_X95Y0          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          0.860     1.246    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X95Y0          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
                         clock pessimism             -0.301     0.945    
    SLICE_X95Y0          FDRE (Hold_fdre_C_D)         0.075     1.020    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.020    
                         arrival time                           1.141    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns - c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          0.554     0.908    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X75Y19         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y19         FDRE (Prop_fdre_C_Q)         0.141     1.049 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     1.105    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync1
    SLICE_X75Y19         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          0.821     1.207    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X75Y19         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
                         clock pessimism             -0.298     0.909    
    SLICE_X75Y19         FDRE (Hold_fdre_C_D)         0.075     0.984    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.983    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns - c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          0.560     0.914    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X68Y6          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.141     1.056 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/Q
                         net (fo=1, routed)           0.065     1.121    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync1
    SLICE_X68Y6          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          0.831     1.217    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X68Y6          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
                         clock pessimism             -0.302     0.915    
    SLICE_X68Y6          FDRE (Hold_fdre_C_D)         0.075     0.990    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.990    
                         arrival time                           1.121    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns - c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          0.554     0.909    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X66Y17         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y17         FDRE (Prop_fdre_C_Q)         0.164     1.073 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     1.128    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync1
    SLICE_X66Y17         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          0.822     1.208    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X66Y17         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
                         clock pessimism             -0.299     0.909    
    SLICE_X66Y17         FDRE (Hold_fdre_C_D)         0.060     0.969    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.128    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns - c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          0.590     0.944    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X95Y0          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y0          FDRE (Prop_fdre_C_Q)         0.141     1.086 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/Q
                         net (fo=1, routed)           0.110     1.196    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync4
    SLICE_X95Y0          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          0.860     1.246    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X95Y0          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
                         clock pessimism             -0.301     0.945    
    SLICE_X95Y0          FDRE (Hold_fdre_C_D)         0.076     1.021    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -1.021    
                         arrival time                           1.196    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns - c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.207ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          0.554     0.908    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X75Y19         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y19         FDRE (Prop_fdre_C_Q)         0.128     1.036 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     1.156    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync2
    SLICE_X75Y19         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          0.821     1.207    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X75Y19         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
                         clock pessimism             -0.298     0.909    
    SLICE_X75Y19         FDRE (Hold_fdre_C_D)         0.017     0.926    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -0.926    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns - c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.246ns
    Source Clock Delay      (SCD):    0.945ns
    Clock Pessimism Removal (CPR):    0.301ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          0.590     0.944    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X95Y0          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y0          FDRE (Prop_fdre_C_Q)         0.128     1.072 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     1.192    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync2
    SLICE_X95Y0          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          0.860     1.246    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X95Y0          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
                         clock pessimism             -0.301     0.945    
    SLICE_X95Y0          FDRE (Hold_fdre_C_D)         0.017     0.962    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -0.961    
                         arrival time                           1.192    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns - c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          0.560     0.914    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X68Y6          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.128     1.043 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     1.162    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync2
    SLICE_X68Y6          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          0.831     1.217    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X68Y6          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
                         clock pessimism             -0.302     0.915    
    SLICE_X68Y6          FDRE (Hold_fdre_C_D)         0.017     0.932    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -0.932    
                         arrival time                           1.162    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns - c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.208ns
    Source Clock Delay      (SCD):    0.909ns
    Clock Pessimism Removal (CPR):    0.299ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          0.554     0.909    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X66Y17         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y17         FDRE (Prop_fdre_C_Q)         0.148     1.057 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/Q
                         net (fo=1, routed)           0.119     1.176    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync2
    SLICE_X66Y17         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          0.822     1.208    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X66Y17         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
                         clock pessimism             -0.299     0.909    
    SLICE_X66Y17         FDRE (Hold_fdre_C_D)         0.000     0.909    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.176    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns - c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.249%)  route 0.228ns (61.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.915ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          0.560     0.914    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X68Y6          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y6          FDRE (Prop_fdre_C_Q)         0.141     1.056 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg4/Q
                         net (fo=1, routed)           0.228     1.283    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync4
    SLICE_X68Y6          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txoutclk_out
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/O
                         net (fo=36, routed)          0.831     1.217    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/gt0_txoutclk_i2
    SLICE_X68Y6          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5/C
                         clock pessimism             -0.302     0.915    
    SLICE_X68Y6          FDRE (Hold_fdre_C_D)         0.076     0.991    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         -0.991    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.293    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/TXOUTCLK  n/a            4.266         6.400       2.134      GTPE2_CHANNEL_X0Y0  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
Min Period        n/a     BUFG/I                  n/a            2.155         6.400       4.245      BUFGCTRL_X0Y5       c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/txout0_buf/I
Min Period        n/a     BUFG/I                  n/a            2.155         6.400       4.245      BUFGCTRL_X0Y6       c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/I
Min Period        n/a     MMCME2_ADV/CLKIN1       n/a            1.249         6.400       5.151      MMCME2_ADV_X1Y2     c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Min Period        n/a     FDPE/C                  n/a            1.000         6.400       5.400      SLICE_X90Y0         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/reset_sync1_tx/C
Min Period        n/a     FDPE/C                  n/a            1.000         6.400       5.400      SLICE_X90Y0         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/reset_sync2_tx/C
Min Period        n/a     FDCE/C                  n/a            1.000         6.400       5.400      SLICE_X88Y2         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/txpmaresetdone_i_reg/C
Min Period        n/a     FDRE/C                  n/a            1.000         6.400       5.400      SLICE_X95Y0         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
Min Period        n/a     FDRE/C                  n/a            1.000         6.400       5.400      SLICE_X95Y0         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg2/C
Min Period        n/a     FDRE/C                  n/a            1.000         6.400       5.400      SLICE_X95Y0         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg3/C
Max Period        n/a     MMCME2_ADV/CLKIN1       n/a            100.000       6.400       93.600     MMCME2_ADV_X1Y2     c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1       n/a            1.500         3.200       1.700      MMCME2_ADV_X1Y2     c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1       n/a            1.500         3.200       1.700      MMCME2_ADV_X1Y2     c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    FDPE/C                  n/a            0.500         3.200       2.700      SLICE_X90Y0         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/reset_sync1_tx/C
Low Pulse Width   Fast    FDPE/C                  n/a            0.500         3.200       2.700      SLICE_X90Y0         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/reset_sync1_tx/C
Low Pulse Width   Slow    FDPE/C                  n/a            0.500         3.200       2.700      SLICE_X90Y0         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/reset_sync2_tx/C
Low Pulse Width   Fast    FDPE/C                  n/a            0.500         3.200       2.700      SLICE_X90Y0         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/reset_sync2_tx/C
Low Pulse Width   Slow    FDCE/C                  n/a            0.500         3.200       2.700      SLICE_X88Y2         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/txpmaresetdone_i_reg/C
Low Pulse Width   Fast    FDCE/C                  n/a            0.500         3.200       2.700      SLICE_X88Y2         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/txpmaresetdone_i_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X95Y0         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X95Y0         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1       n/a            1.500         3.200       1.700      MMCME2_ADV_X1Y2     c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1       n/a            1.500         3.200       1.700      MMCME2_ADV_X1Y2     c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDPE/C                  n/a            0.500         3.200       2.700      SLICE_X90Y0         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/reset_sync1_tx/C
High Pulse Width  Fast    FDPE/C                  n/a            0.500         3.200       2.700      SLICE_X90Y0         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/reset_sync1_tx/C
High Pulse Width  Slow    FDPE/C                  n/a            0.500         3.200       2.700      SLICE_X90Y0         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/reset_sync2_tx/C
High Pulse Width  Fast    FDPE/C                  n/a            0.500         3.200       2.700      SLICE_X90Y0         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/reset_sync2_tx/C
High Pulse Width  Slow    FDCE/C                  n/a            0.500         3.200       2.700      SLICE_X88Y2         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/txpmaresetdone_i_reg/C
High Pulse Width  Fast    FDCE/C                  n/a            0.500         3.200       2.700      SLICE_X88Y2         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/txpmaresetdone_i_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X95Y0         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X95Y0         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_txpmaresetdone/data_sync_reg1/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_1
  To Clock:  clkfbout_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.151ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         6.400       5.151      MMCME2_ADV_X1Y2  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         6.400       5.151      MMCME2_ADV_X1Y2  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       6.400       93.600     MMCME2_ADV_X1Y2  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       6.400       206.960    MMCME2_ADV_X1Y2  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        4.318ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.134ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout0_1 rise@12.800ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        8.207ns  (logic 1.064ns (12.964%)  route 7.143ns (87.036%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.443ns = ( 19.243 - 12.800 ) 
    Source Clock Delay      (SCD):    7.209ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.731     7.209    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/axi_c2c_phy_clk
    SLICE_X98Y58         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y58         FDRE (Prop_fdre_C_Q)         0.456     7.665 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]/Q
                         net (fo=15, routed)          2.835    10.500    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/slot_select[0]
    SLICE_X100Y86        LUT2 (Prop_lut2_I1_O)        0.153    10.653 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/tdm_data_out[19]_i_5/O
                         net (fo=19, routed)          1.444    12.097    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/mux_by_2.data_count_reg[0]_0
    SLICE_X96Y90         LUT6 (Prop_lut6_I5_O)        0.331    12.428 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/tdm_data_out[23]_i_4/O
                         net (fo=1, routed)           2.864    15.292    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/tdm_data_out_reg[23]_2
    SLICE_X96Y34         LUT6 (Prop_lut6_I5_O)        0.124    15.416 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/tdm_data_out[23]_i_1/O
                         net (fo=1, routed)           0.000    15.416    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[30]_1[20]
    SLICE_X96Y34         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    12.800 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088    13.888    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.979 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672    15.651    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.734 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    17.653    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.744 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.498    19.243    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/axi_c2c_phy_clk
    SLICE_X96Y34         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[23]/C
                         clock pessimism              0.534    19.776    
                         clock uncertainty           -0.073    19.703    
    SLICE_X96Y34         FDRE (Setup_fdre_C_D)        0.031    19.734    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[23]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                         -15.416    
  -------------------------------------------------------------------
                         slack                                  4.318    

Slack (MET) :             4.475ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout0_1 rise@12.800ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        8.050ns  (logic 1.064ns (13.217%)  route 6.986ns (86.783%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.443ns = ( 19.243 - 12.800 ) 
    Source Clock Delay      (SCD):    7.209ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.731     7.209    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/axi_c2c_phy_clk
    SLICE_X98Y58         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y58         FDRE (Prop_fdre_C_Q)         0.456     7.665 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]/Q
                         net (fo=15, routed)          2.835    10.500    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/slot_select[0]
    SLICE_X100Y86        LUT2 (Prop_lut2_I1_O)        0.153    10.653 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/tdm_data_out[19]_i_5/O
                         net (fo=19, routed)          1.198    11.852    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/mux_by_2.data_count_reg[0]_0
    SLICE_X96Y94         LUT6 (Prop_lut6_I5_O)        0.331    12.183 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/tdm_data_out[17]_i_3/O
                         net (fo=1, routed)           2.952    15.135    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/tdm_data_out_reg[17]_0
    SLICE_X96Y34         LUT6 (Prop_lut6_I5_O)        0.124    15.259 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/tdm_data_out[17]_i_1/O
                         net (fo=1, routed)           0.000    15.259    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[30]_1[14]
    SLICE_X96Y34         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    12.800 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088    13.888    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.979 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672    15.651    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.734 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    17.653    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.744 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.498    19.243    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/axi_c2c_phy_clk
    SLICE_X96Y34         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[17]/C
                         clock pessimism              0.534    19.776    
                         clock uncertainty           -0.073    19.703    
    SLICE_X96Y34         FDRE (Setup_fdre_C_D)        0.031    19.734    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[17]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                         -15.259    
  -------------------------------------------------------------------
                         slack                                  4.475    

Slack (MET) :             4.750ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout0_1 rise@12.800ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 1.064ns (13.678%)  route 6.715ns (86.322%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.447ns = ( 19.247 - 12.800 ) 
    Source Clock Delay      (SCD):    7.209ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.731     7.209    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/axi_c2c_phy_clk
    SLICE_X98Y58         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y58         FDRE (Prop_fdre_C_Q)         0.456     7.665 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]/Q
                         net (fo=15, routed)          2.835    10.500    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/slot_select[0]
    SLICE_X100Y86        LUT2 (Prop_lut2_I1_O)        0.153    10.653 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/tdm_data_out[19]_i_5/O
                         net (fo=19, routed)          1.311    11.964    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/mux_by_2.data_count_reg[0]_0
    SLICE_X96Y91         LUT6 (Prop_lut6_I5_O)        0.331    12.295 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/tdm_data_out[15]_i_3/O
                         net (fo=1, routed)           2.568    14.864    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/tdm_data_out_reg[15]_0
    SLICE_X96Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.988 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/tdm_data_out[15]_i_1/O
                         net (fo=1, routed)           0.000    14.988    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[30]_1[12]
    SLICE_X96Y40         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    12.800 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088    13.888    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.979 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672    15.651    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.734 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    17.653    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.744 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.502    19.247    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/axi_c2c_phy_clk
    SLICE_X96Y40         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[15]/C
                         clock pessimism              0.534    19.780    
                         clock uncertainty           -0.073    19.707    
    SLICE_X96Y40         FDRE (Setup_fdre_C_D)        0.031    19.738    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         19.738    
                         arrival time                         -14.988    
  -------------------------------------------------------------------
                         slack                                  4.750    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout0_1 rise@12.800ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.691ns  (logic 1.064ns (13.835%)  route 6.627ns (86.165%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.447ns = ( 19.247 - 12.800 ) 
    Source Clock Delay      (SCD):    7.209ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.731     7.209    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/axi_c2c_phy_clk
    SLICE_X98Y58         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y58         FDRE (Prop_fdre_C_Q)         0.456     7.665 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]/Q
                         net (fo=15, routed)          2.835    10.500    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/slot_select[0]
    SLICE_X100Y86        LUT2 (Prop_lut2_I1_O)        0.153    10.653 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/tdm_data_out[19]_i_5/O
                         net (fo=19, routed)          1.199    11.852    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/mux_by_2.data_count_reg[0]_0
    SLICE_X98Y94         LUT6 (Prop_lut6_I5_O)        0.331    12.183 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/tdm_data_out[20]_i_3/O
                         net (fo=1, routed)           2.593    14.776    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/tdm_data_out_reg[20]_0
    SLICE_X96Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.900 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/tdm_data_out[20]_i_1/O
                         net (fo=1, routed)           0.000    14.900    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[30]_1[17]
    SLICE_X96Y40         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    12.800 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088    13.888    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.979 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672    15.651    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.734 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    17.653    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.744 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.502    19.247    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/axi_c2c_phy_clk
    SLICE_X96Y40         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[20]/C
                         clock pessimism              0.534    19.780    
                         clock uncertainty           -0.073    19.707    
    SLICE_X96Y40         FDRE (Setup_fdre_C_D)        0.031    19.738    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[20]
  -------------------------------------------------------------------
                         required time                         19.738    
                         arrival time                         -14.900    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout0_1 rise@12.800ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.642ns  (logic 1.024ns (13.399%)  route 6.618ns (86.601%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.447ns = ( 19.247 - 12.800 ) 
    Source Clock Delay      (SCD):    7.209ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.731     7.209    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/axi_c2c_phy_clk
    SLICE_X98Y58         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y58         FDRE (Prop_fdre_C_Q)         0.456     7.665 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]/Q
                         net (fo=15, routed)          2.534    10.199    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/slot_select[0]
    SLICE_X100Y87        LUT2 (Prop_lut2_I1_O)        0.116    10.315 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/tdm_data_out[19]_i_4/O
                         net (fo=19, routed)          1.416    11.731    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/mux_by_2.data_count_reg[1]_0
    SLICE_X99Y92         LUT6 (Prop_lut6_I2_O)        0.328    12.059 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/tdm_data_out[22]_i_3/O
                         net (fo=1, routed)           2.668    14.727    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/tdm_data_out_reg[22]_0
    SLICE_X96Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.851 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/tdm_data_out[22]_i_1/O
                         net (fo=1, routed)           0.000    14.851    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[30]_1[19]
    SLICE_X96Y40         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    12.800 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088    13.888    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.979 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672    15.651    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.734 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    17.653    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.744 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.502    19.247    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/axi_c2c_phy_clk
    SLICE_X96Y40         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[22]/C
                         clock pessimism              0.534    19.780    
                         clock uncertainty           -0.073    19.707    
    SLICE_X96Y40         FDRE (Setup_fdre_C_D)        0.032    19.739    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[22]
  -------------------------------------------------------------------
                         required time                         19.739    
                         arrival time                         -14.851    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             5.104ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout0_1 rise@12.800ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.423ns  (logic 1.064ns (14.333%)  route 6.359ns (85.667%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.447ns = ( 19.247 - 12.800 ) 
    Source Clock Delay      (SCD):    7.209ns
    Clock Pessimism Removal (CPR):    0.534ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.731     7.209    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/axi_c2c_phy_clk
    SLICE_X98Y58         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y58         FDRE (Prop_fdre_C_Q)         0.456     7.665 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]/Q
                         net (fo=15, routed)          2.835    10.500    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/slot_select[0]
    SLICE_X100Y86        LUT2 (Prop_lut2_I1_O)        0.153    10.653 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/tdm_data_out[19]_i_5/O
                         net (fo=19, routed)          1.196    11.849    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/mux_by_2.data_count_reg[0]_0
    SLICE_X98Y94         LUT6 (Prop_lut6_I5_O)        0.331    12.180 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/tdm_data_out[14]_i_3/O
                         net (fo=1, routed)           2.328    14.508    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/tdm_data_out_reg[14]_0
    SLICE_X96Y40         LUT6 (Prop_lut6_I5_O)        0.124    14.632 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/tdm_data_out[14]_i_1/O
                         net (fo=1, routed)           0.000    14.632    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[30]_1[11]
    SLICE_X96Y40         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    12.800 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088    13.888    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.979 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672    15.651    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.734 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    17.653    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.744 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.502    19.247    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/axi_c2c_phy_clk
    SLICE_X96Y40         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[14]/C
                         clock pessimism              0.534    19.780    
                         clock uncertainty           -0.073    19.707    
    SLICE_X96Y40         FDRE (Setup_fdre_C_D)        0.029    19.736    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[14]
  -------------------------------------------------------------------
                         required time                         19.736    
                         arrival time                         -14.632    
  -------------------------------------------------------------------
                         slack                                  5.104    

Slack (MET) :             5.139ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout0_1 rise@12.800ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.821ns  (logic 1.152ns (16.889%)  route 5.669ns (83.111%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.464ns = ( 19.264 - 12.800 ) 
    Source Clock Delay      (SCD):    7.143ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.665     7.143    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X88Y52         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y52         FDRE (Prop_fdre_C_Q)         0.518     7.661 f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=52, routed)          1.515     9.176    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X98Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.300 f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=5, routed)           1.101    10.402    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/wr_rst_busy
    SLICE_X96Y56         LUT4 (Prop_lut4_I1_O)        0.153    10.555 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst_i_1/O
                         net (fo=2, routed)           1.226    11.781    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X95Y63         LUT4 (Prop_lut4_I0_O)        0.357    12.138 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          1.826    13.964    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X4Y15         RAMB36E1                                     r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[4]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    12.800 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088    13.888    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.979 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672    15.651    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.734 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    17.653    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.744 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.519    19.264    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y15         RAMB36E1                                     r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.648    19.911    
                         clock uncertainty           -0.073    19.838    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[4])
                                                     -0.735    19.103    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         19.103    
                         arrival time                         -13.964    
  -------------------------------------------------------------------
                         slack                                  5.139    

Slack (MET) :             5.260ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout0_1 rise@12.800ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        7.369ns  (logic 1.064ns (14.438%)  route 6.305ns (85.562%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.435ns = ( 19.235 - 12.800 ) 
    Source Clock Delay      (SCD):    7.209ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.731     7.209    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/axi_c2c_phy_clk
    SLICE_X98Y58         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y58         FDRE (Prop_fdre_C_Q)         0.456     7.665 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/slot_select_reg[1]/Q
                         net (fo=15, routed)          2.835    10.500    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/slot_select[0]
    SLICE_X100Y86        LUT2 (Prop_lut2_I1_O)        0.153    10.653 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/tdm_data_out[19]_i_5/O
                         net (fo=19, routed)          1.568    12.222    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/mux_by_2.data_count_reg[0]_0
    SLICE_X99Y90         LUT6 (Prop_lut6_I5_O)        0.331    12.553 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_aw_fifo_inst/axi_chip2chip_unpacker_inst/tdm_data_out[21]_i_3/O
                         net (fo=1, routed)           1.902    14.454    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/tdm_data_out_reg[21]_0
    SLICE_X96Y58         LUT6 (Prop_lut6_I5_O)        0.124    14.578 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_ar_fifo_inst/axi_chip2chip_async_fifo_inst/tdm_data_out[21]_i_1/O
                         net (fo=1, routed)           0.000    14.578    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[30]_1[18]
    SLICE_X96Y58         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    12.800 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088    13.888    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.979 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672    15.651    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.734 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    17.653    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.744 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.491    19.235    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/axi_c2c_phy_clk
    SLICE_X96Y58         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[21]/C
                         clock pessimism              0.648    19.883    
                         clock uncertainty           -0.073    19.810    
    SLICE_X96Y58         FDRE (Setup_fdre_C_D)        0.029    19.839    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_tdm_inst/tdm_data_out_reg[21]
  -------------------------------------------------------------------
                         required time                         19.839    
                         arrival time                         -14.578    
  -------------------------------------------------------------------
                         slack                                  5.260    

Slack (MET) :             5.328ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout0_1 rise@12.800ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.632ns  (logic 1.152ns (17.371%)  route 5.480ns (82.629%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.464ns = ( 19.264 - 12.800 ) 
    Source Clock Delay      (SCD):    7.143ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.665     7.143    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X88Y52         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y52         FDRE (Prop_fdre_C_Q)         0.518     7.661 f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=52, routed)          1.515     9.176    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X98Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.300 f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=5, routed)           1.101    10.402    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/wr_rst_busy
    SLICE_X96Y56         LUT4 (Prop_lut4_I1_O)        0.153    10.555 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst_i_1/O
                         net (fo=2, routed)           1.226    11.781    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X95Y63         LUT4 (Prop_lut4_I0_O)        0.357    12.138 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          1.637    13.775    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X4Y15         RAMB36E1                                     r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[7]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    12.800 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088    13.888    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.979 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672    15.651    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.734 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    17.653    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.744 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.519    19.264    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y15         RAMB36E1                                     r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.648    19.911    
                         clock uncertainty           -0.073    19.838    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[7])
                                                     -0.735    19.103    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         19.103    
                         arrival time                         -13.775    
  -------------------------------------------------------------------
                         slack                                  5.328    

Slack (MET) :             5.378ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout0_1 rise@12.800ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        6.582ns  (logic 1.152ns (17.503%)  route 5.430ns (82.497%))
  Logic Levels:           3  (LUT2=1 LUT4=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.464ns = ( 19.264 - 12.800 ) 
    Source Clock Delay      (SCD):    7.143ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.665     7.143    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X88Y52         FDRE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y52         FDRE (Prop_fdre_C_Q)         0.518     7.661 f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wr_rst_busy_ic_reg/Q
                         net (fo=52, routed)          1.515     9.176    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy
    SLICE_X98Y63         LUT2 (Prop_lut2_I0_O)        0.124     9.300 f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_rst_busy_INST_0/O
                         net (fo=5, routed)           1.101    10.402    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/wr_rst_busy
    SLICE_X96Y56         LUT4 (Prop_lut4_I1_O)        0.153    10.555 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst_i_1/O
                         net (fo=2, routed)           1.226    11.781    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_en
    SLICE_X95Y63         LUT4 (Prop_lut4_I0_O)        0.357    12.138 r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_sdpram.xpm_memory_base_inst_i_1/O
                         net (fo=39, routed)          1.587    13.725    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/wea[0]
    RAMB36_X4Y15         RAMB36E1                                     r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/WEBWE[5]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    12.800 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088    13.888    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.979 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672    15.651    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.734 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    17.653    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.744 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.519    19.264    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y15         RAMB36E1                                     r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism              0.648    19.911    
                         clock uncertainty           -0.073    19.838    
    RAMB36_X4Y15         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_WEBWE[5])
                                                     -0.735    19.103    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         19.103    
                         arrival time                         -13.725    
  -------------------------------------------------------------------
                         slack                                  5.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_packer_inst/mux_by_2.pack_reg0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.178%)  route 0.216ns (56.822%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.015ns
    Source Clock Delay      (SCD):    2.335ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.577     2.335    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_packer_inst/axi_c2c_phy_clk
    SLICE_X88Y80         FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_packer_inst/mux_by_2.pack_reg0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y80         FDRE (Prop_fdre_C_Q)         0.164     2.499 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_packer_inst/mux_by_2.pack_reg0_reg[19]/Q
                         net (fo=1, routed)           0.216     2.715    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[19]
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.889     3.015    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.623     2.393    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[19])
                                                      0.296     2.689    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.715    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/PROBE_PIPE.shift_probes_reg[4][69]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/ila_0/inst/PROBE_PIPE.shift_probes_reg[5][69]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.148ns (44.977%)  route 0.181ns (55.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    2.347ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.589     2.347    design_1_i/ila_0/inst/clk1x
    SLICE_X86Y49         FDRE                                         r  design_1_i/ila_0/inst/PROBE_PIPE.shift_probes_reg[4][69]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y49         FDRE (Prop_fdre_C_Q)         0.148     2.495 r  design_1_i/ila_0/inst/PROBE_PIPE.shift_probes_reg[4][69]/Q
                         net (fo=1, routed)           0.181     2.676    design_1_i/ila_0/inst/PROBE_PIPE.shift_probes[4][69]
    SLICE_X87Y53         FDRE                                         r  design_1_i/ila_0/inst/PROBE_PIPE.shift_probes_reg[5][69]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.855     2.981    design_1_i/ila_0/inst/clk1x
    SLICE_X87Y53         FDRE                                         r  design_1_i/ila_0/inst/PROBE_PIPE.shift_probes_reg[5][69]/C
                         clock pessimism             -0.368     2.613    
    SLICE_X87Y53         FDRE (Hold_fdre_C_D)         0.023     2.636    design_1_i/ila_0/inst/PROBE_PIPE.shift_probes_reg[5][69]
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           2.676    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/PROBE_PIPE.shift_probes_reg[2][116]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/ila_0/inst/PROBE_PIPE.shift_probes_reg[3][116]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.799%)  route 0.222ns (61.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.587     2.345    design_1_i/ila_0/inst/clk1x
    SLICE_X93Y50         FDRE                                         r  design_1_i/ila_0/inst/PROBE_PIPE.shift_probes_reg[2][116]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y50         FDRE (Prop_fdre_C_Q)         0.141     2.486 r  design_1_i/ila_0/inst/PROBE_PIPE.shift_probes_reg[2][116]/Q
                         net (fo=1, routed)           0.222     2.709    design_1_i/ila_0/inst/PROBE_PIPE.shift_probes[2][116]
    SLICE_X93Y47         FDRE                                         r  design_1_i/ila_0/inst/PROBE_PIPE.shift_probes_reg[3][116]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.862     2.988    design_1_i/ila_0/inst/clk1x
    SLICE_X93Y47         FDRE                                         r  design_1_i/ila_0/inst/PROBE_PIPE.shift_probes_reg[3][116]/C
                         clock pessimism             -0.368     2.620    
    SLICE_X93Y47         FDRE (Hold_fdre_C_D)         0.047     2.667    design_1_i/ila_0/inst/PROBE_PIPE.shift_probes_reg[3][116]
  -------------------------------------------------------------------
                         required time                         -2.667    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_packer_inst/mux_by_2.pack_reg0_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.148ns (42.950%)  route 0.197ns (57.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.015ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.575     2.333    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_packer_inst/axi_c2c_phy_clk
    SLICE_X88Y78         FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_packer_inst/mux_by_2.pack_reg0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.148     2.481 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_packer_inst/mux_by_2.pack_reg0_reg[15]/Q
                         net (fo=1, routed)           0.197     2.678    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[15]
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.889     3.015    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.623     2.393    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[15])
                                                      0.243     2.636    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.636    
                         arrival time                           2.678    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 c2c_mgt/gt_txdata_r_reg[3][17]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_mgt/gt_txdata_reg[3][17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.288%)  route 0.248ns (63.712%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.587     2.345    c2c_mgt/gt0_txusrclk2_out
    SLICE_X96Y50         FDRE                                         r  c2c_mgt/gt_txdata_r_reg[3][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDRE (Prop_fdre_C_Q)         0.141     2.486 r  c2c_mgt/gt_txdata_r_reg[3][17]/Q
                         net (fo=1, routed)           0.248     2.734    c2c_mgt/gt_txdata_r_reg[3][17]
    SLICE_X96Y45         FDRE                                         r  c2c_mgt/gt_txdata_reg[3][17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.861     2.987    c2c_mgt/gt0_txusrclk2_out
    SLICE_X96Y45         FDRE                                         r  c2c_mgt/gt_txdata_reg[3][17]/C
                         clock pessimism             -0.368     2.619    
    SLICE_X96Y45         FDRE (Hold_fdre_C_D)         0.071     2.691    c2c_mgt/gt_txdata_reg[3][17]
  -------------------------------------------------------------------
                         required time                         -2.690    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_packer_inst/mux_by_2.pack_reg0_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.164ns (39.962%)  route 0.246ns (60.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.015ns
    Source Clock Delay      (SCD):    2.330ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.572     2.330    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_packer_inst/axi_c2c_phy_clk
    SLICE_X88Y75         FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_packer_inst/mux_by_2.pack_reg0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y75         FDRE (Prop_fdre_C_Q)         0.164     2.494 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_packer_inst/mux_by_2.pack_reg0_reg[18]/Q
                         net (fo=1, routed)           0.246     2.741    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[18]
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.889     3.015    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.623     2.393    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[18])
                                                      0.296     2.689    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.689    
                         arrival time                           2.741    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 c2c_mgt/gt_txdata_r_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_mgt/gt_txdata_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.638%)  route 0.234ns (62.362%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.587     2.345    c2c_mgt/gt0_txusrclk2_out
    SLICE_X96Y50         FDRE                                         r  c2c_mgt/gt_txdata_r_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y50         FDRE (Prop_fdre_C_Q)         0.141     2.486 r  c2c_mgt/gt_txdata_r_reg[3][1]/Q
                         net (fo=1, routed)           0.234     2.720    c2c_mgt/gt_txdata_r_reg[3][1]
    SLICE_X96Y47         FDRE                                         r  c2c_mgt/gt_txdata_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.862     2.988    c2c_mgt/gt0_txusrclk2_out
    SLICE_X96Y47         FDRE                                         r  c2c_mgt/gt_txdata_reg[3][1]/C
                         clock pessimism             -0.368     2.620    
    SLICE_X96Y47         FDRE (Hold_fdre_C_D)         0.046     2.666    c2c_mgt/gt_txdata_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -2.666    
                         arrival time                           2.720    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/ila_0/inst/PROBE_PIPE.shift_probes_reg[5][32]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            <hidden>
                            (rising edge-triggered cell SRL16E clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.321%)  route 0.295ns (67.679%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.981ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.584     2.342    design_1_i/ila_0/inst/clk1x
    SLICE_X83Y36         FDRE                                         r  design_1_i/ila_0/inst/PROBE_PIPE.shift_probes_reg[5][32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y36         FDRE (Prop_fdre_C_Q)         0.141     2.483 r  design_1_i/ila_0/inst/PROBE_PIPE.shift_probes_reg[5][32]/Q
                         net (fo=2, routed)           0.295     2.778    <hidden>
    SLICE_X82Y50         SRL16E                                       r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.855     2.981    <hidden>
    SLICE_X82Y50         SRL16E                                       r  <hidden>
                         clock pessimism             -0.368     2.613    
    SLICE_X82Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.715    <hidden>
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           2.778    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            c2c_mgt/gt_txdata_r_reg[3][4]/D
                            (rising edge-triggered cell FDSE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.226ns (49.097%)  route 0.234ns (50.903%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.987ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.586     2.344    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/axi_c2c_phy_clk
    SLICE_X93Y53         FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y53         FDRE (Prop_fdre_C_Q)         0.128     2.472 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/aurora_io_stage.tdm_out_reg_slice_inst/storage_data1_reg[4]/Q
                         net (fo=4, routed)           0.234     2.707    c2c_mgt/txdata_bot[4]
    SLICE_X92Y45         LUT5 (Prop_lut5_I3_O)        0.098     2.805 r  c2c_mgt/gt_txdata_r[3][4]_i_1/O
                         net (fo=1, routed)           0.000     2.805    c2c_mgt/gt_txdata_r[3][4]_i_1_n_1
    SLICE_X92Y45         FDSE                                         r  c2c_mgt/gt_txdata_r_reg[3][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.861     2.987    c2c_mgt/gt0_txusrclk2_out
    SLICE_X92Y45         FDSE                                         r  c2c_mgt/gt_txdata_r_reg[3][4]/C
                         clock pessimism             -0.368     2.619    
    SLICE_X92Y45         FDSE (Hold_fdse_C_D)         0.121     2.740    c2c_mgt/gt_txdata_r_reg[3][4]
  -------------------------------------------------------------------
                         required time                         -2.740    
                         arrival time                           2.805    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_packer_inst/mux_by_2.pack_reg0_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             clkout0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.375%)  route 0.219ns (59.625%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.015ns
    Source Clock Delay      (SCD):    2.333ns
    Clock Pessimism Removal (CPR):    0.623ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.575     2.333    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_packer_inst/axi_c2c_phy_clk
    SLICE_X88Y78         FDRE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_packer_inst/mux_by_2.pack_reg0_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y78         FDRE (Prop_fdre_C_Q)         0.148     2.481 r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_packer_inst/mux_by_2.pack_reg0_reg[16]/Q
                         net (fo=1, routed)           0.219     2.700    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[16]
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.889     3.015    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y16         RAMB36E1                                     r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.623     2.393    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.242     2.635    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -2.635    
                         arrival time                           2.700    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0_1
Waveform(ns):       { 0.000 6.400 }
Period(ns):         12.800
Sources:            { c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            10.666        12.800      2.134      GTPE2_CHANNEL_X0Y0  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            10.666        12.800      2.134      GTPE2_CHANNEL_X0Y0  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            10.666        12.800      2.134      GTPE2_CHANNEL_X0Y1  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt1_c2c_mgt_3p125g_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            10.666        12.800      2.134      GTPE2_CHANNEL_X0Y1  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt1_c2c_mgt_3p125g_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            10.666        12.800      2.134      GTPE2_CHANNEL_X0Y2  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt2_c2c_mgt_3p125g_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            10.666        12.800      2.134      GTPE2_CHANNEL_X0Y2  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt2_c2c_mgt_3p125g_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK2  n/a            10.666        12.800      2.134      GTPE2_CHANNEL_X0Y3  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt3_c2c_mgt_3p125g_i/gtpe2_i/RXUSRCLK2
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK2  n/a            10.666        12.800      2.134      GTPE2_CHANNEL_X0Y3  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt3_c2c_mgt_3p125g_i/gtpe2_i/TXUSRCLK2
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.944         12.800      9.856      RAMB36_X3Y15        <hidden>
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            2.944         12.800      9.856      RAMB36_X4Y14        <hidden>
Max Period        n/a     MMCME2_ADV/CLKOUT0       n/a            213.360       12.800      200.560    MMCME2_ADV_X1Y2     c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.250         6.400       5.150      SLICE_X90Y64        design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            1.250         6.400       5.150      SLICE_X90Y64        design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.250         6.400       5.150      SLICE_X90Y64        design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            1.250         6.400       5.150      SLICE_X90Y64        design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.250         6.400       5.150      SLICE_X90Y64        design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            1.250         6.400       5.150      SLICE_X90Y64        design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.250         6.400       5.150      SLICE_X90Y64        design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            1.250         6.400       5.150      SLICE_X90Y64        design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
Low Pulse Width   Slow    RAMD64E/CLK              n/a            1.250         6.400       5.150      SLICE_X88Y64        design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMA/CLK
Low Pulse Width   Fast    RAMD64E/CLK              n/a            1.250         6.400       5.150      SLICE_X88Y64        design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.250         6.400       5.150      SLICE_X90Y64        design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.250         6.400       5.150      SLICE_X90Y64        design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.250         6.400       5.150      SLICE_X90Y64        design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.250         6.400       5.150      SLICE_X90Y64        design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.250         6.400       5.150      SLICE_X90Y64        design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.250         6.400       5.150      SLICE_X90Y64        design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.250         6.400       5.150      SLICE_X90Y64        design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.250         6.400       5.150      SLICE_X90Y64        design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_0_2/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK              n/a            1.250         6.400       5.150      SLICE_X88Y64        design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK              n/a            1.250         6.400       5.150      SLICE_X88Y64        design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_63_3_5/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1_1
  To Clock:  clkout1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.067ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.969ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout1_1 rise@6.400ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        4.131ns  (logic 0.828ns (20.046%)  route 3.303ns (79.954%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.432ns = ( 12.832 - 6.400 ) 
    Source Clock Delay      (SCD):    7.144ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.666     7.144    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X96Y20         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y20         FDRE (Prop_fdre_C_Q)         0.456     7.600 f  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           1.099     8.699    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X90Y28         LUT4 (Prop_lut4_I0_O)        0.124     8.823 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_3__2/O
                         net (fo=1, routed)           0.682     9.505    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_3__2_n_0
    SLICE_X94Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.629 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2/O
                         net (fo=2, routed)           0.756    10.385    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2_n_0
    SLICE_X94Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.509 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=17, routed)          0.765    11.275    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X96Y24         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      6.400     6.400 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     6.400 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088     7.488    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     7.579 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672     9.251    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.334 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.253    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.344 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.487    12.832    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X96Y24         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[16]/C
                         clock pessimism              0.683    13.515    
                         clock uncertainty           -0.066    13.449    
    SLICE_X96Y24         FDRE (Setup_fdre_C_CE)      -0.205    13.244    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[16]
  -------------------------------------------------------------------
                         required time                         13.244    
                         arrival time                         -11.275    
  -------------------------------------------------------------------
                         slack                                  1.969    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout1_1 rise@6.400ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.828ns (20.062%)  route 3.299ns (79.938%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.434ns = ( 12.834 - 6.400 ) 
    Source Clock Delay      (SCD):    7.144ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.666     7.144    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X96Y20         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y20         FDRE (Prop_fdre_C_Q)         0.456     7.600 f  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           1.099     8.699    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X90Y28         LUT4 (Prop_lut4_I0_O)        0.124     8.823 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_3__2/O
                         net (fo=1, routed)           0.682     9.505    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_3__2_n_0
    SLICE_X94Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.629 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2/O
                         net (fo=2, routed)           0.756    10.385    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2_n_0
    SLICE_X94Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.509 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=17, routed)          0.762    11.271    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X96Y23         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      6.400     6.400 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     6.400 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088     7.488    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     7.579 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672     9.251    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.334 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.253    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.344 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.489    12.834    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X96Y23         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.683    13.517    
                         clock uncertainty           -0.066    13.451    
    SLICE_X96Y23         FDRE (Setup_fdre_C_CE)      -0.205    13.246    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout1_1 rise@6.400ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.828ns (20.062%)  route 3.299ns (79.938%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.434ns = ( 12.834 - 6.400 ) 
    Source Clock Delay      (SCD):    7.144ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.666     7.144    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X96Y20         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y20         FDRE (Prop_fdre_C_Q)         0.456     7.600 f  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           1.099     8.699    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X90Y28         LUT4 (Prop_lut4_I0_O)        0.124     8.823 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_3__2/O
                         net (fo=1, routed)           0.682     9.505    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_3__2_n_0
    SLICE_X94Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.629 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2/O
                         net (fo=2, routed)           0.756    10.385    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2_n_0
    SLICE_X94Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.509 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=17, routed)          0.762    11.271    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X96Y23         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      6.400     6.400 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     6.400 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088     7.488    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     7.579 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672     9.251    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.334 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.253    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.344 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.489    12.834    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X96Y23         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.683    13.517    
                         clock uncertainty           -0.066    13.451    
    SLICE_X96Y23         FDRE (Setup_fdre_C_CE)      -0.205    13.246    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout1_1 rise@6.400ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.828ns (20.062%)  route 3.299ns (79.938%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.434ns = ( 12.834 - 6.400 ) 
    Source Clock Delay      (SCD):    7.144ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.666     7.144    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X96Y20         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y20         FDRE (Prop_fdre_C_Q)         0.456     7.600 f  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           1.099     8.699    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X90Y28         LUT4 (Prop_lut4_I0_O)        0.124     8.823 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_3__2/O
                         net (fo=1, routed)           0.682     9.505    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_3__2_n_0
    SLICE_X94Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.629 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2/O
                         net (fo=2, routed)           0.756    10.385    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2_n_0
    SLICE_X94Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.509 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=17, routed)          0.762    11.271    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X96Y23         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      6.400     6.400 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     6.400 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088     7.488    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     7.579 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672     9.251    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.334 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.253    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.344 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.489    12.834    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X96Y23         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.683    13.517    
                         clock uncertainty           -0.066    13.451    
    SLICE_X96Y23         FDRE (Setup_fdre_C_CE)      -0.205    13.246    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             1.975ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout1_1 rise@6.400ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        4.127ns  (logic 0.828ns (20.062%)  route 3.299ns (79.938%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.434ns = ( 12.834 - 6.400 ) 
    Source Clock Delay      (SCD):    7.144ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.666     7.144    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X96Y20         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y20         FDRE (Prop_fdre_C_Q)         0.456     7.600 f  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           1.099     8.699    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X90Y28         LUT4 (Prop_lut4_I0_O)        0.124     8.823 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_3__2/O
                         net (fo=1, routed)           0.682     9.505    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_3__2_n_0
    SLICE_X94Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.629 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2/O
                         net (fo=2, routed)           0.756    10.385    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2_n_0
    SLICE_X94Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.509 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=17, routed)          0.762    11.271    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X96Y23         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      6.400     6.400 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     6.400 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088     7.488    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     7.579 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672     9.251    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.334 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.253    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.344 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.489    12.834    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X96Y23         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.683    13.517    
                         clock uncertainty           -0.066    13.451    
    SLICE_X96Y23         FDRE (Setup_fdre_C_CE)      -0.205    13.246    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         13.246    
                         arrival time                         -11.271    
  -------------------------------------------------------------------
                         slack                                  1.975    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout1_1 rise@6.400ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.828ns (20.356%)  route 3.240ns (79.644%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.437ns = ( 12.837 - 6.400 ) 
    Source Clock Delay      (SCD):    7.146ns
    Clock Pessimism Removal (CPR):    0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.668     7.146    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X89Y17         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y17         FDRE (Prop_fdre_C_Q)         0.456     7.602 f  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.842     8.444    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X88Y18         LUT4 (Prop_lut4_I3_O)        0.124     8.568 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_4__1/O
                         net (fo=1, routed)           0.680     9.248    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_4__1_n_0
    SLICE_X88Y18         LUT6 (Prop_lut6_I1_O)        0.124     9.372 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.749    10.121    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X88Y12         LUT2 (Prop_lut2_I0_O)        0.124    10.245 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=17, routed)          0.969    11.214    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X89Y20         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      6.400     6.400 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     6.400 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088     7.488    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     7.579 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672     9.251    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.334 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.253    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.344 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.492    12.837    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X89Y20         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[12]/C
                         clock pessimism              0.682    13.519    
                         clock uncertainty           -0.066    13.453    
    SLICE_X89Y20         FDRE (Setup_fdre_C_CE)      -0.205    13.248    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[12]
  -------------------------------------------------------------------
                         required time                         13.248    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout1_1 rise@6.400ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.828ns (20.356%)  route 3.240ns (79.644%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.437ns = ( 12.837 - 6.400 ) 
    Source Clock Delay      (SCD):    7.146ns
    Clock Pessimism Removal (CPR):    0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.668     7.146    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X89Y17         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y17         FDRE (Prop_fdre_C_Q)         0.456     7.602 f  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.842     8.444    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X88Y18         LUT4 (Prop_lut4_I3_O)        0.124     8.568 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_4__1/O
                         net (fo=1, routed)           0.680     9.248    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_4__1_n_0
    SLICE_X88Y18         LUT6 (Prop_lut6_I1_O)        0.124     9.372 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.749    10.121    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X88Y12         LUT2 (Prop_lut2_I0_O)        0.124    10.245 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=17, routed)          0.969    11.214    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X89Y20         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      6.400     6.400 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     6.400 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088     7.488    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     7.579 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672     9.251    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.334 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.253    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.344 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.492    12.837    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X89Y20         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[13]/C
                         clock pessimism              0.682    13.519    
                         clock uncertainty           -0.066    13.453    
    SLICE_X89Y20         FDRE (Setup_fdre_C_CE)      -0.205    13.248    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[13]
  -------------------------------------------------------------------
                         required time                         13.248    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout1_1 rise@6.400ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.828ns (20.356%)  route 3.240ns (79.644%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.437ns = ( 12.837 - 6.400 ) 
    Source Clock Delay      (SCD):    7.146ns
    Clock Pessimism Removal (CPR):    0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.668     7.146    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X89Y17         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y17         FDRE (Prop_fdre_C_Q)         0.456     7.602 f  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.842     8.444    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X88Y18         LUT4 (Prop_lut4_I3_O)        0.124     8.568 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_4__1/O
                         net (fo=1, routed)           0.680     9.248    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_4__1_n_0
    SLICE_X88Y18         LUT6 (Prop_lut6_I1_O)        0.124     9.372 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.749    10.121    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X88Y12         LUT2 (Prop_lut2_I0_O)        0.124    10.245 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=17, routed)          0.969    11.214    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X89Y20         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      6.400     6.400 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     6.400 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088     7.488    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     7.579 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672     9.251    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.334 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.253    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.344 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.492    12.837    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X89Y20         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[14]/C
                         clock pessimism              0.682    13.519    
                         clock uncertainty           -0.066    13.453    
    SLICE_X89Y20         FDRE (Setup_fdre_C_CE)      -0.205    13.248    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[14]
  -------------------------------------------------------------------
                         required time                         13.248    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.034ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout1_1 rise@6.400ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        4.068ns  (logic 0.828ns (20.356%)  route 3.240ns (79.644%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.437ns = ( 12.837 - 6.400 ) 
    Source Clock Delay      (SCD):    7.146ns
    Clock Pessimism Removal (CPR):    0.682ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.668     7.146    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X89Y17         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y17         FDRE (Prop_fdre_C_Q)         0.456     7.602 f  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]/Q
                         net (fo=2, routed)           0.842     8.444    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[0]
    SLICE_X88Y18         LUT4 (Prop_lut4_I3_O)        0.124     8.568 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_4__1/O
                         net (fo=1, routed)           0.680     9.248    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_4__1_n_0
    SLICE_X88Y18         LUT6 (Prop_lut6_I1_O)        0.124     9.372 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1/O
                         net (fo=2, routed)           0.749    10.121    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/time_out_wait_bypass_i_2__1_n_0
    SLICE_X88Y12         LUT2 (Prop_lut2_I0_O)        0.124    10.245 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1/O
                         net (fo=17, routed)          0.969    11.214    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count[0]_i_2__1_n_0
    SLICE_X89Y20         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      6.400     6.400 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     6.400 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088     7.488    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     7.579 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672     9.251    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.334 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.253    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.344 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.492    12.837    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/CLK1_OUT
    SLICE_X89Y20         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]/C
                         clock pessimism              0.682    13.519    
                         clock uncertainty           -0.066    13.453    
    SLICE_X89Y20         FDRE (Setup_fdre_C_CE)      -0.205    13.248    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/wait_bypass_count_reg[15]
  -------------------------------------------------------------------
                         required time                         13.248    
                         arrival time                         -11.214    
  -------------------------------------------------------------------
                         slack                                  2.034    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.400ns  (clkout1_1 rise@6.400ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        4.067ns  (logic 0.828ns (20.361%)  route 3.239ns (79.639%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.435ns = ( 12.835 - 6.400 ) 
    Source Clock Delay      (SCD):    7.144ns
    Clock Pessimism Removal (CPR):    0.683ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.666     7.144    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X96Y20         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y20         FDRE (Prop_fdre_C_Q)         0.456     7.600 f  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]/Q
                         net (fo=2, routed)           1.099     8.699    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[3]
    SLICE_X90Y28         LUT4 (Prop_lut4_I0_O)        0.124     8.823 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_3__2/O
                         net (fo=1, routed)           0.682     9.505    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_3__2_n_0
    SLICE_X94Y22         LUT6 (Prop_lut6_I0_O)        0.124     9.629 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2/O
                         net (fo=2, routed)           0.756    10.385    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/time_out_wait_bypass_i_2__2_n_0
    SLICE_X94Y19         LUT2 (Prop_lut2_I0_O)        0.124    10.509 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2/O
                         net (fo=17, routed)          0.701    11.211    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count[0]_i_2__2_n_0
    SLICE_X96Y22         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      6.400     6.400 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     6.400 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088     7.488    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     7.579 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672     9.251    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.334 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.919    11.253    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    11.344 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         1.490    12.835    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/CLK1_OUT
    SLICE_X96Y22         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[10]/C
                         clock pessimism              0.683    13.518    
                         clock uncertainty           -0.066    13.452    
    SLICE_X96Y22         FDRE (Setup_fdre_C_CE)      -0.205    13.247    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/wait_bypass_count_reg[10]
  -------------------------------------------------------------------
                         required time                         13.247    
                         arrival time                         -11.211    
  -------------------------------------------------------------------
                         slack                                  2.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.591     2.349    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X89Y1          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y1          FDRE (Prop_fdre_C_Q)         0.141     2.490 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.546    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X89Y1          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.862     2.988    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X89Y1          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.639     2.349    
    SLICE_X89Y1          FDRE (Hold_fdre_C_D)         0.075     2.424    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.424    
                         arrival time                           2.546    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.984ns
    Source Clock Delay      (SCD):    2.346ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.588     2.346    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X81Y3          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y3          FDRE (Prop_fdre_C_Q)         0.141     2.487 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.543    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync1
    SLICE_X81Y3          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.858     2.984    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/CLK1_OUT
    SLICE_X81Y3          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.638     2.346    
    SLICE_X81Y3          FDRE (Hold_fdre_C_D)         0.075     2.421    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_tx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.421    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.563     2.321    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X65Y0          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y0          FDRE (Prop_fdre_C_Q)         0.141     2.462 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.518    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X65Y0          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.833     2.959    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X65Y0          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.638     2.321    
    SLICE_X65Y0          FDRE (Hold_fdre_C_D)         0.075     2.396    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.518    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.957ns
    Source Clock Delay      (SCD):    2.318ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.560     2.318    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X71Y10         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y10         FDRE (Prop_fdre_C_Q)         0.141     2.459 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.515    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync1
    SLICE_X71Y10         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.831     2.957    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/CLK1_OUT
    SLICE_X71Y10         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2/C
                         clock pessimism             -0.639     2.318    
    SLICE_X71Y10         FDRE (Hold_fdre_C_D)         0.075     2.393    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sync_rx_fsm_reset_done_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.393    
                         arrival time                           2.515    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    2.344ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.586     2.344    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X89Y13         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y13         FDRE (Prop_fdre_C_Q)         0.141     2.485 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.541    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X89Y13         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.856     2.982    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X89Y13         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.638     2.344    
    SLICE_X89Y13         FDRE (Hold_fdre_C_D)         0.075     2.419    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.541    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.976ns
    Source Clock Delay      (SCD):    2.340ns
    Clock Pessimism Removal (CPR):    0.636ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.582     2.340    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X93Y20         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y20         FDRE (Prop_fdre_C_Q)         0.141     2.481 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.537    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X93Y20         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.850     2.976    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X93Y20         FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.636     2.340    
    SLICE_X93Y20         FDRE (Hold_fdre_C_D)         0.075     2.415    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.415    
                         arrival time                           2.537    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.321ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.563     2.321    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X64Y0          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y0          FDRE (Prop_fdre_C_Q)         0.141     2.462 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.065     2.527    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X64Y0          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.833     2.959    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X64Y0          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.638     2.321    
    SLICE_X64Y0          FDRE (Hold_fdre_C_D)         0.075     2.396    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.396    
                         arrival time                           2.527    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.959ns
    Source Clock Delay      (SCD):    2.320ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.562     2.320    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X70Y4          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y4          FDRE (Prop_fdre_C_Q)         0.164     2.484 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.540    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X70Y4          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.833     2.959    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X70Y4          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.639     2.320    
    SLICE_X70Y4          FDRE (Hold_fdre_C_D)         0.060     2.380    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt1_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.380    
                         arrival time                           2.540    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.988ns
    Source Clock Delay      (SCD):    2.349ns
    Clock Pessimism Removal (CPR):    0.639ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.591     2.349    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X88Y0          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y0          FDRE (Prop_fdre_C_Q)         0.164     2.513 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.569    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X88Y0          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.862     2.988    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X88Y0          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.639     2.349    
    SLICE_X88Y0          FDRE (Hold_fdre_C_D)         0.060     2.409    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.569    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1_1  {rise@0.000ns fall@3.200ns period=6.400ns})
  Path Group:             clkout1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1_1 rise@0.000ns - clkout1_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.983ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.638ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.587     2.345    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X78Y5          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y5          FDRE (Prop_fdre_C_Q)         0.164     2.509 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg1/Q
                         net (fo=1, routed)           0.056     2.565    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync1
    SLICE_X78Y5          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/O
                         net (fo=248, routed)         0.857     2.983    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/CLK1_OUT
    SLICE_X78Y5          FDRE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2/C
                         clock pessimism             -0.638     2.345    
    SLICE_X78Y5          FDRE (Hold_fdre_C_D)         0.060     2.405    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_txresetfsm_i/sync_run_phase_alignment_int/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -2.405    
                         arrival time                           2.565    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1_1
Waveform(ns):       { 0.000 3.200 }
Period(ns):         6.400
Sources:            { c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                 Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            5.333         6.400       1.067      GTPE2_CHANNEL_X0Y0  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            5.333         6.400       1.067      GTPE2_CHANNEL_X0Y0  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            5.333         6.400       1.067      GTPE2_CHANNEL_X0Y1  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt1_c2c_mgt_3p125g_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            5.333         6.400       1.067      GTPE2_CHANNEL_X0Y1  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt1_c2c_mgt_3p125g_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            5.333         6.400       1.067      GTPE2_CHANNEL_X0Y2  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt2_c2c_mgt_3p125g_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            5.333         6.400       1.067      GTPE2_CHANNEL_X0Y2  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt2_c2c_mgt_3p125g_i/gtpe2_i/TXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/RXUSRCLK  n/a            5.333         6.400       1.067      GTPE2_CHANNEL_X0Y3  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt3_c2c_mgt_3p125g_i/gtpe2_i/RXUSRCLK
Min Period        n/a     GTPE2_CHANNEL/TXUSRCLK  n/a            5.333         6.400       1.067      GTPE2_CHANNEL_X0Y3  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt3_c2c_mgt_3p125g_i/gtpe2_i/TXUSRCLK
Min Period        n/a     BUFG/I                  n/a            2.155         6.400       4.245      BUFGCTRL_X0Y19      c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1      n/a            1.249         6.400       5.151      MMCME2_ADV_X1Y2     c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1      n/a            213.360       6.400       206.960    MMCME2_ADV_X1Y2     c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X75Y4         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X75Y4         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X80Y3         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X80Y3         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X78Y5         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X78Y5         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X78Y1         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X78Y1         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X78Y3         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X78Y3         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X75Y4         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X75Y4         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/run_phase_alignment_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X80Y3         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X80Y3         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/rx_fsm_reset_done_int_s3_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X78Y5         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X78Y5         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/time_out_wait_bypass_reg/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X78Y1         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X78Y1         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[0]/C
High Pulse Width  Slow    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X78Y3         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C
High Pulse Width  Fast    FDRE/C                  n/a            0.500         3.200       2.700      SLICE_X78Y3         c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt0_rxresetfsm_i/wait_bypass_count_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.008ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.042ns  (logic 2.268ns (25.084%)  route 6.774ns (74.916%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 12.552 - 10.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.579     2.834    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X72Y75         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y75         FDRE (Prop_fdre_C_Q)         0.518     3.352 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/Q
                         net (fo=7, routed)           1.235     4.587    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/Q[7]
    SLICE_X71Y76         LUT4 (Prop_lut4_I1_O)        0.124     4.711 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_8/O
                         net (fo=2, routed)           0.640     5.351    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_8_n_1
    SLICE_X67Y72         LUT5 (Prop_lut5_I0_O)        0.124     5.475 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_7/O
                         net (fo=81, routed)          0.851     6.326    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.resp_select__0[0]
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.450 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s2_low_inst_i_2/O
                         net (fo=1, routed)           0.000     6.450    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[40]
    SLICE_X63Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     6.695 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     6.695    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l_41
    SLICE_X63Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     6.799 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s3_inst/O
                         net (fo=3, routed)           0.726     7.524    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rlast[0]
    SLICE_X63Y78         LUT6 (Prop_lut6_I1_O)        0.316     7.840 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[9]_i_2/O
                         net (fo=7, routed)           0.864     8.704    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.any_pop__1
    SLICE_X62Y84         LUT5 (Prop_lut5_I2_O)        0.117     8.821 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_7/O
                         net (fo=1, routed)           0.587     9.408    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_7_n_1
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.348     9.756 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_3/O
                         net (fo=2, routed)           0.584    10.340    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_3_n_1
    SLICE_X64Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.464 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=11, routed)          0.596    11.060    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_target_hot_i
    SLICE_X64Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.184 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_1/O
                         net (fo=8, routed)           0.691    11.876    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X65Y76         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.412    12.552    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X65Y76         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]/C
                         clock pessimism              0.229    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X65Y76         FDRE (Setup_fdre_C_R)       -0.429    12.198    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.198    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.042ns  (logic 2.268ns (25.084%)  route 6.774ns (74.916%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 12.552 - 10.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.579     2.834    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X72Y75         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y75         FDRE (Prop_fdre_C_Q)         0.518     3.352 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/Q
                         net (fo=7, routed)           1.235     4.587    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/Q[7]
    SLICE_X71Y76         LUT4 (Prop_lut4_I1_O)        0.124     4.711 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_8/O
                         net (fo=2, routed)           0.640     5.351    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_8_n_1
    SLICE_X67Y72         LUT5 (Prop_lut5_I0_O)        0.124     5.475 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_7/O
                         net (fo=81, routed)          0.851     6.326    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.resp_select__0[0]
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.450 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s2_low_inst_i_2/O
                         net (fo=1, routed)           0.000     6.450    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[40]
    SLICE_X63Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     6.695 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     6.695    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l_41
    SLICE_X63Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     6.799 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s3_inst/O
                         net (fo=3, routed)           0.726     7.524    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rlast[0]
    SLICE_X63Y78         LUT6 (Prop_lut6_I1_O)        0.316     7.840 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[9]_i_2/O
                         net (fo=7, routed)           0.864     8.704    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.any_pop__1
    SLICE_X62Y84         LUT5 (Prop_lut5_I2_O)        0.117     8.821 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_7/O
                         net (fo=1, routed)           0.587     9.408    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_7_n_1
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.348     9.756 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_3/O
                         net (fo=2, routed)           0.584    10.340    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_3_n_1
    SLICE_X64Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.464 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=11, routed)          0.596    11.060    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_target_hot_i
    SLICE_X64Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.184 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_1/O
                         net (fo=8, routed)           0.691    11.876    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X65Y76         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.412    12.552    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X65Y76         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]/C
                         clock pessimism              0.229    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X65Y76         FDRE (Setup_fdre_C_R)       -0.429    12.198    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.198    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.042ns  (logic 2.268ns (25.084%)  route 6.774ns (74.916%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 12.552 - 10.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.579     2.834    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X72Y75         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y75         FDRE (Prop_fdre_C_Q)         0.518     3.352 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/Q
                         net (fo=7, routed)           1.235     4.587    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/Q[7]
    SLICE_X71Y76         LUT4 (Prop_lut4_I1_O)        0.124     4.711 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_8/O
                         net (fo=2, routed)           0.640     5.351    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_8_n_1
    SLICE_X67Y72         LUT5 (Prop_lut5_I0_O)        0.124     5.475 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_7/O
                         net (fo=81, routed)          0.851     6.326    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.resp_select__0[0]
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.450 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s2_low_inst_i_2/O
                         net (fo=1, routed)           0.000     6.450    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[40]
    SLICE_X63Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     6.695 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     6.695    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l_41
    SLICE_X63Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     6.799 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s3_inst/O
                         net (fo=3, routed)           0.726     7.524    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rlast[0]
    SLICE_X63Y78         LUT6 (Prop_lut6_I1_O)        0.316     7.840 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[9]_i_2/O
                         net (fo=7, routed)           0.864     8.704    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.any_pop__1
    SLICE_X62Y84         LUT5 (Prop_lut5_I2_O)        0.117     8.821 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_7/O
                         net (fo=1, routed)           0.587     9.408    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_7_n_1
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.348     9.756 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_3/O
                         net (fo=2, routed)           0.584    10.340    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_3_n_1
    SLICE_X64Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.464 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=11, routed)          0.596    11.060    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_target_hot_i
    SLICE_X64Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.184 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_1/O
                         net (fo=8, routed)           0.691    11.876    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X65Y76         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.412    12.552    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X65Y76         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[6]/C
                         clock pessimism              0.229    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X65Y76         FDRE (Setup_fdre_C_R)       -0.429    12.198    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[6]
  -------------------------------------------------------------------
                         required time                         12.198    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.322ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.042ns  (logic 2.268ns (25.084%)  route 6.774ns (74.916%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 12.552 - 10.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.579     2.834    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X72Y75         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y75         FDRE (Prop_fdre_C_Q)         0.518     3.352 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/Q
                         net (fo=7, routed)           1.235     4.587    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/Q[7]
    SLICE_X71Y76         LUT4 (Prop_lut4_I1_O)        0.124     4.711 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_8/O
                         net (fo=2, routed)           0.640     5.351    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_8_n_1
    SLICE_X67Y72         LUT5 (Prop_lut5_I0_O)        0.124     5.475 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_7/O
                         net (fo=81, routed)          0.851     6.326    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.resp_select__0[0]
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.450 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s2_low_inst_i_2/O
                         net (fo=1, routed)           0.000     6.450    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[40]
    SLICE_X63Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     6.695 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     6.695    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l_41
    SLICE_X63Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     6.799 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s3_inst/O
                         net (fo=3, routed)           0.726     7.524    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rlast[0]
    SLICE_X63Y78         LUT6 (Prop_lut6_I1_O)        0.316     7.840 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[9]_i_2/O
                         net (fo=7, routed)           0.864     8.704    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.any_pop__1
    SLICE_X62Y84         LUT5 (Prop_lut5_I2_O)        0.117     8.821 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_7/O
                         net (fo=1, routed)           0.587     9.408    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_7_n_1
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.348     9.756 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_3/O
                         net (fo=2, routed)           0.584    10.340    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_3_n_1
    SLICE_X64Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.464 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=11, routed)          0.596    11.060    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_target_hot_i
    SLICE_X64Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.184 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_1/O
                         net (fo=8, routed)           0.691    11.876    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X65Y76         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.412    12.552    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X65Y76         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[7]/C
                         clock pessimism              0.229    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X65Y76         FDRE (Setup_fdre_C_R)       -0.429    12.198    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.198    
                         arrival time                         -11.876    
  -------------------------------------------------------------------
                         slack                                  0.322    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.851ns  (logic 2.268ns (25.626%)  route 6.583ns (74.374%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 12.552 - 10.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.579     2.834    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X72Y75         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y75         FDRE (Prop_fdre_C_Q)         0.518     3.352 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/Q
                         net (fo=7, routed)           1.235     4.587    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/Q[7]
    SLICE_X71Y76         LUT4 (Prop_lut4_I1_O)        0.124     4.711 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_8/O
                         net (fo=2, routed)           0.640     5.351    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_8_n_1
    SLICE_X67Y72         LUT5 (Prop_lut5_I0_O)        0.124     5.475 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_7/O
                         net (fo=81, routed)          0.851     6.326    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.resp_select__0[0]
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.450 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s2_low_inst_i_2/O
                         net (fo=1, routed)           0.000     6.450    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[40]
    SLICE_X63Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     6.695 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     6.695    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l_41
    SLICE_X63Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     6.799 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s3_inst/O
                         net (fo=3, routed)           0.726     7.524    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rlast[0]
    SLICE_X63Y78         LUT6 (Prop_lut6_I1_O)        0.316     7.840 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[9]_i_2/O
                         net (fo=7, routed)           0.864     8.704    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.any_pop__1
    SLICE_X62Y84         LUT5 (Prop_lut5_I2_O)        0.117     8.821 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_7/O
                         net (fo=1, routed)           0.587     9.408    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_7_n_1
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.348     9.756 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_3/O
                         net (fo=2, routed)           0.584    10.340    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_3_n_1
    SLICE_X64Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.464 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=11, routed)          0.596    11.060    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_target_hot_i
    SLICE_X64Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.184 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_1/O
                         net (fo=8, routed)           0.500    11.685    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X67Y76         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.412    12.552    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X67Y76         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]/C
                         clock pessimism              0.229    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X67Y76         FDRE (Setup_fdre_C_R)       -0.429    12.198    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[2]
  -------------------------------------------------------------------
                         required time                         12.198    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.851ns  (logic 2.268ns (25.626%)  route 6.583ns (74.374%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 12.552 - 10.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.579     2.834    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X72Y75         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y75         FDRE (Prop_fdre_C_Q)         0.518     3.352 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/Q
                         net (fo=7, routed)           1.235     4.587    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/Q[7]
    SLICE_X71Y76         LUT4 (Prop_lut4_I1_O)        0.124     4.711 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_8/O
                         net (fo=2, routed)           0.640     5.351    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_8_n_1
    SLICE_X67Y72         LUT5 (Prop_lut5_I0_O)        0.124     5.475 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_7/O
                         net (fo=81, routed)          0.851     6.326    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.resp_select__0[0]
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.450 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s2_low_inst_i_2/O
                         net (fo=1, routed)           0.000     6.450    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[40]
    SLICE_X63Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     6.695 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     6.695    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l_41
    SLICE_X63Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     6.799 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s3_inst/O
                         net (fo=3, routed)           0.726     7.524    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rlast[0]
    SLICE_X63Y78         LUT6 (Prop_lut6_I1_O)        0.316     7.840 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[9]_i_2/O
                         net (fo=7, routed)           0.864     8.704    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.any_pop__1
    SLICE_X62Y84         LUT5 (Prop_lut5_I2_O)        0.117     8.821 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_7/O
                         net (fo=1, routed)           0.587     9.408    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_7_n_1
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.348     9.756 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_3/O
                         net (fo=2, routed)           0.584    10.340    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_3_n_1
    SLICE_X64Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.464 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=11, routed)          0.596    11.060    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_target_hot_i
    SLICE_X64Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.184 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_1/O
                         net (fo=8, routed)           0.500    11.685    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X67Y76         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.412    12.552    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X67Y76         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]/C
                         clock pessimism              0.229    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X67Y76         FDRE (Setup_fdre_C_R)       -0.429    12.198    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[3]
  -------------------------------------------------------------------
                         required time                         12.198    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.851ns  (logic 2.268ns (25.626%)  route 6.583ns (74.374%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 12.552 - 10.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.579     2.834    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X72Y75         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y75         FDRE (Prop_fdre_C_Q)         0.518     3.352 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/Q
                         net (fo=7, routed)           1.235     4.587    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/Q[7]
    SLICE_X71Y76         LUT4 (Prop_lut4_I1_O)        0.124     4.711 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_8/O
                         net (fo=2, routed)           0.640     5.351    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_8_n_1
    SLICE_X67Y72         LUT5 (Prop_lut5_I0_O)        0.124     5.475 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_7/O
                         net (fo=81, routed)          0.851     6.326    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.resp_select__0[0]
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.450 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s2_low_inst_i_2/O
                         net (fo=1, routed)           0.000     6.450    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[40]
    SLICE_X63Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     6.695 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     6.695    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l_41
    SLICE_X63Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     6.799 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s3_inst/O
                         net (fo=3, routed)           0.726     7.524    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rlast[0]
    SLICE_X63Y78         LUT6 (Prop_lut6_I1_O)        0.316     7.840 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[9]_i_2/O
                         net (fo=7, routed)           0.864     8.704    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.any_pop__1
    SLICE_X62Y84         LUT5 (Prop_lut5_I2_O)        0.117     8.821 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_7/O
                         net (fo=1, routed)           0.587     9.408    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_7_n_1
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.348     9.756 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_3/O
                         net (fo=2, routed)           0.584    10.340    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_3_n_1
    SLICE_X64Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.464 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=11, routed)          0.596    11.060    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_target_hot_i
    SLICE_X64Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.184 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_1/O
                         net (fo=8, routed)           0.500    11.685    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X67Y76         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.412    12.552    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X67Y76         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]/C
                         clock pessimism              0.229    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X67Y76         FDRE (Setup_fdre_C_R)       -0.429    12.198    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.198    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.851ns  (logic 2.268ns (25.626%)  route 6.583ns (74.374%))
  Logic Levels:           10  (LUT2=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 12.552 - 10.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.579     2.834    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X72Y75         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y75         FDRE (Prop_fdre_C_Q)         0.518     3.352 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/Q
                         net (fo=7, routed)           1.235     4.587    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/Q[7]
    SLICE_X71Y76         LUT4 (Prop_lut4_I1_O)        0.124     4.711 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_8/O
                         net (fo=2, routed)           0.640     5.351    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_8_n_1
    SLICE_X67Y72         LUT5 (Prop_lut5_I0_O)        0.124     5.475 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_7/O
                         net (fo=81, routed)          0.851     6.326    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.resp_select__0[0]
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.450 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s2_low_inst_i_2/O
                         net (fo=1, routed)           0.000     6.450    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[40]
    SLICE_X63Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     6.695 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     6.695    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l_41
    SLICE_X63Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     6.799 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s3_inst/O
                         net (fo=3, routed)           0.726     7.524    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rlast[0]
    SLICE_X63Y78         LUT6 (Prop_lut6_I1_O)        0.316     7.840 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[9]_i_2/O
                         net (fo=7, routed)           0.864     8.704    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.any_pop__1
    SLICE_X62Y84         LUT5 (Prop_lut5_I2_O)        0.117     8.821 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_7/O
                         net (fo=1, routed)           0.587     9.408    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_7_n_1
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.348     9.756 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_3/O
                         net (fo=2, routed)           0.584    10.340    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_3_n_1
    SLICE_X64Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.464 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=11, routed)          0.596    11.060    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_target_hot_i
    SLICE_X64Y76         LUT2 (Prop_lut2_I0_O)        0.124    11.184 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[7]_i_1/O
                         net (fo=8, routed)           0.500    11.685    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[0]_0
    SLICE_X67Y76         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.412    12.552    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X67Y76         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]/C
                         clock pessimism              0.229    12.781    
                         clock uncertainty           -0.154    12.627    
    SLICE_X67Y76         FDRE (Setup_fdre_C_R)       -0.429    12.198    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[5]
  -------------------------------------------------------------------
                         required time                         12.198    
                         arrival time                         -11.685    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.630ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.916ns  (logic 2.264ns (25.393%)  route 6.652ns (74.607%))
  Logic Levels:           10  (LUT3=1 LUT4=1 LUT5=2 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.551ns = ( 12.551 - 10.000 ) 
    Source Clock Delay      (SCD):    2.834ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.579     2.834    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/aclk
    SLICE_X72Y75         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y75         FDRE (Prop_fdre_C_Q)         0.518     3.352 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/chosen_reg[7]/Q
                         net (fo=7, routed)           1.235     4.587    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/Q[7]
    SLICE_X71Y76         LUT4 (Prop_lut4_I1_O)        0.124     4.711 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_8/O
                         net (fo=2, routed)           0.640     5.351    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_8_n_1
    SLICE_X67Y72         LUT5 (Prop_lut5_I0_O)        0.124     5.475 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[0].muxf_s2_low_inst_i_7/O
                         net (fo=81, routed)          0.851     6.326    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.resp_select__0[0]
    SLICE_X63Y76         LUT6 (Prop_lut6_I3_O)        0.124     6.450 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s2_low_inst_i_2/O
                         net (fo=1, routed)           0.000     6.450    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/f_mux4_return[40]
    SLICE_X63Y76         MUXF7 (Prop_muxf7_I1_O)      0.245     6.695 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s2_low_inst/O
                         net (fo=1, routed)           0.000     6.695    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.l_41
    SLICE_X63Y76         MUXF8 (Prop_muxf8_I0_O)      0.104     6.799 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_fpga.genblk2_0.gen_mux_9_12[41].muxf_s3_inst/O
                         net (fo=3, routed)           0.726     7.524    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/s_axi_rlast[0]
    SLICE_X63Y78         LUT6 (Prop_lut6_I1_O)        0.316     7.840 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.active_cnt[9]_i_2/O
                         net (fo=7, routed)           0.864     8.704    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.any_pop__1
    SLICE_X62Y84         LUT5 (Prop_lut5_I2_O)        0.117     8.821 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_7/O
                         net (fo=1, routed)           0.587     9.408    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_7_n_1
    SLICE_X64Y81         LUT6 (Prop_lut6_I0_O)        0.348     9.756 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_3/O
                         net (fo=2, routed)           0.584    10.340    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_3_n_1
    SLICE_X64Y79         LUT6 (Prop_lut6_I2_O)        0.124    10.464 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.s_ready_i[0]_i_1/O
                         net (fo=11, routed)          0.596    11.060    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/m_target_hot_i
    SLICE_X64Y76         LUT3 (Prop_lut3_I1_O)        0.120    11.180 r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/gen_no_arbiter.m_target_hot_i[8]_i_1/O
                         net (fo=1, routed)           0.570    11.750    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[8]_3
    SLICE_X63Y76         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.411    12.551    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/aclk
    SLICE_X63Y76         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[8]/C
                         clock pessimism              0.229    12.780    
                         clock uncertainty           -0.154    12.626    
    SLICE_X63Y76         FDRE (Setup_fdre_C_D)       -0.246    12.380    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_no_arbiter.m_target_hot_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.380    
                         arrival time                         -11.750    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.597ns  (logic 0.456ns (5.304%)  route 8.141ns (94.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.843ns = ( 12.843 - 10.000 ) 
    Source Clock Delay      (SCD):    2.920ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.665     2.920    <hidden>
    SLICE_X9Y7           FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDRE (Prop_fdre_C_Q)         0.456     3.376 r  <hidden>
                         net (fo=32, routed)          8.141    11.517    <hidden>
    RAMB36_X4Y21         RAMB36E1                                     r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.702    12.842    <hidden>
    RAMB36_X4Y21         RAMB36E1                                     r  <hidden>
                         clock pessimism              0.115    12.957    
                         clock uncertainty           -0.154    12.803    
    RAMB36_X4Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    12.237    <hidden>
  -------------------------------------------------------------------
                         required time                         12.237    
                         arrival time                         -11.517    
  -------------------------------------------------------------------
                         slack                                  0.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.008ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.841%)  route 0.180ns (49.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.885ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.556     0.885    design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X61Y97         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDRE (Prop_fdre_C_Q)         0.141     1.026 r  design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.180     1.205    design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_1_[10]
    SLICE_X59Y98         LUT3 (Prop_lut3_I2_O)        0.045     1.250 r  design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i[10]_i_1__1/O
                         net (fo=1, routed)           0.000     1.250    design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer[10]
    SLICE_X59Y98         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.828     1.188    design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X59Y98         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[10]/C
                         clock pessimism             -0.036     1.152    
    SLICE_X59Y98         FDRE (Hold_fdre_C_D)         0.091     1.243    design_1_i/cpu/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.250    
  -------------------------------------------------------------------
                         slack                                  0.008    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/PROBE_PIPE.shift_probes_reg[4][10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/system_ila_0/inst/ila_lib/inst/PROBE_PIPE.shift_probes_reg[5][10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.985%)  route 0.212ns (60.015%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.557     0.886    design_1_i/system_ila_0/inst/ila_lib/inst/clk1x
    SLICE_X60Y36         FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/PROBE_PIPE.shift_probes_reg[4][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y36         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/system_ila_0/inst/ila_lib/inst/PROBE_PIPE.shift_probes_reg[4][10]/Q
                         net (fo=1, routed)           0.212     1.238    design_1_i/system_ila_0/inst/ila_lib/inst/PROBE_PIPE.shift_probes[4][10]
    SLICE_X59Y33         FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/PROBE_PIPE.shift_probes_reg[5][10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.829     1.189    design_1_i/system_ila_0/inst/ila_lib/inst/clk1x
    SLICE_X59Y33         FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/PROBE_PIPE.shift_probes_reg[5][10]/C
                         clock pessimism             -0.036     1.153    
    SLICE_X59Y33         FDRE (Hold_fdre_C_D)         0.071     1.224    design_1_i/system_ila_0/inst/ila_lib/inst/PROBE_PIPE.shift_probes_reg[5][10]
  -------------------------------------------------------------------
                         required time                         -1.224    
                         arrival time                           1.238    
  -------------------------------------------------------------------
                         slack                                  0.014    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.661%)  route 0.215ns (60.339%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.171ns
    Source Clock Delay      (SCD):    0.873ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.544     0.873    design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X55Y73         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y73         FDRE (Prop_fdre_C_Q)         0.141     1.014 r  design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[55]/Q
                         net (fo=1, routed)           0.215     1.228    design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[5]_0[18]
    SLICE_X61Y74         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.811     1.171    design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X61Y74         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                         clock pessimism             -0.036     1.135    
    SLICE_X61Y74         FDRE (Hold_fdre_C_D)         0.076     1.211    design_1_i/cpu/ps7_0_axi_periph/m09_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.228    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/system_ila_0/inst/ila_lib/inst/PROBE_PIPE.shift_probes_reg[5][111]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            <hidden>
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.465%)  route 0.173ns (57.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.561     0.890    design_1_i/system_ila_0/inst/ila_lib/inst/clk1x
    SLICE_X59Y33         FDRE                                         r  design_1_i/system_ila_0/inst/ila_lib/inst/PROBE_PIPE.shift_probes_reg[5][111]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y33         FDRE (Prop_fdre_C_Q)         0.128     1.018 r  design_1_i/system_ila_0/inst/ila_lib/inst/PROBE_PIPE.shift_probes_reg[5][111]/Q
                         net (fo=2, routed)           0.173     1.191    <hidden>
    SLICE_X61Y35         FDRE                                         r  <hidden>
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.827     1.187    <hidden>
    SLICE_X61Y35         FDRE                                         r  <hidden>
                         clock pessimism             -0.036     1.151    
    SLICE_X61Y35         FDRE (Hold_fdre_C_D)         0.017     1.168    <hidden>
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.191    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[54]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.226ns (58.555%)  route 0.160ns (41.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.563     0.892    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X68Y49         FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[54]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y49         FDRE (Prop_fdre_C_Q)         0.128     1.020 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg[54]/Q
                         net (fo=1, routed)           0.160     1.179    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer_reg_n_1_[54]
    SLICE_X68Y50         LUT3 (Prop_lut3_I2_O)        0.098     1.277 r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i[54]_i_1/O
                         net (fo=1, routed)           0.000     1.277    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/skid_buffer[54]
    SLICE_X68Y50         FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.829     1.189    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/aclk
    SLICE_X68Y50         FDRE                                         r  design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[54]/C
                         clock pessimism             -0.031     1.158    
    SLICE_X68Y50         FDRE (Hold_fdre_C_D)         0.092     1.250    design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/m_payload_i_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.250    
                         arrival time                           1.277    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.125%)  route 0.202ns (58.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.884ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.555     0.884    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/s_axi_lite_aclk
    SLICE_X63Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141     1.025 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/data_concat_reg[25]/Q
                         net (fo=2, routed)           0.202     1.226    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.reg1_reg[64]_0[25]
    SLICE_X59Y58         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/s_axi_lite_aclk
    SLICE_X59Y58         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[25]/C
                         clock pessimism             -0.036     1.150    
    SLICE_X59Y58         FDRE (Hold_fdre_C_D)         0.047     1.197    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.197    
                         arrival time                           1.226    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.141ns (38.185%)  route 0.228ns (61.815%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.553     0.882    design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X57Y87         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y87         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/cpu/ps7_0_axi_periph/m08_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.228     1.251    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/D[6]
    SLICE_X60Y84         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.821     1.181    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/aclk
    SLICE_X60Y84         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[6]/C
                         clock pessimism             -0.036     1.145    
    SLICE_X60Y84         FDRE (Hold_fdre_C_D)         0.076     1.221    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_1/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_payload_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.251    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.490%)  route 0.225ns (61.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X60Y90         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y90         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/cpu/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[19]/Q
                         net (fo=2, routed)           0.225     1.249    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/m_axi_rdata[19]
    SLICE_X59Y88         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.825     1.185    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/aclk
    SLICE_X59Y88         FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[19]/C
                         clock pessimism             -0.036     1.149    
    SLICE_X59Y88         FDRE (Hold_fdre_C_D)         0.070     1.219    design_1_i/cpu/ps7_0_axi_periph/tier2_xbar_0/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/skid_buffer_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.219    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.682%)  route 0.212ns (62.318%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.257ns
    Source Clock Delay      (SCD):    0.956ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.627     0.956    design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X60Y121        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y121        FDRE (Prop_fdre_C_Q)         0.128     1.084 r  design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/Q
                         net (fo=1, routed)           0.212     1.296    design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[4]
    SLICE_X58Y124        SRL16E                                       r  design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.897     1.257    design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X58Y124        SRL16E                                       r  design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4/CLK
                         clock pessimism             -0.040     1.217    
    SLICE_X58Y124        SRL16E (Hold_srl16e_CLK_D)
                                                      0.048     1.265    design_1_i/cpu/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.296    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.209ns (48.629%)  route 0.221ns (51.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.194ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.557     0.886    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/s_axi_lite_aclk
    SLICE_X70Y50         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y50         FDRE (Prop_fdre_C_Q)         0.164     1.050 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg[16]/Q
                         net (fo=2, routed)           0.221     1.270    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/nxtdesc_int_reg_n_1_[16]
    SLICE_X72Y47         LUT4 (Prop_lut4_I3_O)        0.045     1.315 r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_PNTR_FOR_CH2.ch2_fetch_address_i[16]_i_1/O
                         net (fo=1, routed)           0.000     1.315    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[31]_1[10]
    SLICE_X72Y47         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.834     1.194    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/s_axi_lite_aclk
    SLICE_X72Y47         FDRE                                         r  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[16]/C
                         clock pessimism             -0.031     1.163    
    SLICE_X72Y47         FDRE (Hold_fdre_C_D)         0.121     1.284    design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_MNGR/I_FTCH_PNTR_MNGR/GEN_PNTR_FOR_CH2.ch2_fetch_address_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.315    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin               Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            6.400         10.000      3.600      GTPE2_CHANNEL_X0Y0  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            6.400         10.000      3.600      GTPE2_CHANNEL_X0Y1  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt1_c2c_mgt_3p125g_i/gtpe2_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            6.400         10.000      3.600      GTPE2_CHANNEL_X0Y2  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt2_c2c_mgt_3p125g_i/gtpe2_i/DRPCLK
Min Period        n/a     GTPE2_CHANNEL/DRPCLK  n/a            6.400         10.000      3.600      GTPE2_CHANNEL_X0Y3  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt3_c2c_mgt_3p125g_i/gtpe2_i/DRPCLK
Min Period        n/a     XADC/DCLK             n/a            4.000         10.000      6.000      XADC_X0Y0           design_1_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.944         10.000      7.056      RAMB36_X3Y10        design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.944         10.000      7.056      RAMB36_X3Y10        design_1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.944         10.000      7.056      RAMB36_X2Y19        design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK    n/a            2.944         10.000      7.056      RAMB36_X2Y19        design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK    n/a            2.944         10.000      7.056      RAMB36_X2Y18        design_1_i/cpu/ps7_0_axi_periph/s00_couplers/s00_data_fifo/inst/gen_fifo.fifo_gen_inst/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.250         5.000       3.750      SLICE_X34Y73        design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.250         5.000       3.750      SLICE_X34Y73        design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.250         5.000       3.750      SLICE_X34Y73        design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.250         5.000       3.750      SLICE_X34Y73        design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.250         5.000       3.750      SLICE_X34Y73        design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.250         5.000       3.750      SLICE_X34Y73        design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.250         5.000       3.750      SLICE_X34Y73        design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.250         5.000       3.750      SLICE_X34Y73        design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK            n/a            1.250         5.000       3.750      SLICE_X34Y73        design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK            n/a            1.250         5.000       3.750      SLICE_X34Y73        design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            1.250         5.000       3.750      SLICE_X34Y73        design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            1.250         5.000       3.750      SLICE_X34Y73        design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            1.250         5.000       3.750      SLICE_X34Y73        design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            1.250         5.000       3.750      SLICE_X34Y73        design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            1.250         5.000       3.750      SLICE_X34Y73        design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            1.250         5.000       3.750      SLICE_X34Y73        design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            1.250         5.000       3.750      SLICE_X34Y73        design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            1.250         5.000       3.750      SLICE_X34Y73        design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK            n/a            1.250         5.000       3.750      SLICE_X34Y73        design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK            n/a            1.250         5.000       3.750      SLICE_X34Y73        design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       30.973ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       38.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.973ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
                            (falling edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        8.724ns  (logic 1.868ns (21.412%)  route 6.856ns (78.588%))
  Logic Levels:           8  (LUT1=1 LUT2=1 LUT3=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.889ns = ( 46.889 - 40.000 ) 
    Source Clock Delay      (SCD):    7.892ns
    Clock Pessimism Removal (CPR):    0.822ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595     2.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518     3.368 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788     6.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.257 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.635     7.892    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X58Y1          FDCE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y1          FDCE (Prop_fdce_C_Q)         0.478     8.370 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/Q
                         net (fo=4, routed)           1.071     9.441    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/instr_reg[5]
    SLICE_X54Y1          LUT6 (Prop_lut6_I0_O)        0.296     9.737 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/user_code_sel_inferred__1/i_/O
                         net (fo=12, routed)          1.358    11.095    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SEL
    SLICE_X58Y4          LUT2 (Prop_lut2_I0_O)        0.146    11.241 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.831    12.072    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X58Y5          LUT5 (Prop_lut5_I0_O)        0.328    12.400 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=35, routed)          1.388    13.788    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLICE_X54Y3          LUT3 (Prop_lut3_I1_O)        0.124    13.912 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, routed)           0.161    14.073    design_1_i/dbg/debug_bridge_1/inst/lut_buffer/inst/tdo_i
    SLICE_X54Y3          LUT1 (Prop_lut1_I0_O)        0.124    14.197 r  design_1_i/dbg/debug_bridge_1/inst/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           0.656    14.853    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X58Y1          LUT6 (Prop_lut6_I5_O)        0.124    14.977 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdo_INST_0/O
                         net (fo=1, routed)           0.580    15.556    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo
    SLICE_X57Y1          LUT5 (Prop_lut5_I1_O)        0.124    15.680 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo_inferred_i_1/O
                         net (fo=1, routed)           0.811    16.492    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/dr_tdo
    SLICE_X64Y6          LUT3 (Prop_lut3_I2_O)        0.124    16.616 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge_inferred_i_1/O
                         net (fo=1, routed)           0.000    16.616    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/tdo_rise_edge
    SLICE_X64Y6          FDCE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    41.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    41.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    42.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    42.982 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    45.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    45.449 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.440    46.889    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/REG_O_reg[5]
    SLICE_X64Y6          FDCE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C  (IS_INVERTED)
                         clock pessimism              0.822    47.711    
                         clock uncertainty           -0.154    47.557    
    SLICE_X64Y6          FDCE (Setup_fdce_C_D)        0.032    47.589    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg
  -------------------------------------------------------------------
                         required time                         47.589    
                         arrival time                         -16.616    
  -------------------------------------------------------------------
                         slack                                 30.973    

Slack (MET) :             33.395ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        6.302ns  (logic 1.183ns (18.771%)  route 5.119ns (81.229%))
  Logic Levels:           4  (LUT1=1 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.889ns = ( 86.889 - 80.000 ) 
    Source Clock Delay      (SCD):    7.869ns = ( 47.869 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.923ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.612    47.869    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X63Y1          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.459    48.328 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          1.809    50.137    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.148    50.285 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.831    51.116    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X58Y5          LUT5 (Prop_lut5_I0_O)        0.328    51.444 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_bscanid_en[0]_INST_0/O
                         net (fo=35, routed)          1.388    52.831    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/bscanid_en
    SLICE_X54Y3          LUT3 (Prop_lut3_I1_O)        0.124    52.955 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/tdo_INST_0/O
                         net (fo=1, routed)           0.161    53.116    design_1_i/dbg/debug_bridge_1/inst/lut_buffer/inst/tdo_i
    SLICE_X54Y3          LUT1 (Prop_lut1_I0_O)        0.124    53.240 r  design_1_i/dbg/debug_bridge_1/inst/lut_buffer/inst/u_tdo/O
                         net (fo=2, routed)           0.931    54.171    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_tdo[0]
    SLICE_X65Y3          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.440    86.889    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y3          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[31]/C
                         clock pessimism              0.923    87.812    
                         clock uncertainty           -0.154    87.658    
    SLICE_X65Y3          FDRE (Setup_fdre_C_D)       -0.092    87.566    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/temp_curid_reg[31]
  -------------------------------------------------------------------
                         required time                         87.566    
                         arrival time                         -54.171    
  -------------------------------------------------------------------
                         slack                                 33.395    

Slack (MET) :             33.411ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.872ns  (logic 1.183ns (20.147%)  route 4.689ns (79.853%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.912ns = ( 86.912 - 80.000 ) 
    Source Clock Delay      (SCD):    7.869ns = ( 47.869 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.822ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.612    47.869    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X63Y1          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.459    48.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          1.809    50.137    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.148    50.285 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.846    51.131    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X56Y4          LUT5 (Prop_lut5_I4_O)        0.328    51.459 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.819    52.278    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.124    52.402 f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.573    52.975    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X55Y6          LUT5 (Prop_lut5_I4_O)        0.124    53.099 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.642    53.741    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X56Y3          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.463    86.912    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/tck
    SLICE_X56Y3          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]/C
                         clock pessimism              0.822    87.734    
                         clock uncertainty           -0.154    87.580    
    SLICE_X56Y3          FDRE (Setup_fdre_C_R)       -0.429    87.151    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[0]
  -------------------------------------------------------------------
                         required time                         87.151    
                         arrival time                         -53.741    
  -------------------------------------------------------------------
                         slack                                 33.411    

Slack (MET) :             33.411ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.872ns  (logic 1.183ns (20.147%)  route 4.689ns (79.853%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.912ns = ( 86.912 - 80.000 ) 
    Source Clock Delay      (SCD):    7.869ns = ( 47.869 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.822ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.612    47.869    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X63Y1          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.459    48.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          1.809    50.137    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.148    50.285 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.846    51.131    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X56Y4          LUT5 (Prop_lut5_I4_O)        0.328    51.459 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.819    52.278    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.124    52.402 f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.573    52.975    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X55Y6          LUT5 (Prop_lut5_I4_O)        0.124    53.099 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.642    53.741    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X56Y3          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.463    86.912    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/tck
    SLICE_X56Y3          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]/C
                         clock pessimism              0.822    87.734    
                         clock uncertainty           -0.154    87.580    
    SLICE_X56Y3          FDRE (Setup_fdre_C_R)       -0.429    87.151    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[1]
  -------------------------------------------------------------------
                         required time                         87.151    
                         arrival time                         -53.741    
  -------------------------------------------------------------------
                         slack                                 33.411    

Slack (MET) :             33.411ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.872ns  (logic 1.183ns (20.147%)  route 4.689ns (79.853%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.912ns = ( 86.912 - 80.000 ) 
    Source Clock Delay      (SCD):    7.869ns = ( 47.869 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.822ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.612    47.869    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X63Y1          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.459    48.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          1.809    50.137    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.148    50.285 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.846    51.131    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X56Y4          LUT5 (Prop_lut5_I4_O)        0.328    51.459 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.819    52.278    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.124    52.402 f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.573    52.975    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X55Y6          LUT5 (Prop_lut5_I4_O)        0.124    53.099 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.642    53.741    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X56Y3          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.463    86.912    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/tck
    SLICE_X56Y3          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]/C
                         clock pessimism              0.822    87.734    
                         clock uncertainty           -0.154    87.580    
    SLICE_X56Y3          FDRE (Setup_fdre_C_R)       -0.429    87.151    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[2]
  -------------------------------------------------------------------
                         required time                         87.151    
                         arrival time                         -53.741    
  -------------------------------------------------------------------
                         slack                                 33.411    

Slack (MET) :             33.411ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.872ns  (logic 1.183ns (20.147%)  route 4.689ns (79.853%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.912ns = ( 86.912 - 80.000 ) 
    Source Clock Delay      (SCD):    7.869ns = ( 47.869 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.822ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.612    47.869    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X63Y1          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.459    48.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          1.809    50.137    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.148    50.285 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.846    51.131    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X56Y4          LUT5 (Prop_lut5_I4_O)        0.328    51.459 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.819    52.278    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.124    52.402 f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.573    52.975    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X55Y6          LUT5 (Prop_lut5_I4_O)        0.124    53.099 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.642    53.741    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X56Y3          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.463    86.912    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/tck
    SLICE_X56Y3          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.822    87.734    
                         clock uncertainty           -0.154    87.580    
    SLICE_X56Y3          FDRE (Setup_fdre_C_R)       -0.429    87.151    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         87.151    
                         arrival time                         -53.741    
  -------------------------------------------------------------------
                         slack                                 33.411    

Slack (MET) :             33.411ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.872ns  (logic 1.183ns (20.147%)  route 4.689ns (79.853%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.912ns = ( 86.912 - 80.000 ) 
    Source Clock Delay      (SCD):    7.869ns = ( 47.869 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.822ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.612    47.869    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X63Y1          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.459    48.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          1.809    50.137    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.148    50.285 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.846    51.131    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X56Y4          LUT5 (Prop_lut5_I4_O)        0.328    51.459 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.819    52.278    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.124    52.402 f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.573    52.975    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X55Y6          LUT5 (Prop_lut5_I4_O)        0.124    53.099 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.642    53.741    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X56Y3          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.463    86.912    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/tck
    SLICE_X56Y3          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.822    87.734    
                         clock uncertainty           -0.154    87.580    
    SLICE_X56Y3          FDRE (Setup_fdre_C_R)       -0.429    87.151    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         87.151    
                         arrival time                         -53.741    
  -------------------------------------------------------------------
                         slack                                 33.411    

Slack (MET) :             33.411ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.872ns  (logic 1.183ns (20.147%)  route 4.689ns (79.853%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.912ns = ( 86.912 - 80.000 ) 
    Source Clock Delay      (SCD):    7.869ns = ( 47.869 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.822ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.612    47.869    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X63Y1          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.459    48.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          1.809    50.137    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.148    50.285 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.846    51.131    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X56Y4          LUT5 (Prop_lut5_I4_O)        0.328    51.459 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.819    52.278    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X55Y4          LUT4 (Prop_lut4_I1_O)        0.124    52.402 f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.573    52.975    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X55Y6          LUT5 (Prop_lut5_I4_O)        0.124    53.099 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.642    53.741    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X56Y3          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.463    86.912    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/tck
    SLICE_X56Y3          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.822    87.734    
                         clock uncertainty           -0.154    87.580    
    SLICE_X56Y3          FDRE (Setup_fdre_C_R)       -0.429    87.151    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         87.151    
                         arrival time                         -53.741    
  -------------------------------------------------------------------
                         slack                                 33.411    

Slack (MET) :             33.668ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.409ns  (logic 1.087ns (20.096%)  route 4.322ns (79.904%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.915ns = ( 86.915 - 80.000 ) 
    Source Clock Delay      (SCD):    7.869ns = ( 47.869 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.822ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.612    47.869    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X63Y1          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.459    48.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          1.809    50.137    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.148    50.285 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.846    51.131    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X56Y4          LUT5 (Prop_lut5_I4_O)        0.328    51.459 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.819    52.278    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X55Y4          LUT4 (Prop_lut4_I0_O)        0.152    52.430 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.848    53.278    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X52Y8          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.466    86.915    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X52Y8          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]/C
                         clock pessimism              0.822    87.737    
                         clock uncertainty           -0.154    87.583    
    SLICE_X52Y8          FDRE (Setup_fdre_C_R)       -0.637    86.946    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[4]
  -------------------------------------------------------------------
                         required time                         86.946    
                         arrival time                         -53.278    
  -------------------------------------------------------------------
                         slack                                 33.668    

Slack (MET) :             33.668ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        5.409ns  (logic 1.087ns (20.096%)  route 4.322ns (79.904%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.915ns = ( 86.915 - 80.000 ) 
    Source Clock Delay      (SCD):    7.869ns = ( 47.869 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.822ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.612    47.869    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X63Y1          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.459    48.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/SHIFTDR_O_reg/Q
                         net (fo=35, routed)          1.809    50.137    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/SHIFTDR_O
    SLICE_X58Y4          LUT2 (Prop_lut2_I1_O)        0.148    50.285 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/shift_INST_0/O
                         net (fo=37, routed)          0.846    51.131    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_shift
    SLICE_X56Y4          LUT5 (Prop_lut5_I4_O)        0.328    51.459 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=4, routed)           0.819    52.278    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[7]
    SLICE_X55Y4          LUT4 (Prop_lut4_I0_O)        0.152    52.430 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en[7]_i_1/O
                         net (fo=4, routed)           0.848    53.278    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[7]_0
    SLICE_X52Y8          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.466    86.915    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X52Y8          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]/C
                         clock pessimism              0.822    87.737    
                         clock uncertainty           -0.154    87.583    
    SLICE_X52Y8          FDRE (Setup_fdre_C_R)       -0.637    86.946    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[5]
  -------------------------------------------------------------------
                         required time                         86.946    
                         arrival time                         -53.278    
  -------------------------------------------------------------------
                         slack                                 33.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.141ns (34.835%)  route 0.264ns (65.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.274ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.795ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.561     2.795    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y2          FDRE (Prop_fdre_C_Q)         0.141     2.936 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/Q
                         net (fo=2, routed)           0.264     3.200    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[4]
    SLICE_X52Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.840     3.599    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[4]/C
                         clock pessimism             -0.529     3.069    
    SLICE_X52Y2          FDRE (Hold_fdre_C_D)         0.071     3.140    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.140    
                         arrival time                           3.200    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.825%)  route 0.242ns (63.175%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.560     2.794    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.141     2.935 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/Q
                         net (fo=2, routed)           0.242     3.177    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]
    SLICE_X53Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.840     3.599    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X53Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[5]/C
                         clock pessimism             -0.529     3.069    
    SLICE_X53Y2          FDRE (Hold_fdre_C_D)         0.047     3.116    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.116    
                         arrival time                           3.177    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.224%)  route 0.259ns (64.776%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.560     2.794    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.141     2.935 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/Q
                         net (fo=2, routed)           0.259     3.194    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[0]
    SLICE_X52Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.840     3.599    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[0]/C
                         clock pessimism             -0.529     3.069    
    SLICE_X52Y2          FDRE (Hold_fdre_C_D)         0.047     3.116    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.116    
                         arrival time                           3.194    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.141ns (34.921%)  route 0.263ns (65.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.275ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.599ns
    Source Clock Delay      (SCD):    2.794ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.560     2.794    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y2          FDRE (Prop_fdre_C_Q)         0.141     2.935 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/Q
                         net (fo=2, routed)           0.263     3.198    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[3]
    SLICE_X52Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.840     3.599    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X52Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[3]/C
                         clock pessimism             -0.529     3.069    
    SLICE_X52Y2          FDRE (Hold_fdre_C_D)         0.047     3.116    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.116    
                         arrival time                           3.198    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.212%)  route 0.401ns (75.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.565     2.799    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.128     2.927 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.401     3.328    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X62Y7          RAMD32                                       r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.829     3.588    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y7          RAMD32                                       r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.529     3.058    
    SLICE_X62Y7          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     3.245    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -3.245    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.212%)  route 0.401ns (75.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.565     2.799    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.128     2.927 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.401     3.328    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X62Y7          RAMD32                                       r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.829     3.588    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y7          RAMD32                                       r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.529     3.058    
    SLICE_X62Y7          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     3.245    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.245    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.212%)  route 0.401ns (75.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.565     2.799    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.128     2.927 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.401     3.328    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X62Y7          RAMD32                                       r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.829     3.588    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y7          RAMD32                                       r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.529     3.058    
    SLICE_X62Y7          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     3.245    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -3.245    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.212%)  route 0.401ns (75.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.565     2.799    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.128     2.927 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.401     3.328    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X62Y7          RAMD32                                       r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.829     3.588    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y7          RAMD32                                       r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.529     3.058    
    SLICE_X62Y7          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     3.245    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.245    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.212%)  route 0.401ns (75.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.565     2.799    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.128     2.927 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.401     3.328    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X62Y7          RAMD32                                       r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.829     3.588    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y7          RAMD32                                       r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.529     3.058    
    SLICE_X62Y7          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     3.245    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -3.245    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.128ns (24.212%)  route 0.401ns (75.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.799ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.565     2.799    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X56Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y7          FDCE (Prop_fdce_C_Q)         0.128     2.927 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/Q
                         net (fo=26, routed)          0.401     3.328    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD3
    SLICE_X62Y7          RAMD32                                       r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.829     3.588    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y7          RAMD32                                       r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.529     3.058    
    SLICE_X62Y7          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.187     3.245    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.245    
                         arrival time                           3.328    
  -------------------------------------------------------------------
                         slack                                  0.082    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         80.000      77.845     BUFGCTRL_X0Y2  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         80.000      79.000     SLICE_X58Y0    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X54Y0    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X54Y0    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X55Y1    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X55Y1    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X55Y1    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X55Y1    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X56Y1    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         80.000      79.000     SLICE_X56Y1    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[17]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X58Y7    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X58Y7    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X58Y7    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X58Y7    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X58Y7    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X58Y7    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X58Y7    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X58Y7    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X58Y7    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X58Y7    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X58Y7    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X58Y7    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X58Y7    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X58Y7    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X58Y7    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X58Y7    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X58Y7    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X58Y7    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X58Y7    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         40.000      38.750     SLICE_X58Y7    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.653ns  (logic 2.041ns (43.865%)  route 2.612ns (56.135%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 7.743 - 5.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.797     3.052    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y144        FDSE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y144        FDSE (Prop_fdse_C_Q)         0.518     3.570 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[0]/Q
                         net (fo=18, routed)          0.498     4.068    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[0]
    SLICE_X38Y144        LUT2 (Prop_lut2_I0_O)        0.124     4.192 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_2/O
                         net (fo=3, routed)           0.978     5.170    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]_0
    SLICE_X53Y143        LUT5 (Prop_lut5_I1_O)        0.124     5.294 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_5/O
                         net (fo=22, routed)          0.675     5.969    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X52Y143        LUT4 (Prop_lut4_I3_O)        0.124     6.093 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                         net (fo=1, routed)           0.000     6.093    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_0[0]
    SLICE_X52Y143        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.625 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.625    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_1
    SLICE_X52Y144        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.938 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_3/O[3]
                         net (fo=1, routed)           0.461     7.399    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    SLICE_X54Y144        LUT3 (Prop_lut3_I0_O)        0.306     7.705 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_2/O
                         net (fo=1, routed)           0.000     7.705    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    SLICE_X54Y144        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049     6.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.140 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.603     7.743    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X54Y144        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.247     7.990    
                         clock uncertainty           -0.083     7.907    
    SLICE_X54Y144        FDRE (Setup_fdre_C_D)        0.079     7.986    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                          7.986    
                         arrival time                          -7.705    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 2.317ns (56.005%)  route 1.820ns (43.995%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 7.747 - 5.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.797     3.052    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y143        SRL16E                                       r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y143        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.669 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/Q
                         net (fo=1, routed)           0.575     5.244    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4_n_1
    SLICE_X39Y142        LUT4 (Prop_lut4_I1_O)        0.328     5.572 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4/O
                         net (fo=1, routed)           0.292     5.863    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4_n_1
    SLICE_X36Y142        LUT5 (Prop_lut5_I4_O)        0.124     5.987 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.458     6.445    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_1
    SLICE_X33Y142        LUT5 (Prop_lut5_I4_O)        0.124     6.569 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=3, routed)           0.166     6.735    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X33Y142        LUT2 (Prop_lut2_I1_O)        0.124     6.859 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.330     7.189    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0_n_3
    SLICE_X35Y142        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049     6.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.140 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.607     7.747    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X35Y142        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]/C
                         clock pessimism              0.247     7.994    
                         clock uncertainty           -0.083     7.911    
    SLICE_X35Y142        FDRE (Setup_fdre_C_R)       -0.429     7.482    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 2.317ns (56.005%)  route 1.820ns (43.995%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 7.747 - 5.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.797     3.052    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y143        SRL16E                                       r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y143        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.669 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/Q
                         net (fo=1, routed)           0.575     5.244    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4_n_1
    SLICE_X39Y142        LUT4 (Prop_lut4_I1_O)        0.328     5.572 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4/O
                         net (fo=1, routed)           0.292     5.863    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4_n_1
    SLICE_X36Y142        LUT5 (Prop_lut5_I4_O)        0.124     5.987 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.458     6.445    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_1
    SLICE_X33Y142        LUT5 (Prop_lut5_I4_O)        0.124     6.569 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=3, routed)           0.166     6.735    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X33Y142        LUT2 (Prop_lut2_I1_O)        0.124     6.859 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.330     7.189    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0_n_3
    SLICE_X35Y142        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049     6.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.140 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.607     7.747    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X35Y142        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]/C
                         clock pessimism              0.247     7.994    
                         clock uncertainty           -0.083     7.911    
    SLICE_X35Y142        FDRE (Setup_fdre_C_R)       -0.429     7.482    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 2.317ns (56.005%)  route 1.820ns (43.995%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 7.747 - 5.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.797     3.052    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y143        SRL16E                                       r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y143        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.669 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/Q
                         net (fo=1, routed)           0.575     5.244    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4_n_1
    SLICE_X39Y142        LUT4 (Prop_lut4_I1_O)        0.328     5.572 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4/O
                         net (fo=1, routed)           0.292     5.863    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4_n_1
    SLICE_X36Y142        LUT5 (Prop_lut5_I4_O)        0.124     5.987 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.458     6.445    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_1
    SLICE_X33Y142        LUT5 (Prop_lut5_I4_O)        0.124     6.569 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=3, routed)           0.166     6.735    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X33Y142        LUT2 (Prop_lut2_I1_O)        0.124     6.859 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.330     7.189    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0_n_3
    SLICE_X35Y142        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049     6.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.140 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.607     7.747    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X35Y142        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]/C
                         clock pessimism              0.247     7.994    
                         clock uncertainty           -0.083     7.911    
    SLICE_X35Y142        FDRE (Setup_fdre_C_R)       -0.429     7.482    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 2.317ns (56.005%)  route 1.820ns (43.995%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 7.747 - 5.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.797     3.052    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y143        SRL16E                                       r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y143        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.669 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/Q
                         net (fo=1, routed)           0.575     5.244    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4_n_1
    SLICE_X39Y142        LUT4 (Prop_lut4_I1_O)        0.328     5.572 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4/O
                         net (fo=1, routed)           0.292     5.863    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4_n_1
    SLICE_X36Y142        LUT5 (Prop_lut5_I4_O)        0.124     5.987 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.458     6.445    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_1
    SLICE_X33Y142        LUT5 (Prop_lut5_I4_O)        0.124     6.569 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=3, routed)           0.166     6.735    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X33Y142        LUT2 (Prop_lut2_I1_O)        0.124     6.859 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.330     7.189    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0_n_3
    SLICE_X35Y142        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049     6.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.140 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.607     7.747    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X35Y142        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]/C
                         clock pessimism              0.247     7.994    
                         clock uncertainty           -0.083     7.911    
    SLICE_X35Y142        FDRE (Setup_fdre_C_R)       -0.429     7.482    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 2.317ns (56.005%)  route 1.820ns (43.995%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 7.747 - 5.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.797     3.052    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y143        SRL16E                                       r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y143        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.669 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/Q
                         net (fo=1, routed)           0.575     5.244    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4_n_1
    SLICE_X39Y142        LUT4 (Prop_lut4_I1_O)        0.328     5.572 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4/O
                         net (fo=1, routed)           0.292     5.863    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4_n_1
    SLICE_X36Y142        LUT5 (Prop_lut5_I4_O)        0.124     5.987 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.458     6.445    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_1
    SLICE_X33Y142        LUT5 (Prop_lut5_I4_O)        0.124     6.569 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=3, routed)           0.166     6.735    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X33Y142        LUT2 (Prop_lut2_I1_O)        0.124     6.859 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.330     7.189    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0_n_3
    SLICE_X35Y142        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049     6.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.140 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.607     7.747    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X35Y142        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]/C
                         clock pessimism              0.247     7.994    
                         clock uncertainty           -0.083     7.911    
    SLICE_X35Y142        FDRE (Setup_fdre_C_R)       -0.429     7.482    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 2.317ns (56.005%)  route 1.820ns (43.995%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 7.747 - 5.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.797     3.052    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y143        SRL16E                                       r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y143        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.669 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/Q
                         net (fo=1, routed)           0.575     5.244    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4_n_1
    SLICE_X39Y142        LUT4 (Prop_lut4_I1_O)        0.328     5.572 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4/O
                         net (fo=1, routed)           0.292     5.863    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4_n_1
    SLICE_X36Y142        LUT5 (Prop_lut5_I4_O)        0.124     5.987 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.458     6.445    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_1
    SLICE_X33Y142        LUT5 (Prop_lut5_I4_O)        0.124     6.569 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=3, routed)           0.166     6.735    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X33Y142        LUT2 (Prop_lut2_I1_O)        0.124     6.859 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.330     7.189    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0_n_3
    SLICE_X35Y142        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049     6.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.140 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.607     7.747    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X35Y142        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]/C
                         clock pessimism              0.247     7.994    
                         clock uncertainty           -0.083     7.911    
    SLICE_X35Y142        FDRE (Setup_fdre_C_R)       -0.429     7.482    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 2.317ns (56.005%)  route 1.820ns (43.995%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 7.747 - 5.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.797     3.052    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y143        SRL16E                                       r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y143        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.669 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/Q
                         net (fo=1, routed)           0.575     5.244    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4_n_1
    SLICE_X39Y142        LUT4 (Prop_lut4_I1_O)        0.328     5.572 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4/O
                         net (fo=1, routed)           0.292     5.863    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4_n_1
    SLICE_X36Y142        LUT5 (Prop_lut5_I4_O)        0.124     5.987 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.458     6.445    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_1
    SLICE_X33Y142        LUT5 (Prop_lut5_I4_O)        0.124     6.569 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=3, routed)           0.166     6.735    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X33Y142        LUT2 (Prop_lut2_I1_O)        0.124     6.859 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.330     7.189    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0_n_3
    SLICE_X35Y142        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049     6.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.140 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.607     7.747    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X35Y142        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism              0.247     7.994    
                         clock uncertainty           -0.083     7.911    
    SLICE_X35Y142        FDRE (Setup_fdre_C_R)       -0.429     7.482    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.293ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.137ns  (logic 2.317ns (56.005%)  route 1.820ns (43.995%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.747ns = ( 7.747 - 5.000 ) 
    Source Clock Delay      (SCD):    3.052ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.797     3.052    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X38Y143        SRL16E                                       r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y143        SRL16E (Prop_srl16e_CLK_Q)
                                                      1.617     4.669 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/Q
                         net (fo=1, routed)           0.575     5.244    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4_n_1
    SLICE_X39Y142        LUT4 (Prop_lut4_I1_O)        0.328     5.572 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4/O
                         net (fo=1, routed)           0.292     5.863    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4_n_1
    SLICE_X36Y142        LUT5 (Prop_lut5_I4_O)        0.124     5.987 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.458     6.445    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_1
    SLICE_X33Y142        LUT5 (Prop_lut5_I4_O)        0.124     6.569 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=3, routed)           0.166     6.735    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X33Y142        LUT2 (Prop_lut2_I1_O)        0.124     6.859 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.330     7.189    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0_n_3
    SLICE_X35Y142        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049     6.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.140 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.607     7.747    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X35Y142        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]/C
                         clock pessimism              0.247     7.994    
                         clock uncertainty           -0.083     7.911    
    SLICE_X35Y142        FDRE (Setup_fdre_C_R)       -0.429     7.482    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.482    
                         arrival time                          -7.189    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.295ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        4.169ns  (logic 1.439ns (34.521%)  route 2.730ns (65.479%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=2 SRL16E=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.749ns = ( 7.749 - 5.000 ) 
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.798     3.053    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y145        FDSE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y145        FDSE (Prop_fdse_C_Q)         0.419     3.472 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=17, routed)          1.049     4.521    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]
    SLICE_X30Y146        SRL16E (Prop_srl16e_A1_Q)    0.320     4.841 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4/Q
                         net (fo=1, routed)           0.440     5.280    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][4]_srl4_n_1
    SLICE_X30Y145        LUT4 (Prop_lut4_I1_O)        0.328     5.608 f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4/O
                         net (fo=1, routed)           0.427     6.036    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_4_n_1
    SLICE_X30Y143        LUT5 (Prop_lut5_I4_O)        0.124     6.160 f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=1, routed)           0.301     6.461    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3_n_1
    SLICE_X29Y144        LUT5 (Prop_lut5_I4_O)        0.124     6.585 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=3, routed)           0.161     6.746    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push
    SLICE_X29Y144        LUT2 (Prop_lut2_I1_O)        0.124     6.870 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_cnt[7]_i_1/O
                         net (fo=8, routed)           0.352     7.222    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0_n_3
    SLICE_X28Y145        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049     6.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.140 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.609     7.749    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X28Y145        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]/C
                         clock pessimism              0.279     8.028    
                         clock uncertainty           -0.083     7.945    
    SLICE_X28Y145        FDRE (Setup_fdre_C_R)       -0.429     7.516    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.516    
                         arrival time                          -7.222    
  -------------------------------------------------------------------
                         slack                                  0.295    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.128ns (37.163%)  route 0.216ns (62.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.957ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.628     0.957    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X57Y128        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y128        FDRE (Prop_fdre_C_Q)         0.128     1.085 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[2]/Q
                         net (fo=1, routed)           0.216     1.301    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC1
    SLICE_X62Y126        RAMD32                                       r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.898     1.258    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X62Y126        RAMD32                                       r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.040     1.218    
    SLICE_X62Y126        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.279    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.301    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.630     0.959    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X59Y130        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y130        FDRE (Prop_fdre_C_Q)         0.141     1.100 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.056     1.156    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/DIA0
    SLICE_X58Y130        RAMD32                                       r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.903     1.263    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/WCLK
    SLICE_X58Y130        RAMD32                                       r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA/CLK
                         clock pessimism             -0.291     0.972    
    SLICE_X58Y130        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.119    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_30_35/RAMA
  -------------------------------------------------------------------
                         required time                         -1.119    
                         arrival time                           1.156    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.259ns
    Source Clock Delay      (SCD):    0.955ns
    Clock Pessimism Removal (CPR):    0.291ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.626     0.955    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X71Y123        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y123        FDRE (Prop_fdre_C_Q)         0.141     1.096 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[15]/Q
                         net (fo=1, routed)           0.056     1.152    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/DIA0
    SLICE_X70Y123        RAMD32                                       r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.899     1.259    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X70Y123        RAMD32                                       r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.291     0.968    
    SLICE_X70Y123        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.115    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.115    
                         arrival time                           1.152    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 design_1_i/axi_jtag_1/inst/u_axi4_lite_if/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.234%)  route 0.119ns (45.766%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.264ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.630     0.959    design_1_i/axi_jtag_1/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X71Y130        FDRE                                         r  design_1_i/axi_jtag_1/inst/u_axi4_lite_if/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y130        FDRE (Prop_fdre_C_Q)         0.141     1.100 r  design_1_i/axi_jtag_1/inst/u_axi4_lite_if/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           0.119     1.219    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rdata[5]
    SLICE_X72Y130        SRLC32E                                      r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.904     1.264    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X72Y130        SRLC32E                                      r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
                         clock pessimism             -0.269     0.995    
    SLICE_X72Y130        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.178    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32
  -------------------------------------------------------------------
                         required time                         -1.178    
                         arrival time                           1.219    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 design_1_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.763%)  route 0.214ns (60.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.271ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.638     0.967    design_1_i/axi_jtag_0/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X59Y143        FDRE                                         r  design_1_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y143        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/axi_jtag_0/inst/u_axi4_lite_if/axi_rdata_reg[11]/Q
                         net (fo=1, routed)           0.214     1.322    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_axi_rdata[11]
    SLICE_X60Y139        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.911     1.271    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/aclk
    SLICE_X60Y139        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i_reg[11]/C
                         clock pessimism             -0.040     1.231    
    SLICE_X60Y139        FDRE (Hold_fdre_C_D)         0.047     1.278    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/r.r_pipe/m_payload_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.278    
                         arrival time                           1.322    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.128ns (35.116%)  route 0.237ns (64.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.258ns
    Source Clock Delay      (SCD):    0.959ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.630     0.959    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X60Y131        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y131        FDRE (Prop_fdre_C_Q)         0.128     1.087 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[14]/Q
                         net (fo=1, routed)           0.237     1.324    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/DIC1
    SLICE_X58Y126        RAMD32                                       r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.898     1.258    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X58Y126        RAMD32                                       r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1/CLK
                         clock pessimism             -0.040     1.218    
    SLICE_X58Y126        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.061     1.279    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.324    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[30][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg3_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.186ns (45.852%)  route 0.220ns (54.148%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.275ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.638     0.967    design_1_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X61Y148        FDRE                                         r  design_1_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[30][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y148        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/axi_jtag_0/inst/u_jtag_proc/tdo_buffer_reg[30][0]/Q
                         net (fo=2, routed)           0.220     1.328    design_1_i/axi_jtag_0/inst/u_axi4_lite_if/tdo_buffer_reg[30]
    SLICE_X55Y148        LUT6 (Prop_lut6_I0_O)        0.045     1.373 r  design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg3[30]_i_1/O
                         net (fo=1, routed)           0.000     1.373    design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg3[30]_i_1_n_1
    SLICE_X55Y148        FDRE                                         r  design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg3_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.915     1.275    design_1_i/axi_jtag_0/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X55Y148        FDRE                                         r  design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg3_reg[30]/C
                         clock pessimism             -0.040     1.235    
    SLICE_X55Y148        FDRE (Hold_fdre_C_D)         0.092     1.327    design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg3_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.327    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.878%)  route 0.252ns (64.122%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.967ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.638     0.967    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X56Y144        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y144        FDRE (Prop_fdre_C_Q)         0.141     1.108 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[19]/Q
                         net (fo=1, routed)           0.252     1.360    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/D[14]
    SLICE_X71Y144        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.914     1.274    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/aclk
    SLICE_X71Y144        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[14]/C
                         clock pessimism             -0.040     1.234    
    SLICE_X71Y144        FDRE (Hold_fdre_C_D)         0.070     1.304    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.360    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.227ns (51.098%)  route 0.217ns (48.902%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.966ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.637     0.966    design_1_i/axi_jtag_0/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X59Y141        FDRE                                         r  design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y141        FDRE (Prop_fdre_C_Q)         0.128     1.094 r  design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg2_reg[5]/Q
                         net (fo=2, routed)           0.217     1.311    design_1_i/axi_jtag_0/inst/u_jtag_proc/Q[5]
    SLICE_X62Y141        LUT6 (Prop_lut6_I5_O)        0.099     1.410 r  design_1_i/axi_jtag_0/inst/u_jtag_proc/tdi_output[5]_i_1/O
                         net (fo=1, routed)           0.000     1.410    design_1_i/axi_jtag_0/inst/u_jtag_proc/tdi_output[5]_i_1_n_1
    SLICE_X62Y141        FDRE                                         r  design_1_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.912     1.272    design_1_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y141        FDRE                                         r  design_1_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[5]/C
                         clock pessimism             -0.040     1.232    
    SLICE_X62Y141        FDRE (Hold_fdre_C_D)         0.121     1.353    design_1_i/axi_jtag_0/inst/u_jtag_proc/tdi_output_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.353    
                         arrival time                           1.410    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg1_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.186ns (44.354%)  route 0.233ns (55.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.639     0.968    design_1_i/axi_jtag_0/inst/u_axi4_lite_if/s_axi_aclk
    SLICE_X55Y147        FDRE                                         r  design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg1_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y147        FDRE (Prop_fdre_C_Q)         0.141     1.109 r  design_1_i/axi_jtag_0/inst/u_axi4_lite_if/slv_reg1_reg[19]/Q
                         net (fo=2, routed)           0.233     1.342    design_1_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[30]_0[19]
    SLICE_X60Y147        LUT6 (Prop_lut6_I5_O)        0.045     1.387 r  design_1_i/axi_jtag_0/inst/u_jtag_proc/tms_output[19]_i_1/O
                         net (fo=1, routed)           0.000     1.387    design_1_i/axi_jtag_0/inst/u_jtag_proc/tms_output[19]_i_1_n_1
    SLICE_X60Y147        FDRE                                         r  design_1_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.914     1.274    design_1_i/axi_jtag_0/inst/u_jtag_proc/s_axi_aclk
    SLICE_X60Y147        FDRE                                         r  design_1_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[19]/C
                         clock pessimism             -0.040     1.234    
    SLICE_X60Y147        FDRE (Hold_fdre_C_D)         0.092     1.326    design_1_i/axi_jtag_0/inst/u_jtag_proc/tms_output_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.387    
  -------------------------------------------------------------------
                         slack                                  0.061    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y18   design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X55Y142    design_1_i/axi_jtag_0/inst/u_axi4_lite_if/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X59Y144    design_1_i/axi_jtag_0/inst/u_axi4_lite_if/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X61Y146    design_1_i/axi_jtag_0/inst/u_axi4_lite_if/axi_araddr_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X55Y142    design_1_i/axi_jtag_0/inst/u_axi4_lite_if/axi_arready_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X59Y144    design_1_i/axi_jtag_0/inst/u_axi4_lite_if/axi_awaddr_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X59Y144    design_1_i/axi_jtag_0/inst/u_axi4_lite_if/axi_awaddr_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X59Y144    design_1_i/axi_jtag_0/inst/u_axi4_lite_if/axi_awaddr_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X55Y142    design_1_i/axi_jtag_0/inst/u_axi4_lite_if/axi_awready_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X62Y126    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X62Y126    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X62Y126    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X62Y126    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X62Y126    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X62Y126    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X62Y126    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X62Y126    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X62Y126    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X62Y126    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X62Y126    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X62Y126    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X62Y126    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X62Y126    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X62Y126    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X62Y126    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X62Y126    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X62Y126    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X62Y126    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         2.500       1.250      SLICE_X62Y126    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        0.584ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.584ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_true_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 2.482ns (36.663%)  route 4.288ns (63.337%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.788     3.043    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_TXD_ACLK
    SLICE_X72Y111        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_true_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDRE (Prop_fdre_C_Q)         0.478     3.521 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_true_reg_reg[1]/Q
                         net (fo=4, routed)           1.045     4.566    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_true_reg[1]
    SLICE_X70Y110        LUT5 (Prop_lut5_I1_O)        0.317     4.883 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/i__carry_i_7__1/O
                         net (fo=1, routed)           0.484     5.367    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/i__carry_i_7__1_n_1
    SLICE_X71Y110        LUT6 (Prop_lut6_I5_O)        0.328     5.695 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     5.695    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/i__carry_i_2__0_n_1
    SLICE_X71Y110        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.265 f  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__1/i__carry/CO[2]
                         net (fo=4, routed)           1.059     7.324    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__1/i__carry_n_2
    SLICE_X74Y103        LUT3 (Prop_lut3_I0_O)        0.337     7.661 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/I_RXS_MEM_i_35/O
                         net (fo=3, routed)           0.583     8.244    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/I_RXS_MEM_i_35_n_1
    SLICE_X74Y105        LUT5 (Prop_lut5_I4_O)        0.328     8.572 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/I_RXS_MEM_i_24/O
                         net (fo=1, routed)           0.292     8.864    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/I_RXS_MEM_i_24_n_1
    SLICE_X75Y105        LUT6 (Prop_lut6_I1_O)        0.124     8.988 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/I_RXS_MEM_i_10/O
                         net (fo=1, routed)           0.824     9.813    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/addrb[1]
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.701    10.841    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/clkb
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.247    11.087    
                         clock uncertainty           -0.125    10.962    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.566    10.396    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         10.396    
                         arrival time                          -9.813    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_true_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.541ns  (logic 2.482ns (37.945%)  route 4.059ns (62.055%))
  Logic Levels:           6  (CARRY4=1 LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.841ns = ( 10.841 - 8.000 ) 
    Source Clock Delay      (SCD):    3.043ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.788     3.043    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_TXD_ACLK
    SLICE_X72Y111        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_true_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y111        FDRE (Prop_fdre_C_Q)         0.478     3.521 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_true_reg_reg[1]/Q
                         net (fo=4, routed)           1.045     4.566    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_mem_last_read_out_ptr_true_reg[1]
    SLICE_X70Y110        LUT5 (Prop_lut5_I1_O)        0.317     4.883 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/i__carry_i_7__1/O
                         net (fo=1, routed)           0.484     5.367    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/i__carry_i_7__1_n_1
    SLICE_X71Y110        LUT6 (Prop_lut6_I5_O)        0.328     5.695 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/i__carry_i_2__0/O
                         net (fo=1, routed)           0.000     5.695    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/i__carry_i_2__0_n_1
    SLICE_X71Y110        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     6.265 f  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__1/i__carry/CO[2]
                         net (fo=4, routed)           1.059     7.324    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state1_inferred__1/i__carry_n_2
    SLICE_X74Y103        LUT3 (Prop_lut3_I0_O)        0.337     7.661 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/I_RXS_MEM_i_35/O
                         net (fo=3, routed)           0.464     8.125    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/I_RXS_MEM_i_35_n_1
    SLICE_X75Y105        LUT6 (Prop_lut6_I1_O)        0.328     8.453 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/I_RXS_MEM_i_28/O
                         net (fo=1, routed)           0.263     8.716    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/I_RXS_MEM_i_28_n_1
    SLICE_X75Y105        LUT6 (Prop_lut6_I0_O)        0.124     8.840 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/I_RXS_MEM_i_11/O
                         net (fo=1, routed)           0.744     9.584    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/addrb[0]
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.701    10.841    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/clkb
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism              0.247    11.087    
                         clock uncertainty           -0.125    10.962    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.396    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         10.396    
                         arrival time                          -9.584    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.843ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.930ns  (logic 1.186ns (17.114%)  route 5.744ns (82.886%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.593ns = ( 10.594 - 8.000 ) 
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.586     2.841    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X68Y70         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y70         FDRE (Prop_fdre_C_Q)         0.456     3.297 f  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]/Q
                         net (fo=63, routed)          2.107     5.404    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0[2]
    SLICE_X56Y36         LUT3 (Prop_lut3_I2_O)        0.150     5.554 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3/O
                         net (fo=2, routed)           1.182     6.736    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_1
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.332     7.068 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2/O
                         net (fo=26, routed)          1.785     8.853    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2_n_1
    SLICE_X62Y22         LUT4 (Prop_lut4_I1_O)        0.124     8.977 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_3/O
                         net (fo=1, routed)           0.670     9.647    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_3_n_1
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.771 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[17]_i_1/O
                         net (fo=1, routed)           0.000     9.771    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata[17]
    SLICE_X59Y29         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.453    10.593    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X59Y29         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]/C
                         clock pessimism              0.115    10.708    
                         clock uncertainty           -0.125    10.583    
    SLICE_X59Y29         FDRE (Setup_fdre_C_D)        0.031    10.614    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[17]
  -------------------------------------------------------------------
                         required time                         10.614    
                         arrival time                          -9.771    
  -------------------------------------------------------------------
                         slack                                  0.843    

Slack (MET) :             0.887ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.887ns  (logic 1.186ns (17.222%)  route 5.701ns (82.778%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.593ns = ( 10.594 - 8.000 ) 
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.586     2.841    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X68Y70         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y70         FDRE (Prop_fdre_C_Q)         0.456     3.297 f  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]/Q
                         net (fo=63, routed)          2.107     5.404    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0[2]
    SLICE_X56Y36         LUT3 (Prop_lut3_I2_O)        0.150     5.554 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3/O
                         net (fo=2, routed)           1.182     6.736    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_1
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.332     7.068 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2/O
                         net (fo=26, routed)          1.762     8.830    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2_n_1
    SLICE_X62Y23         LUT4 (Prop_lut4_I1_O)        0.124     8.954 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_3/O
                         net (fo=1, routed)           0.649     9.604    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_3_n_1
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.728 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[21]_i_1/O
                         net (fo=1, routed)           0.000     9.728    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata[21]
    SLICE_X59Y29         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.453    10.593    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X59Y29         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]/C
                         clock pessimism              0.115    10.708    
                         clock uncertainty           -0.125    10.583    
    SLICE_X59Y29         FDRE (Setup_fdre_C_D)        0.031    10.614    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[21]
  -------------------------------------------------------------------
                         required time                         10.614    
                         arrival time                          -9.728    
  -------------------------------------------------------------------
                         slack                                  0.887    

Slack (MET) :             0.948ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 1.186ns (17.358%)  route 5.647ns (82.642%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 10.601 - 8.000 ) 
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.586     2.841    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X68Y70         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y70         FDRE (Prop_fdre_C_Q)         0.456     3.297 f  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]/Q
                         net (fo=63, routed)          2.107     5.404    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0[2]
    SLICE_X56Y36         LUT3 (Prop_lut3_I2_O)        0.150     5.554 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3/O
                         net (fo=2, routed)           1.182     6.736    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_1
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.332     7.068 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2/O
                         net (fo=26, routed)          1.670     8.738    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2_n_1
    SLICE_X54Y27         LUT4 (Prop_lut4_I1_O)        0.124     8.862 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3/O
                         net (fo=1, routed)           0.688     9.550    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_3_n_1
    SLICE_X56Y34         LUT5 (Prop_lut5_I4_O)        0.124     9.674 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[28]_i_1/O
                         net (fo=1, routed)           0.000     9.674    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata[28]
    SLICE_X56Y34         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.460    10.600    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X56Y34         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]/C
                         clock pessimism              0.115    10.715    
                         clock uncertainty           -0.125    10.590    
    SLICE_X56Y34         FDRE (Setup_fdre_C_D)        0.031    10.621    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[28]
  -------------------------------------------------------------------
                         required time                         10.621    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  0.948    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.437ns  (logic 1.064ns (16.529%)  route 5.373ns (83.471%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.326ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.606ns = ( 10.606 - 8.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.792     3.047    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_TXD_ACLK
    SLICE_X75Y103        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDRE (Prop_fdre_C_Q)         0.456     3.503 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state_reg[4]/Q
                         net (fo=94, routed)          1.025     4.528    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_current_state[4]
    SLICE_X73Y101        LUT5 (Prop_lut5_I3_O)        0.152     4.680 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0_i_5/O
                         net (fo=32, routed)          1.549     6.229    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0_i_5_n_1
    SLICE_X82Y96         LUT6 (Prop_lut6_I5_O)        0.332     6.561 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.479     7.041    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[0]_INST_0_i_1_n_1
    SLICE_X83Y94         LUT5 (Prop_lut5_I0_O)        0.124     7.165 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[0]_INST_0/O
                         net (fo=2, routed)           2.319     9.484    design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0[32]
    SLICE_X55Y43         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.466    10.606    design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/m_axi_mm2s_aclk
    SLICE_X55Y43         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[0]/C
                         clock pessimism              0.115    10.721    
                         clock uncertainty           -0.125    10.596    
    SLICE_X55Y43         FDRE (Setup_fdre_C_D)       -0.095    10.501    design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[0]
  -------------------------------------------------------------------
                         required time                         10.501    
                         arrival time                          -9.484    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.100ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.676ns  (logic 1.186ns (17.766%)  route 5.490ns (82.234%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.595ns = ( 10.595 - 8.000 ) 
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.586     2.841    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X68Y70         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y70         FDRE (Prop_fdre_C_Q)         0.456     3.297 f  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]/Q
                         net (fo=63, routed)          2.107     5.404    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0[2]
    SLICE_X56Y36         LUT3 (Prop_lut3_I2_O)        0.150     5.554 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3/O
                         net (fo=2, routed)           1.182     6.736    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_1
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.332     7.068 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2/O
                         net (fo=26, routed)          1.645     8.713    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2_n_1
    SLICE_X54Y26         LUT4 (Prop_lut4_I1_O)        0.124     8.837 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_3/O
                         net (fo=1, routed)           0.555     9.393    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_3_n_1
    SLICE_X57Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.517 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[24]_i_1/O
                         net (fo=1, routed)           0.000     9.517    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata[24]
    SLICE_X57Y29         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.455    10.595    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X57Y29         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]/C
                         clock pessimism              0.115    10.710    
                         clock uncertainty           -0.125    10.585    
    SLICE_X57Y29         FDRE (Setup_fdre_C_D)        0.031    10.616    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[24]
  -------------------------------------------------------------------
                         required time                         10.616    
                         arrival time                          -9.517    
  -------------------------------------------------------------------
                         slack                                  1.100    

Slack (MET) :             1.103ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.767ns  (logic 1.515ns (22.387%)  route 5.252ns (77.613%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.743ns = ( 10.743 - 8.000 ) 
    Source Clock Delay      (SCD):    2.894ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.639     2.894    design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_mm2s_aclk
    SLICE_X50Y33         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.419     3.313 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.scndry_resetn_reg/Q
                         net (fo=97, routed)          1.107     4.420    design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/s2mm_scndry_resetn
    SLICE_X57Y42         LUT3 (Prop_lut3_I1_O)        0.290     4.710 r  design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.I_UPDT_STS_FIFO/I_SRL_FIFO_RBU_F/s_axis_s2mm_sts_tready_INST_0/O
                         net (fo=15, routed)          2.889     7.599    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_READY
    SLICE_X73Y102        LUT4 (Prop_lut4_I1_O)        0.355     7.954 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[1]_i_7/O
                         net (fo=1, routed)           0.964     8.918    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[1]_i_7_n_1
    SLICE_X74Y103        LUT5 (Prop_lut5_I4_O)        0.327     9.245 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[1]_i_5/O
                         net (fo=1, routed)           0.292     9.537    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[1]_i_5_n_1
    SLICE_X75Y103        LUT5 (Prop_lut5_I3_O)        0.124     9.661 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.661    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_next_state[1]
    SLICE_X75Y103        FDSE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.603    10.743    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_TXD_ACLK
    SLICE_X75Y103        FDSE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state_reg[1]/C
                         clock pessimism              0.115    10.858    
                         clock uncertainty           -0.125    10.733    
    SLICE_X75Y103        FDSE (Setup_fdse_C_D)        0.031    10.764    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.764    
                         arrival time                          -9.661    
  -------------------------------------------------------------------
                         slack                                  1.103    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.355ns  (logic 1.064ns (16.744%)  route 5.291ns (83.256%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.609ns = ( 10.609 - 8.000 ) 
    Source Clock Delay      (SCD):    3.047ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.792     3.047    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_TXD_ACLK
    SLICE_X75Y103        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y103        FDRE (Prop_fdre_C_Q)         0.456     3.503 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/FSM_sequential_rxs_axistream_current_state_reg[4]/Q
                         net (fo=94, routed)          1.025     4.528    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/rxs_axistream_current_state[4]
    SLICE_X73Y101        LUT5 (Prop_lut5_I3_O)        0.152     4.680 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0_i_5/O
                         net (fo=32, routed)          1.577     6.257    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[31]_INST_0_i_5_n_1
    SLICE_X75Y93         LUT6 (Prop_lut6_I5_O)        0.332     6.589 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.480     7.068    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[4]_INST_0_i_1_n_1
    SLICE_X75Y91         LUT5 (Prop_lut5_I0_O)        0.124     7.192 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_RXS_DATA[4]_INST_0/O
                         net (fo=2, routed)           2.209     9.402    design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.stsstrm_fifo_dout_reg[32]_0[28]
    SLICE_X52Y41         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.469    10.609    design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/m_axi_mm2s_aclk
    SLICE_X52Y41         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[4]/C
                         clock pessimism              0.115    10.724    
                         clock uncertainty           -0.125    10.599    
    SLICE_X52Y41         FDRE (Setup_fdre_C_D)       -0.093    10.506    design_1_i/eth1/axi_ethernet_0_dma/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_STS_STREAM.I_S2MM_STS_STREAM/GEN_SYNC_FIFO.GEN_STS_APP_LENGTH.rxlength_cdc_from_reg[4]
  -------------------------------------------------------------------
                         required time                         10.506    
                         arrival time                          -9.402    
  -------------------------------------------------------------------
                         slack                                  1.105    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        6.669ns  (logic 1.186ns (17.784%)  route 5.483ns (82.216%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.593ns = ( 10.594 - 8.000 ) 
    Source Clock Delay      (SCD):    2.841ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.586     2.841    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X68Y70         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y70         FDRE (Prop_fdre_C_Q)         0.456     3.297 f  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]/Q
                         net (fo=63, routed)          2.107     5.404    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.axi2ip_rdaddr_i_reg[5]_0[2]
    SLICE_X56Y36         LUT3 (Prop_lut3_I2_O)        0.150     5.554 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3/O
                         net (fo=2, routed)           1.182     6.736    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[2]_i_3_n_1
    SLICE_X55Y63         LUT6 (Prop_lut6_I5_O)        0.332     7.068 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2/O
                         net (fo=26, routed)          1.729     8.797    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[15]_i_2_n_1
    SLICE_X59Y30         LUT4 (Prop_lut4_I1_O)        0.124     8.921 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_3/O
                         net (fo=1, routed)           0.465     9.386    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_3_n_1
    SLICE_X59Y29         LUT5 (Prop_lut5_I4_O)        0.124     9.510 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from[22]_i_1/O
                         net (fo=1, routed)           0.000     9.510    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/ip2axi_rddata[22]
    SLICE_X59Y29         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.453    10.593    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X59Y29         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]/C
                         clock pessimism              0.115    10.708    
                         clock uncertainty           -0.125    10.583    
    SLICE_X59Y29         FDRE (Setup_fdre_C_D)        0.032    10.615    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[22]
  -------------------------------------------------------------------
                         required time                         10.615    
                         arrival time                          -9.510    
  -------------------------------------------------------------------
                         slack                                  1.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoDataOut_1d_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.525%)  route 0.225ns (61.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.554     0.883    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_TXD_ACLK
    SLICE_X63Y59         FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoDataOut_1d_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoDataOut_1d_reg[7]/Q
                         net (fo=2, routed)           0.225     1.249    design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[28]
    SLICE_X57Y58         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.827     1.187    design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X57Y58         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[28]/C
                         clock pessimism             -0.036     1.151    
    SLICE_X57Y58         FDRE (Hold_fdre_C_D)         0.071     1.222    design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.222    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.s_soft_reset_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.184%)  route 0.192ns (50.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.562     0.891    design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/m_axi_mm2s_aclk
    SLICE_X59Y36         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.192     1.224    design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/s_halt_cmplt
    SLICE_X60Y34         LUT6 (Prop_lut6_I3_O)        0.045     1.269 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN/GEN_ASYNC_RESET.s_soft_reset_i_i_1__0/O
                         net (fo=1, routed)           0.000     1.269    design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.REG_HALT_CMPLT_IN_n_1
    SLICE_X60Y34         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.s_soft_reset_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.826     1.186    design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/m_axi_mm2s_aclk
    SLICE_X60Y34         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.s_soft_reset_i_reg/C
                         clock pessimism             -0.036     1.150    
    SLICE_X60Y34         FDRE (Hold_fdre_C_D)         0.092     1.242    design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_ASYNC_RESET.s_soft_reset_i_reg
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.269    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.235ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.288ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.605     0.934    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/out
    SLICE_X7Y27          FDRE                                         r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.141     1.075 r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.056     1.130    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/DIA0
    SLICE_X6Y27          RAMD32                                       r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.875     1.235    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/WCLK
    SLICE_X6Y27          RAMD32                                       r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA/CLK
                         clock pessimism             -0.288     0.947    
    SLICE_X6Y27          RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.094    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_42_47/RAMA
  -------------------------------------------------------------------
                         required time                         -1.093    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoDataOut_1d_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.672%)  route 0.233ns (62.328%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.549     0.878    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_TXD_ACLK
    SLICE_X63Y67         FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoDataOut_1d_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoDataOut_1d_reg[12]/Q
                         net (fo=2, routed)           0.233     1.252    design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[23]
    SLICE_X56Y66         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.821     1.181    design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X56Y66         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[23]/C
                         clock pessimism             -0.036     1.145    
    SLICE_X56Y66         FDRE (Hold_fdre_C_D)         0.070     1.215    design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoDataOut_1d_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.141ns (37.595%)  route 0.234ns (62.405%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.178ns
    Source Clock Delay      (SCD):    0.877ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.548     0.877    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_TXD_ACLK
    SLICE_X65Y69         FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoDataOut_1d_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y69         FDRE (Prop_fdre_C_Q)         0.141     1.018 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoDataOut_1d_reg[13]/Q
                         net (fo=2, routed)           0.234     1.252    design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[22]
    SLICE_X59Y68         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.818     1.178    design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X59Y68         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[22]/C
                         clock pessimism             -0.036     1.142    
    SLICE_X59Y68         FDRE (Hold_fdre_C_D)         0.066     1.208    design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.208    
                         arrival time                           1.252    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoDataOut_1d_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.141ns (35.872%)  route 0.252ns (64.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.181ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.549     0.878    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_TXD_ACLK
    SLICE_X61Y67         FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoDataOut_1d_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoDataOut_1d_reg[35]/Q
                         net (fo=2, routed)           0.252     1.271    design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[0]
    SLICE_X56Y66         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.821     1.181    design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X56Y66         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[0]/C
                         clock pessimism             -0.036     1.145    
    SLICE_X56Y66         FDRE (Hold_fdre_C_D)         0.070     1.215    design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.271    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoDataOut_1d_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (37.957%)  route 0.230ns (62.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.883ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.554     0.883    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_TXD_ACLK
    SLICE_X63Y59         FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoDataOut_1d_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y59         FDRE (Prop_fdre_C_Q)         0.141     1.024 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoDataOut_1d_reg[23]/Q
                         net (fo=2, routed)           0.230     1.254    design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[12]
    SLICE_X57Y58         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.827     1.187    design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X57Y58         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[12]/C
                         clock pessimism             -0.036     1.151    
    SLICE_X57Y58         FDRE (Hold_fdre_C_D)         0.047     1.198    design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.254    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoDataOut_1d_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.141ns (35.047%)  route 0.261ns (64.953%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.878ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.549     0.878    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/AXI_STR_TXD_ACLK
    SLICE_X61Y67         FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoDataOut_1d_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.019 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/fifoDataOut_1d_reg[31]/Q
                         net (fo=2, routed)           0.261     1.280    design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/s_axis_s2mm_tdata[4]
    SLICE_X57Y61         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.826     1.186    design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/m_axi_mm2s_aclk
    SLICE_X57Y61         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[4]/C
                         clock pessimism             -0.036     1.150    
    SLICE_X57Y61         FDRE (Hold_fdre_C_D)         0.071     1.221    design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_skid_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.221    
                         arrival time                           1.280    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.827%)  route 0.242ns (63.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.886ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.557     0.886    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_mm2s_aclk
    SLICE_X60Y34         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y34         FDRE (Prop_fdre_C_Q)         0.141     1.027 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[21].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=9, routed)           0.242     1.268    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/scndry_vect_out[18]
    SLICE_X58Y32         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.828     1.188    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/m_axi_mm2s_aclk
    SLICE_X58Y32         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]/C
                         clock pessimism             -0.036     1.152    
    SLICE_X58Y32         FDRE (Hold_fdre_C_D)         0.053     1.205    design_1_i/eth1/axi_ethernet_0_dma/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/dmacr_i_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.205    
                         arrival time                           1.268    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.halt_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.685%)  route 0.230ns (55.315%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.562     0.891    design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/m_axi_mm2s_aclk
    SLICE_X59Y36         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y36         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4/Q
                         net (fo=1, routed)           0.230     1.262    design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GEN_ASYNC_RESET.halt_i_reg
    SLICE_X61Y34         LUT3 (Prop_lut3_I2_O)        0.045     1.307 r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GEN_ASYNC_RESET.halt_i_i_1/O
                         net (fo=1, routed)           0.000     1.307    design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT_n_1
    SLICE_X61Y34         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.halt_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.826     1.186    design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_mm2s_aclk
    SLICE_X61Y34         FDRE                                         r  design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.halt_i_reg/C
                         clock pessimism             -0.036     1.150    
    SLICE_X61Y34         FDRE (Hold_fdre_C_D)         0.092     1.242    design_1_i/eth1/axi_ethernet_0_dma/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.halt_i_reg
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.307    
  -------------------------------------------------------------------
                         slack                                  0.065    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y10     design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         8.000       5.056      RAMB18_X1Y10     design_1_i/eth1/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_MM2S.CONTROL_STREAM.I_MM2S_CNTRL_STREAM/GEN_SYNC_FIFO.I_CNTRL_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y20     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y21     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y12     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y11     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst_bram_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8      design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X1Y8      design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y18     design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB18_X1Y18     design_1_i/eth1/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKIN1   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y98     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y98     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y98     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y98     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y98     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y98     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y98     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y98     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1   n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y0  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y98     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y98     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y98     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y98     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y98     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y98     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y98     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         4.000       2.750      SLICE_X70Y98     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5/RAMB_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y0  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.067ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.040ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 0.978ns (16.666%)  route 4.890ns (83.334%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 13.993 - 8.000 ) 
    Source Clock Delay      (SCD):    6.846ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     2.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.784     4.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.927     6.846    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X101Y143       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y143       FDRE (Prop_fdre_C_Q)         0.456     7.302 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=4, routed)           0.644     7.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X101Y139       LUT2 (Prop_lut2_I0_O)        0.124     8.070 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=42, routed)          2.589    10.659    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X103Y58        LUT6 (Prop_lut6_I2_O)        0.124    10.783 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.447    11.230    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_1
    SLICE_X104Y59        LUT5 (Prop_lut5_I3_O)        0.124    11.354 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.626    11.980    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X102Y60        LUT3 (Prop_lut3_I0_O)        0.150    12.130 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.584    12.714    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_1
    SLICE_X102Y60        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    10.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.620    12.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.558    13.993    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X102Y60        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[3]/C
                         clock pessimism              0.497    14.491    
                         clock uncertainty           -0.078    14.412    
    SLICE_X102Y60        FDRE (Setup_fdre_C_R)       -0.631    13.781    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[3]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 0.978ns (16.666%)  route 4.890ns (83.334%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 13.993 - 8.000 ) 
    Source Clock Delay      (SCD):    6.846ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     2.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.784     4.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.927     6.846    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X101Y143       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y143       FDRE (Prop_fdre_C_Q)         0.456     7.302 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=4, routed)           0.644     7.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X101Y139       LUT2 (Prop_lut2_I0_O)        0.124     8.070 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=42, routed)          2.589    10.659    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X103Y58        LUT6 (Prop_lut6_I2_O)        0.124    10.783 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.447    11.230    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_1
    SLICE_X104Y59        LUT5 (Prop_lut5_I3_O)        0.124    11.354 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.626    11.980    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X102Y60        LUT3 (Prop_lut3_I0_O)        0.150    12.130 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.584    12.714    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_1
    SLICE_X102Y60        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    10.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.620    12.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.558    13.993    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X102Y60        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[4]/C
                         clock pessimism              0.497    14.491    
                         clock uncertainty           -0.078    14.412    
    SLICE_X102Y60        FDRE (Setup_fdre_C_R)       -0.631    13.781    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[4]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 0.978ns (16.666%)  route 4.890ns (83.334%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 13.993 - 8.000 ) 
    Source Clock Delay      (SCD):    6.846ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     2.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.784     4.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.927     6.846    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X101Y143       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y143       FDRE (Prop_fdre_C_Q)         0.456     7.302 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=4, routed)           0.644     7.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X101Y139       LUT2 (Prop_lut2_I0_O)        0.124     8.070 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=42, routed)          2.589    10.659    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X103Y58        LUT6 (Prop_lut6_I2_O)        0.124    10.783 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.447    11.230    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_1
    SLICE_X104Y59        LUT5 (Prop_lut5_I3_O)        0.124    11.354 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.626    11.980    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X102Y60        LUT3 (Prop_lut3_I0_O)        0.150    12.130 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.584    12.714    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_1
    SLICE_X102Y60        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    10.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.620    12.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.558    13.993    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X102Y60        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[5]/C
                         clock pessimism              0.497    14.491    
                         clock uncertainty           -0.078    14.412    
    SLICE_X102Y60        FDRE (Setup_fdre_C_R)       -0.631    13.781    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[5]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 0.978ns (16.666%)  route 4.890ns (83.334%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 13.993 - 8.000 ) 
    Source Clock Delay      (SCD):    6.846ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     2.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.784     4.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.927     6.846    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X101Y143       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y143       FDRE (Prop_fdre_C_Q)         0.456     7.302 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=4, routed)           0.644     7.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X101Y139       LUT2 (Prop_lut2_I0_O)        0.124     8.070 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=42, routed)          2.589    10.659    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X103Y58        LUT6 (Prop_lut6_I2_O)        0.124    10.783 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.447    11.230    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_1
    SLICE_X104Y59        LUT5 (Prop_lut5_I3_O)        0.124    11.354 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.626    11.980    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X102Y60        LUT3 (Prop_lut3_I0_O)        0.150    12.130 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.584    12.714    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_1
    SLICE_X102Y60        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    10.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.620    12.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.558    13.993    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X102Y60        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[6]/C
                         clock pessimism              0.497    14.491    
                         clock uncertainty           -0.078    14.412    
    SLICE_X102Y60        FDRE (Setup_fdre_C_R)       -0.631    13.781    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[6]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 0.978ns (16.666%)  route 4.890ns (83.334%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 13.993 - 8.000 ) 
    Source Clock Delay      (SCD):    6.846ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     2.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.784     4.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.927     6.846    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X101Y143       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y143       FDRE (Prop_fdre_C_Q)         0.456     7.302 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=4, routed)           0.644     7.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X101Y139       LUT2 (Prop_lut2_I0_O)        0.124     8.070 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=42, routed)          2.589    10.659    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X103Y58        LUT6 (Prop_lut6_I2_O)        0.124    10.783 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.447    11.230    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_1
    SLICE_X104Y59        LUT5 (Prop_lut5_I3_O)        0.124    11.354 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.626    11.980    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X102Y60        LUT3 (Prop_lut3_I0_O)        0.150    12.130 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.584    12.714    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_1
    SLICE_X102Y60        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    10.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.620    12.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.558    13.993    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X102Y60        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[7]/C
                         clock pessimism              0.497    14.491    
                         clock uncertainty           -0.078    14.412    
    SLICE_X102Y60        FDRE (Setup_fdre_C_R)       -0.631    13.781    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[7]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 0.978ns (16.666%)  route 4.890ns (83.334%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 13.993 - 8.000 ) 
    Source Clock Delay      (SCD):    6.846ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     2.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.784     4.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.927     6.846    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X101Y143       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y143       FDRE (Prop_fdre_C_Q)         0.456     7.302 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=4, routed)           0.644     7.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X101Y139       LUT2 (Prop_lut2_I0_O)        0.124     8.070 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=42, routed)          2.589    10.659    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X103Y58        LUT6 (Prop_lut6_I2_O)        0.124    10.783 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.447    11.230    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_1
    SLICE_X104Y59        LUT5 (Prop_lut5_I3_O)        0.124    11.354 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.626    11.980    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X102Y60        LUT3 (Prop_lut3_I0_O)        0.150    12.130 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.584    12.714    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_1
    SLICE_X102Y60        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    10.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.620    12.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.558    13.993    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X102Y60        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[8]/C
                         clock pessimism              0.497    14.491    
                         clock uncertainty           -0.078    14.412    
    SLICE_X102Y60        FDRE (Setup_fdre_C_R)       -0.631    13.781    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[8]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.067ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.868ns  (logic 0.978ns (16.666%)  route 4.890ns (83.334%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 13.993 - 8.000 ) 
    Source Clock Delay      (SCD):    6.846ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     2.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.784     4.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.927     6.846    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X101Y143       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y143       FDRE (Prop_fdre_C_Q)         0.456     7.302 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=4, routed)           0.644     7.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X101Y139       LUT2 (Prop_lut2_I0_O)        0.124     8.070 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=42, routed)          2.589    10.659    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X103Y58        LUT6 (Prop_lut6_I2_O)        0.124    10.783 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3/O
                         net (fo=2, routed)           0.447    11.230    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_3_n_1
    SLICE_X104Y59        LUT5 (Prop_lut5_I3_O)        0.124    11.354 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[2]_i_1/O
                         net (fo=12, routed)          0.626    11.980    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/set_txc_en
    SLICE_X102Y60        LUT3 (Prop_lut3_I0_O)        0.150    12.130 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1/O
                         net (fo=7, routed)           0.584    12.714    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int[9]_i_1_n_1
    SLICE_X102Y60        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    10.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.620    12.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.558    13.993    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X102Y60        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[9]/C
                         clock pessimism              0.497    14.491    
                         clock uncertainty           -0.078    14.412    
    SLICE_X102Y60        FDRE (Setup_fdre_C_R)       -0.631    13.781    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/Tx_Client_TxC_2_Mem_Addr_int_reg[9]
  -------------------------------------------------------------------
                         required time                         13.781    
                         arrival time                         -12.714    
  -------------------------------------------------------------------
                         slack                                  1.067    

Slack (MET) :             1.464ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.165ns  (logic 1.913ns (31.032%)  route 4.252ns (68.968%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 13.993 - 8.000 ) 
    Source Clock Delay      (SCD):    6.846ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     2.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.784     4.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.927     6.846    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X101Y143       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y143       FDRE (Prop_fdre_C_Q)         0.456     7.302 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=4, routed)           0.644     7.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X101Y139       LUT2 (Prop_lut2_I0_O)        0.124     8.070 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=42, routed)          3.002    11.073    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X98Y54         LUT5 (Prop_lut5_I0_O)        0.117    11.190 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_8/O
                         net (fo=9, routed)           0.605    11.795    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_8_n_1
    SLICE_X99Y57         LUT5 (Prop_lut5_I0_O)        0.332    12.127 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[4]_i_4/O
                         net (fo=1, routed)           0.000    12.127    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[4]_i_4_n_1
    SLICE_X99Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.677 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1_n_1
    SLICE_X99Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.011 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    13.011    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]_i_1_n_7
    SLICE_X99Y58         FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    10.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.620    12.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.558    13.993    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X99Y58         FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[9]/C
                         clock pessimism              0.497    14.491    
                         clock uncertainty           -0.078    14.412    
    SLICE_X99Y58         FDRE (Setup_fdre_C_D)        0.062    14.474    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[9]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -13.011    
  -------------------------------------------------------------------
                         slack                                  1.464    

Slack (MET) :             1.485ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.144ns  (logic 1.892ns (30.796%)  route 4.252ns (69.204%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 13.993 - 8.000 ) 
    Source Clock Delay      (SCD):    6.846ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     2.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.784     4.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.927     6.846    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X101Y143       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y143       FDRE (Prop_fdre_C_Q)         0.456     7.302 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=4, routed)           0.644     7.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X101Y139       LUT2 (Prop_lut2_I0_O)        0.124     8.070 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=42, routed)          3.002    11.073    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X98Y54         LUT5 (Prop_lut5_I0_O)        0.117    11.190 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_8/O
                         net (fo=9, routed)           0.605    11.795    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_8_n_1
    SLICE_X99Y57         LUT5 (Prop_lut5_I0_O)        0.332    12.127 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[4]_i_4/O
                         net (fo=1, routed)           0.000    12.127    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[4]_i_4_n_1
    SLICE_X99Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.677 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1_n_1
    SLICE_X99Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.990 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.990    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]_i_1_n_5
    SLICE_X99Y58         FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    10.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.620    12.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.558    13.993    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X99Y58         FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[11]/C
                         clock pessimism              0.497    14.491    
                         clock uncertainty           -0.078    14.412    
    SLICE_X99Y58         FDRE (Setup_fdre_C_D)        0.062    14.474    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[11]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                  1.485    

Slack (MET) :             1.559ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        6.070ns  (logic 1.818ns (29.953%)  route 4.252ns (70.047%))
  Logic Levels:           5  (CARRY4=2 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.993ns = ( 13.993 - 8.000 ) 
    Source Clock Delay      (SCD):    6.846ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     2.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.784     4.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.927     6.846    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_axi_clk
    SLICE_X101Y143       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y143       FDRE (Prop_fdre_C_Q)         0.456     7.302 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg_reg/Q
                         net (fo=4, routed)           0.644     7.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_reg
    SLICE_X101Y139       LUT2 (Prop_lut2_I0_O)        0.124     8.070 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/no_avb_tx_axi_intf.tx_axi_shim/tx_mac_tready_int_inferred__0_i_1/O
                         net (fo=42, routed)          3.002    11.073    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tready
    SLICE_X98Y54         LUT5 (Prop_lut5_I0_O)        0.117    11.190 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_8/O
                         net (fo=9, routed)           0.605    11.795    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[0]_i_8_n_1
    SLICE_X99Y57         LUT5 (Prop_lut5_I0_O)        0.332    12.127 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[4]_i_4/O
                         net (fo=1, routed)           0.000    12.127    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr[4]_i_4_n_1
    SLICE_X99Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.677 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.677    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[4]_i_1_n_1
    SLICE_X99Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.916 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.916    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[8]_i_1_n_6
    SLICE_X99Y58         FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    10.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.620    12.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.558    13.993    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_mac_aclk
    SLICE_X99Y58         FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[10]/C
                         clock pessimism              0.497    14.491    
                         clock uncertainty           -0.078    14.412    
    SLICE_X99Y58         FDRE (Setup_fdre_C_D)        0.062    14.474    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_addr_reg[10]
  -------------------------------------------------------------------
                         required time                         14.474    
                         arrival time                         -12.916    
  -------------------------------------------------------------------
                         slack                                  1.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     0.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     1.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.694     2.173    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X105Y114       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y114       FDRE (Prop_fdre_C_Q)         0.141     2.314 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]/Q
                         net (fo=2, routed)           0.056     2.369    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/D
    SLICE_X104Y114       RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     1.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     1.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.970     2.804    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/WCLK
    SLICE_X104Y114       RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.619     2.186    
    SLICE_X104Y114       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.330    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.804ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     0.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     1.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.694     2.173    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X105Y114       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y114       FDRE (Prop_fdre_C_Q)         0.141     2.314 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_lower_reg[11]/Q
                         net (fo=2, routed)           0.056     2.369    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/D
    SLICE_X104Y114       RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     1.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     1.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.970     2.804    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/WCLK
    SLICE_X104Y114       RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/CLK
                         clock pessimism             -0.619     2.186    
    SLICE_X104Y114       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.101     2.287    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/dipa_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.803ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     0.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     1.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.694     2.173    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X99Y111        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/dipa_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y111        FDRE (Prop_fdre_C_Q)         0.141     2.314 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/dipa_reg[5]/Q
                         net (fo=2, routed)           0.102     2.416    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/D
    SLICE_X100Y112       RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     1.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     1.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.969     2.803    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/WCLK
    SLICE_X100Y112       RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.617     2.187    
    SLICE_X100Y112       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     2.332    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.416    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_lower_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.801ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     0.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     1.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.693     2.171    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X105Y116       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_lower_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y116       FDRE (Prop_fdre_C_Q)         0.141     2.312 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_lower_reg[18]/Q
                         net (fo=2, routed)           0.110     2.423    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/D
    SLICE_X104Y117       RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     1.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     1.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.967     2.801    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/WCLK
    SLICE_X104Y117       RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.617     2.184    
    SLICE_X104Y117       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     2.330    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[18].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.331    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.800ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     0.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     1.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.692     2.171    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X101Y115       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y115       FDRE (Prop_fdre_C_Q)         0.141     2.312 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[6]/Q
                         net (fo=2, routed)           0.110     2.422    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/D
    SLICE_X100Y116       RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     1.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     1.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.966     2.800    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/WCLK
    SLICE_X100Y116       RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.617     2.183    
    SLICE_X100Y116       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     2.329    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[38].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.330    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.795ns
    Source Clock Delay      (SCD):    2.165ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     0.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     1.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.687     2.166    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X101Y120       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y120       FDRE (Prop_fdre_C_Q)         0.141     2.307 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[26]/Q
                         net (fo=2, routed)           0.110     2.417    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/D
    SLICE_X100Y121       RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     1.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     1.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.961     2.795    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/WCLK
    SLICE_X100Y121       RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.617     2.178    
    SLICE_X100Y121       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     2.324    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[58].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.325    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_lower_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     0.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     1.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.691     2.169    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X105Y118       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_lower_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y118       FDRE (Prop_fdre_C_Q)         0.141     2.310 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_lower_reg[25]/Q
                         net (fo=2, routed)           0.112     2.423    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/D
    SLICE_X104Y119       RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     1.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     1.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.965     2.799    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/WCLK
    SLICE_X104Y119       RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.617     2.182    
    SLICE_X104Y119       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     2.328    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.799ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     0.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     1.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.691     2.169    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X101Y116       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDRE (Prop_fdre_C_Q)         0.141     2.310 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[9]/Q
                         net (fo=2, routed)           0.112     2.423    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/D
    SLICE_X100Y117       RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     1.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     1.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.965     2.799    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/WCLK
    SLICE_X100Y117       RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.617     2.182    
    SLICE_X100Y117       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.146     2.328    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[41].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.329    
                         arrival time                           2.423    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.802ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.619ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     0.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     1.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.692     2.171    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X101Y114       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y114       FDRE (Prop_fdre_C_Q)         0.141     2.312 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[1]/Q
                         net (fo=2, routed)           0.110     2.422    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/D
    SLICE_X100Y114       RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     1.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     1.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.968     2.802    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/WCLK
    SLICE_X100Y114       RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.619     2.183    
    SLICE_X100Y114       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.327    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[33].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.327    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.797ns
    Source Clock Delay      (SCD):    2.166ns
    Clock Pessimism Removal (CPR):    0.618ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     0.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     1.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     1.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.688     2.167    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/tx_axi_clk
    SLICE_X101Y119       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y119       FDRE (Prop_fdre_C_Q)         0.141     2.308 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/accum_upper_reg[21]/Q
                         net (fo=2, routed)           0.110     2.418    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/D
    SLICE_X100Y119       RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     1.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     1.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.963     2.797    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/WCLK
    SLICE_X100Y119       RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.618     2.179    
    SLICE_X100Y119       RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     2.323    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[53].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -2.323    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X4Y12     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X3Y11     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst/gen_blk_box.gen_bb_async.xpm_memory_base_inst_bram_0/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/I0
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y114    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y104    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y103    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y102    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y101    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X96Y32     design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/AXITX_2_TXCLIENT_FSM_GO/ClkB_reset_inst/async_rst0_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X104Y112   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X104Y112   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X104Y112   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X104Y112   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X104Y112   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X104Y112   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X104Y112   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X104Y112   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X104Y114   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X104Y114   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X104Y112   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X104Y112   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X104Y112   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X104Y112   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[0].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X104Y112   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X104Y112   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X104Y112   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X104Y112   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X104Y114   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X104Y114   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[11].RAM64X1D_inst/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        3.980ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        3.441ns  (logic 0.716ns (20.807%)  route 2.725ns (79.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 16.170 - 10.000 ) 
    Source Clock Delay      (SCD):    6.644ns = ( 8.644 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     3.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     4.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.784     6.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.725     8.644    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X105Y81        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y81        FDRE (Prop_fdre_C_Q)         0.419     9.063 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/Q
                         net (fo=7, routed)           2.159    11.222    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_10_100_int
    SLICE_X104Y105       LUT5 (Prop_lut5_I3_O)        0.297    11.519 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.566    12.085    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_1
    SLICE_X104Y104       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    12.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.620    14.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.734    16.170    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X104Y104       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
                         clock pessimism              0.497    16.667    
                         clock uncertainty           -0.078    16.589    
    SLICE_X104Y104       FDRE (Setup_fdre_C_R)       -0.524    16.065    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         16.065    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        3.441ns  (logic 0.716ns (20.807%)  route 2.725ns (79.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 16.170 - 10.000 ) 
    Source Clock Delay      (SCD):    6.644ns = ( 8.644 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     3.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     4.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.784     6.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.725     8.644    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X105Y81        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y81        FDRE (Prop_fdre_C_Q)         0.419     9.063 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/Q
                         net (fo=7, routed)           2.159    11.222    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_10_100_int
    SLICE_X104Y105       LUT5 (Prop_lut5_I3_O)        0.297    11.519 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.566    12.085    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_1
    SLICE_X104Y104       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    12.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.620    14.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.734    16.170    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X104Y104       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                         clock pessimism              0.497    16.667    
                         clock uncertainty           -0.078    16.589    
    SLICE_X104Y104       FDRE (Setup_fdre_C_R)       -0.524    16.065    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         16.065    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        3.441ns  (logic 0.716ns (20.807%)  route 2.725ns (79.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 16.170 - 10.000 ) 
    Source Clock Delay      (SCD):    6.644ns = ( 8.644 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     3.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     4.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.784     6.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.725     8.644    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X105Y81        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y81        FDRE (Prop_fdre_C_Q)         0.419     9.063 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/Q
                         net (fo=7, routed)           2.159    11.222    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_10_100_int
    SLICE_X104Y105       LUT5 (Prop_lut5_I3_O)        0.297    11.519 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.566    12.085    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_1
    SLICE_X104Y104       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    12.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.620    14.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.734    16.170    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X104Y104       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
                         clock pessimism              0.497    16.667    
                         clock uncertainty           -0.078    16.589    
    SLICE_X104Y104       FDRE (Setup_fdre_C_R)       -0.524    16.065    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         16.065    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        3.441ns  (logic 0.716ns (20.807%)  route 2.725ns (79.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 16.170 - 10.000 ) 
    Source Clock Delay      (SCD):    6.644ns = ( 8.644 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     3.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     4.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.784     6.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.725     8.644    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X105Y81        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y81        FDRE (Prop_fdre_C_Q)         0.419     9.063 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/Q
                         net (fo=7, routed)           2.159    11.222    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_10_100_int
    SLICE_X104Y105       LUT5 (Prop_lut5_I3_O)        0.297    11.519 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.566    12.085    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_1
    SLICE_X104Y104       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    12.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.620    14.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.734    16.170    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X104Y104       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/C
                         clock pessimism              0.497    16.667    
                         clock uncertainty           -0.078    16.589    
    SLICE_X104Y104       FDRE (Setup_fdre_C_R)       -0.524    16.065    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         16.065    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        3.441ns  (logic 0.716ns (20.807%)  route 2.725ns (79.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 16.170 - 10.000 ) 
    Source Clock Delay      (SCD):    6.644ns = ( 8.644 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     3.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     4.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.784     6.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.725     8.644    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X105Y81        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y81        FDRE (Prop_fdre_C_Q)         0.419     9.063 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/Q
                         net (fo=7, routed)           2.159    11.222    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_10_100_int
    SLICE_X104Y105       LUT5 (Prop_lut5_I3_O)        0.297    11.519 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.566    12.085    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_1
    SLICE_X104Y104       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    12.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.620    14.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.734    16.170    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X104Y104       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
                         clock pessimism              0.497    16.667    
                         clock uncertainty           -0.078    16.589    
    SLICE_X104Y104       FDRE (Setup_fdre_C_R)       -0.524    16.065    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         16.065    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             3.980ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        3.441ns  (logic 0.716ns (20.807%)  route 2.725ns (79.193%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.170ns = ( 16.170 - 10.000 ) 
    Source Clock Delay      (SCD):    6.644ns = ( 8.644 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     3.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     4.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.784     6.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.725     8.644    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X105Y81        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y81        FDRE (Prop_fdre_C_Q)         0.419     9.063 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg4/Q
                         net (fo=7, routed)           2.159    11.222    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_10_100_int
    SLICE_X104Y105       LUT5 (Prop_lut5_I3_O)        0.297    11.519 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.566    12.085    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1_n_1
    SLICE_X104Y104       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    12.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.620    14.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.734    16.170    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X104Y104       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                         clock pessimism              0.497    16.667    
                         clock uncertainty           -0.078    16.589    
    SLICE_X104Y104       FDRE (Setup_fdre_C_R)       -0.524    16.065    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         16.065    
                         arrival time                         -12.085    
  -------------------------------------------------------------------
                         slack                                  3.980    

Slack (MET) :             4.331ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        3.594ns  (logic 0.898ns (24.983%)  route 2.696ns (75.017%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 16.171 - 10.000 ) 
    Source Clock Delay      (SCD):    6.848ns = ( 8.848 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     3.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     4.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.784     6.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.929     8.848    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X104Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.478     9.326 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=5, routed)           1.234    10.560    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X104Y106       LUT6 (Prop_lut6_I5_O)        0.296    10.856 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_i_2/O
                         net (fo=6, routed)           1.462    12.318    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_i_2_n_1
    SLICE_X103Y100       LUT5 (Prop_lut5_I0_O)        0.124    12.442 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_i_1/O
                         net (fo=1, routed)           0.000    12.442    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int0
    SLICE_X103Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    12.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.620    14.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.735    16.171    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X103Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                         clock pessimism              0.652    16.823    
                         clock uncertainty           -0.078    16.745    
    SLICE_X103Y100       FDRE (Setup_fdre_C_D)        0.029    16.774    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg
  -------------------------------------------------------------------
                         required time                         16.774    
                         arrival time                         -12.442    
  -------------------------------------------------------------------
                         slack                                  4.331    

Slack (MET) :             4.349ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        3.622ns  (logic 0.926ns (25.563%)  route 2.696ns (74.437%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 16.171 - 10.000 ) 
    Source Clock Delay      (SCD):    6.848ns = ( 8.848 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.652ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     3.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     4.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.784     6.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.929     8.848    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X104Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.478     9.326 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=5, routed)           1.234    10.560    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X104Y106       LUT6 (Prop_lut6_I5_O)        0.296    10.856 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_i_2/O
                         net (fo=6, routed)           1.462    12.318    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_i_2_n_1
    SLICE_X103Y100       LUT4 (Prop_lut4_I0_O)        0.152    12.470 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_i_1/O
                         net (fo=1, routed)           0.000    12.470    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter0
    SLICE_X103Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    12.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.620    14.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.735    16.171    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X103Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                         clock pessimism              0.652    16.823    
                         clock uncertainty           -0.078    16.745    
    SLICE_X103Y100       FDRE (Setup_fdre_C_D)        0.075    16.820    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg
  -------------------------------------------------------------------
                         required time                         16.820    
                         arrival time                         -12.470    
  -------------------------------------------------------------------
                         slack                                  4.349    

Slack (MET) :             4.537ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/div_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        3.464ns  (logic 0.898ns (25.927%)  route 2.566ns (74.073%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 16.171 - 10.000 ) 
    Source Clock Delay      (SCD):    6.848ns = ( 8.848 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     3.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     4.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.784     6.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.929     8.848    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X104Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.478     9.326 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=5, routed)           1.234    10.560    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X104Y106       LUT6 (Prop_lut6_I5_O)        0.296    10.856 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_i_2/O
                         net (fo=6, routed)           1.331    12.188    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_i_2_n_1
    SLICE_X104Y100       LUT6 (Prop_lut6_I0_O)        0.124    12.312 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/div_2_i_1/O
                         net (fo=1, routed)           0.000    12.312    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/div_2_i_1_n_1
    SLICE_X104Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/div_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    12.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.620    14.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.735    16.171    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X104Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/div_2_reg/C
                         clock pessimism              0.677    16.848    
                         clock uncertainty           -0.078    16.770    
    SLICE_X104Y100       FDRE (Setup_fdre_C_D)        0.079    16.849    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/div_2_reg
  -------------------------------------------------------------------
                         required time                         16.849    
                         arrival time                         -12.312    
  -------------------------------------------------------------------
                         slack                                  4.537    

Slack (MET) :             4.712ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        3.288ns  (logic 0.898ns (27.310%)  route 2.390ns (72.690%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 16.171 - 10.000 ) 
    Source Clock Delay      (SCD):    6.848ns = ( 8.848 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.677ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     3.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     4.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.784     6.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.929     8.848    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X104Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.478     9.326 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=5, routed)           1.027    10.353    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X104Y106       LUT6 (Prop_lut6_I0_O)        0.296    10.649 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_i_2/O
                         net (fo=1, routed)           1.363    12.012    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_i_2_n_1
    SLICE_X104Y100       LUT5 (Prop_lut5_I3_O)        0.124    12.136 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_i_1/O
                         net (fo=1, routed)           0.000    12.136    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_i_1_n_1
    SLICE_X104Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    12.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083    12.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.620    14.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    14.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.735    16.171    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X104Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                         clock pessimism              0.677    16.848    
                         clock uncertainty           -0.078    16.770    
    SLICE_X104Y100       FDRE (Setup_fdre_C_D)        0.079    16.849    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg
  -------------------------------------------------------------------
                         required time                         16.849    
                         arrival time                         -12.136    
  -------------------------------------------------------------------
                         slack                                  4.712    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 4.714 - 2.000 ) 
    Source Clock Delay      (SCD):    2.087ns = ( 4.087 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     2.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     2.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503     3.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.609     4.087    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X105Y81        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y81        FDRE (Prop_fdre_C_Q)         0.141     4.228 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     4.284    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync0
    SLICE_X105Y81        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     2.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     2.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     3.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552     3.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.880     4.714    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X105Y81        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/C
                         clock pessimism             -0.627     4.087    
    SLICE_X105Y81        FDRE (Hold_fdre_C_D)         0.075     4.162    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -4.162    
                         arrival time                           4.284    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 4.805 - 2.000 ) 
    Source Clock Delay      (SCD):    2.173ns = ( 4.173 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     2.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     2.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503     3.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.694     4.173    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X101Y110       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDRE (Prop_fdre_C_Q)         0.141     4.313 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     4.369    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync0
    SLICE_X101Y110       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     2.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     2.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     3.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552     3.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.971     4.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X101Y110       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/C
                         clock pessimism             -0.632     4.173    
    SLICE_X101Y110       FDRE (Hold_fdre_C_D)         0.075     4.248    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -4.247    
                         arrival time                           4.369    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 4.809 - 2.000 ) 
    Source Clock Delay      (SCD):    2.177ns = ( 4.177 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     2.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     2.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503     3.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.698     4.177    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X105Y105       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.141     4.318 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/Q
                         net (fo=2, routed)           0.067     4.385    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int
    SLICE_X105Y105       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     2.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     2.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     3.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552     3.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.975     4.809    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X105Y105       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
                         clock pessimism             -0.632     4.177    
    SLICE_X105Y105       FDRE (Hold_fdre_C_D)         0.075     4.252    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg
  -------------------------------------------------------------------
                         required time                         -4.252    
                         arrival time                           4.385    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 4.810 - 2.000 ) 
    Source Clock Delay      (SCD):    2.178ns = ( 4.178 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     2.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     2.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503     3.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.699     4.178    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X104Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.164     4.342 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.056     4.397    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync0
    SLICE_X104Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     2.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     2.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     3.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552     3.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.976     4.810    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X104Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1/C
                         clock pessimism             -0.632     4.178    
    SLICE_X104Y100       FDRE (Hold_fdre_C_D)         0.060     4.238    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -4.238    
                         arrival time                           4.397    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.172%)  route 0.054ns (29.828%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 4.808 - 2.000 ) 
    Source Clock Delay      (SCD):    2.175ns = ( 4.175 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     2.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     2.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503     3.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.697     4.176    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X105Y108       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y108       FDRE (Prop_fdre_C_Q)         0.128     4.304 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/Q
                         net (fo=1, routed)           0.054     4.358    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync1
    SLICE_X105Y108       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     2.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     2.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     3.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552     3.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.974     4.808    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X105Y108       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg2/C
                         clock pessimism             -0.632     4.176    
    SLICE_X105Y108       FDRE (Hold_fdre_C_D)        -0.008     4.168    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -4.168    
                         arrival time                           4.358    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 4.809 - 2.000 ) 
    Source Clock Delay      (SCD):    2.177ns = ( 4.177 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     2.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     2.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503     3.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.698     4.177    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X105Y105       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y105       FDRE (Prop_fdre_C_Q)         0.128     4.305 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/Q
                         net (fo=1, routed)           0.119     4.424    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1
    SLICE_X105Y105       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     2.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     2.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     3.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552     3.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.975     4.809    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X105Y105       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/C
                         clock pessimism             -0.632     4.177    
    SLICE_X105Y105       FDRE (Hold_fdre_C_D)         0.017     4.194    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg
  -------------------------------------------------------------------
                         required time                         -4.194    
                         arrival time                           4.424    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns = ( 4.714 - 2.000 ) 
    Source Clock Delay      (SCD):    2.087ns = ( 4.087 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.627ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     2.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     2.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503     3.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.609     4.087    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X105Y81        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y81        FDRE (Prop_fdre_C_Q)         0.128     4.215 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/Q
                         net (fo=1, routed)           0.119     4.335    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync1
    SLICE_X105Y81        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     2.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     2.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     3.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552     3.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.880     4.714    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X105Y81        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg2/C
                         clock pessimism             -0.627     4.087    
    SLICE_X105Y81        FDRE (Hold_fdre_C_D)         0.017     4.104    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -4.104    
                         arrival time                           4.335    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 4.805 - 2.000 ) 
    Source Clock Delay      (SCD):    2.173ns = ( 4.173 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     2.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     2.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503     3.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.694     4.173    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X101Y110       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y110       FDRE (Prop_fdre_C_Q)         0.128     4.300 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/Q
                         net (fo=1, routed)           0.119     4.420    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync1
    SLICE_X101Y110       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     2.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     2.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     3.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552     3.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.971     4.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X101Y110       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2/C
                         clock pessimism             -0.632     4.173    
    SLICE_X101Y110       FDRE (Hold_fdre_C_D)         0.017     4.190    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -4.190    
                         arrival time                           4.420    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.810ns = ( 4.810 - 2.000 ) 
    Source Clock Delay      (SCD):    2.178ns = ( 4.178 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     2.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     2.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503     3.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.699     4.178    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X104Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.164     4.342 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.149     4.491    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X104Y100       LUT5 (Prop_lut5_I0_O)        0.045     4.536 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_i_1/O
                         net (fo=1, routed)           0.000     4.536    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_i_1_n_1
    SLICE_X104Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     2.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     2.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     3.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552     3.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.976     4.810    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X104Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                         clock pessimism             -0.632     4.178    
    SLICE_X104Y100       FDRE (Hold_fdre_C_D)         0.121     4.299    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg
  -------------------------------------------------------------------
                         required time                         -4.299    
                         arrival time                           4.536    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.331%)  route 0.149ns (41.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.809ns = ( 4.809 - 2.000 ) 
    Source Clock Delay      (SCD):    2.177ns = ( 4.177 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     2.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     2.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503     3.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.698     4.177    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X104Y104       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y104       FDRE (Prop_fdre_C_Q)         0.164     4.341 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/Q
                         net (fo=8, routed)           0.149     4.490    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]
    SLICE_X104Y104       LUT6 (Prop_lut6_I0_O)        0.045     4.535 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_2/O
                         net (fo=1, routed)           0.000     4.535    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/p_0_in[5]
    SLICE_X104Y104       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     2.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     2.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     3.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552     3.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.975     4.809    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X104Y104       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                         clock pessimism             -0.632     4.177    
    SLICE_X104Y104       FDRE (Hold_fdre_C_D)         0.121     4.298    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -4.298    
                         arrival time                           4.535    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform(ns):       { 2.000 6.000 }
Period(ns):         8.000
Sources:            { design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/I0
Min Period        n/a     ODDR/C              n/a            1.474         8.000       6.526      OLOGIC_X1Y113    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y0  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X103Y100   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y0  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y100   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y100   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y100   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X103Y100   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         4.000       3.500      SLICE_X105Y105   design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        1.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 0.456ns (7.812%)  route 5.381ns (92.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 11.131 - 8.000 ) 
    Source Clock Delay      (SCD):    3.282ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.995    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.537     2.532 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.750     3.282    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_axi_clk
    SLICE_X99Y123        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y123        FDRE (Prop_fdre_C_Q)         0.456     3.738 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/Q
                         net (fo=951, routed)         5.381     9.119    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_reset_out
    SLICE_X93Y105        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.415     9.415 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.874    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.486    10.360 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.771    11.131    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_64_reg_0
    SLICE_X93Y105        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[10]/C
                         clock pessimism              0.172    11.303    
                         clock uncertainty           -0.035    11.268    
    SLICE_X93Y105        FDRE (Setup_fdre_C_R)       -0.429    10.839    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[10]
  -------------------------------------------------------------------
                         required time                         10.839    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 0.456ns (7.812%)  route 5.381ns (92.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 11.131 - 8.000 ) 
    Source Clock Delay      (SCD):    3.282ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.995    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.537     2.532 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.750     3.282    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_axi_clk
    SLICE_X99Y123        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y123        FDRE (Prop_fdre_C_Q)         0.456     3.738 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/Q
                         net (fo=951, routed)         5.381     9.119    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_reset_out
    SLICE_X93Y105        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.415     9.415 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.874    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.486    10.360 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.771    11.131    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_64_reg_0
    SLICE_X93Y105        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[19]/C
                         clock pessimism              0.172    11.303    
                         clock uncertainty           -0.035    11.268    
    SLICE_X93Y105        FDRE (Setup_fdre_C_R)       -0.429    10.839    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[19]
  -------------------------------------------------------------------
                         required time                         10.839    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 0.456ns (7.812%)  route 5.381ns (92.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 11.131 - 8.000 ) 
    Source Clock Delay      (SCD):    3.282ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.995    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.537     2.532 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.750     3.282    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_axi_clk
    SLICE_X99Y123        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y123        FDRE (Prop_fdre_C_Q)         0.456     3.738 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/Q
                         net (fo=951, routed)         5.381     9.119    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_reset_out
    SLICE_X93Y105        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.415     9.415 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.874    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.486    10.360 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.771    11.131    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_64_reg_0
    SLICE_X93Y105        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[26]/C
                         clock pessimism              0.172    11.303    
                         clock uncertainty           -0.035    11.268    
    SLICE_X93Y105        FDRE (Setup_fdre_C_R)       -0.429    10.839    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[26]
  -------------------------------------------------------------------
                         required time                         10.839    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 0.456ns (7.812%)  route 5.381ns (92.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 11.131 - 8.000 ) 
    Source Clock Delay      (SCD):    3.282ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.995    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.537     2.532 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.750     3.282    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_axi_clk
    SLICE_X99Y123        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y123        FDRE (Prop_fdre_C_Q)         0.456     3.738 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/Q
                         net (fo=951, routed)         5.381     9.119    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_reset_out
    SLICE_X93Y105        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.415     9.415 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.874    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.486    10.360 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.771    11.131    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_64_reg_0
    SLICE_X93Y105        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[8]/C
                         clock pessimism              0.172    11.303    
                         clock uncertainty           -0.035    11.268    
    SLICE_X93Y105        FDRE (Setup_fdre_C_R)       -0.429    10.839    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[8]
  -------------------------------------------------------------------
                         required time                         10.839    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_alignment_error_reg_reg/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 0.456ns (7.812%)  route 5.381ns (92.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 11.131 - 8.000 ) 
    Source Clock Delay      (SCD):    3.282ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.995    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.537     2.532 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.750     3.282    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_axi_clk
    SLICE_X99Y123        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y123        FDRE (Prop_fdre_C_Q)         0.456     3.738 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/Q
                         net (fo=951, routed)         5.381     9.119    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_reset_out
    SLICE_X93Y105        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_alignment_error_reg_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.415     9.415 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.874    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.486    10.360 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.771    11.131    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_64_reg_0
    SLICE_X93Y105        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_alignment_error_reg_reg/C
                         clock pessimism              0.172    11.303    
                         clock uncertainty           -0.035    11.268    
    SLICE_X93Y105        FDRE (Setup_fdre_C_R)       -0.429    10.839    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_alignment_error_reg_reg
  -------------------------------------------------------------------
                         required time                         10.839    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.719ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_oversize_reg/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.837ns  (logic 0.456ns (7.812%)  route 5.381ns (92.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.131ns = ( 11.131 - 8.000 ) 
    Source Clock Delay      (SCD):    3.282ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.995    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.537     2.532 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.750     3.282    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_axi_clk
    SLICE_X99Y123        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y123        FDRE (Prop_fdre_C_Q)         0.456     3.738 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/Q
                         net (fo=951, routed)         5.381     9.119    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_reset_out
    SLICE_X93Y105        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_oversize_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.415     9.415 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.874    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.486    10.360 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.771    11.131    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_64_reg_0
    SLICE_X93Y105        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_oversize_reg/C
                         clock pessimism              0.172    11.303    
                         clock uncertainty           -0.035    11.268    
    SLICE_X93Y105        FDRE (Setup_fdre_C_R)       -0.429    10.839    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_oversize_reg
  -------------------------------------------------------------------
                         required time                         10.839    
                         arrival time                          -9.119    
  -------------------------------------------------------------------
                         slack                                  1.719    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/DATA_VALID_reg/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 0.456ns (8.104%)  route 5.171ns (91.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 11.130 - 8.000 ) 
    Source Clock Delay      (SCD):    3.282ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.995    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.537     2.532 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.750     3.282    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_axi_clk
    SLICE_X99Y123        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y123        FDRE (Prop_fdre_C_Q)         0.456     3.738 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/Q
                         net (fo=951, routed)         5.171     8.909    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/RESET
    SLICE_X90Y109        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/DATA_VALID_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.415     9.415 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.874    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.486    10.360 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.770    11.130    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/RX_CLK
    SLICE_X90Y109        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/DATA_VALID_reg/C
                         clock pessimism              0.172    11.302    
                         clock uncertainty           -0.035    11.267    
    SLICE_X90Y109        FDRE (Setup_fdre_C_R)       -0.524    10.743    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/DATA_VALID_reg
  -------------------------------------------------------------------
                         required time                         10.743    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/DATA_WITH_FCS_reg/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 0.456ns (8.104%)  route 5.171ns (91.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 11.130 - 8.000 ) 
    Source Clock Delay      (SCD):    3.282ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.995    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.537     2.532 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.750     3.282    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_axi_clk
    SLICE_X99Y123        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y123        FDRE (Prop_fdre_C_Q)         0.456     3.738 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/Q
                         net (fo=951, routed)         5.171     8.909    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/RESET
    SLICE_X90Y109        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/DATA_WITH_FCS_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.415     9.415 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.874    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.486    10.360 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.770    11.130    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/RX_CLK
    SLICE_X90Y109        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/DATA_WITH_FCS_reg/C
                         clock pessimism              0.172    11.302    
                         clock uncertainty           -0.035    11.267    
    SLICE_X90Y109        FDRE (Setup_fdre_C_R)       -0.524    10.743    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/DATA_WITH_FCS_reg
  -------------------------------------------------------------------
                         required time                         10.743    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.834ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/VLAN_FRAME_reg/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.627ns  (logic 0.456ns (8.104%)  route 5.171ns (91.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.130ns = ( 11.130 - 8.000 ) 
    Source Clock Delay      (SCD):    3.282ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.995    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.537     2.532 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.750     3.282    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_axi_clk
    SLICE_X99Y123        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y123        FDRE (Prop_fdre_C_Q)         0.456     3.738 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/Q
                         net (fo=951, routed)         5.171     8.909    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/RESET
    SLICE_X90Y109        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/VLAN_FRAME_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.415     9.415 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.874    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.486    10.360 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.770    11.130    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/RX_CLK
    SLICE_X90Y109        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/VLAN_FRAME_reg/C
                         clock pessimism              0.172    11.302    
                         clock uncertainty           -0.035    11.267    
    SLICE_X90Y109        FDRE (Setup_fdre_C_R)       -0.524    10.743    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rxgen/FRAME_DECODER/VLAN_FRAME_reg
  -------------------------------------------------------------------
                         required time                         10.743    
                         arrival time                          -8.909    
  -------------------------------------------------------------------
                         slack                                  1.834    

Slack (MET) :             1.869ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        5.684ns  (logic 0.456ns (8.023%)  route 5.228ns (91.977%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.127ns = ( 11.127 - 8.000 ) 
    Source Clock Delay      (SCD):    3.282ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.995    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.537     2.532 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.750     3.282    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_axi_clk
    SLICE_X99Y123        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y123        FDRE (Prop_fdre_C_Q)         0.456     3.738 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/rx_reset_reg/Q
                         net (fo=951, routed)         5.228     8.966    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_reset_out
    SLICE_X96Y108        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.415     9.415 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.874    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.486    10.360 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.767    11.127    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/rx_64_reg_0
    SLICE_X96Y108        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[18]/C
                         clock pessimism              0.172    11.299    
                         clock uncertainty           -0.035    11.264    
    SLICE_X96Y108        FDRE (Setup_fdre_C_R)       -0.429    10.835    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[18]
  -------------------------------------------------------------------
                         required time                         10.835    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  1.869    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.481%)  route 0.222ns (57.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.381ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.459    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     0.551 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.294     0.845    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X78Y105        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y105        FDRE (Prop_fdre_C_Q)         0.164     1.009 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[27]/Q
                         net (fo=1, routed)           0.222     1.231    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/dina[27]
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[27]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.752    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     1.006 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.374     1.381    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/clka
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.477     0.904    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[27])
                                                      0.296     1.200    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.231    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (41.999%)  route 0.226ns (58.001%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.381ns
    Source Clock Delay      (SCD):    0.846ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.459    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     0.551 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.295     0.846    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X78Y102        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.164     1.010 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[4]/Q
                         net (fo=1, routed)           0.226     1.237    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/dina[4]
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.752    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     1.006 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.374     1.381    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/clka
    RAMB36_X2Y21         RAMB36E1                                     r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.477     0.904    
    RAMB36_X2Y21         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296     1.200    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.200    
                         arrival time                           1.237    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (43.011%)  route 0.196ns (56.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.381ns
    Source Clock Delay      (SCD):    0.844ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.459    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     0.551 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.293     0.844    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X78Y107        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDRE (Prop_fdre_C_Q)         0.148     0.992 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[2]/Q
                         net (fo=1, routed)           0.196     1.188    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/dina[2]
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.752    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     1.006 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.374     1.381    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/clka
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.477     0.904    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.243     1.147    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.188    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.148ns (39.353%)  route 0.228ns (60.647%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.381ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.459    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     0.551 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.294     0.845    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X82Y104        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDRE (Prop_fdre_C_Q)         0.148     0.993 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[17]/Q
                         net (fo=1, routed)           0.228     1.221    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/dina[17]
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.752    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     1.006 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.374     1.381    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/clka
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.455     0.926    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.242     1.168    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.168    
                         arrival time                           1.221    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.295%)  route 0.219ns (59.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.381ns
    Source Clock Delay      (SCD):    0.844ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.459    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     0.551 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.293     0.844    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X78Y107        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y107        FDRE (Prop_fdre_C_Q)         0.148     0.992 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[27]/Q
                         net (fo=1, routed)           0.219     1.211    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/dina[27]
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.752    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     1.006 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.374     1.381    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/clka
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.477     0.904    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[27])
                                                      0.243     1.147    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.147    
                         arrival time                           1.211    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.164ns (51.229%)  route 0.156ns (48.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.381ns
    Source Clock Delay      (SCD):    0.846ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.459    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     0.551 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.295     0.846    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X78Y102        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.164     1.010 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[6]/Q
                         net (fo=1, routed)           0.156     1.166    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/addra[6]
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.752    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     1.006 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.374     1.381    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/clka
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.477     0.904    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.087    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.148ns (36.628%)  route 0.256ns (63.372%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.381ns
    Source Clock Delay      (SCD):    0.845ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.459    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     0.551 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.294     0.845    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X82Y104        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y104        FDRE (Prop_fdre_C_Q)         0.148     0.993 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[16]/Q
                         net (fo=1, routed)           0.256     1.249    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/dina[16]
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.752    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     1.006 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.374     1.381    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/clka
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.455     0.926    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.243     1.169    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.169    
                         arrival time                           1.249    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.911%)  route 0.158ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.381ns
    Source Clock Delay      (SCD):    0.846ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.459    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     0.551 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.295     0.846    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_mac_aclk
    SLICE_X78Y102        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y102        FDRE (Prop_fdre_C_Q)         0.164     1.010 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[7]/Q
                         net (fo=1, routed)           0.158     1.168    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/addra[7]
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.752    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     1.006 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.374     1.381    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/clka
    RAMB36_X2Y20         RAMB36E1                                     r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
                         clock pessimism             -0.477     0.904    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.087    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.321ns
    Source Clock Delay      (SCD):    0.831ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.459    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     0.551 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.280     0.831    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X95Y128        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y128        FDRE (Prop_fdre_C_Q)         0.141     0.972 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/Q
                         net (fo=2, routed)           0.116     1.088    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/D
    SLICE_X94Y127        RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.752    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     1.006 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.315     1.321    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X94Y127        RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.477     0.844    
    SLICE_X94Y127        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144     0.988    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -0.988    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.141ns (38.390%)  route 0.226ns (61.610%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.321ns
    Source Clock Delay      (SCD):    0.831ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.459    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     0.551 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.280     0.831    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/rx_axi_clk
    SLICE_X93Y127        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y127        FDRE (Prop_fdre_C_Q)         0.141     0.972 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.226     1.198    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/A2
    SLICE_X94Y127        RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.752    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     1.006 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.315     1.321    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X94Y127        RAMD64E                                      r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.477     0.844    
    SLICE_X94Y127        RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.254     1.098    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.098    
                         arrival time                           1.198    
  -------------------------------------------------------------------
                         slack                                  0.100    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_rxc
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { rgmii_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFR/I              n/a            3.174         8.000       4.826      BUFR_X1Y9      design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/I
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y20   design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X2Y21   design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     BUFIO/I             n/a            1.666         8.000       6.334      BUFIO_X1Y8     design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/I
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y120  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y145  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y146  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y131  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
Min Period        n/a     IDDR/C              n/a            1.474         8.000       6.526      ILOGIC_X1Y132  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
Min Period        n/a     FDPE/C              n/a            1.000         8.000       7.000      SLICE_X79Y120  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst0_reg/C
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X94Y126  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X94Y126  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X94Y126  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X94Y126  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X94Y126  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X94Y126  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X94Y126  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X94Y126  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
Low Pulse Width   Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X94Y127  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
Low Pulse Width   Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X94Y127  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X94Y126  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X94Y126  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X94Y126  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X94Y126  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X94Y126  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X94Y126  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X94Y126  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X94Y126  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X94Y127  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         4.000       2.750      SLICE_X94Y127  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        7.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.467ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.229ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        2.006ns  (logic 0.124ns (6.181%)  route 1.882ns (93.819%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.689ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.564ns = ( 12.564 - 10.000 ) 
    Source Clock Delay      (SCD):    3.368ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595     2.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518     3.368 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.882     5.250    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X62Y90         LUT6 (Prop_lut6_I3_O)        0.124     5.374 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.000     5.374    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_1
    SLICE_X62Y90         FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    12.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism              0.115    12.679    
                         clock uncertainty           -0.154    12.525    
    SLICE_X62Y90         FDRE (Setup_fdre_C_D)        0.079    12.604    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                         12.604    
                         arrival time                          -5.374    
  -------------------------------------------------------------------
                         slack                                  7.229    

Slack (MET) :             34.219ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[31][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        5.812ns  (logic 0.707ns (12.164%)  route 5.105ns (87.836%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6                                       0.000     0.000 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           2.867     3.326    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X65Y82         LUT3 (Prop_lut3_I2_O)        0.124     3.450 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          2.238     5.688    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X68Y104        LUT6 (Prop_lut6_I0_O)        0.124     5.812 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[31][0]_i_1/O
                         net (fo=1, routed)           0.000     5.812    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[31][0]_i_1_n_1
    SLICE_X68Y104        FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[31][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X68Y104        FDRE (Setup_fdre_C_D)        0.031    40.031    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[31][0]
  -------------------------------------------------------------------
                         required time                         40.031    
                         arrival time                          -5.812    
  -------------------------------------------------------------------
                         slack                                 34.219    

Slack (MET) :             34.255ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[30][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        5.776ns  (logic 0.707ns (12.240%)  route 5.069ns (87.760%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6                                       0.000     0.000 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           2.867     3.326    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X65Y82         LUT3 (Prop_lut3_I2_O)        0.124     3.450 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          2.202     5.652    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X68Y104        LUT6 (Prop_lut6_I0_O)        0.124     5.776 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[30][0]_i_1/O
                         net (fo=1, routed)           0.000     5.776    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[30][0]_i_1_n_1
    SLICE_X68Y104        FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[30][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X68Y104        FDRE (Setup_fdre_C_D)        0.031    40.031    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[30][0]
  -------------------------------------------------------------------
                         required time                         40.031    
                         arrival time                          -5.776    
  -------------------------------------------------------------------
                         slack                                 34.255    

Slack (MET) :             34.342ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[28][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        5.687ns  (logic 0.707ns (12.431%)  route 4.980ns (87.569%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6                                       0.000     0.000 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           2.867     3.326    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X65Y82         LUT3 (Prop_lut3_I2_O)        0.124     3.450 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          2.114     5.563    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X68Y104        LUT6 (Prop_lut6_I0_O)        0.124     5.687 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[28][0]_i_1/O
                         net (fo=1, routed)           0.000     5.687    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[28][0]_i_1_n_1
    SLICE_X68Y104        FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[28][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X68Y104        FDRE (Setup_fdre_C_D)        0.029    40.029    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[28][0]
  -------------------------------------------------------------------
                         required time                         40.029    
                         arrival time                          -5.687    
  -------------------------------------------------------------------
                         slack                                 34.342    

Slack (MET) :             34.523ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[5][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        5.506ns  (logic 0.707ns (12.840%)  route 4.799ns (87.160%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6                                       0.000     0.000 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           2.867     3.326    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X65Y82         LUT3 (Prop_lut3_I2_O)        0.124     3.450 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.932     5.382    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X64Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.506 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[5][0]_i_1/O
                         net (fo=1, routed)           0.000     5.506    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[5][0]_i_1_n_1
    SLICE_X64Y99         FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[5][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X64Y99         FDRE (Setup_fdre_C_D)        0.029    40.029    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[5][0]
  -------------------------------------------------------------------
                         required time                         40.029    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                                 34.523    

Slack (MET) :             34.532ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[6][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        5.499ns  (logic 0.707ns (12.857%)  route 4.792ns (87.143%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6                                       0.000     0.000 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           2.867     3.326    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X65Y82         LUT3 (Prop_lut3_I2_O)        0.124     3.450 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.925     5.375    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X64Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.499 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[6][0]_i_1/O
                         net (fo=1, routed)           0.000     5.499    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[6][0]_i_1_n_1
    SLICE_X64Y99         FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X64Y99         FDRE (Setup_fdre_C_D)        0.031    40.031    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[6][0]
  -------------------------------------------------------------------
                         required time                         40.031    
                         arrival time                          -5.499    
  -------------------------------------------------------------------
                         slack                                 34.532    

Slack (MET) :             34.575ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[27][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        5.456ns  (logic 0.707ns (12.959%)  route 4.749ns (87.041%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6                                       0.000     0.000 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           2.867     3.326    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X65Y82         LUT3 (Prop_lut3_I2_O)        0.124     3.450 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.882     5.332    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X69Y98         LUT6 (Prop_lut6_I0_O)        0.124     5.456 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[27][0]_i_1/O
                         net (fo=1, routed)           0.000     5.456    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[27][0]_i_1_n_1
    SLICE_X69Y98         FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[27][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X69Y98         FDRE (Setup_fdre_C_D)        0.031    40.031    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[27][0]
  -------------------------------------------------------------------
                         required time                         40.031    
                         arrival time                          -5.456    
  -------------------------------------------------------------------
                         slack                                 34.575    

Slack (MET) :             34.665ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[29][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        5.416ns  (logic 0.707ns (13.055%)  route 4.709ns (86.945%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6                                       0.000     0.000 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           2.867     3.326    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X65Y82         LUT3 (Prop_lut3_I2_O)        0.124     3.450 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.842     5.292    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X66Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.416 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[29][0]_i_1/O
                         net (fo=1, routed)           0.000     5.416    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[29][0]_i_1_n_1
    SLICE_X66Y99         FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[29][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X66Y99         FDRE (Setup_fdre_C_D)        0.081    40.081    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[29][0]
  -------------------------------------------------------------------
                         required time                         40.081    
                         arrival time                          -5.416    
  -------------------------------------------------------------------
                         slack                                 34.665    

Slack (MET) :             34.672ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[25][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        5.405ns  (logic 0.707ns (13.081%)  route 4.698ns (86.919%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6                                       0.000     0.000 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           2.867     3.326    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X65Y82         LUT3 (Prop_lut3_I2_O)        0.124     3.450 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.831     5.281    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X66Y99         LUT6 (Prop_lut6_I0_O)        0.124     5.405 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[25][0]_i_1/O
                         net (fo=1, routed)           0.000     5.405    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[25][0]_i_1_n_1
    SLICE_X66Y99         FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[25][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X66Y99         FDRE (Setup_fdre_C_D)        0.077    40.077    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[25][0]
  -------------------------------------------------------------------
                         required time                         40.077    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                 34.672    

Slack (MET) :             34.720ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        5.311ns  (logic 0.707ns (13.313%)  route 4.604ns (86.687%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y6                                       0.000     0.000 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/C
    SLICE_X64Y6          FDCE (Prop_fdce_C_Q)         0.459     0.459 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/TDO_O_reg/Q
                         net (fo=1, routed)           2.867     3.326    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo
    SLICE_X65Y82         LUT3 (Prop_lut3_I2_O)        0.124     3.450 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_2/O
                         net (fo=32, routed)          1.737     5.187    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_switched
    SLICE_X68Y94         LUT6 (Prop_lut6_I0_O)        0.124     5.311 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_1/O
                         net (fo=1, routed)           0.000     5.311    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer[0][0]_i_1_n_1
    SLICE_X68Y94         FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X68Y94         FDRE (Setup_fdre_C_D)        0.031    40.031    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdo_buffer_reg[0][0]
  -------------------------------------------------------------------
                         required time                         40.031    
                         arrival time                          -5.311    
  -------------------------------------------------------------------
                         slack                                 34.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q'  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.045ns (6.463%)  route 0.651ns (93.537%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    1.047ns
    Clock Pessimism Removal (CPR):    0.031ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           0.651     1.698    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck
    SLICE_X62Y90         LUT6 (Prop_lut6_I3_O)        0.045     1.743 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1/O
                         net (fo=1, routed)           0.000     1.743    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_i_1_n_1
    SLICE_X62Y90         FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/C
                         clock pessimism             -0.031     1.155    
    SLICE_X62Y90         FDRE (Hold_fdre_C_D)         0.121     1.276    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg
  -------------------------------------------------------------------
                         required time                         -1.276    
                         arrival time                           1.743    
  -------------------------------------------------------------------
                         slack                                  0.467    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.084ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.641ns  (logic 0.419ns (25.541%)  route 1.222ns (74.459%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y134                                     0.000     0.000 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y134        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           1.222     1.641    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X37Y136        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X37Y136        FDRE (Setup_fdre_C_D)       -0.275     4.725    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.725    
                         arrival time                          -1.641    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.269ns  (logic 0.419ns (33.017%)  route 0.850ns (66.983%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y117                                     0.000     0.000 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X71Y117        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.850     1.269    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X68Y110        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X68Y110        FDRE (Setup_fdre_C_D)       -0.265     4.735    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.735    
                         arrival time                          -1.269    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.225ns  (logic 0.478ns (39.006%)  route 0.747ns (60.994%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132                                     0.000     0.000 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X38Y132        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.747     1.225    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X36Y130        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X36Y130        FDRE (Setup_fdre_C_D)       -0.270     4.730    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.730    
                         arrival time                          -1.225    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.535ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.418ns  (logic 0.518ns (36.533%)  route 0.900ns (63.467%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y132                                     0.000     0.000 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X38Y132        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.900     1.418    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X38Y131        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X38Y131        FDRE (Setup_fdre_C_D)       -0.047     4.953    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.953    
                         arrival time                          -1.418    
  -------------------------------------------------------------------
                         slack                                  3.535    

Slack (MET) :             3.541ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.364ns  (logic 0.456ns (33.439%)  route 0.908ns (66.561%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y130                                     0.000     0.000 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X85Y130        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.908     1.364    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X84Y130        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X84Y130        FDRE (Setup_fdre_C_D)       -0.095     4.905    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.905    
                         arrival time                          -1.364    
  -------------------------------------------------------------------
                         slack                                  3.541    

Slack (MET) :             3.557ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.350ns  (logic 0.456ns (33.784%)  route 0.894ns (66.216%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y141                                     0.000     0.000 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X68Y141        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.894     1.350    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X63Y147        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X63Y147        FDRE (Setup_fdre_C_D)       -0.093     4.907    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -1.350    
  -------------------------------------------------------------------
                         slack                                  3.557    

Slack (MET) :             3.573ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.161ns  (logic 0.478ns (41.155%)  route 0.683ns (58.845%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y147                                     0.000     0.000 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X62Y147        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.683     1.161    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X63Y147        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X63Y147        FDRE (Setup_fdre_C_D)       -0.266     4.734    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          4.734    
                         arrival time                          -1.161    
  -------------------------------------------------------------------
                         slack                                  3.573    

Slack (MET) :             3.602ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.180ns  (logic 0.419ns (35.520%)  route 0.761ns (64.480%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y138                                     0.000     0.000 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X31Y138        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.761     1.180    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X30Y138        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X30Y138        FDRE (Setup_fdre_C_D)       -0.218     4.782    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.782    
                         arrival time                          -1.180    
  -------------------------------------------------------------------
                         slack                                  3.602    

Slack (MET) :             3.606ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.291ns  (logic 0.456ns (35.310%)  route 0.835ns (64.690%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y145                                     0.000     0.000 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X36Y145        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.835     1.291    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X35Y145        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X35Y145        FDRE (Setup_fdre_C_D)       -0.103     4.897    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          4.897    
                         arrival time                          -1.291    
  -------------------------------------------------------------------
                         slack                                  3.606    

Slack (MET) :             3.613ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        1.294ns  (logic 0.456ns (35.231%)  route 0.838ns (64.770%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y142                                     0.000     0.000 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X37Y142        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.838     1.294    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X32Y141        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X32Y141        FDRE (Setup_fdre_C_D)       -0.093     4.907    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          4.907    
                         arrival time                          -1.294    
  -------------------------------------------------------------------
                         slack                                  3.613    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.472ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.472ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.261ns  (logic 0.478ns (37.918%)  route 0.783ns (62.082%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y41                                       0.000     0.000 r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X2Y41          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.783     1.261    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X1Y45          FDRE                                         r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X1Y45          FDRE (Setup_fdre_C_D)       -0.267     7.733    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -1.261    
  -------------------------------------------------------------------
                         slack                                  6.472    

Slack (MET) :             6.489ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.231ns  (logic 0.419ns (34.036%)  route 0.812ns (65.964%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33                                       0.000     0.000 r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.812     1.231    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X7Y31          FDRE                                         r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)       -0.280     7.720    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.720    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                  6.489    

Slack (MET) :             6.570ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.160ns  (logic 0.419ns (36.110%)  route 0.741ns (63.890%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36                                      0.000     0.000 r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.741     1.160    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X24Y36         FDRE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X24Y36         FDRE (Setup_fdre_C_D)       -0.270     7.730    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.730    
                         arrival time                          -1.160    
  -------------------------------------------------------------------
                         slack                                  6.570    

Slack (MET) :             6.580ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.325ns  (logic 0.456ns (34.418%)  route 0.869ns (65.582%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y36                                      0.000     0.000 r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X19Y36         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.869     1.325    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X28Y34         FDRE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X28Y34         FDRE (Setup_fdre_C_D)       -0.095     7.905    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.905    
                         arrival time                          -1.325    
  -------------------------------------------------------------------
                         slack                                  6.580    

Slack (MET) :             6.621ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.332ns  (logic 0.456ns (34.228%)  route 0.876ns (65.772%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21                                      0.000     0.000 r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.876     1.332    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X20Y23         FDRE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X20Y23         FDRE (Setup_fdre_C_D)       -0.047     7.953    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.332    
  -------------------------------------------------------------------
                         slack                                  6.621    

Slack (MET) :             6.623ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.321ns  (logic 0.518ns (39.204%)  route 0.803ns (60.796%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y28                                       0.000     0.000 r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X8Y28          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.803     1.321    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X8Y31          FDRE                                         r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X8Y31          FDRE (Setup_fdre_C_D)       -0.056     7.944    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.944    
                         arrival time                          -1.321    
  -------------------------------------------------------------------
                         slack                                  6.623    

Slack (MET) :             6.664ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.122ns  (logic 0.478ns (42.619%)  route 0.644ns (57.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26                                       0.000     0.000 r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.644     1.122    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X0Y27          FDRE                                         r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X0Y27          FDRE (Setup_fdre_C_D)       -0.214     7.786    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.786    
                         arrival time                          -1.122    
  -------------------------------------------------------------------
                         slack                                  6.664    

Slack (MET) :             6.666ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.231ns  (logic 0.456ns (37.042%)  route 0.775ns (62.958%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y33                                       0.000     0.000 r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X7Y33          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.775     1.231    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X7Y31          FDRE                                         r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X7Y31          FDRE (Setup_fdre_C_D)       -0.103     7.897    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.897    
                         arrival time                          -1.231    
  -------------------------------------------------------------------
                         slack                                  6.666    

Slack (MET) :             6.681ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.227ns  (logic 0.456ns (37.149%)  route 0.771ns (62.851%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y27                                      0.000     0.000 r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X11Y27         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.771     1.227    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X17Y27         FDRE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X17Y27         FDRE (Setup_fdre_C_D)       -0.092     7.908    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          7.908    
                         arrival time                          -1.227    
  -------------------------------------------------------------------
                         slack                                  6.681    

Slack (MET) :             6.705ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.028ns  (logic 0.419ns (40.750%)  route 0.609ns (59.250%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y27                                      0.000     0.000 r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X23Y27         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.609     1.028    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X17Y27         FDRE                                         r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X17Y27         FDRE (Setup_fdre_C_D)       -0.267     7.733    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          7.733    
                         arrival time                          -1.028    
  -------------------------------------------------------------------
                         slack                                  6.705    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.986ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.986ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.045ns  (logic 0.642ns (21.087%)  route 2.403ns (78.913%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109                                    0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          2.403     2.921    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X103Y124       LUT6 (Prop_lut6_I3_O)        0.124     3.045 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[27]_i_1__1/O
                         net (fo=1, routed)           0.000     3.045    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[27]_i_1__1_n_1
    SLICE_X103Y124       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X103Y124       FDRE (Setup_fdre_C_D)        0.031     6.031    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[27]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -3.045    
  -------------------------------------------------------------------
                         slack                                  2.986    

Slack (MET) :             3.042ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.037ns  (logic 0.642ns (21.139%)  route 2.395ns (78.861%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109                                    0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          2.395     2.913    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X100Y124       LUT6 (Prop_lut6_I3_O)        0.124     3.037 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[28]_i_1__1/O
                         net (fo=1, routed)           0.000     3.037    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[28]_i_1__1_n_1
    SLICE_X100Y124       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X100Y124       FDRE (Setup_fdre_C_D)        0.079     6.079    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[28]
  -------------------------------------------------------------------
                         required time                          6.079    
                         arrival time                          -3.037    
  -------------------------------------------------------------------
                         slack                                  3.042    

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.895ns  (logic 0.642ns (22.179%)  route 2.253ns (77.821%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109                                    0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          2.253     2.771    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X103Y123       LUT6 (Prop_lut6_I3_O)        0.124     2.895 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[23]_i_1__1/O
                         net (fo=1, routed)           0.000     2.895    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[23]_i_1__1_n_1
    SLICE_X103Y123       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X103Y123       FDRE (Setup_fdre_C_D)        0.031     6.031    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[23]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.895    
  -------------------------------------------------------------------
                         slack                                  3.136    

Slack (MET) :             3.204ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.828ns  (logic 0.642ns (22.704%)  route 2.186ns (77.296%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109                                    0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          2.186     2.704    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X103Y123       LUT6 (Prop_lut6_I3_O)        0.124     2.828 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[30]_i_1__0/O
                         net (fo=1, routed)           0.000     2.828    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[30]_i_1__0_n_1
    SLICE_X103Y123       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X103Y123       FDRE (Setup_fdre_C_D)        0.032     6.032    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[30]
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -2.828    
  -------------------------------------------------------------------
                         slack                                  3.204    

Slack (MET) :             3.249ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.783ns  (logic 0.642ns (23.067%)  route 2.141ns (76.933%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109                                    0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          2.141     2.659    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X102Y119       LUT6 (Prop_lut6_I3_O)        0.124     2.783 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[26]_i_1__1/O
                         net (fo=1, routed)           0.000     2.783    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[26]_i_1__1_n_1
    SLICE_X102Y119       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X102Y119       FDRE (Setup_fdre_C_D)        0.032     6.032    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[26]
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -2.783    
  -------------------------------------------------------------------
                         slack                                  3.249    

Slack (MET) :             3.283ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.748ns  (logic 0.642ns (23.363%)  route 2.106ns (76.637%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109                                    0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          2.106     2.624    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X102Y119       LUT6 (Prop_lut6_I3_O)        0.124     2.748 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__1/O
                         net (fo=1, routed)           0.000     2.748    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[16]_i_1__1_n_1
    SLICE_X102Y119       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X102Y119       FDRE (Setup_fdre_C_D)        0.031     6.031    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[16]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.748    
  -------------------------------------------------------------------
                         slack                                  3.283    

Slack (MET) :             3.296ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.735ns  (logic 0.642ns (23.472%)  route 2.093ns (76.528%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109                                    0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          2.093     2.611    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X103Y123       LUT6 (Prop_lut6_I3_O)        0.124     2.735 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[20]_i_1__1/O
                         net (fo=1, routed)           0.000     2.735    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[20]_i_1__1_n_1
    SLICE_X103Y123       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X103Y123       FDRE (Setup_fdre_C_D)        0.031     6.031    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[20]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.735    
  -------------------------------------------------------------------
                         slack                                  3.296    

Slack (MET) :             3.316ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.716ns  (logic 0.642ns (23.634%)  route 2.074ns (76.366%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109                                    0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          2.074     2.592    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X99Y120        LUT6 (Prop_lut6_I3_O)        0.124     2.716 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[31]_i_1__1/O
                         net (fo=1, routed)           0.000     2.716    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[31]_i_1__1_n_1
    SLICE_X99Y120        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X99Y120        FDRE (Setup_fdre_C_D)        0.032     6.032    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[31]
  -------------------------------------------------------------------
                         required time                          6.032    
                         arrival time                          -2.716    
  -------------------------------------------------------------------
                         slack                                  3.316    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.583ns  (logic 0.642ns (24.851%)  route 1.941ns (75.149%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109                                    0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.941     2.459    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X99Y119        LUT6 (Prop_lut6_I3_O)        0.124     2.583 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__1/O
                         net (fo=1, routed)           0.000     2.583    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[14]_i_1__1_n_1
    SLICE_X99Y119        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X99Y119        FDRE (Setup_fdre_C_D)        0.029     6.029    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]
  -------------------------------------------------------------------
                         required time                          6.029    
                         arrival time                          -2.583    
  -------------------------------------------------------------------
                         slack                                  3.446    

Slack (MET) :             3.446ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.585ns  (logic 0.642ns (24.832%)  route 1.943ns (75.168%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y109                                    0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X100Y109       FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.943     2.461    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X99Y119        LUT6 (Prop_lut6_I3_O)        0.124     2.585 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[21]_i_1__1/O
                         net (fo=1, routed)           0.000     2.585    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data[21]_i_1__1_n_1
    SLICE_X99Y119        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X99Y119        FDRE (Setup_fdre_C_D)        0.031     6.031    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[21]
  -------------------------------------------------------------------
                         required time                          6.031    
                         arrival time                          -2.585    
  -------------------------------------------------------------------
                         slack                                  3.446    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack        8.666ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.666ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.062ns  (logic 0.478ns (45.001%)  route 0.584ns (54.999%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y6                                       0.000     0.000 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X58Y6          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.584     1.062    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X57Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y7          FDCE (Setup_fdce_C_D)       -0.272     9.728    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.728    
                         arrival time                          -1.062    
  -------------------------------------------------------------------
                         slack                                  8.666    

Slack (MET) :             8.697ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.035ns  (logic 0.419ns (40.493%)  route 0.616ns (59.507%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10                                      0.000     0.000 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X56Y10         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.616     1.035    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X56Y11         FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y11         FDCE (Setup_fdce_C_D)       -0.268     9.732    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  8.697    

Slack (MET) :             8.798ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.937ns  (logic 0.478ns (51.030%)  route 0.459ns (48.970%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y6                                       0.000     0.000 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X58Y6          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.459     0.937    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X57Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y7          FDCE (Setup_fdce_C_D)       -0.265     9.735    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.937    
  -------------------------------------------------------------------
                         slack                                  8.798    

Slack (MET) :             8.831ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.074ns  (logic 0.456ns (42.451%)  route 0.618ns (57.549%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10                                      0.000     0.000 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X56Y10         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.618     1.074    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X55Y10         FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y10         FDCE (Setup_fdce_C_D)       -0.095     9.905    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.074    
  -------------------------------------------------------------------
                         slack                                  8.831    

Slack (MET) :             8.868ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.867ns  (logic 0.419ns (48.348%)  route 0.448ns (51.652%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10                                      0.000     0.000 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X56Y10         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.448     0.867    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X55Y10         FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y10         FDCE (Setup_fdce_C_D)       -0.265     9.735    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.735    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  8.868    

Slack (MET) :             8.917ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.988ns  (logic 0.518ns (52.417%)  route 0.470ns (47.583%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y6                                       0.000     0.000 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X58Y6          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.470     0.988    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X57Y6          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y6          FDCE (Setup_fdce_C_D)       -0.095     9.905    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.988    
  -------------------------------------------------------------------
                         slack                                  8.917    

Slack (MET) :             8.934ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.973ns  (logic 0.518ns (53.224%)  route 0.455ns (46.776%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y6                                       0.000     0.000 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X58Y6          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.455     0.973    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X57Y6          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X57Y6          FDCE (Setup_fdce_C_D)       -0.093     9.907    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -0.973    
  -------------------------------------------------------------------
                         slack                                  8.934    

Slack (MET) :             8.952ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.953ns  (logic 0.456ns (47.865%)  route 0.497ns (52.135%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y10                                      0.000     0.000 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X56Y10         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.497     0.953    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X56Y11         FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y11         FDCE (Setup_fdce_C_D)       -0.095     9.905    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -0.953    
  -------------------------------------------------------------------
                         slack                                  8.952    

Slack (MET) :             35.238ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        4.794ns  (logic 0.580ns (12.099%)  route 4.214ns (87.901%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80                                      0.000     0.000 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X68Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=8, routed)           4.214     4.670    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tdi
    SLICE_X56Y1          LUT2 (Prop_lut2_I1_O)        0.124     4.794 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[31]_i_2/O
                         net (fo=1, routed)           0.000     4.794    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid[31]_i_2_n_1
    SLICE_X56Y1          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X56Y1          FDRE (Setup_fdre_C_D)        0.032    40.032    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/bscanid_reg[31]
  -------------------------------------------------------------------
                         required time                         40.032    
                         arrival time                          -4.794    
  -------------------------------------------------------------------
                         slack                                 35.238    

Slack (MET) :             35.245ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (MaxDelay Path 40.000ns)
  Data Path Delay:        4.787ns  (logic 0.580ns (12.115%)  route 4.207ns (87.885%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 40.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y80                                      0.000     0.000 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/C
    SLICE_X68Y80         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tdi_output_reg[0]/Q
                         net (fo=8, routed)           4.207     4.663    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/tap_tdi
    SLICE_X59Y1          LUT3 (Prop_lut3_I2_O)        0.124     4.787 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_2/O
                         net (fo=1, routed)           0.000     4.787    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg[5]_i_2_n_1
    SLICE_X59Y1          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   40.000    40.000    
    SLICE_X59Y1          FDRE (Setup_fdre_C_D)        0.032    40.032    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/sh_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         40.032    
                         arrival time                          -4.787    
  -------------------------------------------------------------------
                         slack                                 35.245    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
  To Clock:  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       35.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.623ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.310ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.931ns  (logic 0.726ns (18.466%)  route 3.205ns (81.534%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.912ns = ( 86.912 - 80.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 48.354 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.638    47.895    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.459    48.354 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.967    49.320    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.152    49.472 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.140    50.613    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X58Y4          LUT3 (Prop_lut3_I2_O)        0.326    50.939 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.294    51.233    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_1
    SLICE_X58Y4          LUT6 (Prop_lut6_I4_O)        0.124    51.357 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.804    52.161    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_1
    SLICE_X57Y4          LUT6 (Prop_lut6_I5_O)        0.124    52.285 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    52.285    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_1
    SLICE_X57Y4          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.463    86.912    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y4          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.808    87.720    
                         clock uncertainty           -0.154    87.566    
    SLICE_X57Y4          FDRE (Setup_fdre_C_D)        0.029    87.595    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         87.595    
                         arrival time                         -52.285    
  -------------------------------------------------------------------
                         slack                                 35.310    

Slack (MET) :             35.413ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.808ns  (logic 0.602ns (15.807%)  route 3.206ns (84.193%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.890ns = ( 86.890 - 80.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 48.354 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.638    47.895    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.459    48.354 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.967    49.320    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.152    49.472 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.245    50.717    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X60Y2          LUT5 (Prop_lut5_I4_O)        0.326    51.043 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.995    52.038    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_1
    SLICE_X65Y2          LUT3 (Prop_lut3_I1_O)        0.124    52.162 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000    52.162    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_1
    SLICE_X65Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.441    86.890    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.808    87.698    
                         clock uncertainty           -0.154    87.544    
    SLICE_X65Y2          FDRE (Setup_fdre_C_D)        0.031    87.575    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         87.575    
                         arrival time                         -52.162    
  -------------------------------------------------------------------
                         slack                                 35.413    

Slack (MET) :             35.422ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.844ns  (logic 0.602ns (15.659%)  route 3.242ns (84.341%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.889ns = ( 86.889 - 80.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 48.354 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.638    47.895    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.459    48.354 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.967    49.320    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.152    49.472 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.140    50.613    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X58Y4          LUT3 (Prop_lut3_I2_O)        0.326    50.939 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           1.136    52.074    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_1
    SLICE_X62Y2          LUT6 (Prop_lut6_I3_O)        0.124    52.198 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    52.198    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_1
    SLICE_X62Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.440    86.889    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.808    87.697    
                         clock uncertainty           -0.154    87.543    
    SLICE_X62Y2          FDRE (Setup_fdre_C_D)        0.077    87.620    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         87.620    
                         arrival time                         -52.198    
  -------------------------------------------------------------------
                         slack                                 35.422    

Slack (MET) :             35.436ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.834ns  (logic 0.602ns (15.700%)  route 3.232ns (84.300%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.889ns = ( 86.889 - 80.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 48.354 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.638    47.895    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.459    48.354 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.967    49.320    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.152    49.472 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.140    50.613    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X58Y4          LUT3 (Prop_lut3_I2_O)        0.326    50.939 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           1.126    52.064    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_1
    SLICE_X62Y2          LUT6 (Prop_lut6_I3_O)        0.124    52.188 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    52.188    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_1
    SLICE_X62Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.440    86.889    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.808    87.697    
                         clock uncertainty           -0.154    87.543    
    SLICE_X62Y2          FDRE (Setup_fdre_C_D)        0.081    87.624    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         87.624    
                         arrival time                         -52.188    
  -------------------------------------------------------------------
                         slack                                 35.436    

Slack (MET) :             35.644ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.575ns  (logic 0.602ns (16.837%)  route 2.973ns (83.163%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.890ns = ( 86.890 - 80.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 48.354 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.638    47.895    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.459    48.354 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.967    49.320    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.152    49.472 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.245    50.717    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X60Y2          LUT5 (Prop_lut5_I4_O)        0.326    51.043 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.762    51.805    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_1
    SLICE_X65Y2          LUT3 (Prop_lut3_I1_O)        0.124    51.929 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000    51.929    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_1
    SLICE_X65Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.441    86.890    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.808    87.698    
                         clock uncertainty           -0.154    87.544    
    SLICE_X65Y2          FDRE (Setup_fdre_C_D)        0.029    87.573    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         87.573    
                         arrival time                         -51.929    
  -------------------------------------------------------------------
                         slack                                 35.644    

Slack (MET) :             35.708ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.511ns  (logic 0.602ns (17.147%)  route 2.909ns (82.853%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.889ns = ( 86.889 - 80.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 48.354 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.638    47.895    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.459    48.354 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.967    49.320    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.152    49.472 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.245    50.717    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X60Y2          LUT5 (Prop_lut5_I4_O)        0.326    51.043 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.697    51.741    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_1
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.124    51.865 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000    51.865    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_1
    SLICE_X60Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.440    86.889    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.808    87.697    
                         clock uncertainty           -0.154    87.543    
    SLICE_X60Y2          FDRE (Setup_fdre_C_D)        0.029    87.572    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         87.572    
                         arrival time                         -51.865    
  -------------------------------------------------------------------
                         slack                                 35.708    

Slack (MET) :             35.723ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.497ns  (logic 0.602ns (17.214%)  route 2.895ns (82.786%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.889ns = ( 86.889 - 80.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 48.354 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.638    47.895    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.459    48.354 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.967    49.320    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.152    49.472 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.245    50.717    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X60Y2          LUT5 (Prop_lut5_I4_O)        0.326    51.043 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.683    51.727    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_1
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.124    51.851 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000    51.851    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_1
    SLICE_X60Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.440    86.889    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.808    87.697    
                         clock uncertainty           -0.154    87.543    
    SLICE_X60Y2          FDRE (Setup_fdre_C_D)        0.031    87.574    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         87.574    
                         arrival time                         -51.851    
  -------------------------------------------------------------------
                         slack                                 35.723    

Slack (MET) :             35.814ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.407ns  (logic 0.602ns (17.667%)  route 2.805ns (82.333%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.890ns = ( 86.890 - 80.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 48.354 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.638    47.895    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.459    48.354 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.967    49.320    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.152    49.472 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.245    50.717    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X60Y2          LUT5 (Prop_lut5_I4_O)        0.326    51.043 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.594    51.637    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_1
    SLICE_X65Y2          LUT3 (Prop_lut3_I1_O)        0.124    51.761 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000    51.761    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_1
    SLICE_X65Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.441    86.890    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.808    87.698    
                         clock uncertainty           -0.154    87.544    
    SLICE_X65Y2          FDRE (Setup_fdre_C_D)        0.031    87.575    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         87.575    
                         arrival time                         -51.761    
  -------------------------------------------------------------------
                         slack                                 35.814    

Slack (MET) :             36.104ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        3.116ns  (logic 0.602ns (19.319%)  route 2.514ns (80.681%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.889ns = ( 86.889 - 80.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 48.354 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.638    47.895    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.459    48.354 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.967    49.320    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.152    49.472 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           1.245    50.717    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X60Y2          LUT5 (Prop_lut5_I4_O)        0.326    51.043 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.302    51.346    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_1
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.124    51.470 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000    51.470    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_1
    SLICE_X60Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.440    86.889    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.808    87.697    
                         clock uncertainty           -0.154    87.543    
    SLICE_X60Y2          FDRE (Setup_fdre_C_D)        0.031    87.574    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         87.574    
                         arrival time                         -51.470    
  -------------------------------------------------------------------
                         slack                                 36.104    

Slack (MET) :             36.833ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise@40.000ns)
  Data Path Delay:        2.412ns  (logic 0.478ns (19.821%)  route 1.934ns (80.179%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.912ns = ( 86.912 - 80.000 ) 
    Source Clock Delay      (SCD):    8.354ns = ( 48.354 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.808ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q rise edge)
                                                     40.000    40.000 r  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.638    47.895    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.459    48.354 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.967    49.320    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.152    49.472 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.967    50.439    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I1_O)        0.326    50.765 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.000    50.765    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X57Y4          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.463    86.912    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/tck
    SLICE_X57Y4          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.808    87.720    
                         clock uncertainty           -0.154    87.566    
    SLICE_X57Y4          FDRE (Setup_fdre_C_D)        0.032    87.598    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         87.598    
                         arrival time                         -50.765    
  -------------------------------------------------------------------
                         slack                                 36.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.623ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        0.839ns  (logic 0.151ns (18.008%)  route 0.688ns (81.992%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.567     2.801    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.146     2.947 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.337     3.284    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.044     3.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.351     3.679    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg_0
    SLICE_X57Y4          LUT3 (Prop_lut3_I1_O)        0.107     3.786 r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1/O
                         net (fo=1, routed)           0.000     3.786    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_i_1_n_0
    SLICE_X57Y4          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.836     3.595    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/tck
    SLICE_X57Y4          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.524     3.070    
    SLICE_X57Y4          FDRE (Hold_fdre_C_D)         0.092     3.162    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -3.162    
                         arrival time                           3.786    
  -------------------------------------------------------------------
                         slack                                  0.623    

Slack (MET) :             0.830ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.070ns  (logic 0.196ns (18.324%)  route 0.874ns (81.676%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.567     2.801    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.146     2.947 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.337     3.284    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.044     3.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.483     3.811    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X62Y2          LUT6 (Prop_lut6_I3_O)        0.107     3.918 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.054     3.972    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_1
    SLICE_X62Y2          LUT6 (Prop_lut6_I0_O)        0.045     4.017 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     4.017    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_1
    SLICE_X62Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.831     3.590    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism             -0.524     3.065    
    SLICE_X62Y2          FDRE (Hold_fdre_C_D)         0.121     3.186    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.186    
                         arrival time                           4.017    
  -------------------------------------------------------------------
                         slack                                  0.830    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.196ns (17.431%)  route 0.928ns (82.569%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.567     2.801    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.146     2.947 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.337     3.284    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.044     3.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.459     3.787    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X60Y2          LUT5 (Prop_lut5_I4_O)        0.107     3.894 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.133     4.026    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_1
    SLICE_X62Y2          LUT6 (Prop_lut6_I2_O)        0.045     4.071 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     4.071    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_1
    SLICE_X62Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.831     3.590    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism             -0.524     3.065    
    SLICE_X62Y2          FDRE (Hold_fdre_C_D)         0.120     3.185    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.185    
                         arrival time                           4.071    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.903ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.196ns (17.608%)  route 0.917ns (82.392%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.567     2.801    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.146     2.947 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.337     3.284    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.044     3.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.459     3.787    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X60Y2          LUT5 (Prop_lut5_I4_O)        0.107     3.894 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.121     4.015    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_1
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.045     4.060 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     4.060    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_1
    SLICE_X60Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.831     3.590    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism             -0.524     3.065    
    SLICE_X60Y2          FDRE (Hold_fdre_C_D)         0.092     3.157    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.157    
                         arrival time                           4.060    
  -------------------------------------------------------------------
                         slack                                  0.903    

Slack (MET) :             1.016ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.196ns (15.981%)  route 1.030ns (84.019%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.567     2.801    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.146     2.947 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.337     3.284    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.044     3.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.459     3.787    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X60Y2          LUT5 (Prop_lut5_I4_O)        0.107     3.894 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.235     4.129    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_1
    SLICE_X65Y2          LUT3 (Prop_lut3_I1_O)        0.045     4.174 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     4.174    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_1
    SLICE_X65Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.831     3.590    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism             -0.524     3.065    
    SLICE_X65Y2          FDRE (Hold_fdre_C_D)         0.092     3.157    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.157    
                         arrival time                           4.174    
  -------------------------------------------------------------------
                         slack                                  1.016    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.243ns  (logic 0.196ns (15.767%)  route 1.047ns (84.233%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.567     2.801    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.146     2.947 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.337     3.284    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.044     3.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.459     3.787    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X60Y2          LUT5 (Prop_lut5_I4_O)        0.107     3.894 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.251     4.145    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_1
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.045     4.190 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     4.190    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_1
    SLICE_X60Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.831     3.590    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism             -0.524     3.065    
    SLICE_X60Y2          FDRE (Hold_fdre_C_D)         0.092     3.157    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.157    
                         arrival time                           4.190    
  -------------------------------------------------------------------
                         slack                                  1.033    

Slack (MET) :             1.035ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.196ns (15.746%)  route 1.049ns (84.254%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.567     2.801    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.146     2.947 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.337     3.284    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.044     3.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.459     3.787    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X60Y2          LUT5 (Prop_lut5_I4_O)        0.107     3.894 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.253     4.147    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_1
    SLICE_X60Y2          LUT3 (Prop_lut3_I1_O)        0.045     4.192 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     4.192    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_1
    SLICE_X60Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.831     3.590    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X60Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism             -0.524     3.065    
    SLICE_X60Y2          FDRE (Hold_fdre_C_D)         0.091     3.156    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.156    
                         arrival time                           4.192    
  -------------------------------------------------------------------
                         slack                                  1.035    

Slack (MET) :             1.069ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.196ns (15.331%)  route 1.082ns (84.669%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.567     2.801    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.146     2.947 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.337     3.284    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.044     3.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.459     3.787    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X60Y2          LUT5 (Prop_lut5_I4_O)        0.107     3.894 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.287     4.181    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_1
    SLICE_X65Y2          LUT3 (Prop_lut3_I1_O)        0.045     4.226 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     4.226    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_1
    SLICE_X65Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.831     3.590    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism             -0.524     3.065    
    SLICE_X65Y2          FDRE (Hold_fdre_C_D)         0.091     3.156    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.156    
                         arrival time                           4.226    
  -------------------------------------------------------------------
                         slack                                  1.069    

Slack (MET) :             1.131ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.345ns  (logic 0.241ns (17.912%)  route 1.104ns (82.088%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.595ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.567     2.801    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.146     2.947 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.337     3.284    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.044     3.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.388     3.716    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X58Y4          LUT3 (Prop_lut3_I2_O)        0.107     3.823 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3/O
                         net (fo=3, routed)           0.101     3.924    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[2]_i_3_n_1
    SLICE_X58Y4          LUT6 (Prop_lut6_I4_O)        0.045     3.969 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.278     4.247    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_1
    SLICE_X57Y4          LUT6 (Prop_lut6_I5_O)        0.045     4.292 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     4.292    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_1
    SLICE_X57Y4          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.836     3.595    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X57Y4          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism             -0.524     3.070    
    SLICE_X57Y4          FDRE (Hold_fdre_C_D)         0.091     3.161    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.161    
                         arrival time                           4.292    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.155ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                            (clock source 'design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q'  {rise@40.000ns fall@80.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall@0.000ns)
  Data Path Delay:        1.365ns  (logic 0.196ns (14.354%)  route 1.169ns (85.646%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.590ns
    Source Clock Delay      (SCD):    2.947ns
    Clock Pessimism Removal (CPR):    0.524ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q fall edge)
                                                      0.000     0.000 f  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.567     2.801    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y2          FDRE (Prop_fdre_C_Q)         0.146     2.947 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/UPDATEDR_O_reg/Q
                         net (fo=1, routed)           0.337     3.284    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/UPDATEDR_O
    SLICE_X57Y1          LUT2 (Prop_lut2_I1_O)        0.044     3.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/update_INST_0/O
                         net (fo=4, routed)           0.459     3.787    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_update
    SLICE_X60Y2          LUT5 (Prop_lut5_I4_O)        0.107     3.894 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.374     4.268    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_1
    SLICE_X65Y2          LUT3 (Prop_lut3_I1_O)        0.045     4.313 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     4.313    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_1
    SLICE_X65Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.831     3.590    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X65Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism             -0.524     3.065    
    SLICE_X65Y2          FDRE (Hold_fdre_C_D)         0.092     3.157    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.157    
                         arrival time                           4.313    
  -------------------------------------------------------------------
                         slack                                  1.155    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        8.111ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.111ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.611ns  (logic 0.419ns (26.012%)  route 1.192ns (73.988%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y133                                     0.000     0.000 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X57Y133        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           1.192     1.611    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X52Y138        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y138        FDRE (Setup_fdre_C_D)       -0.278     9.722    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.722    
                         arrival time                          -1.611    
  -------------------------------------------------------------------
                         slack                                  8.111    

Slack (MET) :             8.269ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.626ns  (logic 0.456ns (28.038%)  route 1.170ns (71.962%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y141                                     0.000     0.000 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X32Y141        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.170     1.626    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X36Y145        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y145        FDRE (Setup_fdre_C_D)       -0.105     9.895    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.626    
  -------------------------------------------------------------------
                         slack                                  8.269    

Slack (MET) :             8.299ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.596ns  (logic 0.456ns (28.568%)  route 1.140ns (71.432%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y138                                     0.000     0.000 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X36Y138        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           1.140     1.596    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X36Y139        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y139        FDRE (Setup_fdre_C_D)       -0.105     9.895    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.596    
  -------------------------------------------------------------------
                         slack                                  8.299    

Slack (MET) :             8.428ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.479ns  (logic 0.456ns (30.832%)  route 1.023ns (69.168%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y118                                     0.000     0.000 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X71Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           1.023     1.479    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X55Y110        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y110        FDRE (Setup_fdre_C_D)       -0.093     9.907    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.479    
  -------------------------------------------------------------------
                         slack                                  8.428    

Slack (MET) :             8.447ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.285ns  (logic 0.419ns (32.605%)  route 0.866ns (67.395%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y133                                     0.000     0.000 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X57Y133        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.866     1.285    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X55Y134        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X55Y134        FDRE (Setup_fdre_C_D)       -0.268     9.732    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.732    
                         arrival time                          -1.285    
  -------------------------------------------------------------------
                         slack                                  8.447    

Slack (MET) :             8.501ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.394ns  (logic 0.456ns (32.714%)  route 0.938ns (67.286%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y138                                     0.000     0.000 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X36Y138        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.938     1.394    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X36Y139        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X36Y139        FDRE (Setup_fdre_C_D)       -0.105     9.895    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.895    
                         arrival time                          -1.394    
  -------------------------------------------------------------------
                         slack                                  8.501    

Slack (MET) :             8.502ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.451ns  (logic 0.518ns (35.709%)  route 0.933ns (64.291%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y129                                     0.000     0.000 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X58Y129        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.933     1.451    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X54Y135        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X54Y135        FDRE (Setup_fdre_C_D)       -0.047     9.953    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.451    
  -------------------------------------------------------------------
                         slack                                  8.502    

Slack (MET) :             8.547ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.223ns  (logic 0.419ns (34.267%)  route 0.804ns (65.733%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y146                                     0.000     0.000 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X65Y146        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.804     1.223    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X60Y146        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X60Y146        FDRE (Setup_fdre_C_D)       -0.230     9.770    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.770    
                         arrival time                          -1.223    
  -------------------------------------------------------------------
                         slack                                  8.547    

Slack (MET) :             8.568ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.361ns  (logic 0.456ns (33.516%)  route 0.905ns (66.484%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y131                                     0.000     0.000 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X67Y131        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.905     1.361    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X68Y136        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X68Y136        FDRE (Setup_fdre_C_D)       -0.071     9.929    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.929    
                         arrival time                          -1.361    
  -------------------------------------------------------------------
                         slack                                  8.568    

Slack (MET) :             8.597ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.308ns  (logic 0.456ns (34.856%)  route 0.852ns (65.144%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y138                                     0.000     0.000 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X68Y138        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.852     1.308    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X37Y138        FDRE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X37Y138        FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.308    
  -------------------------------------------------------------------
                         slack                                  8.597    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        8.580ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.580ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.153ns  (logic 0.478ns (41.455%)  route 0.675ns (58.545%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34                                       0.000     0.000 r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X8Y34          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.675     1.153    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X7Y35          FDRE                                         r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)       -0.267     9.733    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.153    
  -------------------------------------------------------------------
                         slack                                  8.580    

Slack (MET) :             8.584ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.201ns  (logic 0.478ns (39.805%)  route 0.723ns (60.195%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y24                                      0.000     0.000 r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X22Y24         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.723     1.201    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X20Y24         FDRE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X20Y24         FDRE (Setup_fdre_C_D)       -0.215     9.785    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.785    
                         arrival time                          -1.201    
  -------------------------------------------------------------------
                         slack                                  8.584    

Slack (MET) :             8.592ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.186ns  (logic 0.419ns (35.322%)  route 0.767ns (64.678%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24                                       0.000     0.000 r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.767     1.186    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X0Y24          FDRE                                         r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y24          FDRE (Setup_fdre_C_D)       -0.222     9.778    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.778    
                         arrival time                          -1.186    
  -------------------------------------------------------------------
                         slack                                  8.592    

Slack (MET) :             8.641ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.264ns  (logic 0.456ns (36.073%)  route 0.808ns (63.927%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24                                      0.000     0.000 r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X23Y24         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.808     1.264    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X23Y29         FDRE                                         r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y29         FDRE (Setup_fdre_C_D)       -0.095     9.905    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.905    
                         arrival time                          -1.264    
  -------------------------------------------------------------------
                         slack                                  8.641    

Slack (MET) :             8.658ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.076ns  (logic 0.478ns (44.428%)  route 0.598ns (55.572%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y39                                      0.000     0.000 r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X10Y39         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.598     1.076    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X9Y37          FDRE                                         r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X9Y37          FDRE (Setup_fdre_C_D)       -0.266     9.734    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.076    
  -------------------------------------------------------------------
                         slack                                  8.658    

Slack (MET) :             8.665ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.288ns  (logic 0.456ns (35.394%)  route 0.832ns (64.606%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24                                       0.000     0.000 r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.832     1.288    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X0Y25          FDRE                                         r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X0Y25          FDRE (Setup_fdre_C_D)       -0.047     9.953    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.953    
                         arrival time                          -1.288    
  -------------------------------------------------------------------
                         slack                                  8.665    

Slack (MET) :             8.668ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.065ns  (logic 0.478ns (44.882%)  route 0.587ns (55.118%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y35                                       0.000     0.000 r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X2Y35          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.587     1.065    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X7Y35          FDRE                                         r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X7Y35          FDRE (Setup_fdre_C_D)       -0.267     9.733    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.733    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  8.668    

Slack (MET) :             8.669ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.065ns  (logic 0.419ns (39.333%)  route 0.646ns (60.668%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y24                                      0.000     0.000 r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X23Y24         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.646     1.065    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X23Y26         FDRE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X23Y26         FDRE (Setup_fdre_C_D)       -0.266     9.734    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.734    
                         arrival time                          -1.065    
  -------------------------------------------------------------------
                         slack                                  8.669    

Slack (MET) :             8.679ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.103ns  (logic 0.478ns (43.339%)  route 0.625ns (56.661%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29                                       0.000     0.000 r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.625     1.103    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X4Y28          FDRE                                         r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)       -0.218     9.782    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.782    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                  8.679    

Slack (MET) :             8.683ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.224ns  (logic 0.456ns (37.269%)  route 0.768ns (62.731%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y45                                       0.000     0.000 r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X1Y45          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.768     1.224    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X1Y41          FDRE                                         r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X1Y41          FDRE (Setup_fdre_C_D)       -0.093     9.907    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.907    
                         arrival time                          -1.224    
  -------------------------------------------------------------------
                         slack                                  8.683    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        0.979ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.979ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        5.098ns  (logic 0.580ns (11.378%)  route 4.518ns (88.622%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=100, routed)         4.518     4.974    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/DPRA0
    SLICE_X100Y112       RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.098 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     5.098    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[5].RAM64X1D_inst_n_1
    SLICE_X100Y112       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X100Y112       FDRE (Setup_fdre_C_D)        0.077     6.077    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[5]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -5.098    
  -------------------------------------------------------------------
                         slack                                  0.979    

Slack (MET) :             0.986ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        5.093ns  (logic 0.716ns (14.060%)  route 4.377ns (85.940%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
    SLICE_X87Y124        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=97, routed)          4.377     4.796    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/DPRA3
    SLICE_X104Y120       RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.297     5.093 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     5.093    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst_n_1
    SLICE_X104Y120       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X104Y120       FDRE (Setup_fdre_C_D)        0.079     6.079    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[35]
  -------------------------------------------------------------------
                         required time                          6.079    
                         arrival time                          -5.093    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.017ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[61]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        5.060ns  (logic 0.716ns (14.151%)  route 4.344ns (85.849%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
    SLICE_X87Y124        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=97, routed)          4.344     4.763    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/DPRA3
    SLICE_X100Y119       RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.297     5.060 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     5.060    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[54].RAM64X1D_inst_n_1
    SLICE_X100Y119       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[61]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X100Y119       FDRE (Setup_fdre_C_D)        0.077     6.077    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[61]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -5.060    
  -------------------------------------------------------------------
                         slack                                  1.017    

Slack (MET) :             1.036ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        5.041ns  (logic 0.580ns (11.506%)  route 4.461ns (88.494%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=100, routed)         4.461     4.917    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[7].RAM64X1D_inst/DPRA0
    SLICE_X100Y109       RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.041 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[7].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     5.041    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/dopb_7
    SLICE_X100Y109       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X100Y109       FDRE (Setup_fdre_C_D)        0.077     6.077    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -5.041    
  -------------------------------------------------------------------
                         slack                                  1.036    

Slack (MET) :             1.053ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        5.026ns  (logic 0.580ns (11.541%)  route 4.446ns (88.459%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=100, routed)         4.446     4.902    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/DPRA0
    SLICE_X100Y109       RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     5.026 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     5.026    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[6].RAM64X1D_inst_n_1
    SLICE_X100Y109       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X100Y109       FDRE (Setup_fdre_C_D)        0.079     6.079    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[6]
  -------------------------------------------------------------------
                         required time                          6.079    
                         arrival time                          -5.026    
  -------------------------------------------------------------------
                         slack                                  1.053    

Slack (MET) :             1.108ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.969ns  (logic 0.716ns (14.410%)  route 4.253ns (85.590%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y124                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
    SLICE_X87Y124        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=97, routed)          4.253     4.672    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/DPRA3
    SLICE_X104Y119       RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.297     4.969 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     4.969    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst_n_1
    SLICE_X104Y119       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X104Y119       FDRE (Setup_fdre_C_D)        0.077     6.077    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[32]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -4.969    
  -------------------------------------------------------------------
                         slack                                  1.108    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.946ns  (logic 0.580ns (11.726%)  route 4.366ns (88.274%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=100, routed)         4.366     4.822    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DPRA0
    SLICE_X104Y112       RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     4.946 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     4.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[10].RAM64X1D_inst_n_1
    SLICE_X104Y112       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X104Y112       FDRE (Setup_fdre_C_D)        0.077     6.077    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[17]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -4.946    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.141ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.936ns  (logic 0.580ns (11.750%)  route 4.356ns (88.250%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=100, routed)         4.356     4.812    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst/DPRA0
    SLICE_X104Y113       RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.124     4.936 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     4.936    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[9].RAM64X1D_inst_n_1
    SLICE_X104Y113       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X104Y113       FDRE (Setup_fdre_C_D)        0.077     6.077    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[16]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                  1.141    

Slack (MET) :             1.157ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[53]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.922ns  (logic 0.580ns (11.783%)  route 4.342ns (88.217%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=100, routed)         4.342     4.798    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/DPRA1
    SLICE_X94Y117        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.922 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     4.922    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[46].RAM64X1D_inst_n_1
    SLICE_X94Y117        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[53]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X94Y117        FDRE (Setup_fdre_C_D)        0.079     6.079    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[53]
  -------------------------------------------------------------------
                         required time                          6.079    
                         arrival time                          -4.922    
  -------------------------------------------------------------------
                         slack                                  1.157    

Slack (MET) :             1.164ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        4.913ns  (logic 0.580ns (11.805%)  route 4.333ns (88.195%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y126                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/C
    SLICE_X87Y126        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi4_lite_ipif_top_wrapper/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[4]/Q
                         net (fo=100, routed)         4.333     4.789    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/DPRA1
    SLICE_X94Y117        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.124     4.913 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.000     4.913    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[47].RAM64X1D_inst_n_1
    SLICE_X94Y117        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X94Y117        FDRE (Setup_fdre_C_D)        0.077     6.077    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[54]
  -------------------------------------------------------------------
                         required time                          6.077    
                         arrival time                          -4.913    
  -------------------------------------------------------------------
                         slack                                  1.164    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        4.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.644ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.042ns  (logic 0.518ns (49.694%)  route 0.524ns (50.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 14.171 - 8.000 ) 
    Source Clock Delay      (SCD):    6.848ns = ( 8.848 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     3.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     4.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.784     6.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.929     8.848    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X104Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.518     9.366 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.524     9.890    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X102Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    10.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.620    12.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.735    14.171    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X102Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism              0.309    14.480    
                         clock uncertainty           -0.198    14.282    
    SLICE_X102Y100       FDRE (Setup_fdre_C_D)       -0.081    14.201    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         14.201    
                         arrival time                          -9.890    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.526ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.841ns  (logic 0.456ns (54.220%)  route 0.385ns (45.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 14.171 - 8.000 ) 
    Source Clock Delay      (SCD):    6.848ns = ( 8.848 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     3.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     4.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.784     6.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.929     8.848    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X103Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.456     9.304 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.385     9.689    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X102Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    10.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.620    12.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.735    14.171    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X102Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism              0.309    14.480    
                         clock uncertainty           -0.198    14.282    
    SLICE_X102Y100       FDRE (Setup_fdre_C_D)       -0.067    14.215    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         14.215    
                         arrival time                          -9.689    
  -------------------------------------------------------------------
                         slack                                  4.526    

Slack (MET) :             4.586ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.612ns  (logic 0.419ns (68.448%)  route 0.193ns (31.552%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 14.171 - 8.000 ) 
    Source Clock Delay      (SCD):    6.848ns = ( 8.848 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     3.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     4.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.784     6.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.929     8.848    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X103Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.419     9.267 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.193     9.460    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X102Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    10.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.620    12.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.735    14.171    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X102Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism              0.309    14.480    
                         clock uncertainty           -0.198    14.282    
    SLICE_X102Y100       FDRE (Setup_fdre_C_D)       -0.236    14.046    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         14.046    
                         arrival time                          -9.460    
  -------------------------------------------------------------------
                         slack                                  4.586    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.644ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.187ns  (logic 0.128ns (68.397%)  route 0.059ns (31.603%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.810ns
    Source Clock Delay      (SCD):    2.178ns = ( 4.178 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     2.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     2.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503     3.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.699     4.178    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X103Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.128     4.306 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.059     4.365    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X102Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     1.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     1.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.976     2.810    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X102Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.304     2.507    
                         clock uncertainty            0.198     2.705    
    SLICE_X102Y100       FDRE (Hold_fdre_C_D)         0.016     2.721    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -2.721    
                         arrival time                           4.365    
  -------------------------------------------------------------------
                         slack                                  1.644    

Slack (MET) :             1.666ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.810ns
    Source Clock Delay      (SCD):    2.178ns = ( 4.178 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     2.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     2.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503     3.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.699     4.178    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X103Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y100       FDRE (Prop_fdre_C_Q)         0.141     4.319 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.122     4.441    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X102Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     1.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     1.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.976     2.810    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X102Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.304     2.507    
                         clock uncertainty            0.198     2.705    
    SLICE_X102Y100       FDRE (Hold_fdre_C_D)         0.070     2.775    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -2.775    
                         arrival time                           4.441    
  -------------------------------------------------------------------
                         slack                                  1.666    

Slack (MET) :             1.742ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.900%)  route 0.171ns (51.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.810ns
    Source Clock Delay      (SCD):    2.178ns = ( 4.178 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     2.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     2.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     2.900    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     2.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.503     3.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.699     4.178    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X104Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y100       FDRE (Prop_fdre_C_Q)         0.164     4.342 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.171     4.513    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X102Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     1.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.552     1.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     1.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.976     2.810    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X102Y100       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.304     2.507    
                         clock uncertainty            0.198     2.705    
    SLICE_X102Y100       FDRE (Hold_fdre_C_D)         0.066     2.771    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         -2.771    
                         arrival time                           4.513    
  -------------------------------------------------------------------
                         slack                                  1.742    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_rxc
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.763ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.763ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.967ns  (logic 0.419ns (21.306%)  route 1.548ns (78.694%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y108                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[21]/C
    SLICE_X96Y108        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[21]/Q
                         net (fo=2, routed)           1.548     1.967    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/increment_vector
    SLICE_X103Y82        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X103Y82        FDRE (Setup_fdre_C_D)       -0.270     5.730    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[21].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.730    
                         arrival time                          -1.967    
  -------------------------------------------------------------------
                         slack                                  3.763    

Slack (MET) :             3.842ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.063ns  (logic 0.456ns (22.107%)  route 1.607ns (77.893%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y106                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[25]/C
    SLICE_X96Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[25]/Q
                         net (fo=2, routed)           1.607     2.063    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/increment_vector
    SLICE_X96Y80         FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X96Y80         FDRE (Setup_fdre_C_D)       -0.095     5.905    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[25].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -2.063    
  -------------------------------------------------------------------
                         slack                                  3.842    

Slack (MET) :             3.938ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.967ns  (logic 0.456ns (23.187%)  route 1.511ns (76.813%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y108                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[18]/C
    SLICE_X96Y108        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[18]/Q
                         net (fo=2, routed)           1.511     1.967    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/increment_vector
    SLICE_X99Y83         FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X99Y83         FDRE (Setup_fdre_C_D)       -0.095     5.905    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.967    
  -------------------------------------------------------------------
                         slack                                  3.938    

Slack (MET) :             3.957ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.985ns  (logic 0.456ns (22.968%)  route 1.529ns (77.032%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y110                                    0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[7]/C
    SLICE_X102Y110       FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[7]/Q
                         net (fo=1, routed)           1.529     1.985    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[7].sync_accum_gray_i/Q[0]
    SLICE_X104Y98        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X104Y98        FDRE (Setup_fdre_C_D)       -0.058     5.942    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.942    
                         arrival time                          -1.985    
  -------------------------------------------------------------------
                         slack                                  3.957    

Slack (MET) :             3.965ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.815ns  (logic 0.419ns (23.081%)  route 1.396ns (76.919%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y112                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[7]/C
    SLICE_X99Y112        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[7]/Q
                         net (fo=1, routed)           1.396     1.815    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/Q[0]
    SLICE_X104Y87        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X104Y87        FDRE (Setup_fdre_C_D)       -0.220     5.780    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.780    
                         arrival time                          -1.815    
  -------------------------------------------------------------------
                         slack                                  3.965    

Slack (MET) :             4.066ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.887ns  (logic 0.518ns (27.449%)  route 1.369ns (72.551%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[20]/C
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[20]/Q
                         net (fo=2, routed)           1.369     1.887    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/increment_vector
    SLICE_X94Y84         FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X94Y84         FDRE (Setup_fdre_C_D)       -0.047     5.953    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -1.887    
  -------------------------------------------------------------------
                         slack                                  4.066    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.671ns  (logic 0.456ns (27.289%)  route 1.215ns (72.711%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y108                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[7]/C
    SLICE_X96Y108        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[7]/Q
                         net (fo=2, routed)           1.215     1.671    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/increment_vector
    SLICE_X96Y85         FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X96Y85         FDRE (Setup_fdre_C_D)       -0.095     5.905    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[7].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.671    
  -------------------------------------------------------------------
                         slack                                  4.234    

Slack (MET) :             4.284ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.621ns  (logic 0.518ns (31.964%)  route 1.103ns (68.036%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X94Y112                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[24]/C
    SLICE_X94Y112        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[24]/Q
                         net (fo=2, routed)           1.103     1.621    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/increment_vector
    SLICE_X96Y100        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X96Y100        FDRE (Setup_fdre_C_D)       -0.095     5.905    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[24].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.621    
  -------------------------------------------------------------------
                         slack                                  4.284    

Slack (MET) :             4.369ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.536ns  (logic 0.456ns (29.678%)  route 1.080ns (70.322%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y106                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[23]/C
    SLICE_X96Y106        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[23]/Q
                         net (fo=2, routed)           1.080     1.536    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/increment_vector
    SLICE_X99Y99         FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X99Y99         FDRE (Setup_fdre_C_D)       -0.095     5.905    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[23].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                  4.369    

Slack (MET) :             4.396ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.557ns  (logic 0.456ns (29.287%)  route 1.101ns (70.713%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y105                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[19]/C
    SLICE_X93Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[19]/Q
                         net (fo=2, routed)           1.101     1.557    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/increment_vector
    SLICE_X104Y99        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X104Y99        FDRE (Setup_fdre_C_D)       -0.047     5.953    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/stats_block.statistics_counters/general_statisic_control[19].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -1.557    
  -------------------------------------------------------------------
                         slack                                  4.396    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.680ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.456ns (46.967%)  route 0.515ns (53.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.370ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.167ns = ( 8.167 - 2.000 ) 
    Source Clock Delay      (SCD):    6.846ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     2.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.784     4.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.927     6.846    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_axi_clk
    SLICE_X102Y108       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y108       FDRE (Prop_fdre_C_Q)         0.456     7.302 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_reg/Q
                         net (fo=337, routed)         0.515     7.817    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_in
    SLICE_X101Y110       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     3.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501     4.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.725 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.620     6.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.731     8.167    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X101Y110       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism              0.309     8.476    
                         clock uncertainty           -0.198     8.278    
    SLICE_X101Y110       FDRE (Setup_fdre_C_D)       -0.095     8.183    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          8.183    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.570ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.456ns (55.578%)  route 0.364ns (44.422%))
  Logic Levels:           0  
  Clock Path Skew:        -0.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 8.169 - 2.000 ) 
    Source Clock Delay      (SCD):    6.846ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     2.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.784     4.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.927     6.846    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_axi_clk
    SLICE_X102Y108       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y108       FDRE (Prop_fdre_C_Q)         0.456     7.302 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_reg/Q
                         net (fo=337, routed)         0.364     7.666    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_in
    SLICE_X105Y108       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     3.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501     4.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.725 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.620     6.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.733     8.169    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X105Y108       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism              0.309     8.478    
                         clock uncertainty           -0.198     8.280    
    SLICE_X105Y108       FDRE (Setup_fdre_C_D)       -0.043     8.237    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          8.237    
                         arrival time                          -7.666    
  -------------------------------------------------------------------
                         slack                                  0.570    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.680ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.741%)  route 0.142ns (50.259%))
  Logic Levels:           0  
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.808ns = ( 4.808 - 2.000 ) 
    Source Clock Delay      (SCD):    2.175ns = ( 10.175 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     8.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     8.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     8.899    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     9.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.697    10.175    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_axi_clk
    SLICE_X102Y108       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y108       FDRE (Prop_fdre_C_Q)         0.141    10.316 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_reg/Q
                         net (fo=337, routed)         0.142    10.459    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_in
    SLICE_X105Y108       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     2.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     2.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     3.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552     3.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.974     4.808    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X105Y108       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism             -0.304     4.505    
                         clock uncertainty            0.198     4.703    
    SLICE_X105Y108       FDRE (Hold_fdre_C_D)         0.076     4.779    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -4.779    
                         arrival time                          10.459    
  -------------------------------------------------------------------
                         slack                                  5.680    

Slack (MET) :             5.792ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.853%)  route 0.222ns (61.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.326ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.805ns = ( 4.805 - 2.000 ) 
    Source Clock Delay      (SCD):    2.175ns = ( 10.175 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.304ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     8.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     8.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.571     8.899    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     8.950 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.503     9.452    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.478 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        0.697    10.175    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_axi_clk
    SLICE_X102Y108       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y108       FDRE (Prop_fdre_C_Q)         0.141    10.316 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/tx_reset_reg/Q
                         net (fo=337, routed)         0.222    10.538    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_in
    SLICE_X101Y110       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    PS7_X0Y0             PS7                          0.000     2.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     2.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     2.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.840     3.200    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     3.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.552     3.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.834 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          0.971     4.805    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X101Y110       FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
                         clock pessimism             -0.304     4.502    
                         clock uncertainty            0.198     4.700    
    SLICE_X101Y110       FDRE (Hold_fdre_C_D)         0.046     4.746    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -4.746    
                         arrival time                          10.538    
  -------------------------------------------------------------------
                         slack                                  5.792    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.394ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.394ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.509ns  (logic 3.508ns (99.971%)  route 0.001ns (0.028%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        2.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.445ns = ( 11.445 - 2.000 ) 
    Source Clock Delay      (SCD):    6.903ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     2.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.784     4.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.984     6.903    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y114        ODDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y114        ODDR (Prop_oddr_C_Q)         0.472     7.375 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.001     7.376    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    B2                   OBUF (Prop_obuf_I_O)         3.036    10.412 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    10.412    rgmii_tx_ctl
    B2                                                                r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    PS7_X0Y0             PS7                          0.000     2.000 f  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     3.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.140 f  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501     4.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.725 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.620     6.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.436 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.745     8.181    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y113        ODDR (Prop_oddr_C_Q)         0.411     8.592 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.593    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    B1                   OBUF (Prop_obuf_I_O)         2.852    11.445 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.445    rgmii_txc
    B1                                                                r  rgmii_txc (OUT)
                         clock pessimism              0.309    11.755    
                         clock uncertainty           -0.198    11.556    
                         output delay                -0.750    10.806    
  -------------------------------------------------------------------
                         required time                         10.806    
                         arrival time                         -10.412    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.403ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[0]
                            (output port clocked by design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.494ns  (logic 3.493ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.445ns = ( 11.445 - 2.000 ) 
    Source Clock Delay      (SCD):    6.909ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     2.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.784     4.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.990     6.909    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y104        ODDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.472     7.381 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.382    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_0
    F2                   OBUF (Prop_obuf_I_O)         3.021    10.404 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.404    rgmii_td[0]
    F2                                                                r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    PS7_X0Y0             PS7                          0.000     2.000 f  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     3.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.140 f  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501     4.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.725 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.620     6.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.436 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.745     8.181    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y113        ODDR (Prop_oddr_C_Q)         0.411     8.592 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.593    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    B1                   OBUF (Prop_obuf_I_O)         2.852    11.445 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.445    rgmii_txc
    B1                                                                r  rgmii_txc (OUT)
                         clock pessimism              0.309    11.755    
                         clock uncertainty           -0.198    11.556    
                         output delay                -0.750    10.806    
  -------------------------------------------------------------------
                         required time                         10.806    
                         arrival time                         -10.404    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[1]
                            (output port clocked by design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.484ns  (logic 3.483ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        2.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.445ns = ( 11.445 - 2.000 ) 
    Source Clock Delay      (SCD):    6.909ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     2.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.784     4.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.990     6.909    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y103        ODDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.472     7.381 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.382    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_1
    F1                   OBUF (Prop_obuf_I_O)         3.011    10.394 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.394    rgmii_td[1]
    F1                                                                r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    PS7_X0Y0             PS7                          0.000     2.000 f  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     3.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.140 f  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501     4.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.725 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.620     6.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.436 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.745     8.181    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y113        ODDR (Prop_oddr_C_Q)         0.411     8.592 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.593    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    B1                   OBUF (Prop_obuf_I_O)         2.852    11.445 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.445    rgmii_txc
    B1                                                                r  rgmii_txc (OUT)
                         clock pessimism              0.309    11.755    
                         clock uncertainty           -0.198    11.556    
                         output delay                -0.750    10.806    
  -------------------------------------------------------------------
                         required time                         10.806    
                         arrival time                         -10.394    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[3]
                            (output port clocked by design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.466ns  (logic 3.465ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.445ns = ( 11.445 - 2.000 ) 
    Source Clock Delay      (SCD):    6.910ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     2.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.784     4.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.991     6.910    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y101        ODDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y101        ODDR (Prop_oddr_C_Q)         0.472     7.382 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.383    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_3
    G1                   OBUF (Prop_obuf_I_O)         2.993    10.376 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.376    rgmii_td[3]
    G1                                                                r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    PS7_X0Y0             PS7                          0.000     2.000 f  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     3.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.140 f  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501     4.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.725 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.620     6.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.436 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.745     8.181    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y113        ODDR (Prop_oddr_C_Q)         0.411     8.592 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.593    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    B1                   OBUF (Prop_obuf_I_O)         2.852    11.445 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.445    rgmii_txc
    B1                                                                r  rgmii_txc (OUT)
                         clock pessimism              0.309    11.755    
                         clock uncertainty           -0.198    11.556    
                         output delay                -0.750    10.806    
  -------------------------------------------------------------------
                         required time                         10.806    
                         arrival time                         -10.376    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.442ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[2]
                            (output port clocked by design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Max at Slow Process Corner
  Requirement:            2.000ns  (design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        3.454ns  (logic 3.453ns (99.971%)  route 0.001ns (0.029%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        2.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    9.445ns = ( 11.445 - 2.000 ) 
    Source Clock Delay      (SCD):    6.910ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     2.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.034 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.784     4.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     4.919 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.991     6.910    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y102        ODDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.472     7.382 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001     7.383    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_2
    H1                   OBUF (Prop_obuf_I_O)         2.981    10.365 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.365    rgmii_td[2]
    H1                                                                r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    PS7_X0Y0             PS7                          0.000     2.000 f  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     3.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     3.140 f  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501     4.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     4.725 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.620     6.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     6.436 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.745     8.181    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y113        ODDR (Prop_oddr_C_Q)         0.411     8.592 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     8.593    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    B1                   OBUF (Prop_obuf_I_O)         2.852    11.445 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.445    rgmii_txc
    B1                                                                r  rgmii_txc (OUT)
                         clock pessimism              0.309    11.755    
                         clock uncertainty           -0.198    11.556    
                         output delay                -0.750    10.806    
  -------------------------------------------------------------------
                         required time                         10.806    
                         arrival time                         -10.365    
  -------------------------------------------------------------------
                         slack                                  0.442    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[2]
                            (output port clocked by design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.000ns  (design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        3.218ns  (logic 3.217ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.404ns = ( 16.404 - 6.000 ) 
    Source Clock Delay      (SCD):    6.187ns = ( 14.187 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    10.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.620    12.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.751    14.187    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y102        ODDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y102        ODDR (Prop_oddr_C_Q)         0.411    14.598 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    14.599    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_2
    H1                   OBUF (Prop_obuf_I_O)         2.806    17.405 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.405    rgmii_td[2]
    H1                                                                r  rgmii_td[2] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    PS7_X0Y0             PS7                          0.000     6.000 f  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     7.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     7.255 f  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     8.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     9.034 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.784    10.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    10.919 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.984    12.903    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y113        ODDR (Prop_oddr_C_Q)         0.472    13.375 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001    13.376    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    B1                   OBUF (Prop_obuf_I_O)         3.028    16.404 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    16.404    rgmii_txc
    B1                                                                f  rgmii_txc (OUT)
                         clock pessimism             -0.309    16.095    
                         clock uncertainty            0.198    16.293    
                         output delay                 0.700    16.993    
  -------------------------------------------------------------------
                         required time                        -16.993    
                         arrival time                          17.405    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.424ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[3]
                            (output port clocked by design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.000ns  (design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        3.230ns  (logic 3.229ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.907ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.404ns = ( 16.404 - 6.000 ) 
    Source Clock Delay      (SCD):    6.187ns = ( 14.187 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    10.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.620    12.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.751    14.187    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y101        ODDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y101        ODDR (Prop_oddr_C_Q)         0.411    14.598 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    14.599    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_3
    G1                   OBUF (Prop_obuf_I_O)         2.818    17.417 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.417    rgmii_td[3]
    G1                                                                r  rgmii_td[3] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    PS7_X0Y0             PS7                          0.000     6.000 f  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     7.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     7.255 f  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     8.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     9.034 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.784    10.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    10.919 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.984    12.903    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y113        ODDR (Prop_oddr_C_Q)         0.472    13.375 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001    13.376    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    B1                   OBUF (Prop_obuf_I_O)         3.028    16.404 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    16.404    rgmii_txc
    B1                                                                f  rgmii_txc (OUT)
                         clock pessimism             -0.309    16.095    
                         clock uncertainty            0.198    16.293    
                         output delay                 0.700    16.993    
  -------------------------------------------------------------------
                         required time                        -16.993    
                         arrival time                          17.417    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.441ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[1]
                            (output port clocked by design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.000ns  (design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        3.248ns  (logic 3.247ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.404ns = ( 16.404 - 6.000 ) 
    Source Clock Delay      (SCD):    6.186ns = ( 14.186 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    10.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.620    12.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.750    14.186    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y103        ODDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y103        ODDR (Prop_oddr_C_Q)         0.411    14.597 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    14.598    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_1
    F1                   OBUF (Prop_obuf_I_O)         2.836    17.434 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.434    rgmii_td[1]
    F1                                                                r  rgmii_td[1] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    PS7_X0Y0             PS7                          0.000     6.000 f  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     7.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     7.255 f  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     8.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     9.034 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.784    10.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    10.919 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.984    12.903    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y113        ODDR (Prop_oddr_C_Q)         0.472    13.375 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001    13.376    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    B1                   OBUF (Prop_obuf_I_O)         3.028    16.404 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    16.404    rgmii_txc
    B1                                                                f  rgmii_txc (OUT)
                         clock pessimism             -0.309    16.095    
                         clock uncertainty            0.198    16.293    
                         output delay                 0.700    16.993    
  -------------------------------------------------------------------
                         required time                        -16.993    
                         arrival time                          17.434    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.451ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_td[0]
                            (output port clocked by design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.000ns  (design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        3.258ns  (logic 3.257ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.908ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.404ns = ( 16.404 - 6.000 ) 
    Source Clock Delay      (SCD):    6.186ns = ( 14.186 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501    10.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    10.724 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.620    12.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.436 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.750    14.186    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y104        ODDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y104        ODDR (Prop_oddr_C_Q)         0.411    14.597 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.001    14.598    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txd_obuf_0
    F2                   OBUF (Prop_obuf_I_O)         2.846    17.444 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    17.444    rgmii_td[0]
    F2                                                                r  rgmii_td[0] (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    PS7_X0Y0             PS7                          0.000     6.000 f  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     7.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     7.255 f  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     8.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     9.034 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.784    10.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101    10.919 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.984    12.903    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y113        ODDR (Prop_oddr_C_Q)         0.472    13.375 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001    13.376    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    B1                   OBUF (Prop_obuf_I_O)         3.028    16.404 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    16.404    rgmii_txc
    B1                                                                f  rgmii_txc (OUT)
                         clock pessimism             -0.309    16.095    
                         clock uncertainty            0.198    16.293    
                         output delay                 0.700    16.993    
  -------------------------------------------------------------------
                         required time                        -16.993    
                         arrival time                          17.444    
  -------------------------------------------------------------------
                         slack                                  0.451    

Slack (MET) :             0.460ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_tx_ctl
                            (output port clocked by design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk
  Path Type:              Min at Slow Process Corner
  Requirement:            -2.000ns  (design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        3.272ns  (logic 3.271ns (99.969%)  route 0.001ns (0.031%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        3.913ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    10.404ns = ( 12.404 - 2.000 ) 
    Source Clock Delay      (SCD):    6.181ns = ( 10.181 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.198ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.140ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    PS7_X0Y0             PS7                          0.000     4.000 f  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     5.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     5.140 f  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.501     6.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     6.725 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.620     8.345    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     8.436 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=1890, routed)        1.745    10.181    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X1Y114        ODDR                                         f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y114        ODDR (Prop_oddr_C_Q)         0.411    10.592 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.001    10.593    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    B2                   OBUF (Prop_obuf_I_O)         2.860    13.453 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    13.453    rgmii_tx_ctl
    B2                                                                r  rgmii_tx_ctl (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    PS7_X0Y0             PS7                          0.000     2.000 f  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     3.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     3.255 f  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.691     4.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     5.034 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.784     6.818    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.101     6.919 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=37, routed)          1.984     8.903    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X1Y113        ODDR (Prop_oddr_C_Q)         0.472     9.375 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.001     9.376    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    B1                   OBUF (Prop_obuf_I_O)         3.028    12.404 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    12.404    rgmii_txc
    B1                                                                r  rgmii_txc (OUT)
                         clock pessimism             -0.309    12.095    
                         clock uncertainty            0.198    12.293    
                         output delay                 0.700    12.993    
  -------------------------------------------------------------------
                         required time                        -12.993    
                         arrival time                          13.453    
  -------------------------------------------------------------------
                         slack                                  0.460    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        3.640ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.640ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        2.265ns  (logic 0.456ns (20.135%)  route 1.809ns (79.865%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y86                                      0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X96Y86         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           1.809     2.265    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0_0
    SLICE_X95Y126        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X95Y126        FDRE (Setup_fdre_C_D)       -0.095     5.905    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -2.265    
  -------------------------------------------------------------------
                         slack                                  3.640    

Slack (MET) :             4.257ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.648ns  (logic 0.456ns (27.662%)  route 1.192ns (72.338%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y105                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X99Y105        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=3, routed)           1.192     1.648    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_in
    SLICE_X85Y111        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X85Y111        FDRE (Setup_fdre_C_D)       -0.095     5.905    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.648    
  -------------------------------------------------------------------
                         slack                                  4.257    

Slack (MET) :             4.364ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.582ns  (logic 0.456ns (28.826%)  route 1.126ns (71.174%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y126                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
    SLICE_X91Y126        FDSE (Prop_fdse_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/Q
                         net (fo=3, routed)           1.126     1.582    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/filter_enable_reg[0]
    SLICE_X88Y125        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X88Y125        FDRE (Setup_fdre_C_D)       -0.054     5.946    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.946    
                         arrival time                          -1.582    
  -------------------------------------------------------------------
                         slack                                  4.364    

Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.421ns  (logic 0.456ns (32.081%)  route 0.965ns (67.919%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y125                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
    SLICE_X91Y125        FDSE (Prop_fdse_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/Q
                         net (fo=3, routed)           0.965     1.421    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/filter_enable_reg[0]
    SLICE_X87Y117        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X87Y117        FDRE (Setup_fdre_C_D)       -0.095     5.905    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.421    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.517ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.388ns  (logic 0.456ns (32.855%)  route 0.932ns (67.145%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y126                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
    SLICE_X91Y126        FDSE (Prop_fdse_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/Q
                         net (fo=3, routed)           0.932     1.388    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/filter_enable_reg[0]
    SLICE_X91Y120        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X91Y120        FDRE (Setup_fdre_C_D)       -0.095     5.905    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.905    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                  4.517    

Slack (MET) :             5.032ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.921ns  (logic 0.456ns (49.505%)  route 0.465ns (50.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y126                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
    SLICE_X91Y126        FDSE (Prop_fdse_C_Q)         0.456     0.456 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/Q
                         net (fo=3, routed)           0.465     0.921    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/filter_enable_reg[0]
    SLICE_X90Y127        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X90Y127        FDRE (Setup_fdre_C_D)       -0.047     5.953    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.953    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                  5.032    

Slack (MET) :             5.851ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.916ns  (logic 0.478ns (24.954%)  route 1.438ns (75.046%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y135                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
    SLICE_X88Y135        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/Q
                         net (fo=2, routed)           1.438     1.916    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/D[1]
    SLICE_X81Y116        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X81Y116        FDRE (Setup_fdre_C_D)       -0.233     7.767    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]
  -------------------------------------------------------------------
                         required time                          7.767    
                         arrival time                          -1.916    
  -------------------------------------------------------------------
                         slack                                  5.851    

Slack (MET) :             5.982ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.763ns  (logic 0.478ns (27.113%)  route 1.285ns (72.887%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y135                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
    SLICE_X88Y135        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/Q
                         net (fo=2, routed)           1.285     1.763    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/D[0]
    SLICE_X81Y116        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X81Y116        FDRE (Setup_fdre_C_D)       -0.255     7.745    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]
  -------------------------------------------------------------------
                         required time                          7.745    
                         arrival time                          -1.763    
  -------------------------------------------------------------------
                         slack                                  5.982    

Slack (MET) :             6.137ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.796ns  (logic 0.518ns (28.836%)  route 1.278ns (71.164%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y135                                     0.000     0.000 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
    SLICE_X88Y135        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/Q
                         net (fo=2, routed)           1.278     1.796    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/D[12]
    SLICE_X81Y116        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X81Y116        FDRE (Setup_fdre_C_D)       -0.067     7.933    design_1_i/eth1/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]
  -------------------------------------------------------------------
                         required time                          7.933    
                         arrival time                          -1.796    
  -------------------------------------------------------------------
                         slack                                  6.137    





---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.336ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.336ns  (required time - arrival time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.141ns  (logic 2.141ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.004ns = ( 13.004 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    A2                                                0.000     2.500 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl
    A2                   IBUF (Prop_ibuf_I_O)         0.456     2.956 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     2.956    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X1Y120        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.685     4.641 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.641    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X1Y120        IDDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    D3                                                0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.253     4.253 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.432    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.483     4.915 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.089     5.004    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y120        IDDR                                         f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.004    
                         clock uncertainty           -0.025     4.979    
    ILOGIC_X1Y120        IDDR (Setup_iddr_C_D)       -0.002     4.977    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.977    
                         arrival time                          -4.641    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 rgmii_rd[3]
                            (input port clocked by design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.142ns  (logic 2.142ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.006ns = ( 13.006 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    A7                                                0.000     2.500 r  rgmii_rd[3] (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[3]
    A7                   IBUF (Prop_ibuf_I_O)         0.457     2.957 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.957    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_3
    IDELAY_X1Y132        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.685     4.642 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.642    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_3
    ILOGIC_X1Y132        IDDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    D3                                                0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.253     4.253 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.432    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.483     4.915 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.006    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y132        IDDR                                         f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.006    
                         clock uncertainty           -0.025     4.981    
    ILOGIC_X1Y132        IDDR (Setup_iddr_C_D)       -0.002     4.979    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.979    
                         arrival time                          -4.642    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 rgmii_rd[2]
                            (input port clocked by design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.136ns  (logic 2.136ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.006ns = ( 13.006 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    A6                                                0.000     2.500 r  rgmii_rd[2] (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[2]
    A6                   IBUF (Prop_ibuf_I_O)         0.451     2.951 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.951    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_2
    IDELAY_X1Y131        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.685     4.636 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.636    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_2
    ILOGIC_X1Y131        IDDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    D3                                                0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.253     4.253 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.432    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.483     4.915 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.091     5.006    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y131        IDDR                                         f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.006    
                         clock uncertainty           -0.025     4.981    
    ILOGIC_X1Y131        IDDR (Setup_iddr_C_D)       -0.002     4.979    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.979    
                         arrival time                          -4.636    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.389ns  (required time - arrival time)
  Source:                 rgmii_rd[1]
                            (input port clocked by design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.096ns  (logic 2.096ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 13.012 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    D7                                                0.000     2.500 r  rgmii_rd[1] (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    D7                   IBUF (Prop_ibuf_I_O)         0.411     2.911 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.911    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_1
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.685     4.596 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.596    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_1
    ILOGIC_X1Y146        IDDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    D3                                                0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.253     4.253 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.432    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.483     4.915 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.097     5.012    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y146        IDDR                                         f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.012    
                         clock uncertainty           -0.025     4.987    
    ILOGIC_X1Y146        IDDR (Setup_iddr_C_D)       -0.002     4.985    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.985    
                         arrival time                          -4.596    
  -------------------------------------------------------------------
                         slack                                  0.389    

Slack (MET) :             0.397ns  (required time - arrival time)
  Source:                 rgmii_rd[0]
                            (input port clocked by design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc fall@4.000ns - design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.088ns  (logic 2.088ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.012ns = ( 13.012 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    D6                                                0.000     2.500 r  rgmii_rd[0] (IN)
                         net (fo=0)                   0.000     2.500    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    D6                   IBUF (Prop_ibuf_I_O)         0.404     2.904 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     2.904    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_0
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.685     4.588 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.588    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_0
    ILOGIC_X1Y145        IDDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc fall edge)
                                                      4.000     4.000 f  
    D3                                                0.000     4.000 f  rgmii_rxc (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.253     4.253 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.179     4.432    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.483     4.915 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.097     5.012    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y145        IDDR                                         f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.012    
                         clock uncertainty           -0.025     4.987    
    ILOGIC_X1Y145        IDDR (Setup_iddr_C_D)       -0.002     4.985    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.985    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  0.397    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 rgmii_rd[0]
                            (input port clocked by design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.077ns  (logic 3.077ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.845ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    D6                                                0.000    -6.800 r  rgmii_rd[0] (IN)
                         net (fo=0)                   0.000    -6.800    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    D6                   IBUF (Prop_ibuf_I_O)         1.378    -5.422 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.422    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_0
    IDELAY_X1Y145        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699    -3.723 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.723    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_0
    ILOGIC_X1Y145        IDDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    D3                                                0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.485    -6.515 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -6.107    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.609    -4.498 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.342    -4.155    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y145        IDDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.155    
                         clock uncertainty            0.025    -4.130    
    ILOGIC_X1Y145        IDDR (Hold_iddr_C_D)         0.191    -3.939    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -3.723    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 rgmii_rd[1]
                            (input port clocked by design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.084ns  (logic 3.084ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.845ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.845ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    D7                                                0.000    -6.800 r  rgmii_rd[1] (IN)
                         net (fo=0)                   0.000    -6.800    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    D7                   IBUF (Prop_ibuf_I_O)         1.385    -5.415 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.415    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_1
    IDELAY_X1Y146        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699    -3.716 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.716    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_1
    ILOGIC_X1Y146        IDDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    D3                                                0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.485    -6.515 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -6.107    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.609    -4.498 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.342    -4.155    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y146        IDDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.155    
                         clock uncertainty            0.025    -4.130    
    ILOGIC_X1Y146        IDDR (Hold_iddr_C_D)         0.191    -3.939    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          3.939    
                         arrival time                          -3.716    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 rgmii_rd[2]
                            (input port clocked by design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.124ns  (logic 3.124ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.834ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    A6                                                0.000    -6.800 r  rgmii_rd[2] (IN)
                         net (fo=0)                   0.000    -6.800    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[2]
    A6                   IBUF (Prop_ibuf_I_O)         1.425    -5.375 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.375    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_2
    IDELAY_X1Y131        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699    -3.676 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.676    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_2
    ILOGIC_X1Y131        IDDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    D3                                                0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.485    -6.515 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -6.107    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.609    -4.498 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.331    -4.166    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y131        IDDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.166    
                         clock uncertainty            0.025    -4.141    
    ILOGIC_X1Y131        IDDR (Hold_iddr_C_D)         0.191    -3.950    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          3.950    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 rgmii_rd[3]
                            (input port clocked by design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.130ns  (logic 3.130ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.834ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.834ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    A7                                                0.000    -6.800 r  rgmii_rd[3] (IN)
                         net (fo=0)                   0.000    -6.800    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[3]
    A7                   IBUF (Prop_ibuf_I_O)         1.430    -5.370 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.370    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_ibuf_3
    IDELAY_X1Y132        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699    -3.670 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -3.670    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd_delay_3
    ILOGIC_X1Y132        IDDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    D3                                                0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.485    -6.515 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -6.107    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.609    -4.498 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.331    -4.166    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y132        IDDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.166    
                         clock uncertainty            0.025    -4.141    
    ILOGIC_X1Y132        IDDR (Hold_iddr_C_D)         0.191    -3.950    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          3.950    
                         arrival time                          -3.670    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 rgmii_rx_ctl
                            (input port clocked by design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_rxc rise@-8.000ns - design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        3.129ns  (logic 3.129ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.831ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.831ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/eth1/axi_ethernet_0/inst/mac/inst_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    A2                                                0.000    -6.800 r  rgmii_rx_ctl (IN)
                         net (fo=0)                   0.000    -6.800    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl
    A2                   IBUF (Prop_ibuf_I_O)         1.430    -5.370 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.370    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X1Y120        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.699    -3.671 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -3.671    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X1Y120        IDDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                     -8.000    -8.000 r  
    D3                                                0.000    -8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000    -8.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.485    -6.515 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.408    -6.107    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.609    -4.498 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.328    -4.169    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X1Y120        IDDR                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -4.169    
                         clock uncertainty            0.025    -4.144    
    ILOGIC_X1Y120        IDDR (Hold_iddr_C_D)         0.191    -3.953    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          3.953    
                         arrival time                          -3.671    
  -------------------------------------------------------------------
                         slack                                  0.283    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.928ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 0.456ns (7.240%)  route 5.842ns (92.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 12.580 - 10.000 ) 
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.654     2.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X83Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.456     3.365 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=158, routed)         5.842     9.207    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/soft_reset_rx_in
    SLICE_X67Y12         FDCE                                         f  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.439    12.579    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sysclk_in
    SLICE_X67Y12         FDCE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.115    12.694    
                         clock uncertainty           -0.154    12.540    
    SLICE_X67Y12         FDCE (Recov_fdce_C_CLR)     -0.405    12.135    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 0.456ns (7.240%)  route 5.842ns (92.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 12.580 - 10.000 ) 
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.654     2.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X83Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.456     3.365 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=158, routed)         5.842     9.207    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/soft_reset_rx_in
    SLICE_X67Y12         FDCE                                         f  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.439    12.579    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sysclk_in
    SLICE_X67Y12         FDCE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.115    12.694    
                         clock uncertainty           -0.154    12.540    
    SLICE_X67Y12         FDCE (Recov_fdce_C_CLR)     -0.405    12.135    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/init_wait_count_reg[5]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 0.456ns (7.240%)  route 5.842ns (92.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 12.580 - 10.000 ) 
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.654     2.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X83Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.456     3.365 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=158, routed)         5.842     9.207    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/soft_reset_rx_in
    SLICE_X67Y12         FDCE                                         f  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/init_wait_count_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.439    12.579    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sysclk_in
    SLICE_X67Y12         FDCE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/init_wait_count_reg[5]/C
                         clock pessimism              0.115    12.694    
                         clock uncertainty           -0.154    12.540    
    SLICE_X67Y12         FDCE (Recov_fdce_C_CLR)     -0.405    12.135    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/init_wait_count_reg[5]
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 0.456ns (7.240%)  route 5.842ns (92.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 12.580 - 10.000 ) 
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.654     2.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X83Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.456     3.365 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=158, routed)         5.842     9.207    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/soft_reset_rx_in
    SLICE_X67Y12         FDCE                                         f  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.439    12.579    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sysclk_in
    SLICE_X67Y12         FDCE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism              0.115    12.694    
                         clock uncertainty           -0.154    12.540    
    SLICE_X67Y12         FDCE (Recov_fdce_C_CLR)     -0.405    12.135    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.928ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.298ns  (logic 0.456ns (7.240%)  route 5.842ns (92.760%))
  Logic Levels:           0  
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.579ns = ( 12.580 - 10.000 ) 
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.654     2.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X83Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.456     3.365 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=158, routed)         5.842     9.207    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/soft_reset_rx_in
    SLICE_X67Y12         FDCE                                         f  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.439    12.579    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/sysclk_in
    SLICE_X67Y12         FDCE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism              0.115    12.694    
                         clock uncertainty           -0.154    12.540    
    SLICE_X67Y12         FDCE (Recov_fdce_C_CLR)     -0.405    12.135    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt2_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                         12.135    
                         arrival time                          -9.207    
  -------------------------------------------------------------------
                         slack                                  2.928    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/init_wait_count_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 0.456ns (7.325%)  route 5.769ns (92.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 12.573 - 10.000 ) 
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.654     2.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X83Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.456     3.365 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=158, routed)         5.769     9.134    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/soft_reset_rx_in
    SLICE_X68Y19         FDCE                                         f  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/init_wait_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.433    12.573    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sysclk_in
    SLICE_X68Y19         FDCE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/init_wait_count_reg[0]/C
                         clock pessimism              0.115    12.688    
                         clock uncertainty           -0.154    12.534    
    SLICE_X68Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.129    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/init_wait_count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.129    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  2.995    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/init_wait_count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 0.456ns (7.325%)  route 5.769ns (92.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 12.573 - 10.000 ) 
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.654     2.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X83Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.456     3.365 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=158, routed)         5.769     9.134    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/soft_reset_rx_in
    SLICE_X68Y19         FDCE                                         f  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/init_wait_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.433    12.573    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sysclk_in
    SLICE_X68Y19         FDCE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/init_wait_count_reg[1]/C
                         clock pessimism              0.115    12.688    
                         clock uncertainty           -0.154    12.534    
    SLICE_X68Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.129    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/init_wait_count_reg[1]
  -------------------------------------------------------------------
                         required time                         12.129    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  2.995    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/init_wait_count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 0.456ns (7.325%)  route 5.769ns (92.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 12.573 - 10.000 ) 
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.654     2.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X83Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.456     3.365 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=158, routed)         5.769     9.134    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/soft_reset_rx_in
    SLICE_X68Y19         FDCE                                         f  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/init_wait_count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.433    12.573    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sysclk_in
    SLICE_X68Y19         FDCE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/init_wait_count_reg[2]/C
                         clock pessimism              0.115    12.688    
                         clock uncertainty           -0.154    12.534    
    SLICE_X68Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.129    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/init_wait_count_reg[2]
  -------------------------------------------------------------------
                         required time                         12.129    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  2.995    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/init_wait_count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 0.456ns (7.325%)  route 5.769ns (92.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 12.573 - 10.000 ) 
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.654     2.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X83Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.456     3.365 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=158, routed)         5.769     9.134    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/soft_reset_rx_in
    SLICE_X68Y19         FDCE                                         f  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/init_wait_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.433    12.573    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sysclk_in
    SLICE_X68Y19         FDCE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/init_wait_count_reg[3]/C
                         clock pessimism              0.115    12.688    
                         clock uncertainty           -0.154    12.534    
    SLICE_X68Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.129    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/init_wait_count_reg[3]
  -------------------------------------------------------------------
                         required time                         12.129    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  2.995    

Slack (MET) :             2.995ns  (required time - arrival time)
  Source:                 design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/init_wait_count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.225ns  (logic 0.456ns (7.325%)  route 5.769ns (92.675%))
  Logic Levels:           0  
  Clock Path Skew:        -0.221ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 12.573 - 10.000 ) 
    Source Clock Delay      (SCD):    2.909ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.654     2.909    design_1_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X83Y63         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y63         FDRE (Prop_fdre_C_Q)         0.456     3.365 f  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[12]/Q
                         net (fo=158, routed)         5.769     9.134    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/soft_reset_rx_in
    SLICE_X68Y19         FDCE                                         f  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/init_wait_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    11.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.433    12.573    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/sysclk_in
    SLICE_X68Y19         FDCE                                         r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/init_wait_count_reg[4]/C
                         clock pessimism              0.115    12.688    
                         clock uncertainty           -0.154    12.534    
    SLICE_X68Y19         FDCE (Recov_fdce_C_CLR)     -0.405    12.129    c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/gt3_rxresetfsm_i/init_wait_count_reg[4]
  -------------------------------------------------------------------
                         required time                         12.129    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  2.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.256%)  route 0.265ns (61.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.635     0.964    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X58Y137        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y137        FDPE (Prop_fdpe_C_Q)         0.164     1.128 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.265     1.393    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X60Y137        FDCE                                         f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.909     1.269    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X60Y137        FDCE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.040     1.229    
    SLICE_X60Y137        FDCE (Remov_fdce_C_CLR)     -0.092     1.137    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.256%)  route 0.265ns (61.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.635     0.964    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X58Y137        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y137        FDPE (Prop_fdpe_C_Q)         0.164     1.128 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.265     1.393    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X60Y137        FDCE                                         f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.909     1.269    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X60Y137        FDCE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.040     1.229    
    SLICE_X60Y137        FDCE (Remov_fdce_C_CLR)     -0.092     1.137    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.256%)  route 0.265ns (61.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.635     0.964    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X58Y137        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y137        FDPE (Prop_fdpe_C_Q)         0.164     1.128 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.265     1.393    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X60Y137        FDCE                                         f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.909     1.269    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X60Y137        FDCE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.040     1.229    
    SLICE_X60Y137        FDCE (Remov_fdce_C_CLR)     -0.092     1.137    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.256%)  route 0.265ns (61.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.635     0.964    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X58Y137        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y137        FDPE (Prop_fdpe_C_Q)         0.164     1.128 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.265     1.393    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X60Y137        FDCE                                         f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.909     1.269    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X60Y137        FDCE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.040     1.229    
    SLICE_X60Y137        FDCE (Remov_fdce_C_CLR)     -0.092     1.137    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.256%)  route 0.265ns (61.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.635     0.964    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X58Y137        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y137        FDPE (Prop_fdpe_C_Q)         0.164     1.128 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.265     1.393    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X60Y137        FDCE                                         f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.909     1.269    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X60Y137        FDCE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.040     1.229    
    SLICE_X60Y137        FDCE (Remov_fdce_C_CLR)     -0.092     1.137    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.256%)  route 0.265ns (61.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.635     0.964    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X58Y137        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y137        FDPE (Prop_fdpe_C_Q)         0.164     1.128 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.265     1.393    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X60Y137        FDCE                                         f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.909     1.269    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X60Y137        FDCE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.040     1.229    
    SLICE_X60Y137        FDCE (Remov_fdce_C_CLR)     -0.092     1.137    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.256%)  route 0.265ns (61.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.635     0.964    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X58Y137        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y137        FDPE (Prop_fdpe_C_Q)         0.164     1.128 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.265     1.393    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X60Y137        FDCE                                         f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.909     1.269    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X60Y137        FDCE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.040     1.229    
    SLICE_X60Y137        FDCE (Remov_fdce_C_CLR)     -0.092     1.137    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.256%)  route 0.265ns (61.744%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.964ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.635     0.964    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X58Y137        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y137        FDPE (Prop_fdpe_C_Q)         0.164     1.128 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.265     1.393    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X60Y137        FDCE                                         f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.909     1.269    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X60Y137        FDCE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.040     1.229    
    SLICE_X60Y137        FDCE (Remov_fdce_C_CLR)     -0.092     1.137    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.137    
                         arrival time                           1.393    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.290%)  route 0.295ns (69.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.633     0.962    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X60Y134        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134        FDPE (Prop_fdpe_C_Q)         0.128     1.090 f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.295     1.385    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y132        FDCE                                         f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.909     1.269    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X36Y132        FDCE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]/C
                         clock pessimism             -0.040     1.229    
    SLICE_X36Y132        FDCE (Remov_fdce_C_CLR)     -0.146     1.083    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.128ns (30.290%)  route 0.295ns (69.710%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.962ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.633     0.962    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X60Y134        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y134        FDPE (Prop_fdpe_C_Q)         0.128     1.090 f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.295     1.385    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/rst_wr_reg2
    SLICE_X36Y132        FDCE                                         f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.909     1.269    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X36Y132        FDCE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]/C
                         clock pessimism             -0.040     1.229    
    SLICE_X36Y132        FDCE (Remov_fdce_C_CLR)     -0.146     1.083    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.083    
                         arrival time                           1.385    
  -------------------------------------------------------------------
                         slack                                  0.301    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        1.919ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.919ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.456ns (17.465%)  route 2.155ns (82.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 7.795 - 5.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.769     3.024    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X61Y124        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDPE (Prop_fdpe_C_Q)         0.456     3.480 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.155     5.635    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X87Y134        FDCE                                         f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049     6.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.140 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.655     7.795    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X87Y134        FDCE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.247     8.042    
                         clock uncertainty           -0.083     7.959    
    SLICE_X87Y134        FDCE (Recov_fdce_C_CLR)     -0.405     7.554    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          7.554    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  1.919    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.456ns (17.465%)  route 2.155ns (82.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 7.795 - 5.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.769     3.024    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X61Y124        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDPE (Prop_fdpe_C_Q)         0.456     3.480 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.155     5.635    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X87Y134        FDPE                                         f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049     6.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.140 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.655     7.795    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X87Y134        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.247     8.042    
                         clock uncertainty           -0.083     7.959    
    SLICE_X87Y134        FDPE (Recov_fdpe_C_PRE)     -0.359     7.600    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          7.600    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.456ns (17.465%)  route 2.155ns (82.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 7.795 - 5.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.769     3.024    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X61Y124        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDPE (Prop_fdpe_C_Q)         0.456     3.480 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.155     5.635    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X87Y134        FDPE                                         f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049     6.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.140 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.655     7.795    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X87Y134        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.247     8.042    
                         clock uncertainty           -0.083     7.959    
    SLICE_X87Y134        FDPE (Recov_fdpe_C_PRE)     -0.359     7.600    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          7.600    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.456ns (17.465%)  route 2.155ns (82.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 7.795 - 5.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.769     3.024    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X61Y124        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDPE (Prop_fdpe_C_Q)         0.456     3.480 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.155     5.635    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X87Y134        FDPE                                         f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049     6.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.140 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.655     7.795    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X87Y134        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.247     8.042    
                         clock uncertainty           -0.083     7.959    
    SLICE_X87Y134        FDPE (Recov_fdpe_C_PRE)     -0.359     7.600    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.600    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             1.965ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.611ns  (logic 0.456ns (17.465%)  route 2.155ns (82.535%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.795ns = ( 7.795 - 5.000 ) 
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.769     3.024    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X61Y124        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y124        FDPE (Prop_fdpe_C_Q)         0.456     3.480 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.155     5.635    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X87Y134        FDPE                                         f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049     6.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.140 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.655     7.795    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X87Y134        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.247     8.042    
                         clock uncertainty           -0.083     7.959    
    SLICE_X87Y134        FDPE (Recov_fdpe_C_PRE)     -0.359     7.600    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                          7.600    
                         arrival time                          -5.635    
  -------------------------------------------------------------------
                         slack                                  1.965    

Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.456ns (20.042%)  route 1.819ns (79.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 7.739 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.790     3.045    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X52Y136        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y136        FDPE (Prop_fdpe_C_Q)         0.456     3.501 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.819     5.320    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X67Y140        FDCE                                         f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049     6.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.140 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.599     7.739    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X67Y140        FDCE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.146     7.886    
                         clock uncertainty           -0.083     7.803    
    SLICE_X67Y140        FDCE (Recov_fdce_C_CLR)     -0.405     7.398    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                          7.398    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.456ns (20.042%)  route 1.819ns (79.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 7.739 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.790     3.045    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X52Y136        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y136        FDPE (Prop_fdpe_C_Q)         0.456     3.501 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.819     5.320    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X67Y140        FDPE                                         f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049     6.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.140 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.599     7.739    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X67Y140        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.146     7.886    
                         clock uncertainty           -0.083     7.803    
    SLICE_X67Y140        FDPE (Recov_fdpe_C_PRE)     -0.359     7.444    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.444    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.456ns (20.042%)  route 1.819ns (79.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 7.739 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.790     3.045    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X52Y136        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y136        FDPE (Prop_fdpe_C_Q)         0.456     3.501 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.819     5.320    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X67Y140        FDPE                                         f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049     6.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.140 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.599     7.739    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X67Y140        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism              0.146     7.886    
                         clock uncertainty           -0.083     7.803    
    SLICE_X67Y140        FDPE (Recov_fdpe_C_PRE)     -0.359     7.444    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                          7.444    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.456ns (20.042%)  route 1.819ns (79.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 7.739 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.790     3.045    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X52Y136        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y136        FDPE (Prop_fdpe_C_Q)         0.456     3.501 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.819     5.320    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X67Y140        FDPE                                         f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049     6.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.140 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.599     7.739    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X67Y140        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.146     7.886    
                         clock uncertainty           -0.083     7.803    
    SLICE_X67Y140        FDPE (Recov_fdpe_C_PRE)     -0.359     7.444    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                          7.444    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                  2.124    

Slack (MET) :             2.124ns  (required time - arrival time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        2.275ns  (logic 0.456ns (20.042%)  route 1.819ns (79.958%))
  Logic Levels:           0  
  Clock Path Skew:        -0.159ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.739ns = ( 7.739 - 5.000 ) 
    Source Clock Delay      (SCD):    3.045ns
    Clock Pessimism Removal (CPR):    0.146ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.790     3.045    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X52Y136        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y136        FDPE (Prop_fdpe_C_Q)         0.456     3.501 f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.819     5.320    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg_0
    SLICE_X67Y140        FDPE                                         f  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.049     6.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091     6.140 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        1.599     7.739    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X67Y140        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.146     7.886    
                         clock uncertainty           -0.083     7.803    
    SLICE_X67Y140        FDPE (Recov_fdpe_C_PRE)     -0.359     7.444    design_1_i/cpu/ps7_0_axi_periph/m04_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                          7.444    
                         arrival time                          -5.320    
  -------------------------------------------------------------------
                         slack                                  2.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.244%)  route 0.358ns (71.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.643     0.972    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X37Y149        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDPE (Prop_fdpe_C_Q)         0.141     1.113 f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.358     1.471    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X62Y148        FDCE                                         f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.914     1.274    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X62Y148        FDCE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism             -0.040     1.234    
    SLICE_X62Y148        FDCE (Remov_fdce_C_CLR)     -0.067     1.167    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.244%)  route 0.358ns (71.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.643     0.972    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X37Y149        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDPE (Prop_fdpe_C_Q)         0.141     1.113 f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.358     1.471    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X62Y148        FDCE                                         f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.914     1.274    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X62Y148        FDCE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.040     1.234    
    SLICE_X62Y148        FDCE (Remov_fdce_C_CLR)     -0.067     1.167    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.244%)  route 0.358ns (71.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.643     0.972    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X37Y149        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDPE (Prop_fdpe_C_Q)         0.141     1.113 f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.358     1.471    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X62Y148        FDCE                                         f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.914     1.274    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X62Y148        FDCE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.040     1.234    
    SLICE_X62Y148        FDCE (Remov_fdce_C_CLR)     -0.067     1.167    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.244%)  route 0.358ns (71.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.643     0.972    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X37Y149        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDPE (Prop_fdpe_C_Q)         0.141     1.113 f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.358     1.471    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X62Y148        FDCE                                         f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.914     1.274    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X62Y148        FDCE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.040     1.234    
    SLICE_X62Y148        FDCE (Remov_fdce_C_CLR)     -0.067     1.167    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.167    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.141ns (28.244%)  route 0.358ns (71.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.274ns
    Source Clock Delay      (SCD):    0.972ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.643     0.972    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X37Y149        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y149        FDPE (Prop_fdpe_C_Q)         0.141     1.113 f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.358     1.471    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X62Y148        FDPE                                         f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.914     1.274    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X62Y148        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.040     1.234    
    SLICE_X62Y148        FDPE (Remov_fdpe_C_PRE)     -0.071     1.163    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.163    
                         arrival time                           1.471    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.128ns (30.049%)  route 0.298ns (69.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.636     0.965    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X61Y140        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y140        FDPE (Prop_fdpe_C_Q)         0.128     1.093 f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.298     1.391    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X57Y135        FDPE                                         f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.909     1.269    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X57Y135        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism             -0.040     1.229    
    SLICE_X57Y135        FDPE (Remov_fdpe_C_PRE)     -0.149     1.080    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.128ns (30.049%)  route 0.298ns (69.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.636     0.965    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X61Y140        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y140        FDPE (Prop_fdpe_C_Q)         0.128     1.093 f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.298     1.391    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X57Y135        FDPE                                         f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.909     1.269    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X57Y135        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.040     1.229    
    SLICE_X57Y135        FDPE (Remov_fdpe_C_PRE)     -0.149     1.080    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.128ns (30.049%)  route 0.298ns (69.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.636     0.965    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X61Y140        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y140        FDPE (Prop_fdpe_C_Q)         0.128     1.093 f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.298     1.391    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X57Y135        FDPE                                         f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.909     1.269    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X57Y135        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                         clock pessimism             -0.040     1.229    
    SLICE_X57Y135        FDPE (Remov_fdpe_C_PRE)     -0.149     1.080    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.128ns (30.049%)  route 0.298ns (69.951%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.269ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.636     0.965    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X61Y140        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y140        FDPE (Prop_fdpe_C_Q)         0.128     1.093 f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.298     1.391    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X57Y135        FDPE                                         f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.909     1.269    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X57Y135        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg/C
                         clock pessimism             -0.040     1.229    
    SLICE_X57Y135        FDPE (Remov_fdpe_C_PRE)     -0.149     1.080    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_busy_i_reg
  -------------------------------------------------------------------
                         required time                         -1.080    
                         arrival time                           1.391    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.128ns (26.960%)  route 0.347ns (73.040%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.965ns
    Clock Pessimism Removal (CPR):    0.040ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.636     0.965    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X61Y140        FDPE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y140        FDPE (Prop_fdpe_C_Q)         0.128     1.093 f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.347     1.440    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/rst_wr_reg2
    SLICE_X54Y142        FDCE                                         f  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=2600, routed)        0.913     1.273    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/m_aclk
    SLICE_X54Y142        FDCE                                         r  design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]/C
                         clock pessimism             -0.040     1.233    
    SLICE_X54Y142        FDCE (Remov_fdce_C_CLR)     -0.121     1.112    design_1_i/cpu/ps7_0_axi_periph/m03_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rd_rst_wr_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.112    
                         arrival time                           1.440    
  -------------------------------------------------------------------
                         slack                                  0.327    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack        4.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.392ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.518ns (18.387%)  route 2.299ns (81.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 10.622 - 8.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.649     2.904    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X14Y27         FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDPE (Prop_fdpe_C_Q)         0.518     3.422 f  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.299     5.721    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X28Y39         FDCE                                         f  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.482    10.622    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X28Y39         FDCE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.230    10.852    
                         clock uncertainty           -0.125    10.727    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.322    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.518ns (18.387%)  route 2.299ns (81.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 10.622 - 8.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.649     2.904    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X14Y27         FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDPE (Prop_fdpe_C_Q)         0.518     3.422 f  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.299     5.721    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X28Y39         FDCE                                         f  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.482    10.622    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X28Y39         FDCE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.230    10.852    
                         clock uncertainty           -0.125    10.727    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.322    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.518ns (18.387%)  route 2.299ns (81.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 10.622 - 8.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.649     2.904    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X14Y27         FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDPE (Prop_fdpe_C_Q)         0.518     3.422 f  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.299     5.721    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X28Y39         FDCE                                         f  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.482    10.622    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X28Y39         FDCE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.230    10.852    
                         clock uncertainty           -0.125    10.727    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.322    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.518ns (18.387%)  route 2.299ns (81.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 10.622 - 8.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.649     2.904    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X14Y27         FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDPE (Prop_fdpe_C_Q)         0.518     3.422 f  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.299     5.721    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X28Y39         FDCE                                         f  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.482    10.622    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X28Y39         FDCE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.230    10.852    
                         clock uncertainty           -0.125    10.727    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.322    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.518ns (18.387%)  route 2.299ns (81.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 10.622 - 8.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.649     2.904    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X14Y27         FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDPE (Prop_fdpe_C_Q)         0.518     3.422 f  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.299     5.721    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X28Y39         FDCE                                         f  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.482    10.622    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X28Y39         FDCE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.230    10.852    
                         clock uncertainty           -0.125    10.727    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.322    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.518ns (18.387%)  route 2.299ns (81.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 10.622 - 8.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.649     2.904    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X14Y27         FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDPE (Prop_fdpe_C_Q)         0.518     3.422 f  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.299     5.721    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X28Y39         FDCE                                         f  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.482    10.622    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X28Y39         FDCE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.230    10.852    
                         clock uncertainty           -0.125    10.727    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.322    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.601ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.518ns (18.387%)  route 2.299ns (81.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 10.622 - 8.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.649     2.904    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X14Y27         FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDPE (Prop_fdpe_C_Q)         0.518     3.422 f  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.299     5.721    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X28Y39         FDCE                                         f  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.482    10.622    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X28Y39         FDCE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.230    10.852    
                         clock uncertainty           -0.125    10.727    
    SLICE_X28Y39         FDCE (Recov_fdce_C_CLR)     -0.405    10.322    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         10.322    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  4.601    

Slack (MET) :             4.647ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.817ns  (logic 0.518ns (18.387%)  route 2.299ns (81.614%))
  Logic Levels:           0  
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.622ns = ( 10.622 - 8.000 ) 
    Source Clock Delay      (SCD):    2.904ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.649     2.904    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X14Y27         FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y27         FDPE (Prop_fdpe_C_Q)         0.518     3.422 f  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          2.299     5.721    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X28Y39         FDPE                                         f  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.482    10.622    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X28Y39         FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism              0.230    10.852    
                         clock uncertainty           -0.125    10.727    
    SLICE_X28Y39         FDPE (Recov_fdpe_C_PRE)     -0.359    10.368    design_1_i/eth1/axi_mem_intercon/s01_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         10.368    
                         arrival time                          -5.721    
  -------------------------------------------------------------------
                         slack                                  4.647    

Slack (MET) :             4.917ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.518ns (20.770%)  route 1.976ns (79.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 10.618 - 8.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.652     2.907    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X8Y21          FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDPE (Prop_fdpe_C_Q)         0.518     3.425 f  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.976     5.401    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X21Y28         FDCE                                         f  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.478    10.618    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X21Y28         FDCE                                         r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.230    10.848    
                         clock uncertainty           -0.125    10.723    
    SLICE_X21Y28         FDCE (Recov_fdce_C_CLR)     -0.405    10.318    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         10.318    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                  4.917    

Slack (MET) :             4.917ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_fpga_2 rise@8.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 0.518ns (20.770%)  route 1.976ns (79.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.618ns = ( 10.618 - 8.000 ) 
    Source Clock Delay      (SCD):    2.907ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.125ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.240ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.652     2.907    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/s_aclk
    SLICE_X8Y21          FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDPE (Prop_fdpe_C_Q)         0.518     3.425 f  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          1.976     5.401    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X21Y28         FDCE                                         f  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      8.000     8.000 r  
    PS7_X0Y0             PS7                          0.000     8.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.049     9.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.091     9.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        1.478    10.618    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/s_aclk
    SLICE_X21Y28         FDCE                                         r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.230    10.848    
                         clock uncertainty           -0.125    10.723    
    SLICE_X21Y28         FDCE (Recov_fdce_C_CLR)     -0.405    10.318    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         10.318    
                         arrival time                          -5.401    
  -------------------------------------------------------------------
                         slack                                  4.917    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.432%)  route 0.199ns (58.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.615     0.944    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X5Y43          FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDPE (Prop_fdpe_C_Q)         0.141     1.085 f  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.199     1.284    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y42          FDCE                                         f  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.888     1.248    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X3Y42          FDCE                                         r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.264     0.984    
    SLICE_X3Y42          FDCE (Remov_fdce_C_CLR)     -0.092     0.891    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.432%)  route 0.199ns (58.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.615     0.944    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X5Y43          FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDPE (Prop_fdpe_C_Q)         0.141     1.085 f  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.199     1.284    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y42          FDCE                                         f  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.888     1.248    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X3Y42          FDCE                                         r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.264     0.984    
    SLICE_X3Y42          FDCE (Remov_fdce_C_CLR)     -0.092     0.891    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.432%)  route 0.199ns (58.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.615     0.944    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X5Y43          FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDPE (Prop_fdpe_C_Q)         0.141     1.085 f  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.199     1.284    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y42          FDCE                                         f  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.888     1.248    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X3Y42          FDCE                                         r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.264     0.984    
    SLICE_X3Y42          FDCE (Remov_fdce_C_CLR)     -0.092     0.891    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.432%)  route 0.199ns (58.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.615     0.944    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X5Y43          FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDPE (Prop_fdpe_C_Q)         0.141     1.085 f  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.199     1.284    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y42          FDCE                                         f  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.888     1.248    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X3Y42          FDCE                                         r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.264     0.984    
    SLICE_X3Y42          FDCE (Remov_fdce_C_CLR)     -0.092     0.891    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.141ns (41.432%)  route 0.199ns (58.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.248ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.615     0.944    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/s_aclk
    SLICE_X5Y43          FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y43          FDPE (Prop_fdpe_C_Q)         0.141     1.085 f  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.199     1.284    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X3Y42          FDCE                                         f  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.888     1.248    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X3Y42          FDCE                                         r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.264     0.984    
    SLICE_X3Y42          FDCE (Remov_fdce_C_CLR)     -0.092     0.891    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.892    
                         arrival time                           1.284    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (40.979%)  route 0.184ns (59.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.605     0.934    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X5Y21          FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.128     1.062 f  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.184     1.246    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X2Y22          FDCE                                         f  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.876     1.236    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X2Y22          FDCE                                         r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.264     0.972    
    SLICE_X2Y22          FDCE (Remov_fdce_C_CLR)     -0.120     0.852    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.394ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (40.979%)  route 0.184ns (59.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.605     0.934    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X5Y21          FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.128     1.062 f  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.184     1.246    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X2Y22          FDCE                                         f  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.876     1.236    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X2Y22          FDCE                                         r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.264     0.972    
    SLICE_X2Y22          FDCE (Remov_fdce_C_CLR)     -0.120     0.852    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.394    

Slack (MET) :             0.398ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.128ns (40.979%)  route 0.184ns (59.021%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.236ns
    Source Clock Delay      (SCD):    0.934ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.605     0.934    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X5Y21          FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y21          FDPE (Prop_fdpe_C_Q)         0.128     1.062 f  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.184     1.246    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/rst_rd_reg2
    SLICE_X2Y22          FDPE                                         f  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.876     1.236    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X2Y22          FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.264     0.972    
    SLICE_X2Y22          FDPE (Remov_fdpe_C_PRE)     -0.124     0.848    design_1_i/eth1/axi_mem_intercon/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -0.847    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.398    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.435%)  route 0.214ns (56.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.612     0.941    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X0Y32          FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDPE (Prop_fdpe_C_Q)         0.164     1.105 f  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          0.214     1.318    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X4Y32          FDCE                                         f  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.880     1.240    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X4Y32          FDCE                                         r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.264     0.975    
    SLICE_X4Y32          FDCE (Remov_fdce_C_CLR)     -0.067     0.908    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_2  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.164ns (43.435%)  route 0.214ns (56.565%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.240ns
    Source Clock Delay      (SCD):    0.941ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.612     0.941    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X0Y32          FDPE                                         r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDPE (Prop_fdpe_C_Q)         0.164     1.105 f  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=22, routed)          0.214     1.318    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X4Y32          FDCE                                         f  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2
    BUFGCTRL_X0Y20       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK2_BUFG_inst/O
                         net (fo=6822, routed)        0.880     1.240    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/s_aclk
    SLICE_X4Y32          FDCE                                         r  design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.264     0.975    
    SLICE_X4Y32          FDCE (Remov_fdce_C_CLR)     -0.067     0.908    design_1_i/eth1/axi_mem_intercon/s02_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.909    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.410    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clkout0_1
  To Clock:  clkout0_1

Setup :            0  Failing Endpoints,  Worst Slack        9.534ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.785ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.534ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout0_1 rise@12.800ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.456ns (16.299%)  route 2.342ns (83.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.502ns = ( 19.302 - 12.800 ) 
    Source Clock Delay      (SCD):    7.140ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.662     7.140    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X95Y61         FDPE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y61         FDPE (Prop_fdpe_C_Q)         0.456     7.596 f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=127, routed)         2.342     9.938    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg_0
    SLICE_X102Y52        FDCE                                         f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    12.800 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088    13.888    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.979 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672    15.651    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.734 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    17.653    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.744 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.558    19.302    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X102Y52        FDCE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/C
                         clock pessimism              0.648    19.950    
                         clock uncertainty           -0.073    19.877    
    SLICE_X102Y52        FDCE (Recov_fdce_C_CLR)     -0.405    19.472    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg
  -------------------------------------------------------------------
                         required time                         19.472    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  9.534    

Slack (MET) :             9.534ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/rx_phy_ready_reg/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout0_1 rise@12.800ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.456ns (16.299%)  route 2.342ns (83.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.502ns = ( 19.302 - 12.800 ) 
    Source Clock Delay      (SCD):    7.140ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.662     7.140    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X95Y61         FDPE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y61         FDPE (Prop_fdpe_C_Q)         0.456     7.596 f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=127, routed)         2.342     9.938    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg_0
    SLICE_X102Y52        FDCE                                         f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/rx_phy_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    12.800 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088    13.888    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.979 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672    15.651    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.734 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    17.653    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.744 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.558    19.302    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X102Y52        FDCE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/rx_phy_ready_reg/C
                         clock pessimism              0.648    19.950    
                         clock uncertainty           -0.073    19.877    
    SLICE_X102Y52        FDCE (Recov_fdce_C_CLR)     -0.405    19.472    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/rx_phy_ready_reg
  -------------------------------------------------------------------
                         required time                         19.472    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  9.534    

Slack (MET) :             9.534ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ready_reg/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout0_1 rise@12.800ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        2.798ns  (logic 0.456ns (16.299%)  route 2.342ns (83.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.502ns = ( 19.302 - 12.800 ) 
    Source Clock Delay      (SCD):    7.140ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.662     7.140    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X95Y61         FDPE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y61         FDPE (Prop_fdpe_C_Q)         0.456     7.596 f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=127, routed)         2.342     9.938    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg_0
    SLICE_X102Y52        FDCE                                         f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    12.800 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088    13.888    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.979 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672    15.651    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.734 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    17.653    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.744 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.558    19.302    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X102Y52        FDCE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ready_reg/C
                         clock pessimism              0.648    19.950    
                         clock uncertainty           -0.073    19.877    
    SLICE_X102Y52        FDCE (Recov_fdce_C_CLR)     -0.405    19.472    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ready_reg
  -------------------------------------------------------------------
                         required time                         19.472    
                         arrival time                          -9.938    
  -------------------------------------------------------------------
                         slack                                  9.534    

Slack (MET) :             10.286ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout0_1 rise@12.800ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.456ns (22.300%)  route 1.589ns (77.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.501ns = ( 19.301 - 12.800 ) 
    Source Clock Delay      (SCD):    7.140ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.662     7.140    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X95Y61         FDPE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y61         FDPE (Prop_fdpe_C_Q)         0.456     7.596 f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=127, routed)         1.589     9.185    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg_0
    SLICE_X102Y55        FDCE                                         f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    12.800 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088    13.888    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.979 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672    15.651    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.734 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    17.653    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.744 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.557    19.301    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X102Y55        FDCE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]/C
                         clock pessimism              0.648    19.949    
                         clock uncertainty           -0.073    19.876    
    SLICE_X102Y55        FDCE (Recov_fdce_C_CLR)     -0.405    19.471    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         19.471    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                 10.286    

Slack (MET) :             10.309ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/rx_phy_ready_reg/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout0_1 rise@12.800ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.988ns  (logic 0.518ns (26.060%)  route 1.470ns (73.940%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.437ns = ( 19.237 - 12.800 ) 
    Source Clock Delay      (SCD):    7.144ns
    Clock Pessimism Removal (CPR):    0.682ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.666     7.144    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X92Y52         FDPE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDPE (Prop_fdpe_C_Q)         0.518     7.662 f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=127, routed)         1.470     9.132    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg_0
    SLICE_X95Y51         FDCE                                         f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/rx_phy_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    12.800 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088    13.888    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.979 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672    15.651    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.734 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    17.653    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.744 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.493    19.237    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X95Y51         FDCE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/rx_phy_ready_reg/C
                         clock pessimism              0.682    19.919    
                         clock uncertainty           -0.073    19.846    
    SLICE_X95Y51         FDCE (Recov_fdce_C_CLR)     -0.405    19.441    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/rx_phy_ready_reg
  -------------------------------------------------------------------
                         required time                         19.441    
                         arrival time                          -9.132    
  -------------------------------------------------------------------
                         slack                                 10.309    

Slack (MET) :             10.332ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout0_1 rise@12.800ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        2.045ns  (logic 0.456ns (22.300%)  route 1.589ns (77.700%))
  Logic Levels:           0  
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.501ns = ( 19.301 - 12.800 ) 
    Source Clock Delay      (SCD):    7.140ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.662     7.140    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X95Y61         FDPE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y61         FDPE (Prop_fdpe_C_Q)         0.456     7.596 f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=127, routed)         1.589     9.185    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg_0
    SLICE_X102Y55        FDPE                                         f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    12.800 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088    13.888    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.979 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672    15.651    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.734 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    17.653    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.744 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.557    19.301    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X102Y55        FDPE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[0]/C
                         clock pessimism              0.648    19.949    
                         clock uncertainty           -0.073    19.876    
    SLICE_X102Y55        FDPE (Recov_fdpe_C_PRE)     -0.359    19.517    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         19.517    
                         arrival time                          -9.185    
  -------------------------------------------------------------------
                         slack                                 10.332    

Slack (MET) :             10.451ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout0_1 rise@12.800ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.518ns (28.660%)  route 1.289ns (71.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.433ns = ( 19.233 - 12.800 ) 
    Source Clock Delay      (SCD):    7.144ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.666     7.144    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X92Y52         FDPE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDPE (Prop_fdpe_C_Q)         0.518     7.662 f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=127, routed)         1.289     8.951    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg_0
    SLICE_X96Y61         FDCE                                         f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    12.800 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088    13.888    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.979 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672    15.651    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.734 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    17.653    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.744 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.489    19.233    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X96Y61         FDCE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/C
                         clock pessimism              0.648    19.881    
                         clock uncertainty           -0.073    19.808    
    SLICE_X96Y61         FDCE (Recov_fdce_C_CLR)     -0.405    19.403    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg
  -------------------------------------------------------------------
                         required time                         19.403    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                 10.451    

Slack (MET) :             10.451ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout0_1 rise@12.800ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.518ns (28.660%)  route 1.289ns (71.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.433ns = ( 19.233 - 12.800 ) 
    Source Clock Delay      (SCD):    7.144ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.666     7.144    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X92Y52         FDPE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDPE (Prop_fdpe_C_Q)         0.518     7.662 f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=127, routed)         1.289     8.951    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg_0
    SLICE_X96Y61         FDCE                                         f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    12.800 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088    13.888    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.979 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672    15.651    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.734 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    17.653    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.744 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.489    19.233    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X96Y61         FDCE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]/C
                         clock pessimism              0.648    19.881    
                         clock uncertainty           -0.073    19.808    
    SLICE_X96Y61         FDCE (Recov_fdce_C_CLR)     -0.405    19.403    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         19.403    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                 10.451    

Slack (MET) :             10.451ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ready_reg/CLR
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout0_1 rise@12.800ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.518ns (28.660%)  route 1.289ns (71.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.433ns = ( 19.233 - 12.800 ) 
    Source Clock Delay      (SCD):    7.144ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.666     7.144    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X92Y52         FDPE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDPE (Prop_fdpe_C_Q)         0.518     7.662 f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=127, routed)         1.289     8.951    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg_0
    SLICE_X96Y61         FDCE                                         f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    12.800 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088    13.888    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.979 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672    15.651    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.734 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    17.653    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.744 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.489    19.233    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X96Y61         FDCE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ready_reg/C
                         clock pessimism              0.648    19.881    
                         clock uncertainty           -0.073    19.808    
    SLICE_X96Y61         FDCE (Recov_fdce_C_CLR)     -0.405    19.403    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ready_reg
  -------------------------------------------------------------------
                         required time                         19.403    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                 10.451    

Slack (MET) :             10.497ns  (required time - arrival time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[0]/PRE
                            (recovery check against rising-edge clock clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            12.800ns  (clkout0_1 rise@12.800ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.807ns  (logic 0.518ns (28.660%)  route 1.289ns (71.340%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.433ns = ( 19.233 - 12.800 ) 
    Source Clock Delay      (SCD):    7.144ns
    Clock Pessimism Removal (CPR):    0.648ns
  Clock Uncertainty:      0.073ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.194     1.194    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.101     1.295 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.880     3.175    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.263 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.114     5.377    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101     5.478 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.666     7.144    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X92Y52         FDPE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDPE (Prop_fdpe_C_Q)         0.518     7.662 f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=127, routed)         1.289     8.951    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg_0
    SLICE_X96Y61         FDPE                                         f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                     12.800    12.800 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000    12.800 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           1.088    13.888    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091    13.979 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           1.672    15.651    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    15.734 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.919    17.653    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.744 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        1.489    19.233    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X96Y61         FDPE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[0]/C
                         clock pessimism              0.648    19.881    
                         clock uncertainty           -0.073    19.808    
    SLICE_X96Y61         FDPE (Recov_fdpe_C_PRE)     -0.359    19.449    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         19.449    
                         arrival time                          -8.951    
  -------------------------------------------------------------------
                         slack                                 10.497    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.164ns (22.516%)  route 0.564ns (77.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.587     2.345    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X92Y52         FDPE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDPE (Prop_fdpe_C_Q)         0.164     2.509 f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=127, routed)         0.564     3.074    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg_0
    SLICE_X96Y61         FDCE                                         f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.856     2.982    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X96Y61         FDCE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/C
                         clock pessimism             -0.602     2.380    
    SLICE_X96Y61         FDCE (Remov_fdce_C_CLR)     -0.092     2.288    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.164ns (22.516%)  route 0.564ns (77.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.587     2.345    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X92Y52         FDPE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDPE (Prop_fdpe_C_Q)         0.164     2.509 f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=127, routed)         0.564     3.074    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg_0
    SLICE_X96Y61         FDCE                                         f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.856     2.982    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X96Y61         FDCE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]/C
                         clock pessimism             -0.602     2.380    
    SLICE_X96Y61         FDCE (Remov_fdce_C_CLR)     -0.092     2.288    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.785ns  (arrival time - required time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ready_reg/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.164ns (22.516%)  route 0.564ns (77.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.587     2.345    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X92Y52         FDPE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDPE (Prop_fdpe_C_Q)         0.164     2.509 f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=127, routed)         0.564     3.074    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg_0
    SLICE_X96Y61         FDCE                                         f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.856     2.982    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X96Y61         FDCE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ready_reg/C
                         clock pessimism             -0.602     2.380    
    SLICE_X96Y61         FDCE (Remov_fdce_C_CLR)     -0.092     2.288    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ready_reg
  -------------------------------------------------------------------
                         required time                         -2.288    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.788ns  (arrival time - required time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[0]/PRE
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.728ns  (logic 0.164ns (22.516%)  route 0.564ns (77.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.587     2.345    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X92Y52         FDPE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDPE (Prop_fdpe_C_Q)         0.164     2.509 f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=127, routed)         0.564     3.074    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg_0
    SLICE_X96Y61         FDPE                                         f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.856     2.982    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X96Y61         FDPE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[0]/C
                         clock pessimism             -0.602     2.380    
    SLICE_X96Y61         FDPE (Remov_fdpe_C_PRE)     -0.095     2.285    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.285    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.869ns  (arrival time - required time)
  Source:                 design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.141ns (16.670%)  route 0.705ns (83.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.013ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.584     2.342    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X95Y61         FDPE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y61         FDPE (Prop_fdpe_C_Q)         0.141     2.483 f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=127, routed)         0.705     3.188    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg_0
    SLICE_X102Y55        FDCE                                         f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.887     3.013    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X102Y55        FDCE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]/C
                         clock pessimism             -0.602     2.411    
    SLICE_X102Y55        FDCE (Remov_fdce_C_CLR)     -0.092     2.319    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.319    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.872ns  (arrival time - required time)
  Source:                 design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[0]/PRE
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.846ns  (logic 0.141ns (16.670%)  route 0.705ns (83.330%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.013ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.584     2.342    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X95Y61         FDPE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y61         FDPE (Prop_fdpe_C_Q)         0.141     2.483 f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=127, routed)         0.705     3.188    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg_0
    SLICE_X102Y55        FDPE                                         f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.887     3.013    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X102Y55        FDPE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[0]/C
                         clock pessimism             -0.602     2.411    
    SLICE_X102Y55        FDPE (Remov_fdpe_C_PRE)     -0.095     2.316    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.316    
                         arrival time                           3.188    
  -------------------------------------------------------------------
                         slack                                  0.872    

Slack (MET) :             0.881ns  (arrival time - required time)
  Source:                 design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/rx_phy_ready_reg/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.164ns (20.379%)  route 0.641ns (79.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.985ns
    Source Clock Delay      (SCD):    2.345ns
    Clock Pessimism Removal (CPR):    0.624ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.587     2.345    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X92Y52         FDPE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y52         FDPE (Prop_fdpe_C_Q)         0.164     2.509 f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=127, routed)         0.641     3.150    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg_0
    SLICE_X95Y51         FDCE                                         f  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/rx_phy_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.859     2.985    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X95Y51         FDCE                                         r  design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/rx_phy_ready_reg/C
                         clock pessimism             -0.624     2.361    
    SLICE_X95Y51         FDCE (Remov_fdce_C_CLR)     -0.092     2.269    design_1_i/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/rx_phy_ready_reg
  -------------------------------------------------------------------
                         required time                         -2.269    
                         arrival time                           3.150    
  -------------------------------------------------------------------
                         slack                                  0.881    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.141ns (11.355%)  route 1.101ns (88.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.014ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.584     2.342    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X95Y61         FDPE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y61         FDPE (Prop_fdpe_C_Q)         0.141     2.483 f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=127, routed)         1.101     3.584    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg_0
    SLICE_X102Y52        FDCE                                         f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.888     3.014    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X102Y52        FDCE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg/C
                         clock pessimism             -0.602     2.412    
    SLICE_X102Y52        FDCE (Remov_fdce_C_CLR)     -0.092     2.320    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/rx_phy_ready_reg/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.141ns (11.355%)  route 1.101ns (88.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.014ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.584     2.342    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X95Y61         FDPE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y61         FDPE (Prop_fdpe_C_Q)         0.141     2.483 f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=127, routed)         1.101     3.584    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg_0
    SLICE_X102Y52        FDCE                                         f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/rx_phy_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.888     3.014    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X102Y52        FDCE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/rx_phy_ready_reg/C
                         clock pessimism             -0.602     2.412    
    SLICE_X102Y52        FDCE (Remov_fdce_C_CLR)     -0.092     2.320    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/rx_phy_ready_reg
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  1.264    

Slack (MET) :             1.264ns  (arrival time - required time)
  Source:                 design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
                            (rising edge-triggered cell FDPE clocked by clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Destination:            design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ready_reg/CLR
                            (removal check against rising-edge clock clkout0_1  {rise@0.000ns fall@6.400ns period=12.800ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0_1 rise@0.000ns - clkout0_1 rise@0.000ns)
  Data Path Delay:        1.242ns  (logic 0.141ns (11.355%)  route 1.101ns (88.645%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.014ns
    Source Clock Delay      (SCD):    2.342ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.329     0.329    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.355 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.653     1.008    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.058 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.674     1.732    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     1.758 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.584     2.342    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/axi_c2c_phy_clk
    SLICE_X95Y61         FDPE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y61         FDPE (Prop_fdpe_C_Q)         0.141     2.483 f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/aurora_phy.user_reset_sync_inst/sync_reset_out_reg/Q
                         net (fo=127, routed)         1.101     3.584    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/calib_done_flop_reg_0
    SLICE_X102Y52        FDCE                                         f  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ready_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clkout0_1 rise edge)
                                                      0.000     0.000 r  
    GTPE2_CHANNEL_X0Y0   GTPE2_CHANNEL                0.000     0.000 r  c2c_mgt/c2c_mgt_support_i/inst/c2c_mgt_3p125g_init_i/c2c_mgt_3p125g_i/gt0_c2c_mgt_3p125g_i/gtpe2_i/TXOUTCLK
                         net (fo=2, routed)           0.357     0.357    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/GT0_TXOUTCLK_IN
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029     0.386 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1_buf/O
                         net (fo=1, routed)           0.926     1.312    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.365 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.732     2.097    c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029     2.126 r  c2c_mgt/c2c_mgt_support_i/inst/gt_usrclk_source/txoutclk_mmcm0_i/clkout0_buf/O
                         net (fo=3392, routed)        0.888     3.014    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/axi_c2c_phy_clk
    SLICE_X102Y52        FDCE                                         r  design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ready_reg/C
                         clock pessimism             -0.602     2.412    
    SLICE_X102Y52        FDCE (Remov_fdce_C_CLR)     -0.092     2.320    design_1_i/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_phy_inst/axi_chip2chip_phy_init_inst/tx_phy_ready_reg
  -------------------------------------------------------------------
                         required time                         -2.320    
                         arrival time                           3.584    
  -------------------------------------------------------------------
                         slack                                  1.264    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
  To Clock:  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q

Setup :            0  Failing Endpoints,  Worst Slack       37.918ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.918ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
                            (recovery check against rising-edge clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.431ns  (logic 0.459ns (32.075%)  route 0.972ns (67.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.911ns = ( 86.911 - 80.000 ) 
    Source Clock Delay      (SCD):    7.869ns = ( 47.869 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.822ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.612    47.869    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X63Y1          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.459    48.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.972    49.300    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X58Y1          FDPE                                         f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.462    86.911    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X58Y1          FDPE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]/C
                         clock pessimism              0.822    87.733    
                         clock uncertainty           -0.154    87.579    
    SLICE_X58Y1          FDPE (Recov_fdpe_C_PRE)     -0.361    87.218    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[0]
  -------------------------------------------------------------------
                         required time                         87.218    
                         arrival time                         -49.300    
  -------------------------------------------------------------------
                         slack                                 37.918    

Slack (MET) :             37.918ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
                            (recovery check against rising-edge clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.431ns  (logic 0.459ns (32.075%)  route 0.972ns (67.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.911ns = ( 86.911 - 80.000 ) 
    Source Clock Delay      (SCD):    7.869ns = ( 47.869 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.822ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.612    47.869    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X63Y1          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.459    48.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.972    49.300    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X58Y1          FDPE                                         f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.462    86.911    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X58Y1          FDPE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]/C
                         clock pessimism              0.822    87.733    
                         clock uncertainty           -0.154    87.579    
    SLICE_X58Y1          FDPE (Recov_fdpe_C_PRE)     -0.361    87.218    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[3]
  -------------------------------------------------------------------
                         required time                         87.218    
                         arrival time                         -49.300    
  -------------------------------------------------------------------
                         slack                                 37.918    

Slack (MET) :             37.918ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
                            (recovery check against rising-edge clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.431ns  (logic 0.459ns (32.075%)  route 0.972ns (67.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.911ns = ( 86.911 - 80.000 ) 
    Source Clock Delay      (SCD):    7.869ns = ( 47.869 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.822ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.612    47.869    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X63Y1          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.459    48.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.972    49.300    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X58Y1          FDCE                                         f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.462    86.911    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X58Y1          FDCE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]/C
                         clock pessimism              0.822    87.733    
                         clock uncertainty           -0.154    87.579    
    SLICE_X58Y1          FDCE (Recov_fdce_C_CLR)     -0.361    87.218    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[4]
  -------------------------------------------------------------------
                         required time                         87.218    
                         arrival time                         -49.300    
  -------------------------------------------------------------------
                         slack                                 37.918    

Slack (MET) :             37.918ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
                            (recovery check against rising-edge clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.431ns  (logic 0.459ns (32.075%)  route 0.972ns (67.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.911ns = ( 86.911 - 80.000 ) 
    Source Clock Delay      (SCD):    7.869ns = ( 47.869 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.822ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.612    47.869    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X63Y1          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.459    48.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.972    49.300    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X58Y1          FDCE                                         f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.462    86.911    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X58Y1          FDCE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]/C
                         clock pessimism              0.822    87.733    
                         clock uncertainty           -0.154    87.579    
    SLICE_X58Y1          FDCE (Recov_fdce_C_CLR)     -0.361    87.218    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]
  -------------------------------------------------------------------
                         required time                         87.218    
                         arrival time                         -49.300    
  -------------------------------------------------------------------
                         slack                                 37.918    

Slack (MET) :             37.960ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
                            (recovery check against rising-edge clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.431ns  (logic 0.459ns (32.075%)  route 0.972ns (67.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.911ns = ( 86.911 - 80.000 ) 
    Source Clock Delay      (SCD):    7.869ns = ( 47.869 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.822ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.612    47.869    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X63Y1          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.459    48.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.972    49.300    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X58Y1          FDCE                                         f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.462    86.911    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X58Y1          FDCE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]/C
                         clock pessimism              0.822    87.733    
                         clock uncertainty           -0.154    87.579    
    SLICE_X58Y1          FDCE (Recov_fdce_C_CLR)     -0.319    87.260    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[1]
  -------------------------------------------------------------------
                         required time                         87.260    
                         arrival time                         -49.300    
  -------------------------------------------------------------------
                         slack                                 37.960    

Slack (MET) :             37.960ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C
                            (falling edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
                            (recovery check against rising-edge clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            40.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall@40.000ns)
  Data Path Delay:        1.431ns  (logic 0.459ns (32.075%)  route 0.972ns (67.925%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.911ns = ( 86.911 - 80.000 ) 
    Source Clock Delay      (SCD):    7.869ns = ( 47.869 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.822ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q fall edge)
                                                     40.000    40.000 f  
    PS7_X0Y0             PS7                          0.000    40.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154    41.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    41.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595    42.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518    43.368 f  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788    46.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101    46.257 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.612    47.869    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/TCK_I
    SLICE_X63Y1          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y1          FDRE (Prop_fdre_C_Q)         0.459    48.328 f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_TAP/RESET_O_reg/Q
                         net (fo=86, routed)          0.972    49.300    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/AR[0]
    SLICE_X58Y1          FDCE                                         f  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.462    86.911    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[5]_0
    SLICE_X58Y1          FDCE                                         r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]/C
                         clock pessimism              0.822    87.733    
                         clock uncertainty           -0.154    87.579    
    SLICE_X58Y1          FDCE (Recov_fdce_C_CLR)     -0.319    87.260    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_BSCAN_TAP/U_BASETAP/U_IR/REG_O_reg[2]
  -------------------------------------------------------------------
                         required time                         87.260    
                         arrival time                         -49.300    
  -------------------------------------------------------------------
                         slack                                 37.960    

Slack (MET) :             74.212ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 1.147ns (22.500%)  route 3.951ns (77.500%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.915ns = ( 86.915 - 80.000 ) 
    Source Clock Delay      (SCD):    7.869ns
    Clock Pessimism Removal (CPR):    0.822ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595     2.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518     3.368 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788     6.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.257 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.612     7.869    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.478     8.347 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.718    10.065    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state[0]
    SLICE_X58Y4          LUT4 (Prop_lut4_I1_O)        0.321    10.386 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.853    11.239    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y4          LUT1 (Prop_lut1_I0_O)        0.348    11.587 f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.380    12.967    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y7          FDCE                                         f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.466    86.915    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X52Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.822    87.737    
                         clock uncertainty           -0.154    87.583    
    SLICE_X52Y7          FDCE (Recov_fdce_C_CLR)     -0.405    87.178    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         87.178    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                 74.212    

Slack (MET) :             74.212ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 1.147ns (22.500%)  route 3.951ns (77.500%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.915ns = ( 86.915 - 80.000 ) 
    Source Clock Delay      (SCD):    7.869ns
    Clock Pessimism Removal (CPR):    0.822ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595     2.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518     3.368 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788     6.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.257 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.612     7.869    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.478     8.347 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.718    10.065    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state[0]
    SLICE_X58Y4          LUT4 (Prop_lut4_I1_O)        0.321    10.386 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.853    11.239    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y4          LUT1 (Prop_lut1_I0_O)        0.348    11.587 f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.380    12.967    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y7          FDCE                                         f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.466    86.915    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X52Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.822    87.737    
                         clock uncertainty           -0.154    87.583    
    SLICE_X52Y7          FDCE (Recov_fdce_C_CLR)     -0.405    87.178    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         87.178    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                 74.212    

Slack (MET) :             74.212ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 1.147ns (22.500%)  route 3.951ns (77.500%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.915ns = ( 86.915 - 80.000 ) 
    Source Clock Delay      (SCD):    7.869ns
    Clock Pessimism Removal (CPR):    0.822ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595     2.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518     3.368 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788     6.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.257 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.612     7.869    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.478     8.347 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.718    10.065    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state[0]
    SLICE_X58Y4          LUT4 (Prop_lut4_I1_O)        0.321    10.386 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.853    11.239    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y4          LUT1 (Prop_lut1_I0_O)        0.348    11.587 f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.380    12.967    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y7          FDCE                                         f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.466    86.915    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X52Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.822    87.737    
                         clock uncertainty           -0.154    87.583    
    SLICE_X52Y7          FDCE (Recov_fdce_C_CLR)     -0.405    87.178    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         87.178    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                 74.212    

Slack (MET) :             74.212ns  (required time - arrival time)
  Source:                 design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            80.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@80.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        5.098ns  (logic 1.147ns (22.500%)  route 3.951ns (77.500%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.915ns = ( 86.915 - 80.000 ) 
    Source Clock Delay      (SCD):    7.869ns
    Clock Pessimism Removal (CPR):    0.822ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.154     1.154    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.255 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.595     2.850    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.518     3.368 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.788     6.156    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     6.257 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.612     7.869    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X62Y2          FDRE                                         r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y2          FDRE (Prop_fdre_C_Q)         0.478     8.347 f  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.718    10.065    design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/state[0]
    SLICE_X58Y4          LUT4 (Prop_lut4_I1_O)        0.321    10.386 r  design_1_i/dbg/debug_bridge_0/inst/bs_switch_1/inst/BSCAN_SWITCH.EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.853    11.239    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X54Y4          LUT1 (Prop_lut1_I0_O)        0.348    11.587 f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          1.380    12.967    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X52Y7          FDCE                                         f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                     80.000    80.000 r  
    PS7_X0Y0             PS7                          0.000    80.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           1.049    81.049    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    81.140 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       1.424    82.564    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.418    82.982 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           2.376    85.358    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    85.449 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         1.466    86.915    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/tck
    SLICE_X52Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.822    87.737    
                         clock uncertainty           -0.154    87.583    
    SLICE_X52Y7          FDCE (Recov_fdce_C_CLR)     -0.405    87.178    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         87.178    
                         arrival time                         -12.967    
  -------------------------------------------------------------------
                         slack                                 74.212    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (removal check against rising-edge clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.536%)  route 0.353ns (71.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.566     2.800    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X56Y5          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.141     2.941 f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.353     3.294    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X61Y7          FDCE                                         f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.829     3.588    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X61Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism             -0.529     3.058    
    SLICE_X61Y7          FDCE (Remov_fdce_C_CLR)     -0.092     2.966    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (removal check against rising-edge clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.536%)  route 0.353ns (71.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.566     2.800    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X56Y5          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.141     2.941 f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.353     3.294    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X61Y7          FDCE                                         f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.829     3.588    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X61Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism             -0.529     3.058    
    SLICE_X61Y7          FDCE (Remov_fdce_C_CLR)     -0.092     2.966    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (removal check against rising-edge clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.536%)  route 0.353ns (71.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.566     2.800    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X56Y5          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.141     2.941 f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.353     3.294    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X61Y7          FDCE                                         f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.829     3.588    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X61Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism             -0.529     3.058    
    SLICE_X61Y7          FDCE (Remov_fdce_C_CLR)     -0.092     2.966    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (removal check against rising-edge clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.536%)  route 0.353ns (71.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.566     2.800    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X56Y5          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.141     2.941 f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.353     3.294    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X61Y7          FDCE                                         f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.829     3.588    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X61Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism             -0.529     3.058    
    SLICE_X61Y7          FDCE (Remov_fdce_C_CLR)     -0.092     2.966    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (removal check against rising-edge clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.536%)  route 0.353ns (71.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.566     2.800    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X56Y5          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.141     2.941 f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.353     3.294    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X61Y7          FDCE                                         f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.829     3.588    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X61Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism             -0.529     3.058    
    SLICE_X61Y7          FDCE (Remov_fdce_C_CLR)     -0.092     2.966    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (removal check against rising-edge clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.536%)  route 0.353ns (71.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.566     2.800    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X56Y5          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.141     2.941 f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.353     3.294    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X61Y7          FDCE                                         f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.829     3.588    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X61Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism             -0.529     3.058    
    SLICE_X61Y7          FDCE (Remov_fdce_C_CLR)     -0.092     2.966    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
                            (removal check against rising-edge clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.536%)  route 0.353ns (71.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.566     2.800    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X56Y5          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.141     2.941 f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.353     3.294    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X61Y7          FDCE                                         f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.829     3.588    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X61Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                         clock pessimism             -0.529     3.058    
    SLICE_X61Y7          FDCE (Remov_fdce_C_CLR)     -0.092     2.966    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
                            (removal check against rising-edge clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.141ns (28.536%)  route 0.353ns (71.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.566     2.800    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X56Y5          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.141     2.941 f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.353     3.294    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X61Y7          FDCE                                         f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.829     3.588    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X61Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                         clock pessimism             -0.529     3.058    
    SLICE_X61Y7          FDCE (Remov_fdce_C_CLR)     -0.092     2.966    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
                            (removal check against rising-edge clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.287%)  route 0.357ns (71.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.566     2.800    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X56Y5          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.141     2.941 f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.357     3.298    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X60Y7          FDCE                                         f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.829     3.588    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X60Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]/C
                         clock pessimism             -0.529     3.058    
    SLICE_X60Y7          FDCE (Remov_fdce_C_CLR)     -0.092     2.966    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.298    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (removal check against rising-edge clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns - design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.141ns (28.287%)  route 0.357ns (71.713%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.800ns
    Clock Pessimism Removal (CPR):    0.529ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.303     0.303    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.329 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.554     0.883    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.164     1.047 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.162     2.208    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     2.234 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.566     2.800    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/tck
    SLICE_X56Y5          FDRE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y5          FDRE (Prop_fdre_C_Q)         0.141     2.941 f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst_reg/Q
                         net (fo=20, routed)          0.357     3.298    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/RST_I
    SLICE_X60Y7          FDCE                                         f  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/cpu/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=6, routed)           0.331     0.331    design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.360 r  design_1_i/cpu/processing_system7_0/inst/FCLK_CLK0_BUFG_inst/O
                         net (fo=41091, routed)       0.826     1.186    design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/s_axi_aclk
    SLICE_X62Y90         FDRE (Prop_fdre_C_Q)         0.204     1.390 r  design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q
                         net (fo=2, routed)           1.340     2.730    design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tap_tck
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     2.759 r  design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O
                         net (fo=551, routed)         0.829     3.588    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/tck
    SLICE_X60Y7          FDCE                                         r  design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism             -0.529     3.058    
    SLICE_X60Y7          FDCE (Remov_fdce_C_CLR)     -0.092     2.966    design_1_i/dbg/debug_bridge_1/inst/xsdbm/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.298    
  -------------------------------------------------------------------
                         slack                                  0.332    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_rxc
  To Clock:  rgmii_rxc

Setup :            0  Failing Endpoints,  Worst Slack        6.345ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.345ns  (required time - arrival time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_rxc rise@8.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        1.221ns  (logic 0.456ns (37.356%)  route 0.765ns (62.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 11.123 - 8.000 ) 
    Source Clock Delay      (SCD):    3.289ns
    Clock Pessimism Removal (CPR):    0.172ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.485     1.485 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.510     1.995    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.537     2.532 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.757     3.289    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X98Y118        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y118        FDRE (Prop_fdre_C_Q)         0.456     3.745 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.765     4.510    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X93Y117        FDCE                                         f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      8.000     8.000 r  
    D3                                                0.000     8.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     8.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         1.415     9.415 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.459     9.874    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.486    10.360 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.763    11.123    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X93Y117        FDCE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.172    11.295    
                         clock uncertainty           -0.035    11.260    
    SLICE_X93Y117        FDCE (Recov_fdce_C_CLR)     -0.405    10.855    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         10.855    
                         arrival time                          -4.510    
  -------------------------------------------------------------------
                         slack                                  6.345    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (arrival time - required time)
  Source:                 design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock rgmii_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_rxc rise@0.000ns - rgmii_rxc rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.141ns (28.677%)  route 0.351ns (71.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.326ns
    Source Clock Delay      (SCD):    0.807ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.253     0.253 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.206     0.459    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.092     0.551 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.256     0.807    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X98Y118        FDRE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y118        FDRE (Prop_fdre_C_Q)         0.141     0.948 f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=3, routed)           0.351     1.299    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/sfd_enable
    SLICE_X93Y117        FDCE                                         f  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_rxc rise edge)
                                                      0.000     0.000 r  
    D3                                                0.000     0.000 r  rgmii_rxc (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    D3                   IBUF (Prop_ibuf_I_O)         0.441     0.441 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.311     0.752    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.254     1.006 r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1538, routed)        0.320     1.326    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/rx_axi_clk
    SLICE_X93Y117        FDCE                                         r  design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.455     0.871    
    SLICE_X93Y117        FDCE (Remov_fdce_C_CLR)     -0.092     0.779    design_1_i/eth1/axi_ethernet_0/inst/mac/inst/tri_mode_ethernet_mac_i/bd_929b_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -0.779    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.520    





