

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix_2'
================================================================
* Date:           Fri Dec 27 22:31:12 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    17.129|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|     8|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|     7|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|     7|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|        65|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     23|       0|   1436|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|    3132|   2928|    -|
|Memory           |        0|      -|      43|     17|    -|
|Multiplexer      |        -|      -|       -|   3006|    -|
|Register         |        -|      -|     868|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     23|    4043|   7387|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|     10|       3|     13|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+------------------------------------+---------+-------+-----+-----+-----+
    |                 Instance                 |               Module               | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +------------------------------------------+------------------------------------+---------+-------+-----+-----+-----+
    |network_mux_1632_16_1_1_U1028             |network_mux_1632_16_1_1             |        0|      0|    0|   65|    0|
    |network_mux_1632_16_1_1_U1029             |network_mux_1632_16_1_1             |        0|      0|    0|   65|    0|
    |network_mux_1632_16_1_1_U1030             |network_mux_1632_16_1_1             |        0|      0|    0|   65|    0|
    |network_mux_1632_16_1_1_U1031             |network_mux_1632_16_1_1             |        0|      0|    0|   65|    0|
    |network_mux_1632_16_1_1_U1032             |network_mux_1632_16_1_1             |        0|      0|    0|   65|    0|
    |network_mux_1632_16_1_1_U1033             |network_mux_1632_16_1_1             |        0|      0|    0|   65|    0|
    |network_mux_1632_16_1_1_U1034             |network_mux_1632_16_1_1             |        0|      0|    0|   65|    0|
    |network_mux_1632_16_1_1_U1035             |network_mux_1632_16_1_1             |        0|      0|    0|   65|    0|
    |network_mux_1632_16_1_1_U1038             |network_mux_1632_16_1_1             |        0|      0|    0|   65|    0|
    |network_mux_1632_16_1_1_U1039             |network_mux_1632_16_1_1             |        0|      0|    0|   65|    0|
    |network_mux_1632_16_1_1_U1040             |network_mux_1632_16_1_1             |        0|      0|    0|   65|    0|
    |network_mux_1632_16_1_1_U1041             |network_mux_1632_16_1_1             |        0|      0|    0|   65|    0|
    |network_mux_1632_16_1_1_U1042             |network_mux_1632_16_1_1             |        0|      0|    0|   65|    0|
    |network_mux_1632_16_1_1_U1043             |network_mux_1632_16_1_1             |        0|      0|    0|   65|    0|
    |network_mux_1632_16_1_1_U1044             |network_mux_1632_16_1_1             |        0|      0|    0|   65|    0|
    |network_mux_1632_16_1_1_U1045             |network_mux_1632_16_1_1             |        0|      0|    0|   65|    0|
    |network_urem_11ns_11ns_11_15_seq_1_U1037  |network_urem_11ns_11ns_11_15_seq_1  |        0|      0|  142|   78|    0|
    |network_urem_24ns_11ns_24_28_seq_1_U1019  |network_urem_24ns_11ns_24_28_seq_1  |        0|      0|  299|  181|    0|
    |network_urem_24ns_11ns_24_28_seq_1_U1020  |network_urem_24ns_11ns_24_28_seq_1  |        0|      0|  299|  181|    0|
    |network_urem_24ns_11ns_24_28_seq_1_U1021  |network_urem_24ns_11ns_24_28_seq_1  |        0|      0|  299|  181|    0|
    |network_urem_24ns_11ns_24_28_seq_1_U1022  |network_urem_24ns_11ns_24_28_seq_1  |        0|      0|  299|  181|    0|
    |network_urem_24ns_11ns_24_28_seq_1_U1023  |network_urem_24ns_11ns_24_28_seq_1  |        0|      0|  299|  181|    0|
    |network_urem_24ns_11ns_24_28_seq_1_U1024  |network_urem_24ns_11ns_24_28_seq_1  |        0|      0|  299|  181|    0|
    |network_urem_24ns_11ns_24_28_seq_1_U1025  |network_urem_24ns_11ns_24_28_seq_1  |        0|      0|  299|  181|    0|
    |network_urem_24ns_11ns_24_28_seq_1_U1026  |network_urem_24ns_11ns_24_28_seq_1  |        0|      0|  299|  181|    0|
    |network_urem_24ns_11ns_24_28_seq_1_U1027  |network_urem_24ns_11ns_24_28_seq_1  |        0|      0|  299|  181|    0|
    |network_urem_24ns_11ns_24_28_seq_1_U1036  |network_urem_24ns_11ns_24_28_seq_1  |        0|      0|  299|  181|    0|
    +------------------------------------------+------------------------------------+---------+-------+-----+-----+-----+
    |Total                                     |                                    |        0|      0| 3132| 2928|    0|
    +------------------------------------------+------------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                    Module                    | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_2_b_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_2_b_s  |        0|  13|   2|    0|     8|   13|     1|          104|
    |SeparableConv2D_2_w_s_U  |pointwise_conv2d_fix_2_SeparableConv2D_2_w_s  |        0|  30|  15|    0|    64|   15|     1|          960|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                              |        0|  43|  17|    0|    72|   28|     2|         1064|
    +-------------------------+----------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_5763_p2           |     *    |      2|  0|  47|          24|          25|
    |grp_fu_5765_p2           |     *    |      1|  0|   7|          17|          15|
    |grp_fu_5766_p2           |     *    |      2|  0|  44|          24|          26|
    |grp_fu_5767_p2           |     *    |      1|  0|   6|          16|           6|
    |grp_fu_5777_p2           |     *    |      2|  0|  40|          25|          27|
    |grp_fu_5778_p2           |     *    |      1|  0|   6|          16|           6|
    |grp_fu_5780_p2           |     *    |      1|  0|   6|          16|          15|
    |grp_fu_5781_p2           |     *    |      1|  0|   6|          16|          15|
    |grp_fu_5786_p2           |     *    |      1|  0|   6|          16|           6|
    |grp_fu_5789_p2           |     *    |      2|  0|  47|          24|          25|
    |grp_fu_5791_p2           |     *    |      1|  0|   6|          16|          15|
    |grp_fu_5792_p2           |     *    |      2|  0|  40|          25|          27|
    |grp_fu_5794_p2           |     *    |      1|  0|   7|          17|          15|
    |mul_ln23_50_fu_5776_p2   |     *    |      1|  0|   6|          16|          15|
    |mul_ln23_62_fu_5771_p2   |     *    |      1|  0|   6|          16|          15|
    |mul_ln23_70_fu_5793_p2   |     *    |      1|  0|   6|          16|          15|
    |mul_ln23_94_fu_5768_p2   |     *    |      2|  0|  47|          24|          25|
    |add_ln16_fu_2658_p2      |     +    |      0|  0|  15|           9|           6|
    |add_ln23_103_fu_2654_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln23_104_fu_2633_p2  |     +    |      0|  0|  23|          16|          16|
    |add_ln23_99_fu_2652_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln23_fu_2655_p2      |     +    |      0|  0|  15|           7|           7|
    |grp_fu_2627_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_2628_p2           |     +    |      0|  0|  31|          24|          24|
    |grp_fu_2629_p2           |     +    |      0|  0|  31|          24|          24|
    |grp_fu_2630_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_2631_p2           |     +    |      0|  0|  31|          24|          24|
    |grp_fu_2632_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_2634_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_2635_p2           |     +    |      0|  0|  31|          24|          24|
    |grp_fu_2636_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_2637_p2           |     +    |      0|  0|  31|          24|          24|
    |grp_fu_2638_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_2639_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_2641_p2           |     +    |      0|  0|  31|          24|          24|
    |grp_fu_2642_p2           |     +    |      0|  0|  31|          24|          24|
    |grp_fu_2643_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_2645_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_2646_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_2647_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_2648_p2           |     +    |      0|  0|  31|          24|          24|
    |grp_fu_2649_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_2650_p2           |     +    |      0|  0|  31|          24|          24|
    |grp_fu_2651_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_2653_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_2657_p2           |     +    |      0|  0|  31|          24|          24|
    |out_d_fu_2656_p2         |     +    |      0|  0|  13|           4|           1|
    |out_h_fu_2640_p2         |     +    |      0|  0|  12|           3|           1|
    |out_w_fu_2644_p2         |     +    |      0|  0|  12|           3|           1|
    |sub_ln23_fu_10640_p2     |     -    |      0|  0|  15|           7|           7|
    |icmp_ln16_fu_10588_p2    |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln17_fu_10618_p2    |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln18_fu_10650_p2    |   icmp   |      0|  0|   9|           3|           2|
    |icmp_ln20_2_fu_11574_p2  |   icmp   |      0|  0|  13|          16|           4|
    |icmp_ln20_fu_10669_p2    |   icmp   |      0|  0|  13|          16|           4|
    |or_ln20_15_fu_10727_p2   |    or    |      0|  0|  16|          16|           2|
    |or_ln20_16_fu_10758_p2   |    or    |      0|  0|  16|          16|           2|
    |or_ln20_17_fu_10789_p2   |    or    |      0|  0|  16|          16|           3|
    |or_ln20_18_fu_10820_p2   |    or    |      0|  0|  16|          16|           3|
    |or_ln20_19_fu_10857_p2   |    or    |      0|  0|  16|          16|           3|
    |or_ln20_20_fu_10894_p2   |    or    |      0|  0|  16|          16|           3|
    |or_ln20_21_fu_11568_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_22_fu_11611_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_23_fu_11668_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_24_fu_11699_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_25_fu_11730_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_26_fu_11761_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_27_fu_11792_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_28_fu_11823_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_fu_10690_p2      |    or    |      0|  0|  16|          16|           1|
    |select_ln26_fu_12498_p3  |  select  |      0|  0|  15|           1|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |     23|  0|1436|        1162|         905|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+-----+-----------+-----+-----------+
    |              Name              | LUT | Input Size| Bits| Total Bits|
    +--------------------------------+-----+-----------+-----+-----------+
    |SeparableConv2D_2_w_s_address0  |   47|         10|    6|         60|
    |SeparableConv2D_2_w_s_address1  |   41|          8|    6|         48|
    |ap_NS_fsm                       |  373|         85|    1|         85|
    |buffer_0_0_reg_2595             |    9|          2|   16|         32|
    |grp_fu_2627_p1                  |   15|          3|   17|         51|
    |grp_fu_2628_p0                  |   15|          3|   24|         72|
    |grp_fu_2628_p1                  |   15|          3|   24|         72|
    |grp_fu_2629_p0                  |   15|          3|   24|         72|
    |grp_fu_2630_p1                  |   15|          3|   17|         51|
    |grp_fu_2631_p0                  |   15|          3|   24|         72|
    |grp_fu_2632_p0                  |   15|          3|   16|         48|
    |grp_fu_2632_p1                  |   15|          3|   16|         48|
    |grp_fu_2634_p0                  |   15|          3|   16|         48|
    |grp_fu_2634_p1                  |   15|          3|   16|         48|
    |grp_fu_2635_p0                  |   15|          3|   24|         72|
    |grp_fu_2635_p1                  |   15|          3|   24|         72|
    |grp_fu_2636_p1                  |   15|          3|   17|         51|
    |grp_fu_2637_p0                  |   15|          3|   24|         72|
    |grp_fu_2638_p0                  |   15|          3|   16|         48|
    |grp_fu_2638_p1                  |   15|          3|   16|         48|
    |grp_fu_2639_p0                  |   15|          3|   17|         51|
    |grp_fu_2639_p1                  |   15|          3|   17|         51|
    |grp_fu_2641_p0                  |   15|          3|   24|         72|
    |grp_fu_2642_p0                  |   15|          3|   24|         72|
    |grp_fu_2642_p1                  |   15|          3|   24|         72|
    |grp_fu_2643_p0                  |   15|          3|   17|         51|
    |grp_fu_2643_p1                  |   15|          3|   17|         51|
    |grp_fu_2645_p0                  |   15|          3|   17|         51|
    |grp_fu_2645_p1                  |   15|          3|   17|         51|
    |grp_fu_2646_p0                  |   15|          3|   17|         51|
    |grp_fu_2646_p1                  |   15|          3|   17|         51|
    |grp_fu_2647_p0                  |   15|          3|   17|         51|
    |grp_fu_2647_p1                  |   15|          3|   17|         51|
    |grp_fu_2648_p0                  |   15|          3|   24|         72|
    |grp_fu_2649_p1                  |   15|          3|   17|         51|
    |grp_fu_2650_p0                  |   15|          3|   24|         72|
    |grp_fu_2651_p0                  |   15|          3|   16|         48|
    |grp_fu_2651_p1                  |   15|          3|   16|         48|
    |grp_fu_2653_p1                  |   15|          3|   17|         51|
    |grp_fu_2657_p0                  |   15|          3|   24|         72|
    |grp_fu_2657_p1                  |   15|          3|   24|         72|
    |grp_fu_5763_p0                  |   27|          5|   24|        120|
    |grp_fu_5765_p0                  |   21|          4|   17|         68|
    |grp_fu_5765_p1                  |   15|          3|   15|         45|
    |grp_fu_5766_p0                  |   27|          5|   24|        120|
    |grp_fu_5766_p1                  |   21|          4|   26|        104|
    |grp_fu_5767_p0                  |   27|          5|   16|         80|
    |grp_fu_5777_p0                  |   27|          5|   25|        125|
    |grp_fu_5777_p1                  |   15|          3|   27|         81|
    |grp_fu_5778_p0                  |   27|          5|   16|         80|
    |grp_fu_5780_p0                  |   15|          3|   16|         48|
    |grp_fu_5780_p1                  |   15|          3|   15|         45|
    |grp_fu_5781_p0                  |   15|          3|   16|         48|
    |grp_fu_5781_p1                  |   15|          3|   15|         45|
    |grp_fu_5786_p0                  |   27|          5|   16|         80|
    |grp_fu_5789_p0                  |   27|          5|   24|        120|
    |grp_fu_5791_p0                  |   15|          3|   16|         48|
    |grp_fu_5791_p1                  |   15|          3|   15|         45|
    |grp_fu_5792_p0                  |   27|          5|   25|        125|
    |grp_fu_5792_p1                  |   21|          4|   27|        108|
    |grp_fu_5794_p0                  |   27|          5|   17|         85|
    |grp_fu_5794_p1                  |   27|          5|   15|         75|
    |in_d_0_0_reg_2605               |    9|          2|   16|         32|
    |input_0_address0                |   44|          9|   10|         90|
    |input_0_address1                |   44|          9|   10|         90|
    |input_10_address0               |   44|          9|   10|         90|
    |input_10_address1               |   44|          9|   10|         90|
    |input_11_address0               |   44|          9|   10|         90|
    |input_11_address1               |   44|          9|   10|         90|
    |input_12_address0               |   44|          9|   10|         90|
    |input_12_address1               |   44|          9|   10|         90|
    |input_13_address0               |   44|          9|   10|         90|
    |input_13_address1               |   44|          9|   10|         90|
    |input_14_address0               |   44|          9|   10|         90|
    |input_14_address1               |   44|          9|   10|         90|
    |input_15_address0               |   44|          9|   10|         90|
    |input_15_address1               |   44|          9|   10|         90|
    |input_1_address0                |   44|          9|   10|         90|
    |input_1_address1                |   44|          9|   10|         90|
    |input_2_address0                |   44|          9|   10|         90|
    |input_2_address1                |   44|          9|   10|         90|
    |input_3_address0                |   44|          9|   10|         90|
    |input_3_address1                |   44|          9|   10|         90|
    |input_4_address0                |   44|          9|   10|         90|
    |input_4_address1                |   44|          9|   10|         90|
    |input_5_address0                |   44|          9|   10|         90|
    |input_5_address1                |   44|          9|   10|         90|
    |input_6_address0                |   44|          9|   10|         90|
    |input_6_address1                |   44|          9|   10|         90|
    |input_7_address0                |   44|          9|   10|         90|
    |input_7_address1                |   44|          9|   10|         90|
    |input_8_address0                |   44|          9|   10|         90|
    |input_8_address1                |   44|          9|   10|         90|
    |input_9_address0                |   44|          9|   10|         90|
    |input_9_address1                |   44|          9|   10|         90|
    |out_h_0_reg_2573                |    9|          2|    3|          6|
    |out_w_0_reg_2584                |    9|          2|    3|          6|
    |phi_mul_reg_2561                |    9|          2|    9|         18|
    |reg_10542                       |    9|          2|   15|         30|
    |reg_10547                       |    9|          2|   15|         30|
    |reg_10552                       |    9|          2|   15|         30|
    |reg_10557                       |    9|          2|   15|         30|
    |reg_10566                       |    9|          2|   15|         30|
    |reg_10571                       |    9|          2|   15|         30|
    |reg_2550                        |   15|          3|   24|         72|
    |reg_2617                        |   15|          3|   24|         72|
    +--------------------------------+-----+-----------+-----+-----------+
    |Total                           | 3006|        616| 1644|       7343|
    +--------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |SeparableConv2D_2_w_33_reg_13399  |  15|   0|   15|          0|
    |add_ln16_reg_2989                 |   9|   0|    9|          0|
    |add_ln20_reg_5273                 |  16|   0|   16|          0|
    |add_ln23_103_reg_4716             |  16|   0|   16|          0|
    |add_ln23_104_reg_4480             |  16|   0|   16|          0|
    |add_ln23_121_reg_5148             |  16|   0|   16|          0|
    |add_ln23_123_reg_5386             |  16|   0|   16|          0|
    |add_ln23_124_reg_5233             |  16|   0|   16|          0|
    |add_ln23_127_reg_5598             |  16|   0|   16|          0|
    |add_ln23_98_reg_4484              |  16|   0|   16|          0|
    |add_ln23_99_reg_4577              |  16|   0|   16|          0|
    |ap_CS_fsm                         |  84|   0|   84|          0|
    |buffer_0_0_reg_2595               |  16|   0|   16|          0|
    |icmp_ln20_reg_12592               |   1|   0|    1|          0|
    |in_d_0_0_reg_2605                 |  16|   0|   16|          0|
    |out_d_reg_2994                    |   4|   0|    4|          0|
    |out_h_0_reg_2573                  |   3|   0|    3|          0|
    |out_h_reg_3158                    |   3|   0|    3|          0|
    |out_w_0_reg_2584                  |   3|   0|    3|          0|
    |out_w_reg_3408                    |   3|   0|    3|          0|
    |phi_mul_reg_2561                  |   9|   0|    9|          0|
    |reg_10534                         |  16|   0|   16|          0|
    |reg_10538                         |  15|   0|   15|          0|
    |reg_10542                         |  15|   0|   15|          0|
    |reg_10547                         |  15|   0|   15|          0|
    |reg_10552                         |  15|   0|   15|          0|
    |reg_10557                         |  15|   0|   15|          0|
    |reg_10562                         |  16|   0|   16|          0|
    |reg_10566                         |  15|   0|   15|          0|
    |reg_10571                         |  15|   0|   15|          0|
    |reg_10576                         |  16|   0|   16|          0|
    |reg_10582                         |  16|   0|   16|          0|
    |reg_2550                          |  24|   0|   24|          0|
    |reg_2617                          |  24|   0|   24|          0|
    |select_ln26_reg_14049             |  15|   0|   15|          0|
    |sext_ln18_reg_12565               |  11|   0|   11|          0|
    |sext_ln19_reg_12552               |  16|   0|   16|          0|
    |sext_ln23_reg_12578               |  24|   0|   24|          0|
    |sub_ln23_reg_12560                |   7|   0|    7|          0|
    |tmp_188_reg_12596                 |  16|   0|   16|          0|
    |tmp_190_reg_12606                 |  16|   0|   16|          0|
    |tmp_191_reg_12616                 |  16|   0|   16|          0|
    |tmp_192_reg_12626                 |  16|   0|   16|          0|
    |tmp_193_reg_12636                 |  16|   0|   16|          0|
    |tmp_194_reg_12646                 |  16|   0|   16|          0|
    |tmp_197_reg_13334                 |   3|   0|    3|          0|
    |tmp_200_reg_13339                 |  16|   0|   16|          0|
    |tmp_201_reg_13349                 |  16|   0|   16|          0|
    |tmp_202_reg_13359                 |  16|   0|   16|          0|
    |tmp_203_reg_13369                 |  16|   0|   16|          0|
    |tmp_204_reg_13379                 |  16|   0|   16|          0|
    |tmp_205_reg_13389                 |  16|   0|   16|          0|
    |tmp_reg_12821                     |  16|   0|   16|          0|
    |trunc_ln23_11_reg_13724           |  16|   0|   16|          0|
    |trunc_ln23_1_reg_12826            |  16|   0|   16|          0|
    |trunc_ln23_2_reg_12991            |  16|   0|   16|          0|
    |trunc_ln23_reg_12532              |   3|   0|    3|          0|
    |zext_ln23_127_reg_12537           |   3|   0|   17|         14|
    |zext_ln23_131_reg_12573           |   3|   0|    9|          6|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 868|   0|  888|         20|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------+-----+-----+------------+------------------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_rst              |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_start            |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_done             | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_idle             | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|ap_ready            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix.2 | return value |
|input_0_address0    | out |   10|  ap_memory |         input_0        |     array    |
|input_0_ce0         | out |    1|  ap_memory |         input_0        |     array    |
|input_0_q0          |  in |   16|  ap_memory |         input_0        |     array    |
|input_0_address1    | out |   10|  ap_memory |         input_0        |     array    |
|input_0_ce1         | out |    1|  ap_memory |         input_0        |     array    |
|input_0_q1          |  in |   16|  ap_memory |         input_0        |     array    |
|input_1_address0    | out |   10|  ap_memory |         input_1        |     array    |
|input_1_ce0         | out |    1|  ap_memory |         input_1        |     array    |
|input_1_q0          |  in |   16|  ap_memory |         input_1        |     array    |
|input_1_address1    | out |   10|  ap_memory |         input_1        |     array    |
|input_1_ce1         | out |    1|  ap_memory |         input_1        |     array    |
|input_1_q1          |  in |   16|  ap_memory |         input_1        |     array    |
|input_2_address0    | out |   10|  ap_memory |         input_2        |     array    |
|input_2_ce0         | out |    1|  ap_memory |         input_2        |     array    |
|input_2_q0          |  in |   16|  ap_memory |         input_2        |     array    |
|input_2_address1    | out |   10|  ap_memory |         input_2        |     array    |
|input_2_ce1         | out |    1|  ap_memory |         input_2        |     array    |
|input_2_q1          |  in |   16|  ap_memory |         input_2        |     array    |
|input_3_address0    | out |   10|  ap_memory |         input_3        |     array    |
|input_3_ce0         | out |    1|  ap_memory |         input_3        |     array    |
|input_3_q0          |  in |   16|  ap_memory |         input_3        |     array    |
|input_3_address1    | out |   10|  ap_memory |         input_3        |     array    |
|input_3_ce1         | out |    1|  ap_memory |         input_3        |     array    |
|input_3_q1          |  in |   16|  ap_memory |         input_3        |     array    |
|input_4_address0    | out |   10|  ap_memory |         input_4        |     array    |
|input_4_ce0         | out |    1|  ap_memory |         input_4        |     array    |
|input_4_q0          |  in |   16|  ap_memory |         input_4        |     array    |
|input_4_address1    | out |   10|  ap_memory |         input_4        |     array    |
|input_4_ce1         | out |    1|  ap_memory |         input_4        |     array    |
|input_4_q1          |  in |   16|  ap_memory |         input_4        |     array    |
|input_5_address0    | out |   10|  ap_memory |         input_5        |     array    |
|input_5_ce0         | out |    1|  ap_memory |         input_5        |     array    |
|input_5_q0          |  in |   16|  ap_memory |         input_5        |     array    |
|input_5_address1    | out |   10|  ap_memory |         input_5        |     array    |
|input_5_ce1         | out |    1|  ap_memory |         input_5        |     array    |
|input_5_q1          |  in |   16|  ap_memory |         input_5        |     array    |
|input_6_address0    | out |   10|  ap_memory |         input_6        |     array    |
|input_6_ce0         | out |    1|  ap_memory |         input_6        |     array    |
|input_6_q0          |  in |   16|  ap_memory |         input_6        |     array    |
|input_6_address1    | out |   10|  ap_memory |         input_6        |     array    |
|input_6_ce1         | out |    1|  ap_memory |         input_6        |     array    |
|input_6_q1          |  in |   16|  ap_memory |         input_6        |     array    |
|input_7_address0    | out |   10|  ap_memory |         input_7        |     array    |
|input_7_ce0         | out |    1|  ap_memory |         input_7        |     array    |
|input_7_q0          |  in |   16|  ap_memory |         input_7        |     array    |
|input_7_address1    | out |   10|  ap_memory |         input_7        |     array    |
|input_7_ce1         | out |    1|  ap_memory |         input_7        |     array    |
|input_7_q1          |  in |   16|  ap_memory |         input_7        |     array    |
|input_8_address0    | out |   10|  ap_memory |         input_8        |     array    |
|input_8_ce0         | out |    1|  ap_memory |         input_8        |     array    |
|input_8_q0          |  in |   16|  ap_memory |         input_8        |     array    |
|input_8_address1    | out |   10|  ap_memory |         input_8        |     array    |
|input_8_ce1         | out |    1|  ap_memory |         input_8        |     array    |
|input_8_q1          |  in |   16|  ap_memory |         input_8        |     array    |
|input_9_address0    | out |   10|  ap_memory |         input_9        |     array    |
|input_9_ce0         | out |    1|  ap_memory |         input_9        |     array    |
|input_9_q0          |  in |   16|  ap_memory |         input_9        |     array    |
|input_9_address1    | out |   10|  ap_memory |         input_9        |     array    |
|input_9_ce1         | out |    1|  ap_memory |         input_9        |     array    |
|input_9_q1          |  in |   16|  ap_memory |         input_9        |     array    |
|input_10_address0   | out |   10|  ap_memory |        input_10        |     array    |
|input_10_ce0        | out |    1|  ap_memory |        input_10        |     array    |
|input_10_q0         |  in |   16|  ap_memory |        input_10        |     array    |
|input_10_address1   | out |   10|  ap_memory |        input_10        |     array    |
|input_10_ce1        | out |    1|  ap_memory |        input_10        |     array    |
|input_10_q1         |  in |   16|  ap_memory |        input_10        |     array    |
|input_11_address0   | out |   10|  ap_memory |        input_11        |     array    |
|input_11_ce0        | out |    1|  ap_memory |        input_11        |     array    |
|input_11_q0         |  in |   16|  ap_memory |        input_11        |     array    |
|input_11_address1   | out |   10|  ap_memory |        input_11        |     array    |
|input_11_ce1        | out |    1|  ap_memory |        input_11        |     array    |
|input_11_q1         |  in |   16|  ap_memory |        input_11        |     array    |
|input_12_address0   | out |   10|  ap_memory |        input_12        |     array    |
|input_12_ce0        | out |    1|  ap_memory |        input_12        |     array    |
|input_12_q0         |  in |   16|  ap_memory |        input_12        |     array    |
|input_12_address1   | out |   10|  ap_memory |        input_12        |     array    |
|input_12_ce1        | out |    1|  ap_memory |        input_12        |     array    |
|input_12_q1         |  in |   16|  ap_memory |        input_12        |     array    |
|input_13_address0   | out |   10|  ap_memory |        input_13        |     array    |
|input_13_ce0        | out |    1|  ap_memory |        input_13        |     array    |
|input_13_q0         |  in |   16|  ap_memory |        input_13        |     array    |
|input_13_address1   | out |   10|  ap_memory |        input_13        |     array    |
|input_13_ce1        | out |    1|  ap_memory |        input_13        |     array    |
|input_13_q1         |  in |   16|  ap_memory |        input_13        |     array    |
|input_14_address0   | out |   10|  ap_memory |        input_14        |     array    |
|input_14_ce0        | out |    1|  ap_memory |        input_14        |     array    |
|input_14_q0         |  in |   16|  ap_memory |        input_14        |     array    |
|input_14_address1   | out |   10|  ap_memory |        input_14        |     array    |
|input_14_ce1        | out |    1|  ap_memory |        input_14        |     array    |
|input_14_q1         |  in |   16|  ap_memory |        input_14        |     array    |
|input_15_address0   | out |   10|  ap_memory |        input_15        |     array    |
|input_15_ce0        | out |    1|  ap_memory |        input_15        |     array    |
|input_15_q0         |  in |   16|  ap_memory |        input_15        |     array    |
|input_15_address1   | out |   10|  ap_memory |        input_15        |     array    |
|input_15_ce1        | out |    1|  ap_memory |        input_15        |     array    |
|input_15_q1         |  in |   16|  ap_memory |        input_15        |     array    |
|output_0_address0   | out |   10|  ap_memory |        output_0        |     array    |
|output_0_ce0        | out |    1|  ap_memory |        output_0        |     array    |
|output_0_we0        | out |    1|  ap_memory |        output_0        |     array    |
|output_0_d0         | out |   16|  ap_memory |        output_0        |     array    |
|output_1_address0   | out |   10|  ap_memory |        output_1        |     array    |
|output_1_ce0        | out |    1|  ap_memory |        output_1        |     array    |
|output_1_we0        | out |    1|  ap_memory |        output_1        |     array    |
|output_1_d0         | out |   16|  ap_memory |        output_1        |     array    |
|output_2_address0   | out |   10|  ap_memory |        output_2        |     array    |
|output_2_ce0        | out |    1|  ap_memory |        output_2        |     array    |
|output_2_we0        | out |    1|  ap_memory |        output_2        |     array    |
|output_2_d0         | out |   16|  ap_memory |        output_2        |     array    |
|output_15_address0  | out |   10|  ap_memory |        output_15       |     array    |
|output_15_ce0       | out |    1|  ap_memory |        output_15       |     array    |
|output_15_we0       | out |    1|  ap_memory |        output_15       |     array    |
|output_15_d0        | out |   16|  ap_memory |        output_15       |     array    |
+--------------------+-----+-----+------------+------------------------+--------------+

