module module_0 (
    input [id_1 : 1] id_2,
    input logic id_3,
    id_4,
    output logic [id_1 : id_2] id_5,
    input id_6,
    input id_7
);
  id_8 id_9 (
      .id_7(id_5),
      .id_7(id_1),
      .id_6(id_4),
      .id_7(id_3),
      .id_6(id_5)
  );
endmodule
