LIBRARY ieee;
USE ieee.std_logic_1164.ALL;

-- 2-input AND gate
ENTITY and2 IS
    PORT(a, b : IN STD_LOGIC; y : OUT STD_LOGIC);
END and2;

ARCHITECTURE rtl OF and2 IS
BEGIN
    y <= a AND b;
END rtl;