//
//Written by GowinSynthesis
//Product Version "V1.9.9 Beta-6"
//Sun Dec 10 00:22:53 2023

//Source file index table:
//file0 "\H:/git/Pmod/Hub75E/src/gowin_clkdiv/gowin_clkdiv.v"
//file1 "\H:/git/Pmod/Hub75E/src/gowin_prom/gowin_prom.v"
//file2 "\H:/git/Pmod/Hub75E/src/top.v.v"
`timescale 100 ps/100 ps
module Gowin_pROM (
  n106_5,
  clkn,
  ram_raddr,
  dbg2_d,
  dbg1_d,
  dbg0_d
)
;
input n106_5;
input [0:0] clkn;
input [10:0] ram_raddr;
output dbg2_d;
output dbg1_d;
output dbg0_d;
wire [31:0] DO;
wire [31:2] DO_0;
wire VCC;
wire GND;
  pROM prom_inst_0 (
    .DO({DO[31:8],dbg2_d,DO[6:0]}),
    .CLK(clkn[0]),
    .CE(VCC),
    .OCE(VCC),
    .RESET(n106_5),
    .AD({ram_raddr[10:0],GND,GND,GND}) 
);
defparam prom_inst_0.BIT_WIDTH=8;
defparam prom_inst_0.INIT_RAM_00=256'h68E527C2775F5FB90FEB31DBB71E3F1F3E3E3FFD9A799A9A9A9A9A9A977495D7;
defparam prom_inst_0.INIT_RAM_01=256'h9A9A9A9A9A999A9A9A9A9A9A9A9A9A9A9A9ABABABABABABBBBBBBABBBB080BEB;
defparam prom_inst_0.INIT_RAM_02=256'h870405C436FE738586C725CAC7703E3F3F1D9B999A9A9A9A9A9A9A997595B6B6;
defparam prom_inst_0.INIT_RAM_03=256'h9A9A9A9A9A9A9A9BBABA9A9A9A9B9A9ABABBBA9A9A9A9ABBBBBABABBBB080BEB;
defparam prom_inst_0.INIT_RAM_04=256'h8948E58FDBB8ED43478A4D480888343FDC9A9A9A9A9A9A9A9A9AB97595B6B6B6;
defparam prom_inst_0.INIT_RAM_05=256'h9A9A9A9A9A9BBBBA97779777B9BBBBBBBBBBBA9A9A9A9ABABBBBBABB9A07EA0C;
defparam prom_inst_0.INIT_RAM_06=256'h2626A391B774F88C8407086BC7C755BC7A9A9A9A9A9A9A9A9BBB9794B5B6B6B6;
defparam prom_inst_0.INIT_RAM_07=256'h9A9A9A9A9ABABA987474747476BBBBBBBBBA9A9A9A9A9A9ABABABABB9A07EA2D;
defparam prom_inst_0.INIT_RAM_08=256'h8946A26D96D71868C62806EB48E931BB9C9A9A9A9A9A9A9ABA9875B6B6B6B6B6;
defparam prom_inst_0.INIT_RAM_09=256'h9A9A9A9ABA9BB9757494747475B9BBBB9A9A9A9B999B9A999A9BBADBBB08EAEB;
defparam prom_inst_0.INIT_RAM_0A=256'h896783AC18B6F00724C8E7484CE94410BB9B9A9A9A9A9ABA9795B6B6B6B6B696;
defparam prom_inst_0.INIT_RAM_0B=256'h9A9A9ABA9A9B9875947575757475B9BA9A9BBB9B999B9ABB9A9A9BBCBB08EB88;
defparam prom_inst_0.INIT_RAM_0C=256'h6867066A314A694881A528A6C56345EF9799BA9A9B9B9A9775B5B6B6B6B6B695;
defparam prom_inst_0.INIT_RAM_0D=256'h9A9ABABA9A997674747575757575757698BA9B9BBBBC9A56BC9C9ABABB08EBA9;
defparam prom_inst_0.INIT_RAM_0E=256'h6889A9486ACB6769ABE2A3A5E4AE9796757598BA9B9A9875B5D6B6B6B6B69696;
defparam prom_inst_0.INIT_RAM_0F=256'h9ABABA9A9A96747475757575757574747597BB577654CDA7AE7ABABABB080CEC;
defparam prom_inst_0.INIT_RAM_10=256'h468988EA0CE548B7B8ADA20105757594947595989A987596B6B6B7B6B6B6B696;
defparam prom_inst_0.INIT_RAM_11=256'hBABA9A9A997574747575757575759494749495EB0B4847E905CA99BD9A080CEC;
defparam prom_inst_0.INIT_RAM_12=256'h26680547271195B67696528B1095947474757575969596B6B6B6B6B6B6B5B6B5;
defparam prom_inst_0.INIT_RAM_13=256'h9A9A9ABA7674747575757575757595947573A8C987E6892B684579BB9B07EBEB;
defparam prom_inst_0.INIT_RAM_14=256'h8805C5C551F7D69575769594B6957575759595757495B6B6B6B6B6B6B5B6B695;
defparam prom_inst_0.INIT_RAM_15=256'h9A9A99977574757575757575757575947595A9064D480BAA6434BBBB9A07CA0D;
defparam prom_inst_0.INIT_RAM_16=256'hA946C4AD17D6B595757595B6D7B7B5757595759596B6B6B6B6B6B6B5B6B6B695;
defparam prom_inst_0.INIT_RAM_17=256'h9A9876757475757575757575757574749695EBE7482889E62457DBBA76060C2D;
defparam prom_inst_0.INIT_RAM_18=256'h6788A3ADF8B69574947495B6B6B6B69574959596B6B6B6B6B6B6B6B6B6B69575;
defparam prom_inst_0.INIT_RAM_19=256'h96757475757575757575757575757474968C04E74264E785A22999B79506EBEC;
defparam prom_inst_0.INIT_RAM_1A=256'hA947A2ADF8B69574747495B6B6B69575749596B6D6B6B6D6B6B6B6B6B6B69574;
defparam prom_inst_0.INIT_RAM_1B=256'h94947475757575757574747575959595956AC001C62AE801A28A4AAC3106EB0C;
defparam prom_inst_0.INIT_RAM_1C=256'hEB27C4ADF8B675757595B6B6B6B6757475759595B6B6D6B695959595B5957475;
defparam prom_inst_0.INIT_RAM_1D=256'h75757575747575757575959575959596B5B5AC4685E622E68C48A8AB29890B2C;
defparam prom_inst_0.INIT_RAM_1E=256'h8905068CD895747495B6B6B6B6B675747495957475959595B6B6B69574757575;
defparam prom_inst_0.INIT_RAM_1F=256'h757575757575757575747575747574759595D912E2E0E3F1D7CDC5482D2C2CEC;
defparam prom_inst_0.INIT_RAM_20=256'h4626C48CD7957495B6B6B6B6B6B69595959575757575749595B6B6B695757575;
defparam prom_inst_0.INIT_RAM_21=256'h75757575757575757575757575757575757596936AAC32B47595528C27890CEB;
defparam prom_inst_0.INIT_RAM_22=256'h4647C48DF89595B6B6B6B6B6B6B69595B67475957495B596959595B6B6957575;
defparam prom_inst_0.INIT_RAM_23=256'h75757575757575757575757574759574747495959595B674767595B6ADA50CE9;
defparam prom_inst_0.INIT_RAM_24=256'hAA26C4ADD996B6B6B6B6B6B6B6B6957595957575757595B6B6B6B69595957574;
defparam prom_inst_0.INIT_RAM_25=256'h757575757575757574959574957475757474757595957475957574959527EA0D;
defparam prom_inst_0.INIT_RAM_26=256'h8989E48BD7B6D6B6B6B6B6B6B6B6B575959595757575749495B6B6B6B6B69595;
defparam prom_inst_0.INIT_RAM_27=256'h7575757575757575759595759595747575757575757575757475759595E6A92D;
defparam prom_inst_0.INIT_RAM_28=256'hA96905E531D6D6B6B6B6B6B6B6B695757595959595959595949495B6B6B6D6B6;
defparam prom_inst_0.INIT_RAM_29=256'h75757575757575757574757475B695949575747575757575757575B6AD06AA2C;
defparam prom_inst_0.INIT_RAM_2A=256'hCA264726A5B5D7B6B6B6B6B6B6B69574757475959595959595957495959595B6;
defparam prom_inst_0.INIT_RAM_2B=256'h7575757575757575757575759595B6B595747475757475757575957327A80DEC;
defparam prom_inst_0.INIT_RAM_2C=256'hCA480547C4ACD7D7B6B5D5D6B595957474757574747574757495B69474747595;
defparam prom_inst_0.INIT_RAM_2D=256'h7574749575759594759475959475B5D6B5747575949594749575D8AE476ECBAA;
defparam prom_inst_0.INIT_RAM_2E=256'hA968058A05A5D6D7F8B796957576949474947594737595B5B59494B595947574;
defparam prom_inst_0.INIT_RAM_2F=256'h74949475747574947574757474747496D6B575747475759594736B4A0C2C0BEB;
defparam prom_inst_0.INIT_RAM_30=256'h88680648680605E731F796D6B69695967694977696B6B7D6D8B5959797B69575;
defparam prom_inst_0.INIT_RAM_31=256'hD6D7D9D8D6B7969696969595989596D7D7B7D67596B6B7EF0847EB0CEBEB2D2D;
defparam prom_inst_0.INIT_RAM_32=256'hCAC4A447682727A36352FB7497EF52147673AF7511CE76F733F933CD13D83196;
defparam prom_inst_0.INIT_RAM_33=256'hF975F111F875953233545476B05412CD751932F854CE8D280D474867058AED68;
defparam prom_inst_0.INIT_RAM_34=256'hA7E6268782A7A56447E98E0AAC27E9CBAAAA27CAE826CB8CE98DCA24EA6BE9AB;
defparam prom_inst_0.INIT_RAM_35=256'h6DCA26088CCB09E9EAEAACAA27CCE825CB8CE98CCB46C6C3C8E3068546A38847;
defparam prom_inst_0.INIT_RAM_36=256'hA96CCD0AC96B874BCD4B674AE98B2A2BE8EA4BA98BADEBA84B872BAC4C886CC9;
defparam prom_inst_0.INIT_RAM_37=256'h670ACD8D872A094C4B0AEAE84B684BADEBA86C880AAD8C892A2A8C4B4CEAEA2C;
defparam prom_inst_0.INIT_RAM_38=256'h056DEB464B6CADC8660A670B6D47EAC9882BE5478CCA474B6C8DC826470A6C8C;
defparam prom_inst_0.INIT_RAM_39=256'hCDEA270B87CA6D67C9EA874C05066C0C472A4CAEC9260A67CA6C47E9C8872CC5;
defparam prom_inst_0.INIT_RAM_3A=256'h84AAE644C567CA6464E645C60765E5A665C64584EBC624C688CA852545A626EA;
defparam prom_inst_0.INIT_RAM_3B=256'hEAC664C664A60785A5C665C76564AA2744A548EBC544E645A62845C5A544C665;
defparam prom_inst_0.INIT_RAM_3C=256'h678545894665856768668966456865886846A966A587894685A56889894765C5;
defparam prom_inst_0.INIT_RAM_3D=256'h8566A845A96744884566884689678566896665A5678946A967458844678846A9;
defparam prom_inst_0.INIT_RAM_3E=256'h8946A9AA8A6847AAA989A9A988896889A989AA894689AAA96847AAA9A9898947;
defparam prom_inst_0.INIT_RAM_3F=256'h47A9A989AAA988A988A8A9A9AAA96788A9A968468AAA89A9A989A98889A9A9A9;
defparam prom_inst_0.READ_MODE=1'b0;
defparam prom_inst_0.RESET_MODE="SYNC";
  pROM prom_inst_1 (
    .DO({DO_0[31:2],dbg0_d,dbg1_d}),
    .CLK(clkn[0]),
    .CE(VCC),
    .OCE(VCC),
    .RESET(n106_5),
    .AD({ram_raddr[10:0],GND,GND,GND}) 
);
defparam prom_inst_1.BIT_WIDTH=8;
defparam prom_inst_1.INIT_RAM_00=256'h3D28392042575B3A26152E463A53534F53534F42363636363636363A322A2A2A;
defparam prom_inst_1.INIT_RAM_01=256'h36363636363A3A36363636363636363636363636363636363636363636255A55;
defparam prom_inst_1.INIT_RAM_02=256'h413131182E4232050A12021909265753534B3A3636363636363636362A2A2A2A;
defparam prom_inst_1.INIT_RAM_03=256'h36363636363636363636363636363636363A3636363636363636363636215A55;
defparam prom_inst_1.INIT_RAM_04=256'h453D2C2D362A19050E0E0F0E0F0232533E363636363636363636362A262A2A2A;
defparam prom_inst_1.INIT_RAM_05=256'h36363636363636362E2E2E2E363636363A363636363636363A3636363621555A;
defparam prom_inst_1.INIT_RAM_06=256'h3535242932262E15050E0E0E0A092E3E363636363636363636362E262A2A2A2A;
defparam prom_inst_1.INIT_RAM_07=256'h363636363636362E2A26262A2E3A36363636363636363636363636363621555E;
defparam prom_inst_1.INIT_RAM_08=256'h453524252E2A27150D12060E0E0D263A363636363636363A362E262A2A2A2A2E;
defparam prom_inst_1.INIT_RAM_09=256'h363636363636362A2626262A2A363A363636363A3A3A36363A3A363636255555;
defparam prom_inst_1.INIT_RAM_0A=256'h493D24212B262531150D0D0E130E09223A3A3A363636363A2E2A2A2A2A2A2E2A;
defparam prom_inst_1.INIT_RAM_0B=256'h36363636363A322A26262A2A262A3636363A3636363636363636363636255545;
defparam prom_inst_1.INIT_RAM_0C=256'h454135212221414910010E0D05090D1D32363A3A3A3A362E2A2A2A2A2A2A2A26;
defparam prom_inst_1.INIT_RAM_0D=256'h3636363636362E2A2A262A262A2A2A2E3236363A363A3A363A32363A36215949;
defparam prom_inst_1.INIT_RAM_0E=256'h4545413941554929190405090421322A2A2E32363A3A2E262A2E2A2A2A2A2A2A;
defparam prom_inst_1.INIT_RAM_0F=256'h36363A3A362E2A2A2A2A2A2A2A2A2A2A2A2E3E362E2619151D363A3636255E55;
defparam prom_inst_1.INIT_RAM_10=256'h39494951563021222A1D0805052E2A2626262A323A32262A2A2A2A2A2A2A2A2A;
defparam prom_inst_1.INIT_RAM_11=256'h3636363A362A2A2A2A2A2A2A2A2A262A2A2A32150E0E0E060619363636255E55;
defparam prom_inst_1.INIT_RAM_12=256'h3939353D25262A262A2A2A15222A262A2A2A262A2E2A2A2A2A2A2A2E2A2A2A26;
defparam prom_inst_1.INIT_RAM_13=256'h363636362E262A2A2A2A2A2A2A26262A2A2A0D0A0611120F0E0D3A3636255955;
defparam prom_inst_1.INIT_RAM_14=256'h41352C182E322A262A2A2A2E2E26262A2A262A2A262A2E2A2A2A2A2A2A2A2A26;
defparam prom_inst_1.INIT_RAM_15=256'h3A36362E26262A2A2A2A2A2A2A2A2A26262A0D0A1B0A0F12012A3E363221555A;
defparam prom_inst_1.INIT_RAM_16=256'h453D28252B2A2A262A2A262A2A2A2A2A2A2626262A2A2A2A2A2A2A2A2A2A2A2A;
defparam prom_inst_1.INIT_RAM_17=256'h36322A26262A2A2A2A2A2A2A2A2A2A26262E1909120E0E09052E3A362A215A5E;
defparam prom_inst_1.INIT_RAM_18=256'h414524212A2E2A26262A2A2A2A2A2A262626262A2A2A2A2A2A2A2A2A2A2A2A2A;
defparam prom_inst_1.INIT_RAM_19=256'h2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2E19050D0505090910213A32261D5559;
defparam prom_inst_1.INIT_RAM_1A=256'h4D3D20212E2E2A2A2A2A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2A2A2A2A2A2626;
defparam prom_inst_1.INIT_RAM_1B=256'h26262A2A2A2A2A2A2A26262A2A2A26262E1500050912090524452D21221D555A;
defparam prom_inst_1.INIT_RAM_1C=256'h553928252A2A2A2A2A262A2A2A2A2A262A2A2A262A2A2A2A262A2A2A2A2A262A;
defparam prom_inst_1.INIT_RAM_1D=256'h2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A262A321D0D050D01102131554D3545565A;
defparam prom_inst_1.INIT_RAM_1E=256'h493131252A2A26262A2A2A2A2A2A2626262A2A2A2A2A2A2A2A2E2E2A262A2A2A;
defparam prom_inst_1.INIT_RAM_1F=256'h2A2A2A2A2A2A2A2A2A262A2A262A2A2A2A2A3226040404252E2124415E5A5A59;
defparam prom_inst_1.INIT_RAM_20=256'h3D3528252A2A26262A2A2A2A2A2A2A262A2A2A2A2A2626262A2A2E2E2A2A2A2A;
defparam prom_inst_1.INIT_RAM_21=256'h2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A151D26262A2E1E2139495E55;
defparam prom_inst_1.INIT_RAM_22=256'h393928252E2A2A2A2A2A2A2A2A2A26262A26262626262A2A2A2A2A2A2A262626;
defparam prom_inst_1.INIT_RAM_23=256'h2A2A2A2A2A2A2A2A2A2A2A2A2626262A2A2A262A2A2A2A2A262A2E2A21205A51;
defparam prom_inst_1.INIT_RAM_24=256'h45352C212A2A2A2E2A2A2A2A2A2A262A2A2A262A26262A2A2A2A2A2A2A2A2626;
defparam prom_inst_1.INIT_RAM_25=256'h2A2A2A2A2A2A2A2A262A2A262A262A2A2A2626262A26262A262A2A262219555E;
defparam prom_inst_1.INIT_RAM_26=256'h45452C212E26262E2A2A2A2A2A2A2A2A2A2A2A2A2A2A26262A2A2E2E2E2A2A26;
defparam prom_inst_1.INIT_RAM_27=256'h2A2A2A2A2A2A2A2A2A2A2A262A2A262A2A2A2A2A2A2A2A262A2A2A26261C515A;
defparam prom_inst_1.INIT_RAM_28=256'h4941311C2A2E262A2A2A2A2A2A2A262A2A2A2A2A2A2A2A2626262A2A2A2A2A2A;
defparam prom_inst_1.INIT_RAM_29=256'h2A2A2A2A2A2A2A2A2A262626262E2A262A2A2A2A2A2A2A2A2A2A262A1D31515A;
defparam prom_inst_1.INIT_RAM_2A=256'h4D353935102A2A2A2A2A2A2A2A2A26262A26262A2A2A2A2A2A2626262A2A2A2A;
defparam prom_inst_1.INIT_RAM_2B=256'h2A2A2A2A2A262A2A2A2626262A2A2A2A262A2A2A2A2A2A2A2A262A2A2D495A59;
defparam prom_inst_1.INIT_RAM_2C=256'h4D3D353D20252E2E2E2A2A2A2A2A262E2A2A262A2A2A2A2A2A2A2A26262A2A26;
defparam prom_inst_1.INIT_RAM_2D=256'h2A262626262A2626262626262626262A2A2A262A2626262A2A2E261D41665551;
defparam prom_inst_1.INIT_RAM_2E=256'h453D2D45351C262A262E2E262A2A26262A2626262A2A262A262A2A2A2A262A2A;
defparam prom_inst_1.INIT_RAM_2F=256'h2A2A2A2A2A2A26262A2A2A26262E2A2E2A2A2A2A262A2E261E2A19355A5A5651;
defparam prom_inst_1.INIT_RAM_30=256'h493D2D4149351D242A2A2A2A2A2E2E222A2A2A2A2A2A2A2A2E2A2A2A2A262A2E;
defparam prom_inst_1.INIT_RAM_31=256'h262A2E2E26262A2A2A262A262E26262A262E2A2A2A2626252D2D555E5559565E;
defparam prom_inst_1.INIT_RAM_32=256'h512C243541393928181E2E2A2E1D262A2A2625261E1D2A2E262E2215262A2226;
defparam prom_inst_1.INIT_RAM_33=256'h322A21222E2A2E222A262A2E1D2626192A2B2A262A1D15455E414939314D5D45;
defparam prom_inst_1.INIT_RAM_34=256'h1D110621180D240D060D1D1215060D15151106150D02151D0D19110609190D11;
defparam prom_inst_1.INIT_RAM_35=256'h1D11020E1915120D111111150A150D0215190D191102091C210C060909142D06;
defparam prom_inst_1.INIT_RAM_36=256'h0A0B0F0F060B0A0F0F130A0B0A130F0B06120F0E0B130A0A0B06131313060B0E;
defparam prom_inst_1.INIT_RAM_37=256'h0A0B0B130A0B0B130B0F0E0613120B130E060F0A0B0F130E070F0F0F0B060A0F;
defparam prom_inst_1.INIT_RAM_38=256'h0A0F12060B13130A060B060F0F060E0E0A0B01060F12020B13130E02020B1313;
defparam prom_inst_1.INIT_RAM_39=256'h0B120613060E13060A0E060F06060F0F0A0B13130A0A0B0A0E130A0A06060F05;
defparam prom_inst_1.INIT_RAM_3A=256'h0D0E111D11060E19190D1D150E1505151D111D0D0A112115060A15211D15060A;
defparam prom_inst_1.INIT_RAM_3B=256'h06151D1519150A1509111D15190D0E0A1D150A0A1121111D190A190915211119;
defparam prom_inst_1.INIT_RAM_3C=256'h3111294D3119153D49314935293D21394135492D0D314D351911394D493D1D0D;
defparam prom_inst_1.INIT_RAM_3D=256'h1131453141352539293545314535152949311D113549354535253D293D453145;
defparam prom_inst_1.INIT_RAM_3E=256'h4D39494D5145394D514D5149494D4D51514D4D49354D5149413D4D4D51514931;
defparam prom_inst_1.INIT_RAM_3F=256'h3549514D4D4D494D494D4D495149354D55494535514D4D514D4D4D494D4D4951;
defparam prom_inst_1.READ_MODE=1'b0;
defparam prom_inst_1.RESET_MODE="SYNC";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_pROM */
module hub75e_if (
  n106_5,
  n191_3,
  n189_4,
  clkn,
  frame_clk_Z,
  hub_OE_d,
  hub_CK_d,
  hub_ST_d,
  hub_B_d_5,
  hub_E_d_5,
  hub_D_d_7,
  hub_C_d_7,
  n51_6,
  hub_A_d_7,
  ram_raddr
)
;
input n106_5;
input n191_3;
input n189_4;
input [0:0] clkn;
output frame_clk_Z;
output hub_OE_d;
output hub_CK_d;
output hub_ST_d;
output hub_B_d_5;
output hub_E_d_5;
output hub_D_d_7;
output hub_C_d_7;
output n51_6;
output hub_A_d_7;
output [10:0] ram_raddr;
wire n146_4;
wire n162_4;
wire frame_clk_5;
wire hub_oe_5;
wire n73_5;
wire n65_5;
wire n64_5;
wire n63_5;
wire n62_5;
wire n61_5;
wire n59_5;
wire n57_5;
wire n56_5;
wire hub_addr_10_7;
wire n63_6;
wire n62_6;
wire n58_6;
wire n146_6;
wire n146_8;
wire n58_12;
wire hub_addr_10_11;
wire n60_8;
wire n66_9;
wire n219_8;
wire [1:0] state;
wire VCC;
wire GND;
  LUT2 hub_CK_d_s (
    .F(hub_CK_d),
    .I0(frame_clk_Z),
    .I1(clkn[0]) 
);
defparam hub_CK_d_s.INIT=4'h4;
  LUT2 hub_ST_d_s (
    .F(hub_ST_d),
    .I0(clkn[0]),
    .I1(frame_clk_Z) 
);
defparam hub_ST_d_s.INIT=4'h8;
  LUT3 n146_s1 (
    .F(n146_4),
    .I0(state[1]),
    .I1(n146_8),
    .I2(state[0]) 
);
defparam n146_s1.INIT=8'h0E;
  LUT2 n162_s1 (
    .F(n162_4),
    .I0(state[0]),
    .I1(state[1]) 
);
defparam n162_s1.INIT=4'h1;
  LUT2 frame_clk_s3 (
    .F(frame_clk_5),
    .I0(n106_5),
    .I1(state[0]) 
);
defparam frame_clk_s3.INIT=4'hB;
  LUT4 hub_oe_s3 (
    .F(hub_oe_5),
    .I0(n146_8),
    .I1(n106_5),
    .I2(state[0]),
    .I3(state[1]) 
);
defparam hub_oe_s3.INIT=16'hFCCE;
  LUT3 n147_s2 (
    .F(n73_5),
    .I0(state[0]),
    .I1(state[1]),
    .I2(n146_8) 
);
defparam n147_s2.INIT=8'h10;
  LUT3 n65_s1 (
    .F(n65_5),
    .I0(state[0]),
    .I1(ram_raddr[1]),
    .I2(ram_raddr[0]) 
);
defparam n65_s1.INIT=8'h14;
  LUT4 n64_s1 (
    .F(n64_5),
    .I0(ram_raddr[1]),
    .I1(ram_raddr[0]),
    .I2(state[0]),
    .I3(ram_raddr[2]) 
);
defparam n64_s1.INIT=16'h0708;
  LUT2 n63_s1 (
    .F(n63_5),
    .I0(n63_6),
    .I1(state[0]) 
);
defparam n63_s1.INIT=4'h2;
  LUT3 n62_s1 (
    .F(n62_5),
    .I0(state[0]),
    .I1(n62_6),
    .I2(ram_raddr[4]) 
);
defparam n62_s1.INIT=8'h14;
  LUT4 n61_s1 (
    .F(n61_5),
    .I0(n62_6),
    .I1(ram_raddr[4]),
    .I2(state[0]),
    .I3(ram_raddr[5]) 
);
defparam n61_s1.INIT=16'h0708;
  LUT4 n59_s1 (
    .F(n59_5),
    .I0(n146_8),
    .I1(ram_raddr[6]),
    .I2(ram_raddr[7]),
    .I3(hub_addr_10_7) 
);
defparam n59_s1.INIT=16'h7800;
  LUT4 n57_s1 (
    .F(n57_5),
    .I0(n58_6),
    .I1(ram_raddr[8]),
    .I2(ram_raddr[9]),
    .I3(hub_addr_10_7) 
);
defparam n57_s1.INIT=16'h7800;
  LUT4 n56_s1 (
    .F(n56_5),
    .I0(ram_raddr[10]),
    .I1(n191_3),
    .I2(n58_6),
    .I3(hub_addr_10_7) 
);
defparam n56_s1.INIT=16'hCA00;
  LUT2 hub_B_d_s0 (
    .F(hub_B_d_5),
    .I0(ram_raddr[7]),
    .I1(ram_raddr[6]) 
);
defparam hub_B_d_s0.INIT=4'h9;
  LUT4 hub_E_d_s0 (
    .F(hub_E_d_5),
    .I0(ram_raddr[8]),
    .I1(ram_raddr[9]),
    .I2(n189_4),
    .I3(ram_raddr[10]) 
);
defparam hub_E_d_s0.INIT=16'hEF10;
  LUT4 hub_addr_10_s4 (
    .F(hub_addr_10_7),
    .I0(state[1]),
    .I1(n62_6),
    .I2(n146_6),
    .I3(state[0]) 
);
defparam hub_addr_10_s4.INIT=16'h00BF;
  LUT4 n63_s2 (
    .F(n63_6),
    .I0(ram_raddr[1]),
    .I1(ram_raddr[0]),
    .I2(ram_raddr[2]),
    .I3(ram_raddr[3]) 
);
defparam n63_s2.INIT=16'h7F80;
  LUT4 n62_s2 (
    .F(n62_6),
    .I0(ram_raddr[1]),
    .I1(ram_raddr[0]),
    .I2(ram_raddr[2]),
    .I3(ram_raddr[3]) 
);
defparam n62_s2.INIT=16'h8000;
  LUT4 n58_s2 (
    .F(n58_6),
    .I0(n62_6),
    .I1(n146_6),
    .I2(ram_raddr[7]),
    .I3(ram_raddr[6]) 
);
defparam n58_s2.INIT=16'h8000;
  LUT2 n146_s3 (
    .F(n146_6),
    .I0(ram_raddr[4]),
    .I1(ram_raddr[5]) 
);
defparam n146_s3.INIT=4'h8;
  LUT3 n146_s4 (
    .F(n146_8),
    .I0(n62_6),
    .I1(ram_raddr[4]),
    .I2(ram_raddr[5]) 
);
defparam n146_s4.INIT=8'h80;
  LUT4 hub_D_d_s1 (
    .F(hub_D_d_7),
    .I0(ram_raddr[8]),
    .I1(ram_raddr[7]),
    .I2(ram_raddr[6]),
    .I3(ram_raddr[9]) 
);
defparam hub_D_d_s1.INIT=16'hFE01;
  LUT3 hub_C_d_s1 (
    .F(hub_C_d_7),
    .I0(ram_raddr[7]),
    .I1(ram_raddr[6]),
    .I2(ram_raddr[8]) 
);
defparam hub_C_d_s1.INIT=8'hE1;
  LUT4 n58_s4 (
    .F(n58_12),
    .I0(ram_raddr[8]),
    .I1(n58_6),
    .I2(hub_addr_10_7),
    .I3(n106_5) 
);
defparam n58_s4.INIT=16'h606A;
  LUT2 hub_addr_10_s5 (
    .F(hub_addr_10_11),
    .I0(hub_addr_10_7),
    .I1(n106_5) 
);
defparam hub_addr_10_s5.INIT=4'hE;
  LUT4 n60_s3 (
    .F(n60_8),
    .I0(hub_addr_10_7),
    .I1(n106_5),
    .I2(ram_raddr[6]),
    .I3(n146_8) 
);
defparam n60_s3.INIT=16'h1AB0;
  LUT4 n66_s4 (
    .F(n66_9),
    .I0(hub_addr_10_7),
    .I1(n106_5),
    .I2(ram_raddr[0]),
    .I3(state[0]) 
);
defparam n66_s4.INIT=16'h101E;
  LUT2 n219_s3 (
    .F(n219_8),
    .I0(state[0]),
    .I1(state[1]) 
);
defparam n219_s3.INIT=4'h6;
  DFFRE hub_addr_10_s1 (
    .Q(ram_raddr[10]),
    .D(n56_5),
    .CLK(n51_6),
    .RESET(GND),
    .CE(hub_addr_10_11) 
);
defparam hub_addr_10_s1.INIT=1'b0;
  DFFRE hub_addr_9_s1 (
    .Q(ram_raddr[9]),
    .D(n57_5),
    .CLK(n51_6),
    .RESET(GND),
    .CE(hub_addr_10_11) 
);
defparam hub_addr_9_s1.INIT=1'b0;
  DFFRE hub_addr_7_s1 (
    .Q(ram_raddr[7]),
    .D(n59_5),
    .CLK(n51_6),
    .RESET(GND),
    .CE(hub_addr_10_11) 
);
defparam hub_addr_7_s1.INIT=1'b0;
  DFFRE hub_addr_5_s1 (
    .Q(ram_raddr[5]),
    .D(n61_5),
    .CLK(n51_6),
    .RESET(GND),
    .CE(hub_addr_10_11) 
);
defparam hub_addr_5_s1.INIT=1'b0;
  DFFRE hub_addr_4_s1 (
    .Q(ram_raddr[4]),
    .D(n62_5),
    .CLK(n51_6),
    .RESET(GND),
    .CE(hub_addr_10_11) 
);
defparam hub_addr_4_s1.INIT=1'b0;
  DFFRE hub_addr_3_s1 (
    .Q(ram_raddr[3]),
    .D(n63_5),
    .CLK(n51_6),
    .RESET(GND),
    .CE(hub_addr_10_11) 
);
defparam hub_addr_3_s1.INIT=1'b0;
  DFFRE hub_addr_2_s1 (
    .Q(ram_raddr[2]),
    .D(n64_5),
    .CLK(n51_6),
    .RESET(GND),
    .CE(hub_addr_10_11) 
);
defparam hub_addr_2_s1.INIT=1'b0;
  DFFRE hub_addr_1_s1 (
    .Q(ram_raddr[1]),
    .D(n65_5),
    .CLK(n51_6),
    .RESET(GND),
    .CE(hub_addr_10_11) 
);
defparam hub_addr_1_s1.INIT=1'b0;
  DFFRE frame_clk_s1 (
    .Q(frame_clk_Z),
    .D(n73_5),
    .CLK(n51_6),
    .RESET(GND),
    .CE(frame_clk_5) 
);
defparam frame_clk_s1.INIT=1'b0;
  DFFRE hub_oe_s1 (
    .Q(hub_OE_d),
    .D(n73_5),
    .CLK(n51_6),
    .RESET(GND),
    .CE(hub_oe_5) 
);
defparam hub_oe_s1.INIT=1'b0;
  DFFRE hub_addr_8_s3 (
    .Q(ram_raddr[8]),
    .D(n58_12),
    .CLK(n51_6),
    .RESET(GND),
    .CE(VCC) 
);
defparam hub_addr_8_s3.INIT=1'b0;
  DFFRE hub_addr_6_s3 (
    .Q(ram_raddr[6]),
    .D(n60_8),
    .CLK(n51_6),
    .RESET(GND),
    .CE(VCC) 
);
defparam hub_addr_6_s3.INIT=1'b0;
  DFFRE hub_addr_0_s3 (
    .Q(ram_raddr[0]),
    .D(n66_9),
    .CLK(n51_6),
    .RESET(GND),
    .CE(VCC) 
);
defparam hub_addr_0_s3.INIT=1'b0;
  DFFRE state_1_s5 (
    .Q(state[1]),
    .D(n219_8),
    .CLK(n51_6),
    .RESET(n162_4),
    .CE(VCC) 
);
defparam state_1_s5.INIT=1'b0;
  DFFRE state_0_s3 (
    .Q(state[0]),
    .D(n146_4),
    .CLK(n51_6),
    .RESET(GND),
    .CE(VCC) 
);
defparam state_0_s3.INIT=1'b0;
  INV n51_s2 (
    .O(n51_6),
    .I(clkn[0]) 
);
  INV hub_A_d_s2 (
    .O(hub_A_d_7),
    .I(ram_raddr[6]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* hub75e_if */
module TOP (
  CLK_IN,
  USER_KEY,
  hub_R1,
  hub_G1,
  hub_B1,
  hub_R2,
  hub_G2,
  hub_B2,
  hub_E,
  hub_A,
  hub_B,
  hub_C,
  hub_D,
  hub_CK,
  hub_ST,
  hub_OE,
  dbg0,
  dbg1,
  dbg2
)
;
input CLK_IN;
input USER_KEY;
output hub_R1;
output hub_G1;
output hub_B1;
output hub_R2;
output hub_G2;
output hub_B2;
output hub_E;
output hub_A;
output hub_B;
output hub_C;
output hub_D;
output hub_CK;
output hub_ST;
output hub_OE;
output dbg0;
output dbg1;
output dbg2;
wire CLK_IN_d;
wire USER_KEY_d;
wire presetn;
wire n188_3;
wire n191_3;
wire n193_2;
wire n241_3;
wire n245_3;
wire n247_2;
wire n106_5;
wire n275_4;
wire hub_B1_d;
wire n271_10;
wire n269_12;
wire n268_12;
wire n267_9;
wire n272_13;
wire presetn_5;
wire n189_4;
wire n242_4;
wire n244_4;
wire n275_5;
wire n269_15;
wire n270_15;
wire n244_6;
wire n243_5;
wire n242_6;
wire n190_5;
wire n189_6;
wire uresetn;
wire hub_G1_23_SUM;
wire hub_G1_27;
wire hub_G1_24_SUM;
wire hub_G1_29;
wire hub_G1_25_SUM;
wire hub_G1_31;
wire hub_G1_26_SUM;
wire hub_G1_33;
wire n13_1;
wire n13_2;
wire n12_1;
wire n12_2;
wire n11_1;
wire n11_2;
wire n10_1;
wire n10_2;
wire n9_1;
wire n9_0_COUT;
wire n116_1;
wire n116_2;
wire n115_1;
wire n115_2;
wire n114_1;
wire n114_2;
wire n113_1;
wire n113_2;
wire n112_1;
wire n112_2;
wire n111_1;
wire n111_2;
wire n110_1;
wire n110_2;
wire n109_1;
wire n109_2;
wire n108_1;
wire n108_0_COUT;
wire n255_1;
wire n255_2;
wire n254_1;
wire n254_2;
wire n253_1;
wire n253_2;
wire n252_1;
wire n252_2;
wire n251_1;
wire n251_2;
wire n250_1;
wire n250_2;
wire n249_1;
wire n249_0_COUT;
wire n14_6;
wire n14_5;
wire n117_6;
wire dbg2_d;
wire dbg1_d;
wire dbg0_d;
wire frame_clk_Z;
wire hub_OE_d;
wire hub_CK_d;
wire hub_ST_d;
wire hub_B_d_5;
wire hub_E_d_5;
wire hub_D_d_7;
wire hub_C_d_7;
wire n51_6;
wire hub_A_d_7;
wire [5:0] reset_cnt;
wire [0:0] clkn;
wire [9:0] frame_count;
wire [7:1] pixel;
wire [10:0] ram_raddr;
wire VCC;
wire GND;
  IBUF CLK_IN_ibuf (
    .O(CLK_IN_d),
    .I(CLK_IN) 
);
  IBUF USER_KEY_ibuf (
    .O(USER_KEY_d),
    .I(USER_KEY) 
);
  OBUF hub_R1_obuf (
    .O(hub_R1),
    .I(GND) 
);
  OBUF hub_G1_obuf (
    .O(hub_G1),
    .I(hub_B1_d) 
);
  OBUF hub_B1_obuf (
    .O(hub_B1),
    .I(hub_B1_d) 
);
  TBUF hub_R2_s0 (
    .O(hub_R2),
    .I(GND),
    .OEN(VCC) 
);
  TBUF hub_G2_s0 (
    .O(hub_G2),
    .I(GND),
    .OEN(VCC) 
);
  TBUF hub_B2_s0 (
    .O(hub_B2),
    .I(GND),
    .OEN(VCC) 
);
  OBUF hub_E_obuf (
    .O(hub_E),
    .I(hub_E_d_5) 
);
  OBUF hub_A_obuf (
    .O(hub_A),
    .I(hub_A_d_7) 
);
  OBUF hub_B_obuf (
    .O(hub_B),
    .I(hub_B_d_5) 
);
  OBUF hub_C_obuf (
    .O(hub_C),
    .I(hub_C_d_7) 
);
  OBUF hub_D_obuf (
    .O(hub_D),
    .I(hub_D_d_7) 
);
  OBUF hub_CK_obuf (
    .O(hub_CK),
    .I(hub_CK_d) 
);
  OBUF hub_ST_obuf (
    .O(hub_ST),
    .I(hub_ST_d) 
);
  OBUF hub_OE_obuf (
    .O(hub_OE),
    .I(hub_OE_d) 
);
  OBUF dbg0_obuf (
    .O(dbg0),
    .I(dbg0_d) 
);
  OBUF dbg1_obuf (
    .O(dbg1),
    .I(dbg1_d) 
);
  OBUF dbg2_obuf (
    .O(dbg2),
    .I(dbg2_d) 
);
  LUT3 presetn_s0 (
    .F(presetn),
    .I0(presetn_5),
    .I1(reset_cnt[0]),
    .I2(reset_cnt[1]) 
);
defparam presetn_s0.INIT=8'h80;
  LUT2 n188_s0 (
    .F(n188_3),
    .I0(ram_raddr[7]),
    .I1(ram_raddr[6]) 
);
defparam n188_s0.INIT=4'h4;
  LUT4 n191_s0 (
    .F(n191_3),
    .I0(n189_4),
    .I1(ram_raddr[8]),
    .I2(ram_raddr[9]),
    .I3(ram_raddr[10]) 
);
defparam n191_s0.INIT=16'h3F40;
  LUT3 n192_s0 (
    .F(n193_2),
    .I0(ram_raddr[9]),
    .I1(n189_6),
    .I2(ram_raddr[10]) 
);
defparam n192_s0.INIT=8'hF8;
  LUT2 n241_s0 (
    .F(n241_3),
    .I0(ram_raddr[1]),
    .I1(ram_raddr[0]) 
);
defparam n241_s0.INIT=4'h4;
  LUT4 n245_s0 (
    .F(n245_3),
    .I0(n242_4),
    .I1(ram_raddr[4]),
    .I2(n244_4),
    .I3(ram_raddr[5]) 
);
defparam n245_s0.INIT=16'h03DC;
  LUT4 n246_s0 (
    .F(n247_2),
    .I0(n244_4),
    .I1(n242_4),
    .I2(ram_raddr[4]),
    .I3(ram_raddr[5]) 
);
defparam n246_s0.INIT=16'hFFF2;
  LUT4 n106_s1 (
    .F(n106_5),
    .I0(presetn_5),
    .I1(reset_cnt[0]),
    .I2(reset_cnt[1]),
    .I3(uresetn) 
);
defparam n106_s1.INIT=16'h7FFF;
  LUT2 n275_s1 (
    .F(n275_4),
    .I0(n253_1),
    .I1(n275_5) 
);
defparam n275_s1.INIT=4'hB;
  LUT4 hub_B1_d_s (
    .F(hub_B1_d),
    .I0(hub_G1_33),
    .I1(pixel[5]),
    .I2(pixel[6]),
    .I3(pixel[7]) 
);
defparam hub_B1_d_s.INIT=16'hFFFE;
  LUT3 n271_s5 (
    .F(n271_10),
    .I0(n254_1),
    .I1(n255_1),
    .I2(n253_1) 
);
defparam n271_s5.INIT=8'hE1;
  LUT2 n269_s6 (
    .F(n269_12),
    .I0(n269_15),
    .I1(n251_1) 
);
defparam n269_s6.INIT=4'h9;
  LUT3 n268_s6 (
    .F(n268_12),
    .I0(n251_1),
    .I1(n269_15),
    .I2(n250_1) 
);
defparam n268_s6.INIT=8'h4B;
  LUT4 n267_s4 (
    .F(n267_9),
    .I0(n250_1),
    .I1(n251_1),
    .I2(n269_15),
    .I3(n249_1) 
);
defparam n267_s4.INIT=16'h10EF;
  LUT2 n272_s6 (
    .F(n272_13),
    .I0(n254_1),
    .I1(n255_1) 
);
defparam n272_s6.INIT=4'h6;
  LUT4 presetn_s1 (
    .F(presetn_5),
    .I0(reset_cnt[2]),
    .I1(reset_cnt[3]),
    .I2(reset_cnt[4]),
    .I3(reset_cnt[5]) 
);
defparam presetn_s1.INIT=16'h8000;
  LUT2 n189_s1 (
    .F(n189_4),
    .I0(ram_raddr[7]),
    .I1(ram_raddr[6]) 
);
defparam n189_s1.INIT=4'h1;
  LUT2 n242_s1 (
    .F(n242_4),
    .I0(ram_raddr[1]),
    .I1(ram_raddr[0]) 
);
defparam n242_s1.INIT=4'h1;
  LUT2 n244_s1 (
    .F(n244_4),
    .I0(ram_raddr[2]),
    .I1(ram_raddr[3]) 
);
defparam n244_s1.INIT=4'h8;
  LUT4 n275_s2 (
    .F(n275_5),
    .I0(n250_1),
    .I1(n251_1),
    .I2(n252_1),
    .I3(n249_1) 
);
defparam n275_s2.INIT=16'h0001;
  LUT4 n269_s8 (
    .F(n269_15),
    .I0(n255_1),
    .I1(n254_1),
    .I2(n253_1),
    .I3(n252_1) 
);
defparam n269_s8.INIT=16'h001F;
  LUT4 n270_s8 (
    .F(n270_15),
    .I0(n255_1),
    .I1(n254_1),
    .I2(n253_1),
    .I3(n252_1) 
);
defparam n270_s8.INIT=16'h1FE0;
  LUT4 n244_s2 (
    .F(n244_6),
    .I0(n242_4),
    .I1(ram_raddr[4]),
    .I2(ram_raddr[2]),
    .I3(ram_raddr[3]) 
);
defparam n244_s2.INIT=16'h1CCC;
  LUT4 n243_s1 (
    .F(n243_5),
    .I0(ram_raddr[1]),
    .I1(ram_raddr[0]),
    .I2(ram_raddr[2]),
    .I3(ram_raddr[3]) 
);
defparam n243_s1.INIT=16'hE00F;
  LUT3 n242_s2 (
    .F(n242_6),
    .I0(ram_raddr[1]),
    .I1(ram_raddr[0]),
    .I2(ram_raddr[2]) 
);
defparam n242_s2.INIT=8'hE0;
  LUT4 n190_s1 (
    .F(n190_5),
    .I0(ram_raddr[7]),
    .I1(ram_raddr[6]),
    .I2(ram_raddr[8]),
    .I3(ram_raddr[9]) 
);
defparam n190_s1.INIT=16'hE00F;
  LUT3 n189_s2 (
    .F(n189_6),
    .I0(ram_raddr[7]),
    .I1(ram_raddr[6]),
    .I2(ram_raddr[8]) 
);
defparam n189_s2.INIT=8'hE0;
  DFFRE reset_cnt_4_s0 (
    .Q(reset_cnt[4]),
    .D(n10_1),
    .CLK(CLK_IN_d),
    .RESET(GND),
    .CE(VCC) 
);
defparam reset_cnt_4_s0.INIT=1'b0;
  DFFRE reset_cnt_3_s0 (
    .Q(reset_cnt[3]),
    .D(n11_1),
    .CLK(CLK_IN_d),
    .RESET(GND),
    .CE(VCC) 
);
defparam reset_cnt_3_s0.INIT=1'b0;
  DFFRE reset_cnt_2_s0 (
    .Q(reset_cnt[2]),
    .D(n12_1),
    .CLK(CLK_IN_d),
    .RESET(GND),
    .CE(VCC) 
);
defparam reset_cnt_2_s0.INIT=1'b0;
  DFFRE reset_cnt_1_s0 (
    .Q(reset_cnt[1]),
    .D(n13_1),
    .CLK(CLK_IN_d),
    .RESET(GND),
    .CE(VCC) 
);
defparam reset_cnt_1_s0.INIT=1'b0;
  DFFRE reset_cnt_0_s0 (
    .Q(reset_cnt[0]),
    .D(n14_6),
    .CLK(CLK_IN_d),
    .RESET(GND),
    .CE(VCC) 
);
defparam reset_cnt_0_s0.INIT=1'b0;
  DFFRE uresetn_s0 (
    .Q(uresetn),
    .D(USER_KEY_d),
    .CLK(CLK_IN_d),
    .RESET(GND),
    .CE(VCC) 
);
defparam uresetn_s0.INIT=1'b0;
  DFFRE clkn_0_s0 (
    .Q(clkn[0]),
    .D(n51_6),
    .CLK(CLK_IN_d),
    .RESET(n106_5),
    .CE(VCC) 
);
defparam clkn_0_s0.INIT=1'b0;
  DFFRE frame_count_9_s0 (
    .Q(frame_count[9]),
    .D(n108_1),
    .CLK(frame_clk_Z),
    .RESET(n106_5),
    .CE(VCC) 
);
  DFFRE frame_count_8_s0 (
    .Q(frame_count[8]),
    .D(n109_1),
    .CLK(frame_clk_Z),
    .RESET(n106_5),
    .CE(VCC) 
);
  DFFRE frame_count_7_s0 (
    .Q(frame_count[7]),
    .D(n110_1),
    .CLK(frame_clk_Z),
    .RESET(n106_5),
    .CE(VCC) 
);
  DFFRE frame_count_6_s0 (
    .Q(frame_count[6]),
    .D(n111_1),
    .CLK(frame_clk_Z),
    .RESET(n106_5),
    .CE(VCC) 
);
  DFFRE frame_count_5_s0 (
    .Q(frame_count[5]),
    .D(n112_1),
    .CLK(frame_clk_Z),
    .RESET(n106_5),
    .CE(VCC) 
);
  DFFRE frame_count_4_s0 (
    .Q(frame_count[4]),
    .D(n113_1),
    .CLK(frame_clk_Z),
    .RESET(n106_5),
    .CE(VCC) 
);
  DFFRE frame_count_3_s0 (
    .Q(frame_count[3]),
    .D(n114_1),
    .CLK(frame_clk_Z),
    .RESET(n106_5),
    .CE(VCC) 
);
  DFFRE frame_count_2_s0 (
    .Q(frame_count[2]),
    .D(n115_1),
    .CLK(frame_clk_Z),
    .RESET(n106_5),
    .CE(VCC) 
);
  DFFRE frame_count_1_s0 (
    .Q(frame_count[1]),
    .D(n116_1),
    .CLK(frame_clk_Z),
    .RESET(n106_5),
    .CE(VCC) 
);
  DFFRE frame_count_0_s0 (
    .Q(frame_count[0]),
    .D(n117_6),
    .CLK(frame_clk_Z),
    .RESET(n106_5),
    .CE(VCC) 
);
  DFFRE pixel_7_s0 (
    .Q(pixel[7]),
    .D(n267_9),
    .CLK(clkn[0]),
    .RESET(n275_4),
    .CE(VCC) 
);
  DFFRE pixel_6_s0 (
    .Q(pixel[6]),
    .D(n268_12),
    .CLK(clkn[0]),
    .RESET(n275_4),
    .CE(VCC) 
);
  DFFRE pixel_5_s0 (
    .Q(pixel[5]),
    .D(n269_12),
    .CLK(clkn[0]),
    .RESET(n275_4),
    .CE(VCC) 
);
  DFFRE pixel_4_s0 (
    .Q(pixel[4]),
    .D(n270_15),
    .CLK(clkn[0]),
    .RESET(n275_4),
    .CE(VCC) 
);
  DFFRE pixel_3_s0 (
    .Q(pixel[3]),
    .D(n271_10),
    .CLK(clkn[0]),
    .RESET(n275_4),
    .CE(VCC) 
);
  DFFRE pixel_2_s0 (
    .Q(pixel[2]),
    .D(n272_13),
    .CLK(clkn[0]),
    .RESET(n275_4),
    .CE(VCC) 
);
  DFFRE pixel_1_s0 (
    .Q(pixel[1]),
    .D(n255_1),
    .CLK(clkn[0]),
    .RESET(n275_4),
    .CE(VCC) 
);
  DFFRE reset_cnt_5_s0 (
    .Q(reset_cnt[5]),
    .D(n9_1),
    .CLK(CLK_IN_d),
    .RESET(GND),
    .CE(VCC) 
);
defparam reset_cnt_5_s0.INIT=1'b0;
  ALU hub_G1_s22 (
    .SUM(hub_G1_23_SUM),
    .COUT(hub_G1_27),
    .I0(pixel[1]),
    .I1(frame_count[6]),
    .I3(GND),
    .CIN(GND) 
);
defparam hub_G1_s22.ALU_MODE=1;
  ALU hub_G1_s23 (
    .SUM(hub_G1_24_SUM),
    .COUT(hub_G1_29),
    .I0(pixel[2]),
    .I1(frame_count[7]),
    .I3(GND),
    .CIN(hub_G1_27) 
);
defparam hub_G1_s23.ALU_MODE=1;
  ALU hub_G1_s24 (
    .SUM(hub_G1_25_SUM),
    .COUT(hub_G1_31),
    .I0(pixel[3]),
    .I1(frame_count[8]),
    .I3(GND),
    .CIN(hub_G1_29) 
);
defparam hub_G1_s24.ALU_MODE=1;
  ALU hub_G1_s25 (
    .SUM(hub_G1_26_SUM),
    .COUT(hub_G1_33),
    .I0(pixel[4]),
    .I1(frame_count[9]),
    .I3(GND),
    .CIN(hub_G1_31) 
);
defparam hub_G1_s25.ALU_MODE=1;
  ALU n13_s (
    .SUM(n13_1),
    .COUT(n13_2),
    .I0(reset_cnt[1]),
    .I1(GND),
    .I3(GND),
    .CIN(n14_5) 
);
defparam n13_s.ALU_MODE=0;
  ALU n12_s (
    .SUM(n12_1),
    .COUT(n12_2),
    .I0(reset_cnt[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n13_2) 
);
defparam n12_s.ALU_MODE=0;
  ALU n11_s (
    .SUM(n11_1),
    .COUT(n11_2),
    .I0(reset_cnt[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n12_2) 
);
defparam n11_s.ALU_MODE=0;
  ALU n10_s (
    .SUM(n10_1),
    .COUT(n10_2),
    .I0(reset_cnt[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n11_2) 
);
defparam n10_s.ALU_MODE=0;
  ALU n9_s (
    .SUM(n9_1),
    .COUT(n9_0_COUT),
    .I0(reset_cnt[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n10_2) 
);
defparam n9_s.ALU_MODE=0;
  ALU n116_s (
    .SUM(n116_1),
    .COUT(n116_2),
    .I0(frame_count[1]),
    .I1(frame_count[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n116_s.ALU_MODE=0;
  ALU n115_s (
    .SUM(n115_1),
    .COUT(n115_2),
    .I0(frame_count[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n116_2) 
);
defparam n115_s.ALU_MODE=0;
  ALU n114_s (
    .SUM(n114_1),
    .COUT(n114_2),
    .I0(frame_count[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n115_2) 
);
defparam n114_s.ALU_MODE=0;
  ALU n113_s (
    .SUM(n113_1),
    .COUT(n113_2),
    .I0(frame_count[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n114_2) 
);
defparam n113_s.ALU_MODE=0;
  ALU n112_s (
    .SUM(n112_1),
    .COUT(n112_2),
    .I0(frame_count[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n113_2) 
);
defparam n112_s.ALU_MODE=0;
  ALU n111_s (
    .SUM(n111_1),
    .COUT(n111_2),
    .I0(frame_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n112_2) 
);
defparam n111_s.ALU_MODE=0;
  ALU n110_s (
    .SUM(n110_1),
    .COUT(n110_2),
    .I0(frame_count[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n111_2) 
);
defparam n110_s.ALU_MODE=0;
  ALU n109_s (
    .SUM(n109_1),
    .COUT(n109_2),
    .I0(frame_count[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n110_2) 
);
defparam n109_s.ALU_MODE=0;
  ALU n108_s (
    .SUM(n108_1),
    .COUT(n108_0_COUT),
    .I0(frame_count[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n109_2) 
);
defparam n108_s.ALU_MODE=0;
  ALU n255_s (
    .SUM(n255_1),
    .COUT(n255_2),
    .I0(n188_3),
    .I1(n241_3),
    .I3(GND),
    .CIN(GND) 
);
defparam n255_s.ALU_MODE=0;
  ALU n254_s (
    .SUM(n254_1),
    .COUT(n254_2),
    .I0(n189_6),
    .I1(n242_6),
    .I3(GND),
    .CIN(n255_2) 
);
defparam n254_s.ALU_MODE=0;
  ALU n253_s (
    .SUM(n253_1),
    .COUT(n253_2),
    .I0(n190_5),
    .I1(n243_5),
    .I3(GND),
    .CIN(n254_2) 
);
defparam n253_s.ALU_MODE=0;
  ALU n252_s (
    .SUM(n252_1),
    .COUT(n252_2),
    .I0(n191_3),
    .I1(n244_6),
    .I3(GND),
    .CIN(n253_2) 
);
defparam n252_s.ALU_MODE=0;
  ALU n251_s (
    .SUM(n251_1),
    .COUT(n251_2),
    .I0(n193_2),
    .I1(n245_3),
    .I3(GND),
    .CIN(n252_2) 
);
defparam n251_s.ALU_MODE=0;
  ALU n250_s (
    .SUM(n250_1),
    .COUT(n250_2),
    .I0(n193_2),
    .I1(n247_2),
    .I3(GND),
    .CIN(n251_2) 
);
defparam n250_s.ALU_MODE=0;
  ALU n249_s (
    .SUM(n249_1),
    .COUT(n249_0_COUT),
    .I0(n193_2),
    .I1(n247_2),
    .I3(GND),
    .CIN(n250_2) 
);
defparam n249_s.ALU_MODE=0;
  ALU n14_s1 (
    .SUM(n14_6),
    .COUT(n14_5),
    .I0(reset_cnt[0]),
    .I1(presetn),
    .I3(GND),
    .CIN(GND) 
);
defparam n14_s1.ALU_MODE=1;
  INV n117_s2 (
    .O(n117_6),
    .I(frame_count[0]) 
);
  Gowin_pROM logo_rom (
    .n106_5(n106_5),
    .clkn(clkn[0]),
    .ram_raddr(ram_raddr[10:0]),
    .dbg2_d(dbg2_d),
    .dbg1_d(dbg1_d),
    .dbg0_d(dbg0_d)
);
  hub75e_if hubif (
    .n106_5(n106_5),
    .n191_3(n191_3),
    .n189_4(n189_4),
    .clkn(clkn[0]),
    .frame_clk_Z(frame_clk_Z),
    .hub_OE_d(hub_OE_d),
    .hub_CK_d(hub_CK_d),
    .hub_ST_d(hub_ST_d),
    .hub_B_d_5(hub_B_d_5),
    .hub_E_d_5(hub_E_d_5),
    .hub_D_d_7(hub_D_d_7),
    .hub_C_d_7(hub_C_d_7),
    .n51_6(n51_6),
    .hub_A_d_7(hub_A_d_7),
    .ram_raddr(ram_raddr[10:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* TOP */
