{"vcs1":{"timestamp_begin":1682284542.969093153, "rt":0.52, "ut":0.25, "st":0.13}}
{"vcselab":{"timestamp_begin":1682284543.557567424, "rt":0.45, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1682284544.066413005, "rt":0.23, "ut":0.08, "st":0.12}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682284542.589850200}
{"VCS_COMP_START_TIME": 1682284542.589850200}
{"VCS_COMP_END_TIME": 1682284544.370790970}
{"VCS_USER_OPTIONS": "+lint=all -sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 338352}}
{"stitch_vcselab": {"peak_mem": 238984}}
