-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Loop_out_proc28 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    im_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
    im_V_empty_n : IN STD_LOGIC;
    im_V_read : OUT STD_LOGIC;
    re_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
    re_V_empty_n : IN STD_LOGIC;
    re_V_read : OUT STD_LOGIC;
    zoom_factor_V_dout : IN STD_LOGIC_VECTOR (17 downto 0);
    zoom_factor_V_empty_n : IN STD_LOGIC;
    zoom_factor_V_read : OUT STD_LOGIC;
    img_0_data_stream_V_s_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_0_data_stream_V_s_full_n : IN STD_LOGIC;
    img_0_data_stream_V_s_write : OUT STD_LOGIC;
    img_0_data_stream_V_1_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_0_data_stream_V_1_full_n : IN STD_LOGIC;
    img_0_data_stream_V_1_write : OUT STD_LOGIC;
    img_0_data_stream_V_2_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    img_0_data_stream_V_2_full_n : IN STD_LOGIC;
    img_0_data_stream_V_2_write : OUT STD_LOGIC );
end;


architecture behav of Loop_out_proc28 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv19_0 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000000";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv18_0 : STD_LOGIC_VECTOR (17 downto 0) := "000000000000000000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv17_0 : STD_LOGIC_VECTOR (16 downto 0) := "00000000000000000";
    constant ap_const_lv15_0 : STD_LOGIC_VECTOR (14 downto 0) := "000000000000000";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv35_0 : STD_LOGIC_VECTOR (34 downto 0) := "00000000000000000000000000000000000";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv19_75300 : STD_LOGIC_VECTOR (18 downto 0) := "1110101001100000000";
    constant ap_const_lv19_1 : STD_LOGIC_VECTOR (18 downto 0) := "0000000000000000001";
    constant ap_const_lv10_320 : STD_LOGIC_VECTOR (9 downto 0) := "1100100000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv7_0 : STD_LOGIC_VECTOR (6 downto 0) := "0000000";
    constant ap_const_lv17_1FFFF : STD_LOGIC_VECTOR (16 downto 0) := "11111111111111111";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv3_7 : STD_LOGIC_VECTOR (2 downto 0) := "111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv18_1FFFF : STD_LOGIC_VECTOR (17 downto 0) := "011111111111111111";
    constant ap_const_lv18_20000 : STD_LOGIC_VECTOR (17 downto 0) := "100000000000000000";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv7_40 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv9_1E0 : STD_LOGIC_VECTOR (8 downto 0) := "111100000";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv24_36 : STD_LOGIC_VECTOR (23 downto 0) := "000000000000000000110110";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal im_V_blk_n : STD_LOGIC;
    signal re_V_blk_n : STD_LOGIC;
    signal zoom_factor_V_blk_n : STD_LOGIC;
    signal img_0_data_stream_V_s_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal img_0_data_stream_V_1_blk_n : STD_LOGIC;
    signal img_0_data_stream_V_2_blk_n : STD_LOGIC;
    signal p_Val2_23_reg_2921 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal r_V_7_fu_375_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_7_reg_2926 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Result_2_fu_381_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_2_reg_2933 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_5_reg_2939 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_3_reg_2944 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_fu_415_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_reg_2949 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_fu_421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_reg_2954 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln728_fu_435_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln728_reg_2960 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_10_fu_451_p2 : STD_LOGIC_VECTOR (34 downto 0);
    signal r_V_10_reg_2965 : STD_LOGIC_VECTOR (34 downto 0);
    signal p_Result_10_fu_458_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_10_reg_2975 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_344_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_11_reg_2981 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_1_fu_474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_1_reg_2986 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_1_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_1_reg_2991 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_fu_486_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_reg_2997 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln26_fu_504_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal add_ln26_reg_3005 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal select_ln727_fu_516_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln727_reg_3010 : STD_LOGIC_VECTOR (9 downto 0);
    signal icmp_ln26_fu_498_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln26_fu_578_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln26_reg_3015 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_1_fu_628_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_1_reg_3020 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_11_reg_3026 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_6_fu_692_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_6_reg_3031 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_fu_781_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_reg_3037 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_fu_804_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_reg_3042 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_fu_822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_reg_3047 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_fu_827_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_reg_3052 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_13_fu_855_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal p_Val2_13_reg_3057 : STD_LOGIC_VECTOR (16 downto 0);
    signal imag_btm_V_fu_1040_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal imag_btm_V_reg_3062 : STD_LOGIC_VECTOR (17 downto 0);
    signal real_top_V_fu_1157_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal real_top_V_reg_3067 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal real_btm_V_fu_1186_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal real_btm_V_reg_3072 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_20_i_reg_3077 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln414_1_fu_1206_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_1_reg_3082 : STD_LOGIC_VECTOR (14 downto 0);
    signal r_V_8_fu_2874_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_8_reg_3087 : STD_LOGIC_VECTOR (35 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal trunc_ln414_fu_1215_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_reg_3092 : STD_LOGIC_VECTOR (14 downto 0);
    signal imag_top_V_fu_1268_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal imag_top_V_reg_3097 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_5_fu_1280_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_5_reg_3102 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal p_Val2_11_fu_1321_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_11_reg_3108 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_4_fu_1341_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_4_reg_3114 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_fu_1347_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_7_reg_3120 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_fu_1381_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_1_reg_3125 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_fu_1387_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_1_reg_3131 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_2_fu_1421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_2_reg_3136 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_11_fu_2881_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_11_reg_3142 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Result_13_reg_3149 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_2_fu_1440_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_2_reg_3156 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_106_i_i_i_reg_3161 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_107_i_i_i_reg_3166 : STD_LOGIC_VECTOR (2 downto 0);
    signal x0_V_fu_1539_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal x0_V_reg_3172 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal p_Val2_21_fu_1577_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_21_reg_3178 : STD_LOGIC_VECTOR (17 downto 0);
    signal and_ln781_3_fu_1661_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_3_reg_3184 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_7_fu_1679_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_7_reg_3189 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_6_fu_1690_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_6_reg_3194 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_3_fu_1708_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_3_reg_3199 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_9_fu_1713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_9_reg_3204 : STD_LOGIC_VECTOR (0 downto 0);
    signal y0_V_fu_1824_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal y0_V_reg_3209 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal sext_ln43_fu_1832_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln43_reg_3214 : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_2_fu_1836_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal rhs_V_2_reg_3219 : STD_LOGIC_VECTOR (19 downto 0);
    signal icmp_ln43_fu_1839_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln43_reg_3224 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal iter_fu_1845_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal iter_reg_3228 : STD_LOGIC_VECTOR (7 downto 0);
    signal icmp_ln1497_fu_1875_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1497_reg_3233 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_31_fu_1908_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_31_reg_3237 : STD_LOGIC_VECTOR (17 downto 0);
    signal overflow_6_fu_1949_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_6_reg_3242 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_5_fu_1973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_5_reg_3247 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_12_fu_1985_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln340_12_reg_3253 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_37_fu_2034_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_37_reg_3258 : STD_LOGIC_VECTOR (17 downto 0);
    signal overflow_7_fu_2075_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_7_reg_3264 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_6_fu_2099_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_6_reg_3270 : STD_LOGIC_VECTOR (0 downto 0);
    signal y_V_fu_2155_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal y_V_reg_3277 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal r_V_12_fu_2891_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_12_reg_3282 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Result_22_reg_3289 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_3_fu_2174_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_3_reg_3296 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_119_i_i_i_reg_3301 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_120_i_i_i_reg_3306 : STD_LOGIC_VECTOR (2 downto 0);
    signal ret_V_6_fu_2203_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_6_reg_3312 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_40_fu_2239_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_40_reg_3317 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal carry_11_fu_2259_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_11_reg_3323 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_24_fu_2265_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_24_reg_3329 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_5_fu_2278_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_5_reg_3334 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_4_fu_2283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_4_reg_3340 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_11_fu_2315_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_11_reg_3345 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_11_fu_2320_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_11_reg_3351 : STD_LOGIC_VECTOR (0 downto 0);
    signal r_V_13_fu_2901_p2 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_13_reg_3357 : STD_LOGIC_VECTOR (35 downto 0);
    signal p_Result_25_reg_3364 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_4_fu_2336_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_4_reg_3371 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_124_i_i_i_reg_3376 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_125_i_i_i_reg_3381 : STD_LOGIC_VECTOR (2 downto 0);
    signal r_V_14_fu_2911_p2 : STD_LOGIC_VECTOR (37 downto 0);
    signal r_V_14_reg_3387 : STD_LOGIC_VECTOR (37 downto 0);
    signal p_Result_28_reg_3394 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln414_5_fu_2367_p1 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln414_5_reg_3401 : STD_LOGIC_VECTOR (14 downto 0);
    signal p_Result_129_i_i_i_reg_3406 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_130_i_i_i_reg_3411 : STD_LOGIC_VECTOR (4 downto 0);
    signal p_Val2_43_fu_2418_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_43_reg_3417 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal carry_13_fu_2438_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_13_reg_3423 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_27_fu_2444_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_27_reg_3429 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_fu_2457_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_6_reg_3434 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_5_fu_2462_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_5_reg_3440 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_13_fu_2494_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_13_reg_3445 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_13_fu_2499_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_13_reg_3451 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_48_fu_2535_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_48_reg_3457 : STD_LOGIC_VECTOR (17 downto 0);
    signal carry_15_fu_2555_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_15_reg_3463 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_30_fu_2561_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_30_reg_3469 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_fu_2574_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_7_reg_3474 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_fu_2579_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_6_reg_3480 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_15_fu_2611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_15_reg_3485 : STD_LOGIC_VECTOR (0 downto 0);
    signal rsquare_V_fu_2688_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal isquare_V_fu_2767_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zsquare_V_fu_2853_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal col_fu_2861_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_state13 : BOOLEAN;
    signal indvar_flatten_i_reg_264 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_12_reg_275 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_s_reg_286 : STD_LOGIC_VECTOR (9 downto 0);
    signal p_Val2_26_reg_297 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_27_reg_308 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_32_reg_319 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_33_reg_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_fu_344_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal shl_ln_i_fu_351_p3 : STD_LOGIC_VECTOR (34 downto 0);
    signal shl_ln1118_1_i_fu_363_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal sext_ln1118_fu_359_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal sext_ln1118_1_fu_371_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal tmp_4_fu_407_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal rhs_V_fu_427_p3 : STD_LOGIC_VECTOR (32 downto 0);
    signal shl_ln1118_2_i_fu_439_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal sext_ln1118_2_fu_447_p1 : STD_LOGIC_VECTOR (34 downto 0);
    signal tmp_7_fu_466_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_fu_486_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln28_fu_510_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln26_1_fu_524_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln727_fu_530_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln727_1_fu_542_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_11_i_fu_534_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_13_i_fu_546_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal tmp_9_fu_562_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_8_fu_490_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln746_fu_586_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_2_i_fu_606_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal p_Result_s_fu_598_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_fu_616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_fu_622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln746_1_i_fu_590_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln1118_fu_636_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln1118_1_fu_648_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal trunc_ln1118_2_i_fu_640_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln1118_3_i_fu_652_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal add_ln1193_fu_660_p2 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln718_1_fu_674_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln414_1_fu_677_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln414_fu_683_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln415_1_fu_688_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_fu_697_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_fu_705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_84_i_i_i_fu_724_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_85_i_i_i_fu_739_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal carry_2_fu_711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_fu_748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_fu_754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_fu_733_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_fu_768_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_fu_760_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_4_fu_716_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_2_fu_787_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_fu_793_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_fu_773_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_1_fu_810_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_fu_816_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_1_fu_799_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_6_i_fu_833_p4 : STD_LOGIC_VECTOR (6 downto 0);
    signal select_ln727_2_fu_570_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_1_fu_843_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_3_fu_849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln727_1_fu_554_p3 : STD_LOGIC_VECTOR (16 downto 0);
    signal trunc_ln718_2_fu_863_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln414_4_fu_866_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_9_i_i_fu_877_p4 : STD_LOGIC_VECTOR (16 downto 0);
    signal and_ln414_1_fu_872_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_22_fu_894_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_3_fu_901_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_8_i_fu_919_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal carry_7_fu_907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_2_fu_928_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_2_fu_934_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_2_fu_912_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_2_fu_948_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_2_fu_940_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_5_fu_967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_3_fu_973_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_2_fu_953_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_2_fu_961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln786_4_fu_984_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_4_fu_990_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_2_fu_996_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_2_fu_1002_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_4_fu_979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_7_fu_1013_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_6_fu_1007_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_18_fu_886_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_8_fu_1018_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_6_fu_1024_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_2_fu_1032_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal shl_ln1118_3_i_fu_1048_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal shl_ln1118_4_i_fu_1059_p3 : STD_LOGIC_VECTOR (19 downto 0);
    signal zext_ln1118_fu_1055_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal zext_ln1118_1_fu_1066_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal r_V_6_fu_1070_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal tmp_18_i_fu_1076_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln708_2_i_fu_1086_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal trunc_ln718_fu_1098_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal tmp_4_i_i_fu_1102_p3 : STD_LOGIC_VECTOR (14 downto 0);
    signal icmp_ln414_fu_1109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln713_fu_1094_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln415_fu_1115_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_Val2_3_fu_1119_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal tmp_12_fu_1129_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_1_fu_1143_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_fu_1137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_fu_1151_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln415_fu_1125_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal or_ln340_1_fu_1165_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_2_fu_1169_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_fu_1174_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_fu_1180_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_9_fu_2866_p2 : STD_LOGIC_VECTOR (23 downto 0);
    signal icmp_ln414_3_fu_1225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_15_fu_1218_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_3_fu_1230_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_16_fu_1234_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_20_fu_1240_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_9_fu_1254_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_5_fu_1248_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_3_fu_1262_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ret_V_7_fu_1276_p2 : STD_LOGIC_VECTOR (35 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of ret_V_7_fu_1276_p2 : signal is "no";
    signal icmp_ln414_2_fu_1306_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_fu_1311_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_10_fu_1288_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_2_fu_1317_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_17_fu_1327_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_6_fu_1298_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_1_fu_1335_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_4_i_fu_1355_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_5_i_fu_1371_p4 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_19_fu_1393_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_1_fu_1365_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_2_fu_1401_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_1_fu_1407_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_1_fu_1413_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_1_fu_1461_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_3_fu_1470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_1_fu_1476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_4_fu_1481_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_1_fu_1466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_2_fu_1492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_1_fu_1497_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_1_fu_1503_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_2_fu_1486_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_4_fu_1514_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_3_fu_1508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_5_fu_1519_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_2_fu_1525_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_1_fu_1532_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal icmp_ln414_5_fu_1563_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_1_fu_1568_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_20_fu_1547_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_4_fu_1573_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_27_fu_1583_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_14_fu_1556_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_4_fu_1591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal carry_9_fu_1597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_ones_3_fu_1616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range1_all_zeros_3_fu_1621_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_29_fu_1634_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_3_fu_1611_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_3_fu_1641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_3_fu_1647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_3_fu_1626_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_15_fu_1603_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_6_fu_1667_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_4_fu_1673_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_3_fu_1653_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_5_fu_1696_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_3_fu_1702_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_5_fu_1684_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_10_fu_1719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_11_fu_1723_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_8_fu_1728_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_3_fu_1734_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Val2_22_fu_1740_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal lhs_V_fu_1748_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_8_fu_1752_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal p_Val2_25_fu_1765_p2 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_17_fu_1770_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_16_fu_1757_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_4_fu_1778_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_1_fu_1796_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_fu_1790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_4_fu_1784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_12_fu_1802_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_10_fu_1808_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_4_fu_1816_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal rhs_V_1_fu_1855_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_4_fu_1851_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_fu_1859_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal tmp_32_fu_1865_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal ret_V_9_fu_1881_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_2_fu_1891_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_10_fu_1895_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1192_fu_1887_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal p_Result_112_i_i_i_fu_1921_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_19_fu_1913_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_2_fu_1931_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_18_fu_1900_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_5_fu_1937_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_8_fu_1943_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_fu_1961_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_5_fu_1955_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_6_fu_1967_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_13_fu_1979_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sext_ln703_6_fu_1993_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ret_V_11_fu_1997_p2 : STD_LOGIC_VECTOR (18 downto 0);
    signal lhs_V_3_fu_2003_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal sext_ln703_8_fu_2007_p1 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_12_fu_2011_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal ret_V_13_fu_2021_p2 : STD_LOGIC_VECTOR (19 downto 0);
    signal trunc_ln1192_1_fu_2017_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_9_i_fu_2047_p4 : STD_LOGIC_VECTOR (1 downto 0);
    signal p_Result_21_fu_2039_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln785_3_fu_2057_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_20_fu_2026_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_6_fu_2063_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_9_fu_2069_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln786_1_fu_2087_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_6_fu_2081_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_7_fu_2093_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln340_2_fu_2105_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_14_fu_2110_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln388_5_fu_2115_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal xor_ln340_3_fu_2132_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_15_fu_2128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_16_fu_2137_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_14_fu_2142_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_6_fu_2149_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal x_V_fu_2121_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal sext_ln703_9_fu_2195_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal sext_ln703_10_fu_2199_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal icmp_ln414_6_fu_2225_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_2_fu_2230_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_39_fu_2209_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_5_fu_2235_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_40_fu_2245_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_23_fu_2218_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_5_fu_2253_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_42_fu_2288_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_4_fu_2273_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_4_fu_2295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_4_fu_2301_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_5_fu_2307_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_7_fu_2404_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_3_fu_2409_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_42_fu_2388_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_6_fu_2414_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_45_fu_2424_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_26_fu_2397_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_6_fu_2432_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_47_fu_2467_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_5_fu_2452_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_5_fu_2474_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_5_fu_2480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_6_fu_2486_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln414_8_fu_2521_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln700_4_fu_2526_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Val2_47_fu_2505_p4 : STD_LOGIC_VECTOR (17 downto 0);
    signal zext_ln415_7_fu_2531_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal tmp_50_fu_2541_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal p_Result_29_fu_2514_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln416_7_fu_2549_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_52_fu_2584_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal Range2_all_ones_6_fu_2569_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln779_6_fu_2591_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln779_6_fu_2597_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_ones_7_fu_2603_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal deleted_zeros_4_fu_2617_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_10_fu_2626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_7_fu_2632_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_4_fu_2622_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_8_fu_2642_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_7_fu_2647_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_7_fu_2653_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_8_fu_2637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_18_fu_2664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_17_fu_2658_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_19_fu_2668_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_16_fu_2674_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_7_fu_2681_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal deleted_zeros_5_fu_2696_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_12_fu_2705_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_8_fu_2711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_5_fu_2701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_9_fu_2721_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_8_fu_2726_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_8_fu_2732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_9_fu_2716_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_21_fu_2743_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_20_fu_2737_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_22_fu_2747_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_18_fu_2753_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_8_fu_2760_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal deleted_zeros_6_fu_2775_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_14_fu_2784_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln785_9_fu_2790_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln785_15_fu_2795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln781_6_fu_2780_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln786_10_fu_2806_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln786_9_fu_2811_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal underflow_9_fu_2817_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal overflow_10_fu_2800_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_24_fu_2828_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_23_fu_2822_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln340_25_fu_2833_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln340_20_fu_2839_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal select_ln388_9_fu_2846_p3 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_9_fu_2866_p0 : STD_LOGIC_VECTOR (16 downto 0);
    signal r_V_9_fu_2866_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal r_V_12_fu_2891_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_fu_2163_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_12_fu_2891_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_13_fu_2901_p0 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_2_fu_2326_p1 : STD_LOGIC_VECTOR (35 downto 0);
    signal r_V_13_fu_2901_p1 : STD_LOGIC_VECTOR (17 downto 0);
    signal r_V_14_fu_2911_p0 : STD_LOGIC_VECTOR (18 downto 0);
    signal r_V_4_fu_2357_p1 : STD_LOGIC_VECTOR (37 downto 0);
    signal r_V_14_fu_2911_p1 : STD_LOGIC_VECTOR (18 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal r_V_9_fu_2866_p00 : STD_LOGIC_VECTOR (23 downto 0);

    component video_mandelbrot_generator_mul_mul_17ns_7ns_24_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (16 downto 0);
        din1 : IN STD_LOGIC_VECTOR (6 downto 0);
        dout : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (17 downto 0);
        din1 : IN STD_LOGIC_VECTOR (17 downto 0);
        dout : OUT STD_LOGIC_VECTOR (35 downto 0) );
    end component;


    component video_mandelbrot_generator_mul_mul_19s_19s_38_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (18 downto 0);
        din1 : IN STD_LOGIC_VECTOR (18 downto 0);
        dout : OUT STD_LOGIC_VECTOR (37 downto 0) );
    end component;



begin
    video_mandelbrot_generator_mul_mul_17ns_7ns_24_1_1_U7 : component video_mandelbrot_generator_mul_mul_17ns_7ns_24_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 17,
        din1_WIDTH => 7,
        dout_WIDTH => 24)
    port map (
        din0 => r_V_9_fu_2866_p0,
        din1 => r_V_9_fu_2866_p1,
        dout => r_V_9_fu_2866_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U8 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => real_btm_V_reg_3072,
        din1 => real_top_V_reg_3067,
        dout => r_V_8_fu_2874_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U9 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => imag_top_V_reg_3097,
        din1 => imag_btm_V_reg_3062,
        dout => r_V_11_fu_2881_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U10 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => r_V_12_fu_2891_p0,
        din1 => r_V_12_fu_2891_p1,
        dout => r_V_12_fu_2891_p2);

    video_mandelbrot_generator_mul_mul_18s_18s_36_1_1_U11 : component video_mandelbrot_generator_mul_mul_18s_18s_36_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 18,
        din1_WIDTH => 18,
        dout_WIDTH => 36)
    port map (
        din0 => r_V_13_fu_2901_p0,
        din1 => r_V_13_fu_2901_p1,
        dout => r_V_13_fu_2901_p2);

    video_mandelbrot_generator_mul_mul_19s_19s_38_1_1_U12 : component video_mandelbrot_generator_mul_mul_19s_19s_38_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 19,
        din1_WIDTH => 19,
        dout_WIDTH => 38)
    port map (
        din0 => r_V_14_fu_2911_p0,
        din1 => r_V_14_fu_2911_p1,
        dout => r_V_14_fu_2911_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln26_fu_498_p2 = ap_const_lv1_1))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten_i_reg_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((img_0_data_stream_V_2_full_n = ap_const_logic_0) or (img_0_data_stream_V_1_full_n = ap_const_logic_0) or (img_0_data_stream_V_s_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                indvar_flatten_i_reg_264 <= add_ln26_reg_3005;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (zoom_factor_V_empty_n = ap_const_logic_0) or (re_V_empty_n = ap_const_logic_0) or (im_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                indvar_flatten_i_reg_264 <= ap_const_lv19_0;
            end if; 
        end if;
    end process;

    p_Val2_12_reg_275_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((img_0_data_stream_V_2_full_n = ap_const_logic_0) or (img_0_data_stream_V_1_full_n = ap_const_logic_0) or (img_0_data_stream_V_s_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                p_Val2_12_reg_275 <= select_ln26_reg_3015;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (zoom_factor_V_empty_n = ap_const_logic_0) or (re_V_empty_n = ap_const_logic_0) or (im_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_12_reg_275 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    p_Val2_26_reg_297_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln1497_reg_3233 = ap_const_lv1_0) and (icmp_ln43_reg_3224 = ap_const_lv1_0))) then 
                p_Val2_26_reg_297 <= rsquare_V_fu_2688_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                p_Val2_26_reg_297 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    p_Val2_27_reg_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln1497_reg_3233 = ap_const_lv1_0) and (icmp_ln43_reg_3224 = ap_const_lv1_0))) then 
                p_Val2_27_reg_308 <= isquare_V_fu_2767_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                p_Val2_27_reg_308 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    p_Val2_32_reg_319_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln1497_reg_3233 = ap_const_lv1_0) and (icmp_ln43_reg_3224 = ap_const_lv1_0))) then 
                p_Val2_32_reg_319 <= zsquare_V_fu_2853_p3;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                p_Val2_32_reg_319 <= ap_const_lv18_0;
            end if; 
        end if;
    end process;

    p_Val2_s_reg_286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((img_0_data_stream_V_2_full_n = ap_const_logic_0) or (img_0_data_stream_V_1_full_n = ap_const_logic_0) or (img_0_data_stream_V_s_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
                p_Val2_s_reg_286 <= col_fu_2861_p2;
            elsif ((not(((ap_done_reg = ap_const_logic_1) or (zoom_factor_V_empty_n = ap_const_logic_0) or (re_V_empty_n = ap_const_logic_0) or (im_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                p_Val2_s_reg_286 <= ap_const_lv10_0;
            end if; 
        end if;
    end process;

    tmp_33_reg_330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state12) and (icmp_ln1497_reg_3233 = ap_const_lv1_0) and (icmp_ln43_reg_3224 = ap_const_lv1_0))) then 
                tmp_33_reg_330 <= iter_reg_3228;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                tmp_33_reg_330 <= ap_const_lv8_0;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                Range1_all_ones_1_reg_3125 <= Range1_all_ones_1_fu_1381_p2;
                Range1_all_zeros_1_reg_3131 <= Range1_all_zeros_1_fu_1387_p2;
                and_ln786_2_reg_3136 <= and_ln786_2_fu_1421_p2;
                carry_4_reg_3114 <= carry_4_fu_1341_p2;
                p_Result_106_i_i_i_reg_3161 <= r_V_11_fu_2881_p2(35 downto 34);
                p_Result_107_i_i_i_reg_3166 <= r_V_11_fu_2881_p2(35 downto 33);
                p_Result_13_reg_3149 <= r_V_11_fu_2881_p2(35 downto 35);
                p_Result_5_reg_3102 <= ret_V_7_fu_1276_p2(35 downto 35);
                p_Result_7_reg_3120 <= p_Val2_11_fu_1321_p2(17 downto 17);
                p_Val2_11_reg_3108 <= p_Val2_11_fu_1321_p2;
                r_V_11_reg_3142 <= r_V_11_fu_2881_p2;
                trunc_ln414_2_reg_3156 <= trunc_ln414_2_fu_1440_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state10) and (icmp_ln1497_reg_3233 = ap_const_lv1_0) and (icmp_ln43_reg_3224 = ap_const_lv1_0))) then
                Range1_all_ones_5_reg_3334 <= Range1_all_ones_5_fu_2278_p2;
                Range1_all_zeros_4_reg_3340 <= Range1_all_zeros_4_fu_2283_p2;
                and_ln786_11_reg_3351 <= and_ln786_11_fu_2320_p2;
                carry_11_reg_3323 <= carry_11_fu_2259_p2;
                p_Result_124_i_i_i_reg_3376 <= r_V_13_fu_2901_p2(35 downto 34);
                p_Result_125_i_i_i_reg_3381 <= r_V_13_fu_2901_p2(35 downto 33);
                p_Result_129_i_i_i_reg_3406 <= r_V_14_fu_2911_p2(37 downto 34);
                p_Result_130_i_i_i_reg_3411 <= r_V_14_fu_2911_p2(37 downto 33);
                p_Result_24_reg_3329 <= p_Val2_40_fu_2239_p2(17 downto 17);
                p_Result_25_reg_3364 <= r_V_13_fu_2901_p2(35 downto 35);
                p_Result_28_reg_3394 <= r_V_14_fu_2911_p2(37 downto 37);
                p_Val2_40_reg_3317 <= p_Val2_40_fu_2239_p2;
                r_V_13_reg_3357 <= r_V_13_fu_2901_p2;
                r_V_14_reg_3387 <= r_V_14_fu_2911_p2;
                trunc_ln414_4_reg_3371 <= trunc_ln414_4_fu_2336_p1;
                trunc_ln414_5_reg_3401 <= trunc_ln414_5_fu_2367_p1;
                xor_ln785_11_reg_3345 <= xor_ln785_11_fu_2315_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state11) and (icmp_ln1497_reg_3233 = ap_const_lv1_0) and (icmp_ln43_reg_3224 = ap_const_lv1_0))) then
                Range1_all_ones_6_reg_3434 <= Range1_all_ones_6_fu_2457_p2;
                Range1_all_ones_7_reg_3474 <= Range1_all_ones_7_fu_2574_p2;
                Range1_all_zeros_5_reg_3440 <= Range1_all_zeros_5_fu_2462_p2;
                Range1_all_zeros_6_reg_3480 <= Range1_all_zeros_6_fu_2579_p2;
                and_ln786_13_reg_3451 <= and_ln786_13_fu_2499_p2;
                and_ln786_15_reg_3485 <= and_ln786_15_fu_2611_p2;
                carry_13_reg_3423 <= carry_13_fu_2438_p2;
                carry_15_reg_3463 <= carry_15_fu_2555_p2;
                p_Result_27_reg_3429 <= p_Val2_43_fu_2418_p2(17 downto 17);
                p_Result_30_reg_3469 <= p_Val2_48_fu_2535_p2(17 downto 17);
                p_Val2_43_reg_3417 <= p_Val2_43_fu_2418_p2;
                p_Val2_48_reg_3457 <= p_Val2_48_fu_2535_p2;
                xor_ln785_13_reg_3445 <= xor_ln785_13_fu_2494_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                add_ln26_reg_3005 <= add_ln26_fu_504_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                and_ln781_3_reg_3184 <= and_ln781_3_fu_1661_p2;
                and_ln786_6_reg_3194 <= and_ln786_6_fu_1690_p2;
                or_ln340_9_reg_3204 <= or_ln340_9_fu_1713_p2;
                p_Val2_21_reg_3178 <= p_Val2_21_fu_1577_p2;
                underflow_3_reg_3199 <= underflow_3_fu_1708_p2;
                x0_V_reg_3172 <= x0_V_fu_1539_p3;
                xor_ln785_7_reg_3189 <= xor_ln785_7_fu_1679_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln26_fu_498_p2 = ap_const_lv1_0))) then
                and_ln781_reg_3037 <= and_ln781_fu_781_p2;
                and_ln786_reg_3042 <= and_ln786_fu_804_p2;
                imag_btm_V_reg_3062 <= imag_btm_V_fu_1040_p3;
                or_ln340_reg_3052 <= or_ln340_fu_827_p2;
                p_Val2_13_reg_3057 <= p_Val2_13_fu_855_p3;
                p_Val2_1_reg_3020 <= p_Val2_1_fu_628_p3;
                p_Val2_6_reg_3031 <= p_Val2_6_fu_692_p2;
                select_ln26_reg_3015 <= select_ln26_fu_578_p3;
                select_ln727_reg_3010 <= select_ln727_fu_516_p3;
                tmp_11_reg_3026 <= add_ln1193_fu_660_p2(14 downto 14);
                underflow_reg_3047 <= underflow_fu_822_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln43_fu_1839_p2 = ap_const_lv1_0))) then
                icmp_ln1497_reg_3233 <= icmp_ln1497_fu_1875_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then
                icmp_ln43_reg_3224 <= icmp_ln43_fu_1839_p2;
                iter_reg_3228 <= iter_fu_1845_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                imag_top_V_reg_3097 <= imag_top_V_fu_1268_p3;
                r_V_8_reg_3087 <= r_V_8_fu_2874_p2;
                trunc_ln414_reg_3092 <= trunc_ln414_fu_1215_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln1497_fu_1875_p2 = ap_const_lv1_0) and (icmp_ln43_fu_1839_p2 = ap_const_lv1_0))) then
                overflow_6_reg_3242 <= overflow_6_fu_1949_p2;
                overflow_7_reg_3264 <= overflow_7_fu_2075_p2;
                p_Val2_31_reg_3237 <= p_Val2_31_fu_1908_p2;
                p_Val2_37_reg_3258 <= p_Val2_37_fu_2034_p2;
                select_ln340_12_reg_3253 <= select_ln340_12_fu_1985_p3;
                underflow_5_reg_3247 <= underflow_5_fu_1973_p2;
                underflow_6_reg_3270 <= underflow_6_fu_2099_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (zoom_factor_V_empty_n = ap_const_logic_0) or (re_V_empty_n = ap_const_logic_0) or (im_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                p_Result_10_reg_2975 <= r_V_10_fu_451_p2(34 downto 34);
                p_Result_11_reg_2981 <= grp_fu_344_p1(32 downto 32);
                p_Result_2_reg_2933 <= r_V_7_fu_375_p2(35 downto 35);
                p_Result_3_reg_2944 <= r_V_7_fu_375_p2(32 downto 32);
                p_Val2_23_reg_2921 <= im_V_dout;
                p_Val2_5_reg_2939 <= r_V_7_fu_375_p2(32 downto 15);
                    r_V_10_reg_2965(34 downto 16) <= r_V_10_fu_451_p2(34 downto 16);
                    r_V_7_reg_2926(35 downto 15) <= r_V_7_fu_375_p2(35 downto 15);
                sext_ln703_reg_2997 <= sext_ln703_fu_486_p1;
                    sext_ln728_reg_2960(35 downto 15) <= sext_ln728_fu_435_p1(35 downto 15);
                xor_ln779_1_reg_2986 <= xor_ln779_1_fu_474_p2;
                xor_ln779_reg_2949 <= xor_ln779_fu_415_p2;
                xor_ln785_1_reg_2991 <= xor_ln785_1_fu_480_p2;
                xor_ln785_reg_2954 <= xor_ln785_fu_421_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (icmp_ln1497_reg_3233 = ap_const_lv1_0) and (icmp_ln43_reg_3224 = ap_const_lv1_0))) then
                p_Result_119_i_i_i_reg_3301 <= r_V_12_fu_2891_p2(35 downto 34);
                p_Result_120_i_i_i_reg_3306 <= r_V_12_fu_2891_p2(35 downto 33);
                p_Result_22_reg_3289 <= r_V_12_fu_2891_p2(35 downto 35);
                r_V_12_reg_3282 <= r_V_12_fu_2891_p2;
                ret_V_6_reg_3312 <= ret_V_6_fu_2203_p2;
                trunc_ln414_3_reg_3296 <= trunc_ln414_3_fu_2174_p1;
                y_V_reg_3277 <= y_V_fu_2155_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                real_btm_V_reg_3072 <= real_btm_V_fu_1186_p3;
                real_top_V_reg_3067 <= real_top_V_fu_1157_p3;
                tmp_20_i_reg_3077 <= r_V_9_fu_2866_p2(23 downto 15);
                trunc_ln414_1_reg_3082 <= trunc_ln414_1_fu_1206_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                rhs_V_2_reg_3219 <= rhs_V_2_fu_1836_p1;
                sext_ln43_reg_3214 <= sext_ln43_fu_1832_p1;
                y0_V_reg_3209 <= y0_V_fu_1824_p3;
            end if;
        end if;
    end process;
    r_V_7_reg_2926(14 downto 0) <= "000000000000000";
    sext_ln728_reg_2960(14 downto 0) <= "000000000000000";
    r_V_10_reg_2965(15 downto 0) <= "0000000000000000";

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, im_V_empty_n, re_V_empty_n, zoom_factor_V_empty_n, img_0_data_stream_V_s_full_n, img_0_data_stream_V_1_full_n, img_0_data_stream_V_2_full_n, ap_CS_fsm_state13, ap_CS_fsm_state2, icmp_ln26_fu_498_p2, icmp_ln43_fu_1839_p2, ap_CS_fsm_state8, icmp_ln1497_fu_1875_p2)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (zoom_factor_V_empty_n = ap_const_logic_0) or (re_V_empty_n = ap_const_logic_0) or (im_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln26_fu_498_p2 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state8) and (icmp_ln1497_fu_1875_p2 = ap_const_lv1_0) and (icmp_ln43_fu_1839_p2 = ap_const_lv1_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state10;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state13 => 
                if ((not(((img_0_data_stream_V_2_full_n = ap_const_logic_0) or (img_0_data_stream_V_1_full_n = ap_const_logic_0) or (img_0_data_stream_V_s_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;
    Range1_all_ones_1_fu_1381_p2 <= "1" when (tmp_5_i_fu_1371_p4 = ap_const_lv3_7) else "0";
    Range1_all_ones_2_fu_928_p2 <= "1" when (tmp_8_i_fu_919_p4 = ap_const_lv2_3) else "0";
    Range1_all_ones_3_fu_1616_p2 <= "1" when (p_Result_107_i_i_i_reg_3166 = ap_const_lv3_7) else "0";
    Range1_all_ones_5_fu_2278_p2 <= "1" when (p_Result_120_i_i_i_reg_3306 = ap_const_lv3_7) else "0";
    Range1_all_ones_6_fu_2457_p2 <= "1" when (p_Result_125_i_i_i_reg_3381 = ap_const_lv3_7) else "0";
    Range1_all_ones_7_fu_2574_p2 <= "1" when (p_Result_130_i_i_i_reg_3411 = ap_const_lv5_1F) else "0";
    Range1_all_ones_fu_748_p2 <= "1" when (p_Result_85_i_i_i_fu_739_p4 = ap_const_lv3_7) else "0";
    Range1_all_zeros_1_fu_1387_p2 <= "1" when (tmp_5_i_fu_1371_p4 = ap_const_lv3_0) else "0";
    Range1_all_zeros_2_fu_934_p2 <= "1" when (tmp_8_i_fu_919_p4 = ap_const_lv2_0) else "0";
    Range1_all_zeros_3_fu_1621_p2 <= "1" when (p_Result_107_i_i_i_reg_3166 = ap_const_lv3_0) else "0";
    Range1_all_zeros_4_fu_2283_p2 <= "1" when (p_Result_120_i_i_i_reg_3306 = ap_const_lv3_0) else "0";
    Range1_all_zeros_5_fu_2462_p2 <= "1" when (p_Result_125_i_i_i_reg_3381 = ap_const_lv3_0) else "0";
    Range1_all_zeros_6_fu_2579_p2 <= "1" when (p_Result_130_i_i_i_reg_3411 = ap_const_lv5_0) else "0";
    Range1_all_zeros_fu_754_p2 <= "1" when (p_Result_85_i_i_i_fu_739_p4 = ap_const_lv3_0) else "0";
    Range2_all_ones_1_fu_1365_p2 <= "1" when (tmp_4_i_fu_1355_p4 = ap_const_lv2_3) else "0";
    Range2_all_ones_2_fu_912_p3 <= r_V_10_reg_2965(34 downto 34);
    Range2_all_ones_3_fu_1611_p2 <= "1" when (p_Result_106_i_i_i_reg_3161 = ap_const_lv2_3) else "0";
    Range2_all_ones_4_fu_2273_p2 <= "1" when (p_Result_119_i_i_i_reg_3301 = ap_const_lv2_3) else "0";
    Range2_all_ones_5_fu_2452_p2 <= "1" when (p_Result_124_i_i_i_reg_3376 = ap_const_lv2_3) else "0";
    Range2_all_ones_6_fu_2569_p2 <= "1" when (p_Result_129_i_i_i_reg_3406 = ap_const_lv4_F) else "0";
    Range2_all_ones_fu_733_p2 <= "1" when (p_Result_84_i_i_i_fu_724_p4 = ap_const_lv2_3) else "0";
    add_ln1193_fu_660_p2 <= std_logic_vector(unsigned(trunc_ln1118_2_i_fu_640_p3) + unsigned(trunc_ln1118_3_i_fu_652_p3));
    add_ln26_1_fu_524_p2 <= std_logic_vector(unsigned(p_Val2_12_reg_275) + unsigned(ap_const_lv10_1));
    add_ln26_fu_504_p2 <= std_logic_vector(unsigned(indvar_flatten_i_reg_264) + unsigned(ap_const_lv19_1));
    and_ln414_1_fu_872_p2 <= (p_Result_10_reg_2975 and icmp_ln414_4_fu_866_p2);
    and_ln414_fu_683_p2 <= (p_Result_2_reg_2933 and icmp_ln414_1_fu_677_p2);
    and_ln700_1_fu_1568_p2 <= (p_Result_13_reg_3149 and icmp_ln414_5_fu_1563_p2);
    and_ln700_2_fu_2230_p2 <= (p_Result_22_reg_3289 and icmp_ln414_6_fu_2225_p2);
    and_ln700_3_fu_2409_p2 <= (p_Result_25_reg_3364 and icmp_ln414_7_fu_2404_p2);
    and_ln700_4_fu_2526_p2 <= (p_Result_28_reg_3394 and icmp_ln414_8_fu_2521_p2);
    and_ln700_fu_1311_p2 <= (p_Result_5_fu_1280_p3 and icmp_ln414_2_fu_1306_p2);
    and_ln779_1_fu_1407_p2 <= (xor_ln779_2_fu_1401_p2 and Range2_all_ones_1_fu_1365_p2);
    and_ln779_2_fu_948_p2 <= (xor_ln779_1_reg_2986 and Range2_all_ones_2_fu_912_p3);
    and_ln779_3_fu_1647_p2 <= (xor_ln779_3_fu_1641_p2 and Range2_all_ones_3_fu_1611_p2);
    and_ln779_4_fu_2301_p2 <= (xor_ln779_4_fu_2295_p2 and Range2_all_ones_4_fu_2273_p2);
    and_ln779_5_fu_2480_p2 <= (xor_ln779_5_fu_2474_p2 and Range2_all_ones_5_fu_2452_p2);
    and_ln779_6_fu_2597_p2 <= (xor_ln779_6_fu_2591_p2 and Range2_all_ones_6_fu_2569_p2);
    and_ln779_fu_768_p2 <= (xor_ln779_reg_2949 and Range2_all_ones_fu_733_p2);
    and_ln781_1_fu_1466_p2 <= (carry_4_reg_3114 and Range1_all_ones_1_reg_3125);
    and_ln781_2_fu_961_p2 <= (carry_7_fu_907_p2 and Range1_all_ones_2_fu_928_p2);
    and_ln781_3_fu_1661_p2 <= (carry_9_fu_1597_p2 and Range1_all_ones_3_fu_1616_p2);
    and_ln781_4_fu_2622_p2 <= (carry_11_reg_3323 and Range1_all_ones_5_reg_3334);
    and_ln781_5_fu_2701_p2 <= (carry_13_reg_3423 and Range1_all_ones_6_reg_3434);
    and_ln781_6_fu_2780_p2 <= (carry_15_reg_3463 and Range1_all_ones_7_reg_3474);
    and_ln781_fu_781_p2 <= (carry_2_fu_711_p2 and Range1_all_ones_fu_748_p2);
    and_ln786_11_fu_2320_p2 <= (p_Result_24_fu_2265_p3 and deleted_ones_5_fu_2307_p3);
    and_ln786_13_fu_2499_p2 <= (p_Result_27_fu_2444_p3 and deleted_ones_6_fu_2486_p3);
    and_ln786_15_fu_2611_p2 <= (p_Result_30_fu_2561_p3 and deleted_ones_7_fu_2603_p3);
    and_ln786_2_fu_1421_p2 <= (p_Result_7_fu_1347_p3 and deleted_ones_1_fu_1413_p3);
    and_ln786_4_fu_984_p2 <= (grp_fu_344_p3 and deleted_ones_2_fu_953_p3);
    and_ln786_6_fu_1690_p2 <= (p_Result_15_fu_1603_p3 and deleted_ones_3_fu_1653_p3);
    and_ln786_fu_804_p2 <= (p_Result_4_fu_716_p3 and deleted_ones_fu_773_p3);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_block_state1_assign_proc : process(real_start, ap_done_reg, im_V_empty_n, re_V_empty_n, zoom_factor_V_empty_n)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (zoom_factor_V_empty_n = ap_const_logic_0) or (re_V_empty_n = ap_const_logic_0) or (im_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state13_assign_proc : process(img_0_data_stream_V_s_full_n, img_0_data_stream_V_1_full_n, img_0_data_stream_V_2_full_n)
    begin
                ap_block_state13 <= ((img_0_data_stream_V_2_full_n = ap_const_logic_0) or (img_0_data_stream_V_1_full_n = ap_const_logic_0) or (img_0_data_stream_V_s_full_n = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state2, icmp_ln26_fu_498_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln26_fu_498_p2 = ap_const_lv1_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((real_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    carry_11_fu_2259_p2 <= (xor_ln416_5_fu_2253_p2 and p_Result_23_fu_2218_p3);
    carry_13_fu_2438_p2 <= (xor_ln416_6_fu_2432_p2 and p_Result_26_fu_2397_p3);
    carry_15_fu_2555_p2 <= (xor_ln416_7_fu_2549_p2 and p_Result_29_fu_2514_p3);
    carry_2_fu_711_p2 <= (xor_ln416_fu_705_p2 and p_Result_3_reg_2944);
    carry_4_fu_1341_p2 <= (xor_ln416_1_fu_1335_p2 and p_Result_6_fu_1298_p3);
    carry_5_fu_1248_p2 <= (tmp_20_fu_1240_p3 xor ap_const_lv1_1);
    carry_7_fu_907_p2 <= (xor_ln416_3_fu_901_p2 and p_Result_11_reg_2981);
    carry_9_fu_1597_p2 <= (xor_ln416_4_fu_1591_p2 and p_Result_14_fu_1556_p3);
    carry_fu_1137_p2 <= (tmp_12_fu_1129_p3 xor ap_const_lv1_1);
    col_fu_2861_p2 <= std_logic_vector(unsigned(select_ln727_reg_3010) + unsigned(ap_const_lv10_1));
    deleted_ones_1_fu_1413_p3 <= 
        and_ln779_1_fu_1407_p2 when (carry_4_fu_1341_p2(0) = '1') else 
        Range1_all_ones_1_fu_1381_p2;
    deleted_ones_2_fu_953_p3 <= 
        and_ln779_2_fu_948_p2 when (carry_7_fu_907_p2(0) = '1') else 
        Range1_all_ones_2_fu_928_p2;
    deleted_ones_3_fu_1653_p3 <= 
        and_ln779_3_fu_1647_p2 when (carry_9_fu_1597_p2(0) = '1') else 
        Range1_all_ones_3_fu_1616_p2;
    deleted_ones_5_fu_2307_p3 <= 
        and_ln779_4_fu_2301_p2 when (carry_11_fu_2259_p2(0) = '1') else 
        Range1_all_ones_5_fu_2278_p2;
    deleted_ones_6_fu_2486_p3 <= 
        and_ln779_5_fu_2480_p2 when (carry_13_fu_2438_p2(0) = '1') else 
        Range1_all_ones_6_fu_2457_p2;
    deleted_ones_7_fu_2603_p3 <= 
        and_ln779_6_fu_2597_p2 when (carry_15_fu_2555_p2(0) = '1') else 
        Range1_all_ones_7_fu_2574_p2;
    deleted_ones_fu_773_p3 <= 
        and_ln779_fu_768_p2 when (carry_2_fu_711_p2(0) = '1') else 
        Range1_all_ones_fu_748_p2;
    deleted_zeros_1_fu_1461_p3 <= 
        Range1_all_ones_1_reg_3125 when (carry_4_reg_3114(0) = '1') else 
        Range1_all_zeros_1_reg_3131;
    deleted_zeros_2_fu_940_p3 <= 
        Range1_all_ones_2_fu_928_p2 when (carry_7_fu_907_p2(0) = '1') else 
        Range1_all_zeros_2_fu_934_p2;
    deleted_zeros_3_fu_1626_p3 <= 
        Range1_all_ones_3_fu_1616_p2 when (carry_9_fu_1597_p2(0) = '1') else 
        Range1_all_zeros_3_fu_1621_p2;
    deleted_zeros_4_fu_2617_p3 <= 
        Range1_all_ones_5_reg_3334 when (carry_11_reg_3323(0) = '1') else 
        Range1_all_zeros_4_reg_3340;
    deleted_zeros_5_fu_2696_p3 <= 
        Range1_all_ones_6_reg_3434 when (carry_13_reg_3423(0) = '1') else 
        Range1_all_zeros_5_reg_3440;
    deleted_zeros_6_fu_2775_p3 <= 
        Range1_all_ones_7_reg_3474 when (carry_15_reg_3463(0) = '1') else 
        Range1_all_zeros_6_reg_3480;
    deleted_zeros_fu_760_p3 <= 
        Range1_all_ones_fu_748_p2 when (carry_2_fu_711_p2(0) = '1') else 
        Range1_all_zeros_fu_754_p2;

    grp_fu_344_p1_assign_proc : process(ap_CS_fsm_state1, r_V_10_fu_451_p2, r_V_10_reg_2965, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            grp_fu_344_p1 <= r_V_10_reg_2965;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            grp_fu_344_p1 <= r_V_10_fu_451_p2;
        else 
            grp_fu_344_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_344_p3 <= grp_fu_344_p1(32 downto 32);
    icmp_ln1497_fu_1875_p2 <= "1" when (tmp_32_fu_1865_p4 = ap_const_lv2_1) else "0";
    icmp_ln26_fu_498_p2 <= "1" when (indvar_flatten_i_reg_264 = ap_const_lv19_75300) else "0";
    icmp_ln28_fu_510_p2 <= "1" when (p_Val2_s_reg_286 = ap_const_lv10_320) else "0";
    icmp_ln414_1_fu_677_p2 <= "0" when (trunc_ln718_1_fu_674_p1 = ap_const_lv14_0) else "1";
    icmp_ln414_2_fu_1306_p2 <= "0" when (trunc_ln414_reg_3092 = ap_const_lv15_0) else "1";
    icmp_ln414_3_fu_1225_p2 <= "0" when (trunc_ln414_1_reg_3082 = ap_const_lv15_0) else "1";
    icmp_ln414_4_fu_866_p2 <= "0" when (trunc_ln718_2_fu_863_p1 = ap_const_lv14_0) else "1";
    icmp_ln414_5_fu_1563_p2 <= "0" when (trunc_ln414_2_reg_3156 = ap_const_lv15_0) else "1";
    icmp_ln414_6_fu_2225_p2 <= "0" when (trunc_ln414_3_reg_3296 = ap_const_lv15_0) else "1";
    icmp_ln414_7_fu_2404_p2 <= "0" when (trunc_ln414_4_reg_3371 = ap_const_lv15_0) else "1";
    icmp_ln414_8_fu_2521_p2 <= "0" when (trunc_ln414_5_reg_3401 = ap_const_lv15_0) else "1";
    icmp_ln414_fu_1109_p2 <= "0" when (tmp_4_i_i_fu_1102_p3 = ap_const_lv15_0) else "1";
    icmp_ln43_fu_1839_p2 <= "1" when (tmp_33_reg_330 = ap_const_lv8_FF) else "0";
    icmp_ln785_1_fu_843_p2 <= "0" when (tmp_6_i_fu_833_p4 = ap_const_lv7_0) else "1";
    icmp_ln785_2_fu_1931_p2 <= "0" when (p_Result_112_i_i_i_fu_1921_p4 = ap_const_lv2_0) else "1";
    icmp_ln785_3_fu_2057_p2 <= "0" when (tmp_9_i_fu_2047_p4 = ap_const_lv2_0) else "1";
    icmp_ln785_fu_616_p2 <= "0" when (tmp_2_i_fu_606_p4 = ap_const_lv7_0) else "1";
    icmp_ln786_1_fu_2087_p2 <= "0" when (tmp_9_i_fu_2047_p4 = ap_const_lv2_3) else "1";
    icmp_ln786_fu_1961_p2 <= "0" when (p_Result_112_i_i_i_fu_1921_p4 = ap_const_lv2_3) else "1";

    im_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, im_V_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_V_blk_n <= im_V_empty_n;
        else 
            im_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    im_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, im_V_empty_n, re_V_empty_n, zoom_factor_V_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (zoom_factor_V_empty_n = ap_const_logic_0) or (re_V_empty_n = ap_const_logic_0) or (im_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            im_V_read <= ap_const_logic_1;
        else 
            im_V_read <= ap_const_logic_0;
        end if; 
    end process;

    imag_btm_V_fu_1040_p3 <= 
        select_ln340_6_fu_1024_p3 when (or_ln340_8_fu_1018_p2(0) = '1') else 
        select_ln388_2_fu_1032_p3;
    imag_top_V_fu_1268_p3 <= 
        p_Val2_16_fu_1234_p2 when (or_ln786_3_fu_1262_p2(0) = '1') else 
        ap_const_lv18_20000;

    img_0_data_stream_V_1_blk_n_assign_proc : process(img_0_data_stream_V_1_full_n, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            img_0_data_stream_V_1_blk_n <= img_0_data_stream_V_1_full_n;
        else 
            img_0_data_stream_V_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_0_data_stream_V_1_din <= tmp_33_reg_330;

    img_0_data_stream_V_1_write_assign_proc : process(img_0_data_stream_V_s_full_n, img_0_data_stream_V_1_full_n, img_0_data_stream_V_2_full_n, ap_CS_fsm_state13)
    begin
        if ((not(((img_0_data_stream_V_2_full_n = ap_const_logic_0) or (img_0_data_stream_V_1_full_n = ap_const_logic_0) or (img_0_data_stream_V_s_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            img_0_data_stream_V_1_write <= ap_const_logic_1;
        else 
            img_0_data_stream_V_1_write <= ap_const_logic_0;
        end if; 
    end process;


    img_0_data_stream_V_2_blk_n_assign_proc : process(img_0_data_stream_V_2_full_n, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            img_0_data_stream_V_2_blk_n <= img_0_data_stream_V_2_full_n;
        else 
            img_0_data_stream_V_2_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_0_data_stream_V_2_din <= tmp_33_reg_330;

    img_0_data_stream_V_2_write_assign_proc : process(img_0_data_stream_V_s_full_n, img_0_data_stream_V_1_full_n, img_0_data_stream_V_2_full_n, ap_CS_fsm_state13)
    begin
        if ((not(((img_0_data_stream_V_2_full_n = ap_const_logic_0) or (img_0_data_stream_V_1_full_n = ap_const_logic_0) or (img_0_data_stream_V_s_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            img_0_data_stream_V_2_write <= ap_const_logic_1;
        else 
            img_0_data_stream_V_2_write <= ap_const_logic_0;
        end if; 
    end process;


    img_0_data_stream_V_s_blk_n_assign_proc : process(img_0_data_stream_V_s_full_n, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            img_0_data_stream_V_s_blk_n <= img_0_data_stream_V_s_full_n;
        else 
            img_0_data_stream_V_s_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    img_0_data_stream_V_s_din <= ap_const_lv8_FF;

    img_0_data_stream_V_s_write_assign_proc : process(img_0_data_stream_V_s_full_n, img_0_data_stream_V_1_full_n, img_0_data_stream_V_2_full_n, ap_CS_fsm_state13)
    begin
        if ((not(((img_0_data_stream_V_2_full_n = ap_const_logic_0) or (img_0_data_stream_V_1_full_n = ap_const_logic_0) or (img_0_data_stream_V_s_full_n = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            img_0_data_stream_V_s_write <= ap_const_logic_1;
        else 
            img_0_data_stream_V_s_write <= ap_const_logic_0;
        end if; 
    end process;


    internal_ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln26_fu_498_p2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (icmp_ln26_fu_498_p2 = ap_const_lv1_1))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    isquare_V_fu_2767_p3 <= 
        select_ln340_18_fu_2753_p3 when (or_ln340_22_fu_2747_p2(0) = '1') else 
        select_ln388_8_fu_2760_p3;
    iter_fu_1845_p2 <= std_logic_vector(unsigned(tmp_33_reg_330) + unsigned(ap_const_lv8_1));
        lhs_V_2_fu_1891_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_9_fu_1881_p2),20));

        lhs_V_3_fu_2003_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_11_fu_1997_p2),20));

        lhs_V_4_fu_1851_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_26_reg_297),19));

        lhs_V_fu_1748_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_22_fu_1740_p3),19));

    or_ln340_10_fu_1719_p2 <= (xor_ln785_7_reg_3189 or and_ln786_6_reg_3194);
    or_ln340_11_fu_1723_p2 <= (or_ln340_10_fu_1719_p2 or and_ln781_3_reg_3184);
    or_ln340_12_fu_1802_p2 <= (xor_ln340_1_fu_1796_p2 or p_Result_17_fu_1770_p3);
    or_ln340_13_fu_1979_p2 <= (underflow_5_fu_1973_p2 or overflow_6_fu_1949_p2);
    or_ln340_14_fu_2110_p2 <= (xor_ln340_2_fu_2105_p2 or overflow_6_reg_3242);
    or_ln340_15_fu_2128_p2 <= (underflow_6_reg_3270 or overflow_7_reg_3264);
    or_ln340_16_fu_2137_p2 <= (xor_ln340_3_fu_2132_p2 or overflow_7_reg_3264);
    or_ln340_17_fu_2658_p2 <= (underflow_7_fu_2653_p2 or overflow_8_fu_2637_p2);
    or_ln340_18_fu_2664_p2 <= (xor_ln785_11_reg_3345 or and_ln786_11_reg_3351);
    or_ln340_19_fu_2668_p2 <= (or_ln340_18_fu_2664_p2 or and_ln781_4_fu_2622_p2);
    or_ln340_1_fu_1165_p2 <= (xor_ln785_reg_2954 or and_ln786_reg_3042);
    or_ln340_20_fu_2737_p2 <= (underflow_8_fu_2732_p2 or overflow_9_fu_2716_p2);
    or_ln340_21_fu_2743_p2 <= (xor_ln785_13_reg_3445 or and_ln786_13_reg_3451);
    or_ln340_22_fu_2747_p2 <= (or_ln340_21_fu_2743_p2 or and_ln781_5_fu_2701_p2);
    or_ln340_23_fu_2822_p2 <= (underflow_9_fu_2817_p2 or overflow_10_fu_2800_p2);
    or_ln340_24_fu_2828_p2 <= (xor_ln785_15_fu_2795_p2 or and_ln786_15_reg_3485);
    or_ln340_25_fu_2833_p2 <= (or_ln340_24_fu_2828_p2 or and_ln781_6_fu_2780_p2);
    or_ln340_2_fu_1169_p2 <= (or_ln340_1_fu_1165_p2 or and_ln781_reg_3037);
    or_ln340_3_fu_1508_p2 <= (underflow_1_fu_1503_p2 or overflow_2_fu_1486_p2);
    or_ln340_4_fu_1514_p2 <= (xor_ln785_4_fu_1481_p2 or and_ln786_2_reg_3136);
    or_ln340_5_fu_1519_p2 <= (or_ln340_4_fu_1514_p2 or and_ln781_1_fu_1466_p2);
    or_ln340_6_fu_1007_p2 <= (underflow_2_fu_1002_p2 or overflow_4_fu_979_p2);
    or_ln340_7_fu_1013_p2 <= (xor_ln785_1_reg_2991 or and_ln786_4_fu_984_p2);
    or_ln340_8_fu_1018_p2 <= (or_ln340_7_fu_1013_p2 or and_ln781_2_fu_961_p2);
    or_ln340_9_fu_1713_p2 <= (underflow_3_fu_1708_p2 or overflow_5_fu_1684_p2);
    or_ln340_fu_827_p2 <= (underflow_fu_822_p2 or overflow_1_fu_799_p2);
    or_ln785_1_fu_1476_p2 <= (xor_ln785_3_fu_1470_p2 or p_Result_7_reg_3120);
    or_ln785_3_fu_973_p2 <= (xor_ln785_5_fu_967_p2 or grp_fu_344_p3);
    or_ln785_4_fu_1673_p2 <= (xor_ln785_6_fu_1667_p2 or p_Result_15_fu_1603_p3);
    or_ln785_5_fu_1937_p2 <= (p_Result_19_fu_1913_p3 or icmp_ln785_2_fu_1931_p2);
    or_ln785_6_fu_2063_p2 <= (p_Result_21_fu_2039_p3 or icmp_ln785_3_fu_2057_p2);
    or_ln785_7_fu_2632_p2 <= (xor_ln785_10_fu_2626_p2 or p_Result_24_reg_3329);
    or_ln785_8_fu_2711_p2 <= (xor_ln785_12_fu_2705_p2 or p_Result_27_reg_3429);
    or_ln785_9_fu_2790_p2 <= (xor_ln785_14_fu_2784_p2 or p_Result_30_reg_3469);
    or_ln785_fu_793_p2 <= (xor_ln785_2_fu_787_p2 or p_Result_4_fu_716_p3);
    or_ln786_10_fu_2806_p2 <= (and_ln786_15_reg_3485 or and_ln781_6_fu_2780_p2);
    or_ln786_1_fu_810_p2 <= (and_ln786_fu_804_p2 or and_ln781_fu_781_p2);
    or_ln786_2_fu_1492_p2 <= (and_ln786_2_reg_3136 or and_ln781_1_fu_1466_p2);
    or_ln786_3_fu_1262_p2 <= (p_Result_9_fu_1254_p3 or carry_5_fu_1248_p2);
    or_ln786_4_fu_990_p2 <= (and_ln786_4_fu_984_p2 or and_ln781_2_fu_961_p2);
    or_ln786_5_fu_1696_p2 <= (and_ln786_6_fu_1690_p2 or and_ln781_3_fu_1661_p2);
    or_ln786_6_fu_1967_p2 <= (xor_ln786_5_fu_1955_p2 or icmp_ln786_fu_1961_p2);
    or_ln786_7_fu_2093_p2 <= (xor_ln786_6_fu_2081_p2 or icmp_ln786_1_fu_2087_p2);
    or_ln786_8_fu_2642_p2 <= (and_ln786_11_reg_3351 or and_ln781_4_fu_2622_p2);
    or_ln786_9_fu_2721_p2 <= (and_ln786_13_reg_3451 or and_ln781_5_fu_2701_p2);
    or_ln786_fu_1151_p2 <= (p_Result_1_fu_1143_p3 or carry_fu_1137_p2);
    overflow_10_fu_2800_p2 <= (xor_ln785_15_fu_2795_p2 and or_ln785_9_fu_2790_p2);
    overflow_1_fu_799_p2 <= (xor_ln785_reg_2954 and or_ln785_fu_793_p2);
    overflow_2_fu_1486_p2 <= (xor_ln785_4_fu_1481_p2 and or_ln785_1_fu_1476_p2);
    overflow_3_fu_849_p2 <= (select_ln727_2_fu_570_p3 or icmp_ln785_1_fu_843_p2);
    overflow_4_fu_979_p2 <= (xor_ln785_1_reg_2991 and or_ln785_3_fu_973_p2);
    overflow_5_fu_1684_p2 <= (xor_ln785_7_fu_1679_p2 and or_ln785_4_fu_1673_p2);
    overflow_6_fu_1949_p2 <= (xor_ln785_8_fu_1943_p2 and or_ln785_5_fu_1937_p2);
    overflow_7_fu_2075_p2 <= (xor_ln785_9_fu_2069_p2 and or_ln785_6_fu_2063_p2);
    overflow_8_fu_2637_p2 <= (xor_ln785_11_reg_3345 and or_ln785_7_fu_2632_p2);
    overflow_9_fu_2716_p2 <= (xor_ln785_13_reg_3445 and or_ln785_8_fu_2711_p2);
    overflow_fu_622_p2 <= (p_Result_s_fu_598_p3 or icmp_ln785_fu_616_p2);
    p_Result_10_fu_458_p3 <= r_V_10_fu_451_p2(34 downto 34);
    p_Result_112_i_i_i_fu_1921_p4 <= ret_V_10_fu_1895_p2(19 downto 18);
    p_Result_14_fu_1556_p3 <= r_V_11_reg_3142(32 downto 32);
    p_Result_15_fu_1603_p3 <= p_Val2_21_fu_1577_p2(17 downto 17);
    p_Result_16_fu_1757_p3 <= ret_V_8_fu_1752_p2(18 downto 18);
    p_Result_17_fu_1770_p3 <= p_Val2_25_fu_1765_p2(17 downto 17);
    p_Result_18_fu_1900_p3 <= ret_V_10_fu_1895_p2(19 downto 19);
    p_Result_19_fu_1913_p3 <= p_Val2_31_fu_1908_p2(17 downto 17);
    p_Result_1_fu_1143_p3 <= p_Val2_3_fu_1119_p2(15 downto 15);
    p_Result_20_fu_2026_p3 <= ret_V_13_fu_2021_p2(19 downto 19);
    p_Result_21_fu_2039_p3 <= p_Val2_37_fu_2034_p2(17 downto 17);
    p_Result_23_fu_2218_p3 <= r_V_12_reg_3282(32 downto 32);
    p_Result_24_fu_2265_p3 <= p_Val2_40_fu_2239_p2(17 downto 17);
    p_Result_26_fu_2397_p3 <= r_V_13_reg_3357(32 downto 32);
    p_Result_27_fu_2444_p3 <= p_Val2_43_fu_2418_p2(17 downto 17);
    p_Result_29_fu_2514_p3 <= r_V_14_reg_3387(32 downto 32);
    p_Result_2_fu_381_p3 <= r_V_7_fu_375_p2(35 downto 35);
    p_Result_30_fu_2561_p3 <= p_Val2_48_fu_2535_p2(17 downto 17);
    p_Result_4_fu_716_p3 <= p_Val2_6_fu_692_p2(17 downto 17);
    p_Result_5_fu_1280_p3 <= ret_V_7_fu_1276_p2(35 downto 35);
    p_Result_6_fu_1298_p3 <= ret_V_7_fu_1276_p2(32 downto 32);
    p_Result_7_fu_1347_p3 <= p_Val2_11_fu_1321_p2(17 downto 17);
    p_Result_84_i_i_i_fu_724_p4 <= r_V_7_reg_2926(35 downto 34);
    p_Result_85_i_i_i_fu_739_p4 <= r_V_7_reg_2926(35 downto 33);
    p_Result_8_fu_490_p3 <= p_Val2_12_reg_275(2 downto 2);
    p_Result_9_fu_1254_p3 <= p_Val2_16_fu_1234_p2(17 downto 17);
    p_Result_s_fu_598_p3 <= select_ln727_fu_516_p3(2 downto 2);
    p_Val2_10_fu_1288_p4 <= ret_V_7_fu_1276_p2(32 downto 15);
    p_Val2_11_fu_1321_p2 <= std_logic_vector(unsigned(p_Val2_10_fu_1288_p4) + unsigned(zext_ln415_2_fu_1317_p1));
    p_Val2_13_fu_855_p3 <= 
        ap_const_lv17_1FFFF when (overflow_3_fu_849_p2(0) = '1') else 
        select_ln727_1_fu_554_p3;
    p_Val2_15_fu_1218_p3 <= (ap_const_lv9_1E0 & tmp_20_i_reg_3077);
    p_Val2_16_fu_1234_p2 <= std_logic_vector(unsigned(p_Val2_15_fu_1218_p3) + unsigned(zext_ln415_3_fu_1230_p1));
    p_Val2_18_fu_886_p3 <= (tmp_9_i_i_fu_877_p4 & and_ln414_1_fu_872_p2);
    p_Val2_1_fu_628_p3 <= 
        ap_const_lv17_1FFFF when (overflow_fu_622_p2(0) = '1') else 
        trunc_ln746_1_i_fu_590_p3;
    p_Val2_20_fu_1547_p4 <= r_V_11_reg_3142(32 downto 15);
    p_Val2_21_fu_1577_p2 <= std_logic_vector(unsigned(p_Val2_20_fu_1547_p4) + unsigned(zext_ln415_4_fu_1573_p1));
    p_Val2_22_fu_1740_p3 <= 
        select_ln340_8_fu_1728_p3 when (or_ln340_11_fu_1723_p2(0) = '1') else 
        select_ln388_3_fu_1734_p3;
    p_Val2_25_fu_1765_p2 <= std_logic_vector(signed(p_Val2_22_fu_1740_p3) + signed(p_Val2_23_reg_2921));
    p_Val2_31_fu_1908_p2 <= std_logic_vector(signed(x0_V_reg_3172) + signed(trunc_ln1192_fu_1887_p1));
    p_Val2_37_fu_2034_p2 <= std_logic_vector(unsigned(trunc_ln1192_1_fu_2017_p1) + unsigned(y0_V_reg_3209));
    p_Val2_39_fu_2209_p4 <= r_V_12_reg_3282(32 downto 15);
    p_Val2_3_fu_1119_p2 <= std_logic_vector(signed(sext_ln713_fu_1094_p1) + signed(zext_ln415_fu_1115_p1));
    p_Val2_40_fu_2239_p2 <= std_logic_vector(unsigned(p_Val2_39_fu_2209_p4) + unsigned(zext_ln415_5_fu_2235_p1));
    p_Val2_42_fu_2388_p4 <= r_V_13_reg_3357(32 downto 15);
    p_Val2_43_fu_2418_p2 <= std_logic_vector(unsigned(p_Val2_42_fu_2388_p4) + unsigned(zext_ln415_6_fu_2414_p1));
    p_Val2_47_fu_2505_p4 <= r_V_14_reg_3387(32 downto 15);
    p_Val2_48_fu_2535_p2 <= std_logic_vector(unsigned(p_Val2_47_fu_2505_p4) + unsigned(zext_ln415_7_fu_2531_p1));
    p_Val2_6_fu_692_p2 <= std_logic_vector(unsigned(p_Val2_5_reg_2939) + unsigned(zext_ln415_1_fu_688_p1));
    r_V_10_fu_451_p2 <= std_logic_vector(unsigned(ap_const_lv35_0) - unsigned(sext_ln1118_2_fu_447_p1));
    r_V_12_fu_2891_p0 <= r_V_fu_2163_p1(18 - 1 downto 0);
    r_V_12_fu_2891_p1 <= r_V_fu_2163_p1(18 - 1 downto 0);
    r_V_13_fu_2901_p0 <= r_V_2_fu_2326_p1(18 - 1 downto 0);
    r_V_13_fu_2901_p1 <= r_V_2_fu_2326_p1(18 - 1 downto 0);
    r_V_14_fu_2911_p0 <= r_V_4_fu_2357_p1(19 - 1 downto 0);
    r_V_14_fu_2911_p1 <= r_V_4_fu_2357_p1(19 - 1 downto 0);
        r_V_2_fu_2326_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_V_reg_3277),36));

        r_V_4_fu_2357_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(ret_V_6_reg_3312),38));

    r_V_6_fu_1070_p2 <= std_logic_vector(unsigned(zext_ln1118_fu_1055_p1) + unsigned(zext_ln1118_1_fu_1066_p1));
    r_V_7_fu_375_p2 <= std_logic_vector(signed(sext_ln1118_fu_359_p1) - signed(sext_ln1118_1_fu_371_p1));
    r_V_9_fu_2866_p0 <= r_V_9_fu_2866_p00(17 - 1 downto 0);
    r_V_9_fu_2866_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_Val2_13_reg_3057),24));
    r_V_9_fu_2866_p1 <= ap_const_lv24_36(7 - 1 downto 0);
        r_V_fu_2163_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_V_fu_2121_p3),36));


    re_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, re_V_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_V_blk_n <= re_V_empty_n;
        else 
            re_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    re_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, im_V_empty_n, re_V_empty_n, zoom_factor_V_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (zoom_factor_V_empty_n = ap_const_logic_0) or (re_V_empty_n = ap_const_logic_0) or (im_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            re_V_read <= ap_const_logic_1;
        else 
            re_V_read <= ap_const_logic_0;
        end if; 
    end process;

    real_btm_V_fu_1186_p3 <= 
        select_ln340_fu_1174_p3 when (or_ln340_2_fu_1169_p2(0) = '1') else 
        select_ln388_fu_1180_p3;

    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    real_top_V_fu_1157_p3 <= 
        sext_ln415_fu_1125_p1 when (or_ln786_fu_1151_p2(0) = '1') else 
        ap_const_lv18_20000;
    ret_V_10_fu_1895_p2 <= std_logic_vector(signed(lhs_V_2_fu_1891_p1) + signed(rhs_V_2_reg_3219));
    ret_V_11_fu_1997_p2 <= std_logic_vector(signed(sext_ln703_6_fu_1993_p1) - signed(lhs_V_4_fu_1851_p1));
    ret_V_12_fu_2011_p2 <= std_logic_vector(signed(lhs_V_3_fu_2003_p1) - signed(sext_ln703_8_fu_2007_p1));
    ret_V_13_fu_2021_p2 <= std_logic_vector(unsigned(ret_V_12_fu_2011_p2) + unsigned(sext_ln43_reg_3214));
    ret_V_6_fu_2203_p2 <= std_logic_vector(signed(sext_ln703_9_fu_2195_p1) + signed(sext_ln703_10_fu_2199_p1));
    ret_V_7_fu_1276_p2 <= std_logic_vector(signed(r_V_8_reg_3087) + signed(sext_ln728_reg_2960));
    ret_V_8_fu_1752_p2 <= std_logic_vector(signed(sext_ln703_reg_2997) + signed(lhs_V_fu_1748_p1));
    ret_V_9_fu_1881_p2 <= std_logic_vector(signed(lhs_V_4_fu_1851_p1) - signed(rhs_V_1_fu_1855_p1));
    ret_V_fu_1859_p2 <= std_logic_vector(signed(rhs_V_1_fu_1855_p1) + signed(lhs_V_4_fu_1851_p1));
        rhs_V_1_fu_1855_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_27_reg_308),19));

        rhs_V_2_fu_1836_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x0_V_reg_3172),20));

    rhs_V_fu_427_p3 <= (re_V_dout & ap_const_lv15_0);
    rsquare_V_fu_2688_p3 <= 
        select_ln340_16_fu_2674_p3 when (or_ln340_19_fu_2668_p2(0) = '1') else 
        select_ln388_7_fu_2681_p3;
    select_ln26_fu_578_p3 <= 
        add_ln26_1_fu_524_p2 when (icmp_ln28_fu_510_p2(0) = '1') else 
        p_Val2_12_reg_275;
    select_ln340_10_fu_1808_p3 <= 
        ap_const_lv18_1FFFF when (xor_ln340_fu_1790_p2(0) = '1') else 
        p_Val2_25_fu_1765_p2;
    select_ln340_12_fu_1985_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_13_fu_1979_p2(0) = '1') else 
        p_Val2_31_fu_1908_p2;
    select_ln340_14_fu_2142_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_15_fu_2128_p2(0) = '1') else 
        p_Val2_37_reg_3258;
    select_ln340_16_fu_2674_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_17_fu_2658_p2(0) = '1') else 
        p_Val2_40_reg_3317;
    select_ln340_18_fu_2753_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_20_fu_2737_p2(0) = '1') else 
        p_Val2_43_reg_3417;
    select_ln340_20_fu_2839_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_23_fu_2822_p2(0) = '1') else 
        p_Val2_48_reg_3457;
    select_ln340_2_fu_1525_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_3_fu_1508_p2(0) = '1') else 
        p_Val2_11_reg_3108;
    select_ln340_6_fu_1024_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_6_fu_1007_p2(0) = '1') else 
        p_Val2_18_fu_886_p3;
    select_ln340_8_fu_1728_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_9_reg_3204(0) = '1') else 
        p_Val2_21_reg_3178;
    select_ln340_fu_1174_p3 <= 
        ap_const_lv18_1FFFF when (or_ln340_reg_3052(0) = '1') else 
        p_Val2_6_reg_3031;
    select_ln388_1_fu_1532_p3 <= 
        ap_const_lv18_20000 when (underflow_1_fu_1503_p2(0) = '1') else 
        p_Val2_11_reg_3108;
    select_ln388_2_fu_1032_p3 <= 
        ap_const_lv18_20000 when (underflow_2_fu_1002_p2(0) = '1') else 
        p_Val2_18_fu_886_p3;
    select_ln388_3_fu_1734_p3 <= 
        ap_const_lv18_20000 when (underflow_3_reg_3199(0) = '1') else 
        p_Val2_21_reg_3178;
    select_ln388_4_fu_1816_p3 <= 
        ap_const_lv18_20000 when (underflow_4_fu_1784_p2(0) = '1') else 
        p_Val2_25_fu_1765_p2;
    select_ln388_5_fu_2115_p3 <= 
        ap_const_lv18_20000 when (underflow_5_reg_3247(0) = '1') else 
        p_Val2_31_reg_3237;
    select_ln388_6_fu_2149_p3 <= 
        ap_const_lv18_20000 when (underflow_6_reg_3270(0) = '1') else 
        p_Val2_37_reg_3258;
    select_ln388_7_fu_2681_p3 <= 
        ap_const_lv18_20000 when (underflow_7_fu_2653_p2(0) = '1') else 
        p_Val2_40_reg_3317;
    select_ln388_8_fu_2760_p3 <= 
        ap_const_lv18_20000 when (underflow_8_fu_2732_p2(0) = '1') else 
        p_Val2_43_reg_3417;
    select_ln388_9_fu_2846_p3 <= 
        ap_const_lv18_20000 when (underflow_9_fu_2817_p2(0) = '1') else 
        p_Val2_48_reg_3457;
    select_ln388_fu_1180_p3 <= 
        ap_const_lv18_20000 when (underflow_reg_3047(0) = '1') else 
        p_Val2_6_reg_3031;
    select_ln727_1_fu_554_p3 <= 
        tmp_11_i_fu_534_p3 when (icmp_ln28_fu_510_p2(0) = '1') else 
        tmp_13_i_fu_546_p3;
    select_ln727_2_fu_570_p3 <= 
        tmp_9_fu_562_p3 when (icmp_ln28_fu_510_p2(0) = '1') else 
        p_Result_8_fu_490_p3;
    select_ln727_fu_516_p3 <= 
        ap_const_lv10_0 when (icmp_ln28_fu_510_p2(0) = '1') else 
        p_Val2_s_reg_286;
        sext_ln1118_1_fu_371_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_1_i_fu_363_p3),36));

        sext_ln1118_2_fu_447_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln1118_2_i_fu_439_p3),35));

        sext_ln1118_fu_359_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(shl_ln_i_fu_351_p3),36));

        sext_ln415_fu_1125_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_3_fu_1119_p2),18));

        sext_ln43_fu_1832_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y0_V_fu_1824_p3),20));

        sext_ln703_10_fu_2199_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(y_V_fu_2155_p3),19));

        sext_ln703_6_fu_1993_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_32_reg_319),19));

        sext_ln703_8_fu_2007_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_Val2_27_reg_308),20));

        sext_ln703_9_fu_2195_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(x_V_fu_2121_p3),19));

    sext_ln703_fu_486_p0 <= im_V_dout;
        sext_ln703_fu_486_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sext_ln703_fu_486_p0),19));

        sext_ln713_fu_1094_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(trunc_ln708_2_i_fu_1086_p3),16));

        sext_ln728_fu_435_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(rhs_V_fu_427_p3),36));

    shl_ln1118_1_i_fu_363_p3 <= (zoom_factor_V_dout & ap_const_lv15_0);
    shl_ln1118_2_i_fu_439_p3 <= (zoom_factor_V_dout & ap_const_lv16_0);
    shl_ln1118_3_i_fu_1048_p3 <= (p_Val2_1_reg_3020 & ap_const_lv5_0);
    shl_ln1118_4_i_fu_1059_p3 <= (p_Val2_1_reg_3020 & ap_const_lv3_0);
    shl_ln_i_fu_351_p3 <= (zoom_factor_V_dout & ap_const_lv17_0);
    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;

    tmp_11_i_fu_534_p3 <= (trunc_ln727_fu_530_p1 & ap_const_lv15_0);
    tmp_12_fu_1129_p3 <= p_Val2_3_fu_1119_p2(15 downto 15);
    tmp_13_i_fu_546_p3 <= (trunc_ln727_1_fu_542_p1 & ap_const_lv15_0);
    tmp_17_fu_1327_p3 <= p_Val2_11_fu_1321_p2(17 downto 17);
    tmp_18_i_fu_1076_p4 <= r_V_6_fu_1070_p2(22 downto 15);
    tmp_19_fu_1393_p3 <= ret_V_7_fu_1276_p2(33 downto 33);
    tmp_20_fu_1240_p3 <= p_Val2_16_fu_1234_p2(17 downto 17);
    tmp_22_fu_894_p3 <= r_V_10_reg_2965(32 downto 32);
    tmp_27_fu_1583_p3 <= p_Val2_21_fu_1577_p2(17 downto 17);
    tmp_29_fu_1634_p3 <= r_V_11_reg_3142(33 downto 33);
    tmp_2_i_fu_606_p4 <= select_ln727_fu_516_p3(9 downto 3);
    tmp_32_fu_1865_p4 <= ret_V_fu_1859_p2(18 downto 17);
    tmp_40_fu_2245_p3 <= p_Val2_40_fu_2239_p2(17 downto 17);
    tmp_42_fu_2288_p3 <= r_V_12_reg_3282(33 downto 33);
    tmp_45_fu_2424_p3 <= p_Val2_43_fu_2418_p2(17 downto 17);
    tmp_47_fu_2467_p3 <= r_V_13_reg_3357(33 downto 33);
    tmp_4_fu_407_p3 <= r_V_7_fu_375_p2(33 downto 33);
    tmp_4_i_fu_1355_p4 <= ret_V_7_fu_1276_p2(35 downto 34);
    tmp_4_i_i_fu_1102_p3 <= (tmp_11_reg_3026 & trunc_ln718_fu_1098_p1);
    tmp_50_fu_2541_p3 <= p_Val2_48_fu_2535_p2(17 downto 17);
    tmp_52_fu_2584_p3 <= r_V_14_reg_3387(33 downto 33);
    tmp_5_i_fu_1371_p4 <= ret_V_7_fu_1276_p2(35 downto 33);
    tmp_6_i_fu_833_p4 <= select_ln26_fu_578_p3(9 downto 3);
    tmp_7_fu_466_p3 <= r_V_10_fu_451_p2(33 downto 33);
    tmp_8_i_fu_919_p4 <= r_V_10_reg_2965(34 downto 33);
    tmp_9_fu_562_p3 <= add_ln26_1_fu_524_p2(2 downto 2);
    tmp_9_i_fu_2047_p4 <= ret_V_13_fu_2021_p2(19 downto 18);
    tmp_9_i_i_fu_877_p4 <= r_V_10_reg_2965(32 downto 16);
    tmp_fu_697_p3 <= p_Val2_6_fu_692_p2(17 downto 17);
    trunc_ln1118_1_fu_648_p1 <= p_Val2_1_fu_628_p3(12 - 1 downto 0);
    trunc_ln1118_2_i_fu_640_p3 <= (trunc_ln1118_fu_636_p1 & ap_const_lv5_0);
    trunc_ln1118_3_i_fu_652_p3 <= (trunc_ln1118_1_fu_648_p1 & ap_const_lv3_0);
    trunc_ln1118_fu_636_p1 <= p_Val2_1_fu_628_p3(10 - 1 downto 0);
    trunc_ln1192_1_fu_2017_p1 <= ret_V_12_fu_2011_p2(18 - 1 downto 0);
    trunc_ln1192_fu_1887_p1 <= ret_V_9_fu_1881_p2(18 - 1 downto 0);
    trunc_ln414_1_fu_1206_p1 <= r_V_9_fu_2866_p2(15 - 1 downto 0);
    trunc_ln414_2_fu_1440_p1 <= r_V_11_fu_2881_p2(15 - 1 downto 0);
    trunc_ln414_3_fu_2174_p1 <= r_V_12_fu_2891_p2(15 - 1 downto 0);
    trunc_ln414_4_fu_2336_p1 <= r_V_13_fu_2901_p2(15 - 1 downto 0);
    trunc_ln414_5_fu_2367_p1 <= r_V_14_fu_2911_p2(15 - 1 downto 0);
    trunc_ln414_fu_1215_p1 <= r_V_8_fu_2874_p2(15 - 1 downto 0);
    trunc_ln708_2_i_fu_1086_p3 <= (ap_const_lv7_40 & tmp_18_i_fu_1076_p4);
    trunc_ln718_1_fu_674_p1 <= r_V_7_reg_2926(14 - 1 downto 0);
    trunc_ln718_2_fu_863_p1 <= r_V_10_reg_2965(14 - 1 downto 0);
    trunc_ln718_fu_1098_p1 <= r_V_6_fu_1070_p2(14 - 1 downto 0);
    trunc_ln727_1_fu_542_p1 <= p_Val2_12_reg_275(2 - 1 downto 0);
    trunc_ln727_fu_530_p1 <= add_ln26_1_fu_524_p2(2 - 1 downto 0);
    trunc_ln746_1_i_fu_590_p3 <= (trunc_ln746_fu_586_p1 & ap_const_lv15_0);
    trunc_ln746_fu_586_p1 <= select_ln727_fu_516_p3(2 - 1 downto 0);
    underflow_1_fu_1503_p2 <= (xor_ln786_1_fu_1497_p2 and p_Result_5_reg_3102);
    underflow_2_fu_1002_p2 <= (xor_ln786_2_fu_996_p2 and p_Result_10_reg_2975);
    underflow_3_fu_1708_p2 <= (xor_ln786_3_fu_1702_p2 and p_Result_13_reg_3149);
    underflow_4_fu_1784_p2 <= (xor_ln786_4_fu_1778_p2 and p_Result_16_fu_1757_p3);
    underflow_5_fu_1973_p2 <= (p_Result_18_fu_1900_p3 and or_ln786_6_fu_1967_p2);
    underflow_6_fu_2099_p2 <= (p_Result_20_fu_2026_p3 and or_ln786_7_fu_2093_p2);
    underflow_7_fu_2653_p2 <= (xor_ln786_7_fu_2647_p2 and p_Result_22_reg_3289);
    underflow_8_fu_2732_p2 <= (xor_ln786_8_fu_2726_p2 and p_Result_25_reg_3364);
    underflow_9_fu_2817_p2 <= (xor_ln786_9_fu_2811_p2 and p_Result_28_reg_3394);
    underflow_fu_822_p2 <= (xor_ln786_fu_816_p2 and p_Result_2_reg_2933);
    x0_V_fu_1539_p3 <= 
        select_ln340_2_fu_1525_p3 when (or_ln340_5_fu_1519_p2(0) = '1') else 
        select_ln388_1_fu_1532_p3;
    x_V_fu_2121_p3 <= 
        select_ln340_12_reg_3253 when (or_ln340_14_fu_2110_p2(0) = '1') else 
        select_ln388_5_fu_2115_p3;
    xor_ln340_1_fu_1796_p2 <= (p_Result_16_fu_1757_p3 xor ap_const_lv1_1);
    xor_ln340_2_fu_2105_p2 <= (underflow_5_reg_3247 xor ap_const_lv1_1);
    xor_ln340_3_fu_2132_p2 <= (underflow_6_reg_3270 xor ap_const_lv1_1);
    xor_ln340_fu_1790_p2 <= (p_Result_17_fu_1770_p3 xor p_Result_16_fu_1757_p3);
    xor_ln416_1_fu_1335_p2 <= (tmp_17_fu_1327_p3 xor ap_const_lv1_1);
    xor_ln416_3_fu_901_p2 <= (tmp_22_fu_894_p3 xor ap_const_lv1_1);
    xor_ln416_4_fu_1591_p2 <= (tmp_27_fu_1583_p3 xor ap_const_lv1_1);
    xor_ln416_5_fu_2253_p2 <= (tmp_40_fu_2245_p3 xor ap_const_lv1_1);
    xor_ln416_6_fu_2432_p2 <= (tmp_45_fu_2424_p3 xor ap_const_lv1_1);
    xor_ln416_7_fu_2549_p2 <= (tmp_50_fu_2541_p3 xor ap_const_lv1_1);
    xor_ln416_fu_705_p2 <= (tmp_fu_697_p3 xor ap_const_lv1_1);
    xor_ln779_1_fu_474_p2 <= (tmp_7_fu_466_p3 xor ap_const_lv1_1);
    xor_ln779_2_fu_1401_p2 <= (tmp_19_fu_1393_p3 xor ap_const_lv1_1);
    xor_ln779_3_fu_1641_p2 <= (tmp_29_fu_1634_p3 xor ap_const_lv1_1);
    xor_ln779_4_fu_2295_p2 <= (tmp_42_fu_2288_p3 xor ap_const_lv1_1);
    xor_ln779_5_fu_2474_p2 <= (tmp_47_fu_2467_p3 xor ap_const_lv1_1);
    xor_ln779_6_fu_2591_p2 <= (tmp_52_fu_2584_p3 xor ap_const_lv1_1);
    xor_ln779_fu_415_p2 <= (tmp_4_fu_407_p3 xor ap_const_lv1_1);
    xor_ln785_10_fu_2626_p2 <= (deleted_zeros_4_fu_2617_p3 xor ap_const_lv1_1);
    xor_ln785_11_fu_2315_p2 <= (p_Result_22_reg_3289 xor ap_const_lv1_1);
    xor_ln785_12_fu_2705_p2 <= (deleted_zeros_5_fu_2696_p3 xor ap_const_lv1_1);
    xor_ln785_13_fu_2494_p2 <= (p_Result_25_reg_3364 xor ap_const_lv1_1);
    xor_ln785_14_fu_2784_p2 <= (deleted_zeros_6_fu_2775_p3 xor ap_const_lv1_1);
    xor_ln785_15_fu_2795_p2 <= (p_Result_28_reg_3394 xor ap_const_lv1_1);
    xor_ln785_1_fu_480_p2 <= (p_Result_10_fu_458_p3 xor ap_const_lv1_1);
    xor_ln785_2_fu_787_p2 <= (deleted_zeros_fu_760_p3 xor ap_const_lv1_1);
    xor_ln785_3_fu_1470_p2 <= (deleted_zeros_1_fu_1461_p3 xor ap_const_lv1_1);
    xor_ln785_4_fu_1481_p2 <= (p_Result_5_reg_3102 xor ap_const_lv1_1);
    xor_ln785_5_fu_967_p2 <= (deleted_zeros_2_fu_940_p3 xor ap_const_lv1_1);
    xor_ln785_6_fu_1667_p2 <= (deleted_zeros_3_fu_1626_p3 xor ap_const_lv1_1);
    xor_ln785_7_fu_1679_p2 <= (p_Result_13_reg_3149 xor ap_const_lv1_1);
    xor_ln785_8_fu_1943_p2 <= (p_Result_18_fu_1900_p3 xor ap_const_lv1_1);
    xor_ln785_9_fu_2069_p2 <= (p_Result_20_fu_2026_p3 xor ap_const_lv1_1);
    xor_ln785_fu_421_p2 <= (p_Result_2_fu_381_p3 xor ap_const_lv1_1);
    xor_ln786_1_fu_1497_p2 <= (or_ln786_2_fu_1492_p2 xor ap_const_lv1_1);
    xor_ln786_2_fu_996_p2 <= (or_ln786_4_fu_990_p2 xor ap_const_lv1_1);
    xor_ln786_3_fu_1702_p2 <= (or_ln786_5_fu_1696_p2 xor ap_const_lv1_1);
    xor_ln786_4_fu_1778_p2 <= (p_Result_17_fu_1770_p3 xor ap_const_lv1_1);
    xor_ln786_5_fu_1955_p2 <= (p_Result_19_fu_1913_p3 xor ap_const_lv1_1);
    xor_ln786_6_fu_2081_p2 <= (p_Result_21_fu_2039_p3 xor ap_const_lv1_1);
    xor_ln786_7_fu_2647_p2 <= (or_ln786_8_fu_2642_p2 xor ap_const_lv1_1);
    xor_ln786_8_fu_2726_p2 <= (or_ln786_9_fu_2721_p2 xor ap_const_lv1_1);
    xor_ln786_9_fu_2811_p2 <= (or_ln786_10_fu_2806_p2 xor ap_const_lv1_1);
    xor_ln786_fu_816_p2 <= (or_ln786_1_fu_810_p2 xor ap_const_lv1_1);
    y0_V_fu_1824_p3 <= 
        select_ln340_10_fu_1808_p3 when (or_ln340_12_fu_1802_p2(0) = '1') else 
        select_ln388_4_fu_1816_p3;
    y_V_fu_2155_p3 <= 
        select_ln340_14_fu_2142_p3 when (or_ln340_16_fu_2137_p2(0) = '1') else 
        select_ln388_6_fu_2149_p3;
    zext_ln1118_1_fu_1066_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1118_4_i_fu_1059_p3),23));
    zext_ln1118_fu_1055_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln1118_3_i_fu_1048_p3),23));
    zext_ln415_1_fu_688_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln414_fu_683_p2),18));
    zext_ln415_2_fu_1317_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_fu_1311_p2),18));
    zext_ln415_3_fu_1230_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln414_3_fu_1225_p2),18));
    zext_ln415_4_fu_1573_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_1_fu_1568_p2),18));
    zext_ln415_5_fu_2235_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_2_fu_2230_p2),18));
    zext_ln415_6_fu_2414_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_3_fu_2409_p2),18));
    zext_ln415_7_fu_2531_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(and_ln700_4_fu_2526_p2),18));
    zext_ln415_fu_1115_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(icmp_ln414_fu_1109_p2),16));

    zoom_factor_V_blk_n_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, zoom_factor_V_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            zoom_factor_V_blk_n <= zoom_factor_V_empty_n;
        else 
            zoom_factor_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    zoom_factor_V_read_assign_proc : process(real_start, ap_done_reg, ap_CS_fsm_state1, im_V_empty_n, re_V_empty_n, zoom_factor_V_empty_n)
    begin
        if ((not(((ap_done_reg = ap_const_logic_1) or (zoom_factor_V_empty_n = ap_const_logic_0) or (re_V_empty_n = ap_const_logic_0) or (im_V_empty_n = ap_const_logic_0) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            zoom_factor_V_read <= ap_const_logic_1;
        else 
            zoom_factor_V_read <= ap_const_logic_0;
        end if; 
    end process;

    zsquare_V_fu_2853_p3 <= 
        select_ln340_20_fu_2839_p3 when (or_ln340_25_fu_2833_p2(0) = '1') else 
        select_ln388_9_fu_2846_p3;
end behav;
