
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 802334                       # Simulator instruction rate (inst/s)
host_mem_usage                              201491776                       # Number of bytes of host memory used
host_op_rate                                   929732                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  3538.20                       # Real time elapsed on the host
host_tick_rate                              292042382                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2838818884                       # Number of instructions simulated
sim_ops                                    3289577523                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.033305                       # Number of seconds simulated
sim_ticks                                1033304676515                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    46                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       469001                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        937982                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 156615267                       # Number of branches fetched
system.switch_cpus.committedInsts           838818883                       # Number of instructions committed
system.switch_cpus.committedOps             971568574                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2477948864                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2477948864                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    275672490                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    269555147                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    119200423                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            27578999                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     815294871                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            815294871                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1351755482                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    702072178                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           182287954                       # Number of load instructions
system.switch_cpus.num_mem_refs             317500593                       # number of memory refs
system.switch_cpus.num_store_insts          135212639                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     113775676                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            113775676                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    141760127                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     83359671                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         560470676     57.69%     57.69% # Class of executed instruction
system.switch_cpus.op_class::IntMult         29021647      2.99%     60.67% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     60.67% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        12714105      1.31%     61.98% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp         8411365      0.87%     62.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         3461071      0.36%     63.20% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       11469958      1.18%     64.39% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     13802459      1.42%     65.81% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         1931092      0.20%     66.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       11973227      1.23%     67.24% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     67.24% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu           764639      0.08%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc           47788      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     67.32% # Class of executed instruction
system.switch_cpus.op_class::MemRead        182287954     18.76%     86.08% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       135212639     13.92%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          971568620                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           20                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2992493                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          101                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5984986                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            101                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             458017                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       293938                       # Transaction distribution
system.membus.trans_dist::CleanEvict           175043                       # Transaction distribution
system.membus.trans_dist::ReadExReq             10984                       # Transaction distribution
system.membus.trans_dist::ReadExResp            10984                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        458017                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port       702496                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port       704487                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1406983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1406983                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port     48800000                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port     48856192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     97656192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                97656192                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            469001                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  469001    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              469001                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1864120685                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          1864541507                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4465491066                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2973619                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1957307                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1504210                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18874                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18874                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2973619                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      8977479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8977479                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    595950336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              595950336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          469024                       # Total snoops (count)
system.tol2bus.snoopTraffic                  37624064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          3461517                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000035                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005912                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3461396    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    121      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3461517                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5270238654                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        6239347905                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data     29975680                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          29975680                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     18824320                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       18824320                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       234185                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             234185                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       147065                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            147065                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     29009527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             29009527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      18217589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            18217589                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      18217589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     29009527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            47227116                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    294130.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples    467972.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000934625406                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        16479                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        16479                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            1112640                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            277803                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     234185                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    147065                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   468370                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  294130                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                   398                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            30299                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            31340                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            31253                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            31490                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            30890                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            32080                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            34120                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7            28998                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            27518                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            27815                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           27540                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           27264                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           25586                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           25296                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           29114                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           27369                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            18098                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            18432                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            18252                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            18762                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            18256                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            19566                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            21001                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            18872                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            18184                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9            18082                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           17954                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           17892                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           17244                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           16558                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           19054                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           17894                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.10                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 10370277135                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                2339860000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            19144752135                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    22160.04                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               40910.04                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                  234721                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 133883                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                50.16                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               45.52                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               468370                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              294130                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 233993                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 233979                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 15173                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 15209                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 16484                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 16486                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 16481                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 16481                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 16481                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 16481                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 16482                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 16481                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 16480                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 16481                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 16481                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 16480                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 16479                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 16479                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 16479                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 16479                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    38                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       393469                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   123.955564                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   121.837957                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    21.144386                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        31138      7.91%      7.91% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       359567     91.38%     99.30% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         2700      0.69%     99.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511           48      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767            8      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       393469                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        16479                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     28.396383                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    26.986225                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     8.955138                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::4-7              6      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-11           102      0.62%      0.66% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-15          610      3.70%      4.36% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-19         1609      9.76%     14.12% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-23         2556     15.51%     29.63% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-27         2974     18.05%     47.68% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-31         2747     16.67%     64.35% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-35         2318     14.07%     78.41% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-39         1596      9.69%     88.10% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-43          945      5.73%     93.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::44-47          488      2.96%     96.80% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-51          280      1.70%     98.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-55          127      0.77%     99.27% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-59           73      0.44%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::60-63           25      0.15%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-67           15      0.09%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::68-71            6      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-75            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-83            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        16479                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        16479                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.847017                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.838289                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.540693                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            1272      7.72%      7.72% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              35      0.21%      7.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           15125     91.78%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              36      0.22%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              11      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        16479                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM              29950208                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                  25472                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               18822464                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               29975680                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            18824320                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       28.98                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       18.22                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    29.01                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    18.22                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.37                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1033274894148                       # Total gap between requests
system.mem_ctrls0.avgGap                   2710229.23                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data     29950208                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     18822464                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 28984876.078382119536                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 18215792.909678913653                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data       468370                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       294130                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  19144752135                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 23874073378410                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     40875.27                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  81168440.41                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   48.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1331709960                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           707820630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         1552964280                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy         745739640                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    160097082750                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    261967409760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      507970372140                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       491.597864                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 679350882620                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 319449713895                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          1477658700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy           785394225                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         1788355800                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         789467580                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    177638003400                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    247197612000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      511244136825                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       494.766112                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 640765804687                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 358034791828                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data     30056448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          30056448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     18799744                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       18799744                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       234816                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             234816                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       146873                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            146873                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     29087692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             29087692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      18193805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            18193805                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      18193805                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     29087692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            47281497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    293746.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples    469266.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000929597220                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        16467                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        16467                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            1114304                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            277428                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     234816                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    146873                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   469632                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  293746                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                   366                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            30881                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            31573                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            31926                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            31182                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            30656                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            31694                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            34090                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7            29283                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            27775                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            27909                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           27547                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           26838                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           26026                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           25430                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           28951                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           27505                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            17950                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            18334                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            18928                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            17836                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            18242                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            19058                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            21146                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            18808                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            18510                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9            18290                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           17712                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           17423                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           17712                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           17026                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           18946                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           17804                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 10425461791                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                2346330000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            19224199291                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    22216.53                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               40966.53                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  235351                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 133723                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                50.15                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               45.52                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               469632                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              293746                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 234642                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 234624                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 15081                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 15115                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 16474                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 16479                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 16472                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 16469                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 16468                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 16467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 16467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 16467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 16467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 16467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 16467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 16467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 16467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 16467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 16467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 16467                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    36                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       393916                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   123.963728                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   121.847153                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    21.176271                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        31128      7.90%      7.90% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       360044     91.40%     99.30% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         2668      0.68%     99.98% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511           58      0.01%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639            9      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767            4      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895            1      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151            2      0.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       393916                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        16467                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     28.496265                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    27.081707                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     8.997005                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::4-7              5      0.03%      0.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-11           100      0.61%      0.64% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::12-15          618      3.75%      4.39% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-19         1492      9.06%     13.45% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-23         2585     15.70%     29.15% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-27         2979     18.09%     47.24% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-31         2884     17.51%     64.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-35         2185     13.27%     78.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-39         1588      9.64%     87.67% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-43          920      5.59%     93.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::44-47          586      3.56%     96.81% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-51          272      1.65%     98.46% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::52-55          131      0.80%     99.26% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-59           59      0.36%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::60-63           39      0.24%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-67           16      0.10%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::68-71            4      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-75            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::76-79            2      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        16467                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        16467                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.837190                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.827947                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.556452                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            1354      8.22%      8.22% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              33      0.20%      8.42% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           15033     91.29%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19              34      0.21%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              13      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        16467                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM              30033024                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                  23424                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               18798400                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               30056448                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            18799744                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       29.07                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       18.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    29.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    18.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.37                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.23                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.14                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1033296501003                       # Total gap between requests
system.mem_ctrls1.avgGap                   2707168.67                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data     30033024                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     18798400                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 29065022.817172959447                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 18192504.521900430322                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data       469632                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       293746                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  19224199291                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 23867644472455                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     40934.60                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  81252662.07                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   48.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1334780160                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           709452480                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         1556384340                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy         748668060                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    159961414770                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    262081656480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      507960001410                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       491.587828                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 679651817798                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 319148778717                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          1477787220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy           785458740                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         1794174900                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         784576440                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    81567645120.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    178163615220                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    246754297920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      511327555560                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       494.846842                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 639611148036                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  34504080000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 359189448479                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      2523492                       # number of demand (read+write) hits
system.l2.demand_hits::total                  2523492                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      2523492                       # number of overall hits
system.l2.overall_hits::total                 2523492                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data       469001                       # number of demand (read+write) misses
system.l2.demand_misses::total                 469001                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data       469001                       # number of overall misses
system.l2.overall_misses::total                469001                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data  43027846845                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      43027846845                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  43027846845                       # number of overall miss cycles
system.l2.overall_miss_latency::total     43027846845                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      2992493                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2992493                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      2992493                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2992493                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.156726                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.156726                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.156726                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.156726                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 91743.614289                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91743.614289                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91743.614289                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91743.614289                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              293938                       # number of writebacks
system.l2.writebacks::total                    293938                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data       469001                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            469001                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       469001                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           469001                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data  39014809671                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  39014809671                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  39014809671                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  39014809671                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.156726                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.156726                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.156726                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.156726                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 83187.050072                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 83187.050072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 83187.050072                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83187.050072                       # average overall mshr miss latency
system.l2.replacements                         469024                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1663369                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1663369                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1663369                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1663369                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           58                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            58                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         7890                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  7890                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        10984                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               10984                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   1010968128                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1010968128                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        18874                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18874                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.581965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.581965                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 92040.069920                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92040.069920                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        10984                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          10984                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    917037229                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    917037229                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.581965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.581965                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83488.458576                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83488.458576                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      2515602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           2515602                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       458017                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          458017                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  42016878717                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  42016878717                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      2973619                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2973619                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.154027                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.154027                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91736.504796                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91736.504796                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       458017                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       458017                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  38097772442                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  38097772442                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.154027                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.154027                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 83179.821801                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 83179.821801                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                    11387536                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    485408                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     23.459720                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       2.853963                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2049.176447                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data 14331.969591                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000174                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.125072                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.874754                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          436                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4117                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11803                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  96228480                       # Number of tag accesses
system.l2.tags.data_accesses                 96228480                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    966695323485                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1033304676515                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204394                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    838818930                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2839023324                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204394                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    838818930                       # number of overall hits
system.cpu.icache.overall_hits::total      2839023324                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          864                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            864                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          864                       # number of overall misses
system.cpu.icache.overall_misses::total           864                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205258                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    838818930                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2839024188                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205258                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    838818930                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2839024188                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          240                       # number of writebacks
system.cpu.icache.writebacks::total               240                       # number of writebacks
system.cpu.icache.replacements                    240                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204394                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    838818930                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2839023324                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          864                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           864                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205258                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    838818930                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2839024188                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.943781                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2839024188                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               864                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3285907.625000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.943781                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999910                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      110721944196                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     110721944196                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    716478634                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    301605552                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1018084186                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    716478634                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    301605552                       # number of overall hits
system.cpu.dcache.overall_hits::total      1018084186                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7227019                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      2992458                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10219477                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7227019                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      2992458                       # number of overall misses
system.cpu.dcache.overall_misses::total      10219477                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  71438710701                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  71438710701                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  71438710701                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  71438710701                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    723705653                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    304598010                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1028303663                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    723705653                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    304598010                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1028303663                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.009986                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009824                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.009938                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.009986                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009824                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.009938                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 23872.920088                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  6990.446840                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 23872.920088                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  6990.446840                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      5831408                       # number of writebacks
system.cpu.dcache.writebacks::total           5831408                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      2992458                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2992458                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      2992458                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2992458                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  68943000729                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  68943000729                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  68943000729                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  68943000729                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009824                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.002910                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009824                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.002910                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 23038.920088                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 23038.920088                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 23038.920088                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 23038.920088                       # average overall mshr miss latency
system.cpu.dcache.replacements               10219355                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    410224979                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    173293790                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       583518769                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      6782974                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      2973584                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       9756558                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  70318735854                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  70318735854                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    417007953                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    176267374                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    593275327                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.016266                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.016870                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.016445                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 23647.805427                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7207.330275                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      2973584                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2973584                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  67838766798                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  67838766798                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.016870                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005012                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 22813.805427                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 22813.805427                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    306253655                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    128311762                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      434565417                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       444045                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        18874                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       462919                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1119974847                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1119974847                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    306697700                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    128330636                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    435028336                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001448                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001064                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 59339.559553                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  2419.375413                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        18874                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18874                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   1104233931                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1104233931                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000147                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000043                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 58505.559553                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58505.559553                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     16027681                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      6881968                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     22909649                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           35                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          134                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data       390729                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       390729                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     16027780                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      6882003                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     22909783                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000005                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000006                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 11163.685714                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total  2915.888060                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           35                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data       361539                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       361539                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 10329.685714                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10329.685714                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     16027780                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      6882003                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     22909783                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     16027780                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      6882003                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     22909783                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999320                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1074123229                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          10219611                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            105.104121                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   143.245633                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   112.753687                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.559553                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.440444                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          156                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           45                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       34382162939                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      34382162939                       # Number of data accesses

---------- End Simulation Statistics   ----------
