$date
	Sun May 24 00:06:37 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Dflip_flop $end
$var wire 1 ! a $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 $ s1 $end
$var wire 1 % s2 $end
$var wire 4 & line [3:0] $end
$var wire 1 ' ignore $end
$scope module basc1 $end
$var wire 1 ! a $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 1 ( s1 $end
$var wire 1 ' s2 $end
$var wire 8 ) line [7:0] $end
$scope module and1 $end
$var wire 1 ! e1 $end
$var wire 1 * e2 $end
$var wire 1 + s $end
$upscope $end
$scope module nand1 $end
$var wire 1 ! e1 $end
$var wire 1 " e2 $end
$var wire 1 , s $end
$upscope $end
$scope module nand2 $end
$var wire 1 - e1 $end
$var wire 1 " e2 $end
$var wire 1 . s $end
$upscope $end
$scope module nand3 $end
$var wire 1 / e1 $end
$var wire 1 0 e2 $end
$var wire 1 1 s $end
$upscope $end
$scope module nand4 $end
$var wire 1 2 e1 $end
$var wire 1 3 e2 $end
$var wire 1 4 s $end
$upscope $end
$scope module not1 $end
$var wire 1 5 e1 $end
$var wire 1 6 s $end
$upscope $end
$scope module or1 $end
$var wire 1 # e1 $end
$var wire 1 7 e2 $end
$var wire 1 8 s $end
$upscope $end
$scope module xor1 $end
$var wire 1 ! e1 $end
$var wire 1 # e2 $end
$var wire 1 9 s $end
$upscope $end
$upscope $end
$scope module basc2 $end
$var wire 1 : a $end
$var wire 1 ; clk $end
$var wire 1 # reset $end
$var wire 1 < s1 $end
$var wire 1 = s2 $end
$var wire 8 > line [7:0] $end
$scope module and1 $end
$var wire 1 : e1 $end
$var wire 1 ? e2 $end
$var wire 1 @ s $end
$upscope $end
$scope module nand1 $end
$var wire 1 : e1 $end
$var wire 1 ; e2 $end
$var wire 1 A s $end
$upscope $end
$scope module nand2 $end
$var wire 1 B e1 $end
$var wire 1 ; e2 $end
$var wire 1 C s $end
$upscope $end
$scope module nand3 $end
$var wire 1 D e1 $end
$var wire 1 E e2 $end
$var wire 1 F s $end
$upscope $end
$scope module nand4 $end
$var wire 1 G e1 $end
$var wire 1 H e2 $end
$var wire 1 I s $end
$upscope $end
$scope module not1 $end
$var wire 1 J e1 $end
$var wire 1 K s $end
$upscope $end
$scope module or1 $end
$var wire 1 # e1 $end
$var wire 1 L e2 $end
$var wire 1 M s $end
$upscope $end
$scope module xor1 $end
$var wire 1 : e1 $end
$var wire 1 # e2 $end
$var wire 1 N s $end
$upscope $end
$upscope $end
$scope module not1 $end
$var wire 1 " e1 $end
$var wire 1 O s $end
$upscope $end
$upscope $end
$scope module gate_nor $end
$var wire 1 P e1 $end
$var wire 1 Q e2 $end
$var wire 1 R s $end
$upscope $end
$scope module test_basculeD $end
$var wire 1 S s2 $end
$var wire 1 T s1 $end
$var reg 1 U a $end
$var reg 1 V clk $end
$var reg 1 W reset $end
$scope module test_basculeD $end
$var wire 1 U a $end
$var wire 1 V clk $end
$var wire 1 W reset $end
$var wire 1 T s1 $end
$var wire 1 S s2 $end
$var wire 8 X line [7:0] $end
$scope module and1 $end
$var wire 1 U e1 $end
$var wire 1 Y e2 $end
$var wire 1 Z s $end
$upscope $end
$scope module nand1 $end
$var wire 1 U e1 $end
$var wire 1 V e2 $end
$var wire 1 [ s $end
$upscope $end
$scope module nand2 $end
$var wire 1 \ e1 $end
$var wire 1 V e2 $end
$var wire 1 ] s $end
$upscope $end
$scope module nand3 $end
$var wire 1 ^ e1 $end
$var wire 1 _ e2 $end
$var wire 1 ` s $end
$upscope $end
$scope module nand4 $end
$var wire 1 a e1 $end
$var wire 1 b e2 $end
$var wire 1 c s $end
$upscope $end
$scope module not1 $end
$var wire 1 d e1 $end
$var wire 1 e s $end
$upscope $end
$scope module or1 $end
$var wire 1 W e1 $end
$var wire 1 f e2 $end
$var wire 1 g s $end
$upscope $end
$scope module xor1 $end
$var wire 1 U e1 $end
$var wire 1 W e2 $end
$var wire 1 h s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1h
1g
1f
1e
0d
1c
0b
1a
0`
1_
1^
1]
1\
1[
0Z
1Y
b10110111 X
1W
0V
0U
0T
1S
xR
zQ
zP
zO
xN
xM
xL
xK
xJ
xI
xH
xG
xF
xE
xD
xC
xB
xA
x@
x?
bx >
x=
x<
z;
x:
x9
x8
x7
x6
x5
x4
x3
x2
x1
x0
x/
x.
x-
x,
x+
x*
bx )
x(
x'
bxzx &
x%
x$
z#
z"
z!
$end
#5
0Y
b10010111 X
0h
0W
#10
0\
0e
1d
1Z
1Y
b11110101 X
1h
1U
#15
0a
0]
1\
1e
0d
0Y
0Z
b10010011 X
0h
1V
0U
#20
0_
0S
0g
0f
0c
1a
1]
0\
1T
0e
1b
1d
1`
1Z
0^
1Y
0[
b1101100 X
1h
1U
#25
1\
1e
0d
1^
0Y
0Z
1[
b1111 X
0h
0V
0U
#30
0\
0e
1d
1Z
1Y
b1101101 X
1h
1U
#35
0T
0b
0`
1_
1S
1g
1f
1c
0a
0]
1\
1e
0d
0Y
0Z
b10010011 X
0h
1V
0U
#40
1a
b10010111 X
1]
0V
#45
1Y
b10110111 X
1h
1W
#50
