--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml lab1top.twx lab1top.ncd -o lab1top.twr lab1top.pcf -ucf
lab1top.ucf

Design file:              lab1top.ncd
Physical constraint file: lab1top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
A<0>           |AND_Out<0>     |    6.384|
A<0>           |NOT_Out<0>     |    5.966|
A<0>           |OR_Out<0>      |    6.761|
A<0>           |SL_Out<0>      |    7.176|
A<0>           |SL_Out<1>      |    7.574|
A<0>           |SL_Out<2>      |    7.456|
A<0>           |SL_Out<3>      |    7.324|
A<0>           |SR_Out<0>      |    6.772|
A<0>           |XOR_Out<0>     |    7.553|
A<1>           |AND_Out<1>     |    6.672|
A<1>           |NOT_Out<1>     |    6.106|
A<1>           |OR_Out<1>      |    7.027|
A<1>           |SL_Out<1>      |    7.512|
A<1>           |SL_Out<2>      |    7.394|
A<1>           |SL_Out<3>      |    7.522|
A<1>           |SR_Out<0>      |    7.296|
A<1>           |SR_Out<1>      |    7.384|
A<1>           |XOR_Out<1>     |    6.573|
A<2>           |AND_Out<2>     |    6.134|
A<2>           |NOT_Out<2>     |    5.694|
A<2>           |OR_Out<2>      |    7.212|
A<2>           |SL_Out<2>      |    7.299|
A<2>           |SL_Out<3>      |    6.845|
A<2>           |SR_Out<0>      |    6.933|
A<2>           |SR_Out<1>      |    6.952|
A<2>           |SR_Out<2>      |    7.056|
A<2>           |XOR_Out<2>     |    6.563|
A<3>           |AND_Out<3>     |    6.620|
A<3>           |NOT_Out<3>     |    6.078|
A<3>           |OR_Out<3>      |    7.720|
A<3>           |SL_Out<3>      |    7.863|
A<3>           |SR_Out<0>      |    7.174|
A<3>           |SR_Out<1>      |    8.036|
A<3>           |SR_Out<2>      |    8.140|
A<3>           |SR_Out<3>      |    7.904|
A<3>           |XOR_Out<3>     |    6.553|
B<0>           |AND_Out<0>     |    7.003|
B<0>           |OR_Out<0>      |    7.380|
B<0>           |SL_Out<0>      |    6.518|
B<0>           |SL_Out<1>      |    6.694|
B<0>           |SL_Out<2>      |    6.576|
B<0>           |SL_Out<3>      |    6.848|
B<0>           |SR_Out<0>      |    7.329|
B<0>           |SR_Out<1>      |    6.694|
B<0>           |SR_Out<2>      |    6.798|
B<0>           |SR_Out<3>      |    6.670|
B<0>           |XOR_Out<0>     |    6.895|
B<1>           |AND_Out<1>     |    6.821|
B<1>           |OR_Out<1>      |    6.597|
B<1>           |SL_Out<0>      |    7.134|
B<1>           |SL_Out<1>      |    7.415|
B<1>           |SL_Out<2>      |    7.297|
B<1>           |SL_Out<3>      |    7.528|
B<1>           |SR_Out<0>      |    7.281|
B<1>           |SR_Out<1>      |    7.052|
B<1>           |SR_Out<2>      |    7.156|
B<1>           |SR_Out<3>      |    7.643|
B<1>           |XOR_Out<1>     |    6.722|
B<2>           |AND_Out<2>     |    6.242|
B<2>           |OR_Out<2>      |    6.576|
B<2>           |XOR_Out<2>     |    6.671|
B<3>           |AND_Out<3>     |    6.380|
B<3>           |OR_Out<3>      |    6.694|
B<3>           |XOR_Out<3>     |    6.313|
---------------+---------------+---------+


Analysis completed Mon Feb  5 14:10:18 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 388 MB



