import{_ as l}from"./plugin-vue_export-helper-c27b6911.js";import{r as s,o as a,c,d as t,e,a as n,w as o}from"./app-1ed3f6c2.js";const r={},u=t("p",null,"(This primarily introduces academic contests organized or based on the iEDA team's initiatives.)",-1),p=t("p",null,[t("strong",null,"Contest List")],-1),m=t("p",null,"2023 openDACS Open EDA and Chip Design Competition",-1);function d(_,h){const i=s("RouterLink");return a(),c("div",null,[u,p,t("ul",null,[t("li",null,[t("p",null,[e("2024 Integrated Circuit EDA Elite Challenge - "),n(i,{to:"/activities/contests/EDA_elite_challenge-23-t2.html"},{default:o(()=>[e("Topic:")]),_:1})])]),t("li",null,[m,t("ul",null,[t("li",null,[e("Topic 1: "),n(i,{to:"/activities/contests/openDACS-23-contest-t1.html"},{default:o(()=>[e("Functional Vector Timing Circuit Fault Simulator")]),_:1})]),t("li",null,[e("Topic 2: "),n(i,{to:"/activities/contests/openDACS-23-contest-t1.html"},{default:o(()=>[e("Incremental Timing Optimization Algorithm")]),_:1})]),t("li",null,[e("Topic 3: "),n(i,{to:"/activities/contests/openDACS-23-contest-t1.html"},{default:o(()=>[e("FPGA Process Mapping Algorithm and Optimization Introduction")]),_:1})])])]),t("li",null,[t("p",null,[e("2023 Integrated Circuit EDA Elite Challenge - "),n(i,{to:"/activities/contests/EDA_elite_challenge-23-t2.html"},{default:o(()=>[e("Topic 2: Combinational Logic Optimization and Smart Process for Art and Process Mapping")]),_:1})])])])])}const f=l(r,[["render",d],["__file","index.html.vue"]]);export{f as default};
