// Seed: 2665395291
module module_0 (
    input wire id_0,
    output wire id_1,
    output wire id_2,
    input tri0 id_3,
    output supply0 id_4
);
  assign id_2 = id_3;
endmodule
module module_1 (
    output supply0 id_0,
    output wand id_1,
    output tri1 id_2,
    output wand id_3,
    input supply1 id_4,
    input tri0 id_5,
    output uwire id_6,
    input wand id_7,
    input wire id_8,
    input wor id_9,
    output wire id_10
    , id_23,
    input tri0 id_11,
    output wire id_12,
    output tri0 id_13,
    output tri1 id_14,
    input wor id_15
    , id_24,
    input tri0 id_16,
    input wand id_17,
    output tri id_18,
    output tri0 id_19,
    output wire id_20,
    output wor id_21
);
  assign id_6 = 1'b0;
  module_0(
      id_7, id_18, id_13, id_5, id_12
  );
endmodule
