# Autogenerated CACTI config file
-size (bytes) 2119296
-block size (bytes) 512
-associativity 1
-UCA bank count 4
-read-write port 1
-exclusive read port 0
-exclusive write port 0
-single ended read ports 0
-technology (u) 0.032
-page size (bits) 8192
-burst length 2
-internal prefetch width 8
-Data array cell type - "comm-dram"
-Data array peripheral type - "itrs-lstp"
-Tag array cell type - "itrs-hp"
-Tag array peripheral type - "itrs-lop"
-input/output bus width 256
-operating temperature (K) 350
-cache type "main-memory"
-tag size (b) "default"
-access mode "normal"
-design objective 0:0:0:25:100
-deviate 234231:287335:100000:318156:645570
-NUCAdesign objective 100:100:63:0:100
-NUCAdeviate 10:6910:10000:10000:10000
-Optimize "ED"
-Cache model "UCA"
-NUCA bank count 0
-Wire signalling - "Global_10"
-Wire inside mat - "semi-global"
-Wire outside mat - "semi-global"
-Interconnect projection - "conservative"
-Core count 4
-Cache level - "L2"
