Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 15:29:19 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.909        0.000                      0                 1525        0.059        0.000                      0                 1525       54.305        0.000                       0                   561  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               2.909        0.000                      0                 1521        0.059        0.000                      0                 1521       54.305        0.000                       0                   561  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  103.380        0.000                      0                    4        1.086        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        2.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.909ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        107.333ns  (logic 60.999ns (56.832%)  route 46.334ns (43.168%))
  Logic Levels:           326  (CARRY4=286 LUT2=1 LUT3=31 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X38Y7          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDSE (Prop_fdse_C_Q)         0.518     5.666 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         4.171     9.838    sm/D_states_q_reg[2]_0[0]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.150     9.988 f  sm/ram_reg_i_103/O
                         net (fo=1, routed)           0.439    10.427    sm/ram_reg_i_103_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.326    10.753 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.407    11.160    sm/ram_reg_i_92_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.124    11.284 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.488    12.771    L_reg/M_sm_ra1[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.895 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.812    13.708    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X51Y22         LUT3 (Prop_lut3_I2_O)        0.152    13.860 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.591    14.450    sm/M_alum_a[31]
    SLICE_X53Y23         LUT2 (Prop_lut2_I1_O)        0.326    14.776 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    14.776    alum/S[0]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.308 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.308    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.422 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.009    15.431    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.545 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.545    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.659 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.659    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.773 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    15.773    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.887 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    15.887    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.001 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    16.001    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.115 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.115    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.386 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.175    17.562    alum/temp_out0[31]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.373    17.935 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.468 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    18.468    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.585 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.009    18.594    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.711 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.711    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.828 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.945 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.945    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.062 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.062    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.179 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.179    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.296 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.296    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.453 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.897    20.349    alum/temp_out0[30]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332    20.681 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    20.681    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.231 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.231    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.009    21.354    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.468 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    21.468    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.582 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.582    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.696 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    21.696    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.810 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.810    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.924 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.924    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.038 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.038    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.195 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.147    23.342    alum/temp_out0[29]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329    23.671 r  alum/D_registers_q[7][28]_i_92/O
                         net (fo=1, routed)           0.000    23.671    alum/D_registers_q[7][28]_i_92_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.203 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.009    24.212    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.326    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.440 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.440    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.554 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.554    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.668 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.668    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.782 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.782    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.896 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.896    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.888    25.941    alum/temp_out0[28]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.329    26.270 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.270    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.820 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.820    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.934 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    26.943    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.057 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.057    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.171 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.171    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.285 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.285    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.399 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.399    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.513 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.513    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.627 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.627    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.784 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.065    28.849    alum/temp_out0[27]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.329    29.178 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.178    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.728 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.728    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.842 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.842    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.956 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    29.965    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.079 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.079    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.193 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.193    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.307 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.307    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.421 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.421    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.535 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.535    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.692 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.112    31.804    alum/temp_out0[26]
    SLICE_X36Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.589 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.589    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.703 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.703    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.817 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    32.826    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.940 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.940    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.054 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.054    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.168 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.168    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.282 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.282    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.396 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.396    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.553 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.053    34.606    alum/temp_out0[25]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.391 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.391    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.505 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.505    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.619 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.009    35.628    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.742 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.742    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.856 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.856    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.970 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.970    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.084 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.084    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.198 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.198    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.355 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.024    37.379    alum/temp_out0[24]
    SLICE_X44Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.164 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.164    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.278 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.278    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.392 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    38.401    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.515 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.515    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.629    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.743 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.743    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.857 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.857    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.971 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.971    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.128 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.047    40.175    alum/temp_out0[23]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    40.504 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    40.504    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.037 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.037    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.154 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.154    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.271 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    41.280    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.397 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.397    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.514 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.514    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.631 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.631    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.748 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.748    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.865 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.865    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.022 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.121    43.143    alum/temp_out0[22]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.332    43.475 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.475    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.008 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.008    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.125 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.125    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.242 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.242    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.359 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    44.368    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.485 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.485    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.602 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.602    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.719 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.719    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.836 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.836    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.993 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.968    45.961    alum/temp_out0[21]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.293 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    46.293    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.826 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.826    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.943 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    46.952    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.069 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.187 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.187    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.304 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.304    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.421 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.421    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.538 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.538    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.695 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.994    48.688    alum/temp_out0[20]
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.332    49.020 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.020    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.570 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.570    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.684 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.684    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.798 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    49.807    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.921 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.921    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.035 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.035    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.149 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.149    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.263 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.263    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.377 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.377    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.534 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.994    51.529    alum/temp_out0[19]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    51.858 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.858    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.408 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.408    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.522 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.522    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.636 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.645    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.759 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.759    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.873 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.873    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.987 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.987    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.101 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.101    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.215 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.215    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.372 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.994    54.365    alum/temp_out0[18]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    54.694 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.694    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.244 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.244    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.358 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.358    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.472 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.481    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.595 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.595    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.709 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.709    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.823 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.823    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.937 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.937    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.051 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.051    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.208 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.084    57.292    alum/temp_out0[17]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    57.621 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.621    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.171 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.171    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.285 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.285    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.399 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.399    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.513 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.513    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.627 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.627    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.741 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    58.978    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.135 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.204    60.339    alum/temp_out0[16]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    60.668 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.668    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.201 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.201    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.318 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.318    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.435 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.435    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.552 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.552    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.669 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.669    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.786 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.786    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.903 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    61.912    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.029 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.029    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.186 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.320    63.506    alum/temp_out0[15]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.332    63.838 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.838    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.371 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.371    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.488 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.488    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.605 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.605    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.722 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.722    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.839 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.839    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.956 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.956    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.073 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.073    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.190 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.190    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.347 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.954    66.301    alum/temp_out0[14]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.633 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.633    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.183 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.183    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.297 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.297    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.411 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.411    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.525 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.525    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.639 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.639    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.753 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.753    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.867 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.867    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.981 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.981    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.138 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.884    69.022    alum/temp_out0[13]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.329    69.351 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.351    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.884 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.884    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.001 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.001    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.118 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.118    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.235 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.235    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.352 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.352    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.469 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.469    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.586 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.586    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.703 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.703    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.860 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.921    71.781    alum/temp_out0[12]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.332    72.113 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.113    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.663 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.663    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.777 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.777    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.891 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.891    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.005    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.119 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.119    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.233    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.347    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.461    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.618 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.256    74.874    alum/temp_out0[11]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.203 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.203    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.736 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.736    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.853 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.853    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.970 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.970    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.087 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.204 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.204    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.321 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.321    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.438 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.555 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.555    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.712 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.070    77.782    alum/temp_out0[10]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    78.114 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.664 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.664    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.778 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.778    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.892 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.892    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.006 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.006    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.120 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.120    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.234 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.234    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.348 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.348    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.462 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.462    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.619 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.919    80.539    alum/temp_out0[9]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.868 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.868    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.418 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.418    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.532 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.532    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.646 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.646    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.760 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.760    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.874 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.874    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.988 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.988    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.102 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.102    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.216 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.216    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.373 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.885    83.258    alum/temp_out0[8]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.587 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.587    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.137 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.137    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.251 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.251    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.365 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.365    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.479 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.479    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.593 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.593    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.707 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.707    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.821 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.821    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.935 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.935    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.092 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.034    86.126    alum/temp_out0[7]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    86.455 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.455    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.988 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.988    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.105 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.105    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.222 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.222    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.339 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.339    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.456 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.456    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.573 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.573    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.690 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.690    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.807 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.807    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.964 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.052    89.016    alum/temp_out0[6]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.332    89.348 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    89.348    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.881 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.881    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.998 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.998    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.115 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.115    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.232 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.232    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.349 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.349    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.466 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.466    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.583 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.583    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.700 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.700    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.857 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.028    91.884    alum/temp_out0[5]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.216 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.216    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.766 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.766    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.880 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.880    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.994 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.994    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.108 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.108    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.222 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.222    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.336 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.336    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.450 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.450    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.564 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.564    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.721 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.938    94.660    alum/temp_out0[4]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.989 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.989    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.539 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.539    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.653 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.653    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.767 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.767    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.881 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.881    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.995 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.995    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.109 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.109    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.223 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.223    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.337 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.337    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.494 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.855    97.348    alum/temp_out0[3]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.677 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    97.677    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.210 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.210    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.327 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.327    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.444 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.444    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.561 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.561    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.678 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.678    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.795 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.795    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.912 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.912    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.029 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.029    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.186 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.010   100.196    alum/temp_out0[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.332   100.528 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.528    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.078 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.078    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.192 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.192    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.306 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.306    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.420 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.420    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.534 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.534    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.648 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.648    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.762 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.762    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.876 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.876    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.033 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.096   103.128    alum/temp_out0[1]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.329   103.457 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   103.457    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.007 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   104.007    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.121 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   104.121    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.235 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   104.235    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.349 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   104.349    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.463 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.463    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.577 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   104.577    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.691 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   104.691    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.805 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.805    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.962 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.443   105.405    sm/temp_out0[0]
    SLICE_X41Y15         LUT5 (Prop_lut5_I4_O)        0.329   105.734 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   105.734    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y15         MUXF7 (Prop_muxf7_I0_O)      0.212   105.946 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.302   106.248    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.299   106.547 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.678   107.226    sm/M_alum_out[0]
    SLICE_X38Y11         LUT6 (Prop_lut6_I5_O)        0.124   107.350 r  sm/ram_reg_i_24/O
                         net (fo=1, routed)           1.387   108.736    display/M_sm_bra[0]
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124   108.860 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           2.738   111.599    display/override_address
    SLICE_X10Y3          LUT3 (Prop_lut3_I0_O)        0.146   111.745 r  display/ram_reg_i_13/O
                         net (fo=1, routed)           0.736   112.481    brams/bram1/ADDRARDADDR[0]
    RAMB18_X0Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.493   116.008    brams/bram1/clk_IBUF_BUFG
    RAMB18_X0Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X0Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.770   115.391    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.391    
                         arrival time                        -112.481    
  -------------------------------------------------------------------
                         slack                                  2.909    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        106.558ns  (logic 60.977ns (57.224%)  route 45.581ns (42.776%))
  Logic Levels:           326  (CARRY4=286 LUT2=1 LUT3=30 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X38Y7          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDSE (Prop_fdse_C_Q)         0.518     5.666 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         4.171     9.838    sm/D_states_q_reg[2]_0[0]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.150     9.988 f  sm/ram_reg_i_103/O
                         net (fo=1, routed)           0.439    10.427    sm/ram_reg_i_103_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.326    10.753 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.407    11.160    sm/ram_reg_i_92_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.124    11.284 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.488    12.771    L_reg/M_sm_ra1[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.895 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.812    13.708    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X51Y22         LUT3 (Prop_lut3_I2_O)        0.152    13.860 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.591    14.450    sm/M_alum_a[31]
    SLICE_X53Y23         LUT2 (Prop_lut2_I1_O)        0.326    14.776 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    14.776    alum/S[0]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.308 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.308    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.422 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.009    15.431    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.545 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.545    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.659 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.659    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.773 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    15.773    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.887 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    15.887    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.001 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    16.001    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.115 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.115    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.386 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.175    17.562    alum/temp_out0[31]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.373    17.935 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.468 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    18.468    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.585 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.009    18.594    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.711 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.711    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.828 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.945 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.945    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.062 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.062    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.179 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.179    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.296 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.296    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.453 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.897    20.349    alum/temp_out0[30]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332    20.681 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    20.681    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.231 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.231    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.009    21.354    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.468 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    21.468    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.582 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.582    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.696 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    21.696    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.810 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.810    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.924 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.924    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.038 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.038    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.195 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.147    23.342    alum/temp_out0[29]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329    23.671 r  alum/D_registers_q[7][28]_i_92/O
                         net (fo=1, routed)           0.000    23.671    alum/D_registers_q[7][28]_i_92_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.203 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.009    24.212    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.326    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.440 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.440    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.554 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.554    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.668 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.668    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.782 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.782    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.896 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.896    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.888    25.941    alum/temp_out0[28]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.329    26.270 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.270    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.820 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.820    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.934 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    26.943    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.057 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.057    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.171 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.171    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.285 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.285    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.399 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.399    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.513 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.513    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.627 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.627    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.784 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.065    28.849    alum/temp_out0[27]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.329    29.178 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.178    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.728 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.728    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.842 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.842    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.956 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    29.965    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.079 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.079    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.193 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.193    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.307 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.307    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.421 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.421    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.535 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.535    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.692 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.112    31.804    alum/temp_out0[26]
    SLICE_X36Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.589 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.589    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.703 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.703    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.817 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    32.826    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.940 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.940    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.054 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.054    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.168 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.168    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.282 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.282    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.396 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.396    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.553 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.053    34.606    alum/temp_out0[25]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.391 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.391    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.505 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.505    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.619 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.009    35.628    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.742 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.742    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.856 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.856    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.970 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.970    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.084 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.084    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.198 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.198    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.355 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.024    37.379    alum/temp_out0[24]
    SLICE_X44Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.164 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.164    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.278 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.278    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.392 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    38.401    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.515 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.515    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.629    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.743 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.743    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.857 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.857    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.971 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.971    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.128 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.047    40.175    alum/temp_out0[23]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    40.504 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    40.504    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.037 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.037    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.154 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.154    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.271 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    41.280    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.397 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.397    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.514 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.514    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.631 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.631    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.748 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.748    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.865 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.865    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.022 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.121    43.143    alum/temp_out0[22]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.332    43.475 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.475    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.008 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.008    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.125 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.125    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.242 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.242    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.359 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    44.368    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.485 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.485    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.602 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.602    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.719 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.719    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.836 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.836    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.993 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.968    45.961    alum/temp_out0[21]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.293 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    46.293    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.826 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.826    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.943 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    46.952    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.069 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.187 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.187    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.304 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.304    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.421 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.421    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.538 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.538    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.695 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.994    48.688    alum/temp_out0[20]
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.332    49.020 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.020    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.570 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.570    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.684 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.684    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.798 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    49.807    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.921 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.921    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.035 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.035    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.149 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.149    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.263 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.263    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.377 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.377    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.534 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.994    51.529    alum/temp_out0[19]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    51.858 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.858    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.408 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.408    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.522 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.522    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.636 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.645    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.759 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.759    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.873 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.873    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.987 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.987    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.101 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.101    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.215 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.215    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.372 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.994    54.365    alum/temp_out0[18]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    54.694 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.694    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.244 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.244    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.358 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.358    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.472 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.481    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.595 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.595    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.709 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.709    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.823 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.823    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.937 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.937    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.051 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.051    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.208 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.084    57.292    alum/temp_out0[17]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    57.621 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.621    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.171 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.171    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.285 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.285    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.399 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.399    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.513 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.513    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.627 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.627    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.741 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    58.978    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.135 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.204    60.339    alum/temp_out0[16]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    60.668 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.668    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.201 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.201    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.318 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.318    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.435 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.435    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.552 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.552    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.669 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.669    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.786 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.786    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.903 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    61.912    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.029 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.029    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.186 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.320    63.506    alum/temp_out0[15]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.332    63.838 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.838    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.371 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.371    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.488 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.488    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.605 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.605    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.722 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.722    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.839 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.839    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.956 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.956    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.073 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.073    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.190 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.190    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.347 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.954    66.301    alum/temp_out0[14]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.633 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.633    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.183 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.183    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.297 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.297    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.411 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.411    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.525 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.525    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.639 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.639    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.753 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.753    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.867 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.867    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.981 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.981    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.138 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.884    69.022    alum/temp_out0[13]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.329    69.351 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.351    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.884 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.884    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.001 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.001    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.118 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.118    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.235 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.235    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.352 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.352    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.469 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.469    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.586 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.586    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.703 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.703    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.860 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.921    71.781    alum/temp_out0[12]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.332    72.113 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.113    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.663 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.663    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.777 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.777    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.891 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.891    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.005    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.119 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.119    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.233    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.347    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.461    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.618 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.256    74.874    alum/temp_out0[11]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.203 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.203    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.736 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.736    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.853 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.853    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.970 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.970    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.087 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.204 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.204    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.321 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.321    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.438 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.555 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.555    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.712 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.070    77.782    alum/temp_out0[10]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    78.114 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.664 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.664    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.778 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.778    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.892 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.892    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.006 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.006    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.120 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.120    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.234 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.234    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.348 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.348    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.462 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.462    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.619 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.919    80.539    alum/temp_out0[9]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.868 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.868    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.418 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.418    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.532 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.532    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.646 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.646    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.760 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.760    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.874 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.874    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.988 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.988    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.102 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.102    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.216 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.216    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.373 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.885    83.258    alum/temp_out0[8]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.587 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.587    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.137 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.137    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.251 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.251    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.365 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.365    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.479 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.479    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.593 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.593    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.707 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.707    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.821 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.821    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.935 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.935    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.092 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.034    86.126    alum/temp_out0[7]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    86.455 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.455    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.988 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.988    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.105 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.105    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.222 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.222    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.339 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.339    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.456 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.456    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.573 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.573    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.690 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.690    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.807 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.807    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.964 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.052    89.016    alum/temp_out0[6]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.332    89.348 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    89.348    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.881 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.881    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.998 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.998    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.115 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.115    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.232 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.232    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.349 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.349    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.466 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.466    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.583 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.583    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.700 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.700    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.857 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.028    91.884    alum/temp_out0[5]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.216 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.216    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.766 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.766    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.880 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.880    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.994 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.994    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.108 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.108    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.222 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.222    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.336 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.336    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.450 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.450    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.564 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.564    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.721 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.938    94.660    alum/temp_out0[4]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.989 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.989    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.539 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.539    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.653 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.653    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.767 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.767    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.881 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.881    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.995 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.995    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.109 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.109    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.223 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.223    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.337 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.337    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.494 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.855    97.348    alum/temp_out0[3]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.677 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    97.677    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.210 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.210    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.327 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.327    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.444 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.444    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.561 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.561    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.678 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.678    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.795 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.795    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.912 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.912    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.029 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.029    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.186 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.010   100.196    alum/temp_out0[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.332   100.528 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.528    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.078 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.078    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.192 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.192    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.306 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.306    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.420 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.420    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.534 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.534    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.648 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.648    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.762 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.762    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.876 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.876    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.033 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.096   103.128    alum/temp_out0[1]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.329   103.457 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   103.457    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.007 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   104.007    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.121 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   104.121    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.235 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   104.235    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.349 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   104.349    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.463 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.463    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.577 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   104.577    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.691 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   104.691    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.805 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.805    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.962 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.443   105.405    sm/temp_out0[0]
    SLICE_X41Y15         LUT5 (Prop_lut5_I4_O)        0.329   105.734 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   105.734    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y15         MUXF7 (Prop_muxf7_I0_O)      0.212   105.946 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.302   106.248    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.299   106.547 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.678   107.226    sm/M_alum_out[0]
    SLICE_X38Y11         LUT6 (Prop_lut6_I5_O)        0.124   107.350 r  sm/ram_reg_i_24/O
                         net (fo=1, routed)           1.387   108.736    display/M_sm_bra[0]
    SLICE_X49Y37         LUT6 (Prop_lut6_I5_O)        0.124   108.860 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           1.918   110.778    sm/override_address
    SLICE_X45Y3          LUT6 (Prop_lut6_I4_O)        0.124   110.902 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.805   111.707    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.494   116.009    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.259   116.269    
                         clock uncertainty           -0.035   116.234    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.668    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.668    
                         arrival time                        -111.707    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             5.736ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.160ns  (logic 61.403ns (58.390%)  route 43.757ns (41.610%))
  Logic Levels:           326  (CARRY4=286 LUT2=1 LUT3=31 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 115.960 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X38Y7          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDSE (Prop_fdse_C_Q)         0.518     5.666 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         4.171     9.838    sm/D_states_q_reg[2]_0[0]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.150     9.988 f  sm/ram_reg_i_103/O
                         net (fo=1, routed)           0.439    10.427    sm/ram_reg_i_103_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.326    10.753 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.407    11.160    sm/ram_reg_i_92_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.124    11.284 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.488    12.771    L_reg/M_sm_ra1[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.895 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.812    13.708    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X51Y22         LUT3 (Prop_lut3_I2_O)        0.152    13.860 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.591    14.450    sm/M_alum_a[31]
    SLICE_X53Y23         LUT2 (Prop_lut2_I1_O)        0.326    14.776 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    14.776    alum/S[0]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.308 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.308    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.422 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.009    15.431    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.545 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.545    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.659 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.659    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.773 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    15.773    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.887 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    15.887    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.001 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    16.001    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.115 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.115    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.386 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.175    17.562    alum/temp_out0[31]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.373    17.935 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.468 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    18.468    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.585 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.009    18.594    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.711 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.711    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.828 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.945 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.945    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.062 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.062    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.179 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.179    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.296 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.296    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.453 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.897    20.349    alum/temp_out0[30]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332    20.681 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    20.681    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.231 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.231    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.009    21.354    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.468 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    21.468    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.582 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.582    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.696 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    21.696    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.810 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.810    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.924 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.924    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.038 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.038    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.195 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.147    23.342    alum/temp_out0[29]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329    23.671 r  alum/D_registers_q[7][28]_i_92/O
                         net (fo=1, routed)           0.000    23.671    alum/D_registers_q[7][28]_i_92_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.203 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.009    24.212    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.326    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.440 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.440    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.554 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.554    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.668 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.668    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.782 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.782    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.896 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.896    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.888    25.941    alum/temp_out0[28]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.329    26.270 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.270    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.820 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.820    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.934 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    26.943    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.057 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.057    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.171 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.171    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.285 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.285    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.399 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.399    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.513 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.513    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.627 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.627    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.784 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.065    28.849    alum/temp_out0[27]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.329    29.178 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.178    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.728 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.728    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.842 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.842    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.956 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    29.965    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.079 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.079    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.193 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.193    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.307 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.307    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.421 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.421    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.535 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.535    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.692 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.112    31.804    alum/temp_out0[26]
    SLICE_X36Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.589 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.589    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.703 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.703    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.817 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    32.826    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.940 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.940    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.054 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.054    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.168 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.168    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.282 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.282    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.396 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.396    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.553 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.053    34.606    alum/temp_out0[25]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.391 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.391    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.505 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.505    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.619 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.009    35.628    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.742 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.742    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.856 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.856    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.970 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.970    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.084 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.084    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.198 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.198    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.355 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.024    37.379    alum/temp_out0[24]
    SLICE_X44Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.164 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.164    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.278 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.278    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.392 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    38.401    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.515 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.515    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.629    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.743 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.743    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.857 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.857    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.971 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.971    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.128 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.047    40.175    alum/temp_out0[23]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    40.504 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    40.504    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.037 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.037    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.154 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.154    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.271 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    41.280    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.397 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.397    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.514 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.514    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.631 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.631    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.748 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.748    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.865 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.865    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.022 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.121    43.143    alum/temp_out0[22]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.332    43.475 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.475    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.008 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.008    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.125 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.125    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.242 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.242    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.359 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    44.368    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.485 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.485    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.602 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.602    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.719 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.719    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.836 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.836    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.993 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.968    45.961    alum/temp_out0[21]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.293 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    46.293    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.826 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.826    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.943 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    46.952    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.069 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.187 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.187    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.304 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.304    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.421 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.421    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.538 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.538    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.695 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.994    48.688    alum/temp_out0[20]
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.332    49.020 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.020    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.570 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.570    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.684 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.684    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.798 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    49.807    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.921 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.921    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.035 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.035    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.149 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.149    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.263 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.263    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.377 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.377    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.534 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.994    51.529    alum/temp_out0[19]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    51.858 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.858    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.408 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.408    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.522 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.522    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.636 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.645    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.759 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.759    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.873 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.873    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.987 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.987    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.101 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.101    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.215 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.215    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.372 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.994    54.365    alum/temp_out0[18]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    54.694 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.694    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.244 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.244    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.358 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.358    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.472 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.481    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.595 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.595    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.709 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.709    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.823 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.823    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.937 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.937    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.051 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.051    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.208 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.084    57.292    alum/temp_out0[17]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    57.621 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.621    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.171 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.171    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.285 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.285    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.399 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.399    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.513 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.513    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.627 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.627    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.741 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    58.978    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.135 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.204    60.339    alum/temp_out0[16]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    60.668 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.668    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.201 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.201    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.318 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.318    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.435 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.435    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.552 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.552    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.669 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.669    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.786 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.786    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.903 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    61.912    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.029 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.029    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.186 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.320    63.506    alum/temp_out0[15]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.332    63.838 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.838    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.371 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.371    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.488 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.488    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.605 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.605    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.722 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.722    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.839 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.839    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.956 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.956    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.073 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.073    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.190 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.190    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.347 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.954    66.301    alum/temp_out0[14]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.633 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.633    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.183 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.183    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.297 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.297    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.411 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.411    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.525 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.525    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.639 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.639    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.753 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.753    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.867 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.867    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.981 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.981    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.138 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.884    69.022    alum/temp_out0[13]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.329    69.351 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.351    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.884 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.884    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.001 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.001    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.118 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.118    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.235 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.235    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.352 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.352    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.469 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.469    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.586 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.586    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.703 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.703    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.860 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.921    71.781    alum/temp_out0[12]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.332    72.113 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.113    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.663 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.663    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.777 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.777    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.891 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.891    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.005    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.119 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.119    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.233    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.347    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.461    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.618 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.256    74.874    alum/temp_out0[11]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.203 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.203    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.736 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.736    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.853 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.853    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.970 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.970    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.087 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.204 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.204    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.321 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.321    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.438 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.555 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.555    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.712 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.070    77.782    alum/temp_out0[10]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    78.114 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.664 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.664    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.778 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.778    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.892 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.892    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.006 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.006    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.120 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.120    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.234 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.234    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.348 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.348    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.462 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.462    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.619 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.919    80.539    alum/temp_out0[9]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.868 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.868    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.418 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.418    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.532 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.532    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.646 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.646    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.760 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.760    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.874 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.874    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.988 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.988    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.102 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.102    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.216 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.216    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.373 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.885    83.258    alum/temp_out0[8]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.587 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.587    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.137 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.137    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.251 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.251    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.365 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.365    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.479 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.479    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.593 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.593    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.707 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.707    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.821 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.821    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.935 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.935    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.092 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.034    86.126    alum/temp_out0[7]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    86.455 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.455    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.988 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.988    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.105 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.105    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.222 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.222    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.339 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.339    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.456 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.456    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.573 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.573    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.690 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.690    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.807 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.807    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.964 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.052    89.016    alum/temp_out0[6]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.332    89.348 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    89.348    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.881 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.881    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.998 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.998    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.115 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.115    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.232 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.232    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.349 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.349    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.466 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.466    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.583 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.583    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.700 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.700    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.857 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.028    91.884    alum/temp_out0[5]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.216 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.216    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.766 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.766    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.880 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.880    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.994 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.994    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.108 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.108    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.222 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.222    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.336 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.336    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.450 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.450    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.564 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.564    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.721 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.938    94.660    alum/temp_out0[4]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.989 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.989    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.539 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.539    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.653 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.653    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.767 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.767    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.881 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.881    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.995 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.995    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.109 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.109    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.223 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.223    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.337 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.337    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.494 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.855    97.348    alum/temp_out0[3]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.677 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    97.677    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.210 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.210    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.327 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.327    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.444 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.444    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.561 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.561    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.678 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.678    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.795 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.795    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.912 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.912    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.029 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.029    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.186 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.010   100.196    alum/temp_out0[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.332   100.528 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.528    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.078 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.078    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.192 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.192    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.306 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.306    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.420 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.420    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.534 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.534    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.648 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.648    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.762 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.762    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.876 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.876    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.033 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.096   103.128    alum/temp_out0[1]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.329   103.457 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   103.457    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.007 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   104.007    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.121 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   104.121    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.235 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   104.235    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.349 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   104.349    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.463 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.463    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.577 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   104.577    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.691 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   104.691    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.805 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.805    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.962 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.443   105.405    sm/temp_out0[0]
    SLICE_X41Y15         LUT5 (Prop_lut5_I4_O)        0.329   105.734 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   105.734    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y15         MUXF7 (Prop_muxf7_I0_O)      0.212   105.946 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.302   106.248    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.299   106.547 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.088   107.636    sm/M_alum_out[0]
    SLICE_X34Y6          LUT4 (Prop_lut4_I1_O)        0.116   107.752 r  sm/D_states_q[4]_i_21/O
                         net (fo=2, routed)           0.873   108.625    sm/D_states_q[4]_i_21_n_0
    SLICE_X35Y6          LUT3 (Prop_lut3_I0_O)        0.356   108.981 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.433   109.414    sm/D_states_q[4]_i_5_n_0
    SLICE_X35Y6          LUT6 (Prop_lut6_I3_O)        0.326   109.740 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.569   110.309    sm/D_states_d__0[4]
    SLICE_X35Y6          FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.444   115.960    sm/clk_IBUF_BUFG
    SLICE_X35Y6          FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.187   116.147    
                         clock uncertainty           -0.035   116.112    
    SLICE_X35Y6          FDSE (Setup_fdse_C_D)       -0.067   116.045    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.045    
                         arrival time                        -110.309    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             6.598ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.387ns  (logic 60.977ns (58.414%)  route 43.410ns (41.586%))
  Logic Levels:           326  (CARRY4=286 LUT2=1 LUT3=30 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X38Y7          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDSE (Prop_fdse_C_Q)         0.518     5.666 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         4.171     9.838    sm/D_states_q_reg[2]_0[0]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.150     9.988 f  sm/ram_reg_i_103/O
                         net (fo=1, routed)           0.439    10.427    sm/ram_reg_i_103_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.326    10.753 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.407    11.160    sm/ram_reg_i_92_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.124    11.284 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.488    12.771    L_reg/M_sm_ra1[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.895 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.812    13.708    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X51Y22         LUT3 (Prop_lut3_I2_O)        0.152    13.860 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.591    14.450    sm/M_alum_a[31]
    SLICE_X53Y23         LUT2 (Prop_lut2_I1_O)        0.326    14.776 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    14.776    alum/S[0]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.308 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.308    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.422 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.009    15.431    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.545 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.545    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.659 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.659    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.773 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    15.773    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.887 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    15.887    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.001 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    16.001    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.115 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.115    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.386 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.175    17.562    alum/temp_out0[31]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.373    17.935 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.468 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    18.468    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.585 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.009    18.594    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.711 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.711    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.828 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.945 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.945    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.062 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.062    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.179 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.179    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.296 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.296    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.453 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.897    20.349    alum/temp_out0[30]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332    20.681 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    20.681    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.231 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.231    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.009    21.354    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.468 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    21.468    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.582 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.582    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.696 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    21.696    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.810 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.810    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.924 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.924    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.038 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.038    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.195 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.147    23.342    alum/temp_out0[29]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329    23.671 r  alum/D_registers_q[7][28]_i_92/O
                         net (fo=1, routed)           0.000    23.671    alum/D_registers_q[7][28]_i_92_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.203 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.009    24.212    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.326    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.440 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.440    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.554 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.554    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.668 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.668    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.782 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.782    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.896 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.896    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.888    25.941    alum/temp_out0[28]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.329    26.270 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.270    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.820 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.820    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.934 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    26.943    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.057 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.057    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.171 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.171    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.285 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.285    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.399 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.399    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.513 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.513    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.627 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.627    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.784 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.065    28.849    alum/temp_out0[27]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.329    29.178 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.178    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.728 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.728    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.842 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.842    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.956 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    29.965    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.079 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.079    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.193 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.193    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.307 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.307    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.421 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.421    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.535 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.535    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.692 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.112    31.804    alum/temp_out0[26]
    SLICE_X36Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.589 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.589    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.703 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.703    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.817 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    32.826    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.940 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.940    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.054 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.054    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.168 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.168    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.282 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.282    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.396 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.396    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.553 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.053    34.606    alum/temp_out0[25]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.391 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.391    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.505 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.505    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.619 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.009    35.628    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.742 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.742    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.856 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.856    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.970 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.970    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.084 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.084    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.198 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.198    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.355 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.024    37.379    alum/temp_out0[24]
    SLICE_X44Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.164 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.164    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.278 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.278    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.392 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    38.401    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.515 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.515    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.629    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.743 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.743    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.857 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.857    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.971 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.971    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.128 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.047    40.175    alum/temp_out0[23]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    40.504 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    40.504    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.037 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.037    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.154 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.154    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.271 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    41.280    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.397 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.397    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.514 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.514    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.631 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.631    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.748 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.748    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.865 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.865    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.022 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.121    43.143    alum/temp_out0[22]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.332    43.475 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.475    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.008 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.008    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.125 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.125    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.242 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.242    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.359 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    44.368    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.485 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.485    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.602 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.602    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.719 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.719    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.836 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.836    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.993 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.968    45.961    alum/temp_out0[21]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.293 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    46.293    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.826 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.826    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.943 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    46.952    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.069 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.187 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.187    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.304 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.304    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.421 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.421    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.538 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.538    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.695 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.994    48.688    alum/temp_out0[20]
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.332    49.020 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.020    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.570 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.570    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.684 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.684    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.798 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    49.807    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.921 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.921    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.035 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.035    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.149 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.149    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.263 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.263    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.377 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.377    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.534 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.994    51.529    alum/temp_out0[19]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    51.858 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.858    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.408 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.408    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.522 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.522    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.636 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.645    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.759 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.759    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.873 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.873    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.987 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.987    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.101 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.101    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.215 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.215    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.372 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.994    54.365    alum/temp_out0[18]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    54.694 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.694    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.244 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.244    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.358 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.358    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.472 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.481    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.595 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.595    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.709 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.709    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.823 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.823    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.937 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.937    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.051 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.051    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.208 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.084    57.292    alum/temp_out0[17]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    57.621 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.621    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.171 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.171    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.285 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.285    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.399 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.399    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.513 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.513    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.627 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.627    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.741 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    58.978    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.135 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.204    60.339    alum/temp_out0[16]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    60.668 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.668    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.201 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.201    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.318 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.318    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.435 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.435    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.552 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.552    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.669 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.669    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.786 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.786    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.903 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    61.912    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.029 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.029    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.186 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.320    63.506    alum/temp_out0[15]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.332    63.838 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.838    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.371 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.371    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.488 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.488    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.605 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.605    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.722 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.722    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.839 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.839    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.956 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.956    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.073 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.073    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.190 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.190    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.347 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.954    66.301    alum/temp_out0[14]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.633 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.633    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.183 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.183    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.297 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.297    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.411 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.411    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.525 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.525    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.639 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.639    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.753 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.753    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.867 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.867    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.981 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.981    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.138 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.884    69.022    alum/temp_out0[13]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.329    69.351 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.351    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.884 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.884    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.001 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.001    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.118 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.118    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.235 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.235    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.352 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.352    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.469 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.469    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.586 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.586    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.703 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.703    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.860 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.921    71.781    alum/temp_out0[12]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.332    72.113 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.113    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.663 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.663    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.777 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.777    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.891 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.891    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.005    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.119 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.119    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.233    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.347    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.461    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.618 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.256    74.874    alum/temp_out0[11]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.203 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.203    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.736 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.736    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.853 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.853    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.970 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.970    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.087 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.204 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.204    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.321 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.321    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.438 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.555 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.555    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.712 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.070    77.782    alum/temp_out0[10]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    78.114 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.664 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.664    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.778 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.778    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.892 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.892    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.006 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.006    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.120 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.120    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.234 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.234    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.348 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.348    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.462 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.462    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.619 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.919    80.539    alum/temp_out0[9]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.868 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.868    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.418 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.418    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.532 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.532    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.646 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.646    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.760 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.760    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.874 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.874    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.988 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.988    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.102 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.102    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.216 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.216    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.373 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.885    83.258    alum/temp_out0[8]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.587 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.587    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.137 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.137    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.251 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.251    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.365 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.365    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.479 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.479    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.593 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.593    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.707 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.707    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.821 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.821    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.935 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.935    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.092 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.034    86.126    alum/temp_out0[7]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    86.455 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.455    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.988 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.988    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.105 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.105    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.222 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.222    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.339 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.339    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.456 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.456    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.573 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.573    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.690 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.690    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.807 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.807    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.964 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.052    89.016    alum/temp_out0[6]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.332    89.348 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    89.348    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.881 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.881    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.998 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.998    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.115 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.115    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.232 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.232    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.349 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.349    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.466 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.466    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.583 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.583    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.700 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.700    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.857 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.028    91.884    alum/temp_out0[5]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.216 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.216    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.766 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.766    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.880 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.880    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.994 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.994    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.108 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.108    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.222 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.222    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.336 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.336    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.450 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.450    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.564 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.564    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.721 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.938    94.660    alum/temp_out0[4]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.989 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.989    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.539 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.539    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.653 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.653    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.767 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.767    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.881 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.881    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.995 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.995    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.109 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.109    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.223 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.223    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.337 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.337    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.494 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.855    97.348    alum/temp_out0[3]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.677 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    97.677    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.210 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.210    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.327 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.327    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.444 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.444    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.561 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.561    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.678 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.678    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.795 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.795    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.912 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.912    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.029 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.029    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.186 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.010   100.196    alum/temp_out0[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.332   100.528 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.528    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.078 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.078    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.192 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.192    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.306 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.306    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.420 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.420    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.534 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.534    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.648 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.648    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.762 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.762    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.876 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.876    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.033 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.096   103.128    alum/temp_out0[1]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.329   103.457 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   103.457    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.007 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   104.007    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.121 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   104.121    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.235 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   104.235    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.349 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   104.349    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.463 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.463    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.577 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   104.577    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.691 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   104.691    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.805 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.805    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.962 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.443   105.405    sm/temp_out0[0]
    SLICE_X41Y15         LUT5 (Prop_lut5_I4_O)        0.329   105.734 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   105.734    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y15         MUXF7 (Prop_muxf7_I0_O)      0.212   105.946 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.302   106.248    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.299   106.547 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.950   107.497    sm/M_alum_out[0]
    SLICE_X34Y8          LUT6 (Prop_lut6_I0_O)        0.124   107.621 f  sm/D_states_q[1]_i_17/O
                         net (fo=1, routed)           0.466   108.087    sm/D_states_q[1]_i_17_n_0
    SLICE_X34Y8          LUT6 (Prop_lut6_I5_O)        0.124   108.211 r  sm/D_states_q[1]_i_3/O
                         net (fo=1, routed)           0.860   109.071    sm/D_states_q[1]_i_3_n_0
    SLICE_X37Y6          LUT6 (Prop_lut6_I1_O)        0.124   109.195 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.340   109.535    sm/D_states_d__0[1]
    SLICE_X37Y6          FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X37Y6          FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.274   116.235    
                         clock uncertainty           -0.035   116.200    
    SLICE_X37Y6          FDRE (Setup_fdre_C_D)       -0.067   116.133    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.133    
                         arrival time                        -109.535    
  -------------------------------------------------------------------
                         slack                                  6.598    

Slack (MET) :             6.642ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.242ns  (logic 61.081ns (58.596%)  route 43.161ns (41.405%))
  Logic Levels:           325  (CARRY4=286 LUT2=1 LUT3=30 LUT5=2 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X38Y7          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDSE (Prop_fdse_C_Q)         0.518     5.666 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         4.171     9.838    sm/D_states_q_reg[2]_0[0]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.150     9.988 f  sm/ram_reg_i_103/O
                         net (fo=1, routed)           0.439    10.427    sm/ram_reg_i_103_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.326    10.753 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.407    11.160    sm/ram_reg_i_92_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.124    11.284 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.488    12.771    L_reg/M_sm_ra1[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.895 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.812    13.708    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X51Y22         LUT3 (Prop_lut3_I2_O)        0.152    13.860 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.591    14.450    sm/M_alum_a[31]
    SLICE_X53Y23         LUT2 (Prop_lut2_I1_O)        0.326    14.776 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    14.776    alum/S[0]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.308 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.308    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.422 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.009    15.431    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.545 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.545    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.659 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.659    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.773 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    15.773    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.887 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    15.887    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.001 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    16.001    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.115 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.115    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.386 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.175    17.562    alum/temp_out0[31]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.373    17.935 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.468 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    18.468    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.585 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.009    18.594    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.711 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.711    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.828 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.945 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.945    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.062 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.062    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.179 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.179    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.296 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.296    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.453 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.897    20.349    alum/temp_out0[30]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332    20.681 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    20.681    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.231 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.231    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.009    21.354    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.468 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    21.468    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.582 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.582    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.696 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    21.696    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.810 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.810    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.924 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.924    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.038 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.038    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.195 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.147    23.342    alum/temp_out0[29]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329    23.671 r  alum/D_registers_q[7][28]_i_92/O
                         net (fo=1, routed)           0.000    23.671    alum/D_registers_q[7][28]_i_92_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.203 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.009    24.212    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.326    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.440 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.440    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.554 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.554    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.668 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.668    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.782 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.782    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.896 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.896    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.888    25.941    alum/temp_out0[28]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.329    26.270 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.270    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.820 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.820    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.934 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    26.943    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.057 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.057    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.171 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.171    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.285 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.285    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.399 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.399    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.513 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.513    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.627 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.627    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.784 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.065    28.849    alum/temp_out0[27]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.329    29.178 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.178    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.728 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.728    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.842 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.842    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.956 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    29.965    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.079 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.079    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.193 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.193    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.307 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.307    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.421 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.421    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.535 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.535    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.692 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.112    31.804    alum/temp_out0[26]
    SLICE_X36Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.589 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.589    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.703 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.703    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.817 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    32.826    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.940 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.940    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.054 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.054    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.168 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.168    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.282 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.282    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.396 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.396    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.553 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.053    34.606    alum/temp_out0[25]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.391 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.391    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.505 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.505    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.619 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.009    35.628    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.742 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.742    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.856 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.856    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.970 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.970    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.084 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.084    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.198 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.198    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.355 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.024    37.379    alum/temp_out0[24]
    SLICE_X44Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.164 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.164    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.278 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.278    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.392 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    38.401    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.515 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.515    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.629    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.743 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.743    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.857 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.857    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.971 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.971    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.128 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.047    40.175    alum/temp_out0[23]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    40.504 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    40.504    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.037 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.037    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.154 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.154    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.271 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    41.280    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.397 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.397    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.514 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.514    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.631 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.631    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.748 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.748    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.865 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.865    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.022 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.121    43.143    alum/temp_out0[22]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.332    43.475 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.475    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.008 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.008    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.125 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.125    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.242 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.242    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.359 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    44.368    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.485 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.485    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.602 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.602    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.719 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.719    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.836 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.836    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.993 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.968    45.961    alum/temp_out0[21]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.293 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    46.293    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.826 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.826    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.943 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    46.952    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.069 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.187 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.187    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.304 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.304    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.421 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.421    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.538 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.538    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.695 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.994    48.688    alum/temp_out0[20]
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.332    49.020 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.020    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.570 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.570    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.684 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.684    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.798 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    49.807    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.921 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.921    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.035 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.035    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.149 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.149    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.263 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.263    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.377 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.377    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.534 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.994    51.529    alum/temp_out0[19]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    51.858 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.858    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.408 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.408    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.522 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.522    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.636 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.645    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.759 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.759    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.873 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.873    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.987 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.987    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.101 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.101    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.215 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.215    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.372 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.994    54.365    alum/temp_out0[18]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    54.694 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.694    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.244 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.244    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.358 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.358    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.472 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.481    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.595 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.595    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.709 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.709    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.823 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.823    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.937 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.937    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.051 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.051    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.208 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.084    57.292    alum/temp_out0[17]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    57.621 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.621    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.171 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.171    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.285 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.285    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.399 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.399    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.513 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.513    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.627 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.627    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.741 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    58.978    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.135 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.204    60.339    alum/temp_out0[16]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    60.668 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.668    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.201 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.201    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.318 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.318    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.435 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.435    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.552 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.552    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.669 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.669    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.786 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.786    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.903 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    61.912    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.029 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.029    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.186 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.320    63.506    alum/temp_out0[15]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.332    63.838 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.838    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.371 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.371    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.488 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.488    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.605 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.605    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.722 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.722    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.839 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.839    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.956 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.956    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.073 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.073    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.190 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.190    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.347 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.954    66.301    alum/temp_out0[14]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.633 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.633    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.183 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.183    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.297 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.297    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.411 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.411    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.525 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.525    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.639 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.639    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.753 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.753    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.867 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.867    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.981 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.981    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.138 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.884    69.022    alum/temp_out0[13]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.329    69.351 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.351    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.884 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.884    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.001 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.001    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.118 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.118    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.235 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.235    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.352 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.352    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.469 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.469    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.586 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.586    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.703 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.703    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.860 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.921    71.781    alum/temp_out0[12]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.332    72.113 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.113    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.663 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.663    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.777 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.777    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.891 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.891    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.005    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.119 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.119    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.233    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.347    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.461    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.618 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.256    74.874    alum/temp_out0[11]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.203 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.203    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.736 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.736    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.853 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.853    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.970 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.970    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.087 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.204 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.204    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.321 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.321    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.438 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.555 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.555    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.712 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.070    77.782    alum/temp_out0[10]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    78.114 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.664 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.664    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.778 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.778    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.892 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.892    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.006 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.006    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.120 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.120    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.234 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.234    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.348 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.348    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.462 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.462    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.619 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.919    80.539    alum/temp_out0[9]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.868 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.868    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.418 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.418    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.532 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.532    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.646 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.646    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.760 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.760    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.874 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.874    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.988 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.988    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.102 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.102    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.216 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.216    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.373 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.885    83.258    alum/temp_out0[8]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.587 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.587    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.137 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.137    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.251 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.251    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.365 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.365    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.479 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.479    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.593 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.593    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.707 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.707    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.821 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.821    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.935 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.935    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.092 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.034    86.126    alum/temp_out0[7]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    86.455 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.455    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.988 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.988    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.105 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.105    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.222 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.222    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.339 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.339    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.456 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.456    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.573 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.573    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.690 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.690    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.807 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.807    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.964 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.052    89.016    alum/temp_out0[6]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.332    89.348 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    89.348    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.881 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.881    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.998 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.998    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.115 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.115    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.232 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.232    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.349 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.349    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.466 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.466    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.583 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.583    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.700 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.700    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.857 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.028    91.884    alum/temp_out0[5]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.216 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.216    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.766 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.766    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.880 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.880    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.994 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.994    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.108 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.108    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.222 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.222    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.336 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.336    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.450 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.450    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.564 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.564    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.721 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.938    94.660    alum/temp_out0[4]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.989 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.989    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.539 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.539    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.653 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.653    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.767 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.767    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.881 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.881    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.995 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.995    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.109 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.109    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.223 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.223    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.337 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.337    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.494 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.855    97.348    alum/temp_out0[3]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.677 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    97.677    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.210 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.210    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.327 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.327    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.444 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.444    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.561 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.561    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.678 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.678    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.795 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.795    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.912 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.912    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.029 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.029    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.186 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.010   100.196    alum/temp_out0[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.332   100.528 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.528    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.078 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.078    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.192 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.192    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.306 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.306    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.420 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.420    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.534 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.534    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.648 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.648    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.762 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.762    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.876 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.876    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.033 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.096   103.128    alum/temp_out0[1]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.329   103.457 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   103.457    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.007 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   104.007    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.121 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   104.121    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.235 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   104.235    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.349 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   104.349    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.463 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.463    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.577 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   104.577    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.691 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   104.691    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.805 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.805    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.962 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.443   105.405    sm/temp_out0[0]
    SLICE_X41Y15         LUT5 (Prop_lut5_I4_O)        0.329   105.734 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   105.734    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y15         MUXF7 (Prop_muxf7_I0_O)      0.212   105.946 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.302   106.248    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.299   106.547 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.487   108.035    sm/M_alum_out[0]
    SLICE_X32Y6          LUT5 (Prop_lut5_I0_O)        0.150   108.185 f  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.358   108.543    sm/D_states_q[7]_i_11_n_0
    SLICE_X33Y6          LUT6 (Prop_lut6_I4_O)        0.326   108.869 r  sm/D_states_q[7]_i_2/O
                         net (fo=1, routed)           0.521   109.390    sm/D_states_d__0[7]
    SLICE_X33Y6          FDSE                                         r  sm/D_states_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X33Y6          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X33Y6          FDSE (Setup_fdse_C_D)       -0.081   116.032    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        116.032    
                         arrival time                        -109.390    
  -------------------------------------------------------------------
                         slack                                  6.642    

Slack (MET) :             6.651ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.231ns  (logic 60.977ns (58.502%)  route 43.254ns (41.498%))
  Logic Levels:           326  (CARRY4=286 LUT2=2 LUT3=30 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X38Y7          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDSE (Prop_fdse_C_Q)         0.518     5.666 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         4.171     9.838    sm/D_states_q_reg[2]_0[0]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.150     9.988 f  sm/ram_reg_i_103/O
                         net (fo=1, routed)           0.439    10.427    sm/ram_reg_i_103_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.326    10.753 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.407    11.160    sm/ram_reg_i_92_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.124    11.284 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.488    12.771    L_reg/M_sm_ra1[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.895 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.812    13.708    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X51Y22         LUT3 (Prop_lut3_I2_O)        0.152    13.860 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.591    14.450    sm/M_alum_a[31]
    SLICE_X53Y23         LUT2 (Prop_lut2_I1_O)        0.326    14.776 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    14.776    alum/S[0]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.308 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.308    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.422 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.009    15.431    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.545 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.545    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.659 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.659    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.773 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    15.773    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.887 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    15.887    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.001 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    16.001    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.115 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.115    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.386 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.175    17.562    alum/temp_out0[31]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.373    17.935 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.468 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    18.468    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.585 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.009    18.594    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.711 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.711    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.828 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.945 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.945    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.062 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.062    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.179 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.179    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.296 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.296    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.453 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.897    20.349    alum/temp_out0[30]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332    20.681 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    20.681    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.231 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.231    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.009    21.354    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.468 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    21.468    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.582 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.582    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.696 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    21.696    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.810 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.810    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.924 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.924    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.038 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.038    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.195 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.147    23.342    alum/temp_out0[29]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329    23.671 r  alum/D_registers_q[7][28]_i_92/O
                         net (fo=1, routed)           0.000    23.671    alum/D_registers_q[7][28]_i_92_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.203 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.009    24.212    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.326    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.440 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.440    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.554 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.554    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.668 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.668    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.782 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.782    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.896 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.896    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.888    25.941    alum/temp_out0[28]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.329    26.270 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.270    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.820 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.820    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.934 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    26.943    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.057 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.057    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.171 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.171    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.285 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.285    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.399 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.399    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.513 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.513    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.627 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.627    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.784 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.065    28.849    alum/temp_out0[27]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.329    29.178 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.178    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.728 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.728    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.842 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.842    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.956 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    29.965    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.079 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.079    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.193 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.193    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.307 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.307    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.421 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.421    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.535 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.535    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.692 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.112    31.804    alum/temp_out0[26]
    SLICE_X36Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.589 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.589    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.703 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.703    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.817 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    32.826    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.940 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.940    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.054 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.054    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.168 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.168    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.282 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.282    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.396 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.396    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.553 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.053    34.606    alum/temp_out0[25]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.391 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.391    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.505 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.505    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.619 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.009    35.628    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.742 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.742    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.856 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.856    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.970 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.970    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.084 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.084    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.198 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.198    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.355 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.024    37.379    alum/temp_out0[24]
    SLICE_X44Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.164 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.164    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.278 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.278    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.392 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    38.401    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.515 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.515    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.629    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.743 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.743    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.857 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.857    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.971 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.971    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.128 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.047    40.175    alum/temp_out0[23]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    40.504 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    40.504    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.037 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.037    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.154 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.154    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.271 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    41.280    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.397 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.397    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.514 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.514    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.631 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.631    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.748 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.748    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.865 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.865    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.022 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.121    43.143    alum/temp_out0[22]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.332    43.475 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.475    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.008 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.008    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.125 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.125    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.242 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.242    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.359 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    44.368    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.485 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.485    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.602 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.602    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.719 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.719    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.836 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.836    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.993 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.968    45.961    alum/temp_out0[21]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.293 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    46.293    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.826 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.826    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.943 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    46.952    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.069 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.187 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.187    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.304 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.304    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.421 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.421    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.538 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.538    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.695 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.994    48.688    alum/temp_out0[20]
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.332    49.020 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.020    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.570 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.570    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.684 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.684    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.798 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    49.807    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.921 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.921    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.035 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.035    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.149 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.149    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.263 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.263    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.377 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.377    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.534 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.994    51.529    alum/temp_out0[19]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    51.858 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.858    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.408 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.408    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.522 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.522    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.636 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.645    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.759 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.759    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.873 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.873    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.987 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.987    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.101 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.101    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.215 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.215    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.372 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.994    54.365    alum/temp_out0[18]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    54.694 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.694    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.244 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.244    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.358 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.358    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.472 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.481    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.595 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.595    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.709 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.709    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.823 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.823    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.937 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.937    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.051 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.051    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.208 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.084    57.292    alum/temp_out0[17]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    57.621 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.621    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.171 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.171    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.285 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.285    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.399 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.399    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.513 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.513    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.627 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.627    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.741 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    58.978    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.135 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.204    60.339    alum/temp_out0[16]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    60.668 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.668    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.201 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.201    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.318 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.318    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.435 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.435    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.552 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.552    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.669 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.669    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.786 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.786    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.903 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    61.912    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.029 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.029    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.186 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.320    63.506    alum/temp_out0[15]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.332    63.838 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.838    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.371 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.371    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.488 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.488    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.605 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.605    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.722 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.722    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.839 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.839    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.956 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.956    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.073 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.073    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.190 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.190    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.347 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.954    66.301    alum/temp_out0[14]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.633 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.633    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.183 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.183    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.297 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.297    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.411 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.411    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.525 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.525    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.639 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.639    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.753 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.753    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.867 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.867    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.981 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.981    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.138 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.884    69.022    alum/temp_out0[13]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.329    69.351 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.351    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.884 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.884    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.001 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.001    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.118 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.118    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.235 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.235    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.352 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.352    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.469 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.469    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.586 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.586    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.703 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.703    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.860 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.921    71.781    alum/temp_out0[12]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.332    72.113 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.113    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.663 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.663    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.777 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.777    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.891 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.891    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.005    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.119 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.119    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.233    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.347    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.461    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.618 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.256    74.874    alum/temp_out0[11]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.203 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.203    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.736 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.736    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.853 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.853    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.970 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.970    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.087 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.204 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.204    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.321 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.321    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.438 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.555 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.555    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.712 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.070    77.782    alum/temp_out0[10]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    78.114 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.664 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.664    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.778 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.778    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.892 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.892    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.006 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.006    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.120 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.120    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.234 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.234    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.348 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.348    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.462 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.462    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.619 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.919    80.539    alum/temp_out0[9]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.868 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.868    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.418 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.418    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.532 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.532    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.646 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.646    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.760 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.760    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.874 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.874    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.988 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.988    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.102 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.102    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.216 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.216    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.373 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.885    83.258    alum/temp_out0[8]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.587 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.587    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.137 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.137    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.251 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.251    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.365 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.365    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.479 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.479    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.593 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.593    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.707 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.707    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.821 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.821    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.935 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.935    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.092 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.034    86.126    alum/temp_out0[7]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    86.455 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.455    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.988 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.988    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.105 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.105    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.222 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.222    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.339 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.339    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.456 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.456    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.573 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.573    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.690 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.690    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.807 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.807    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.964 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.052    89.016    alum/temp_out0[6]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.332    89.348 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    89.348    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.881 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.881    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.998 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.998    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.115 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.115    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.232 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.232    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.349 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.349    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.466 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.466    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.583 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.583    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.700 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.700    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.857 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.028    91.884    alum/temp_out0[5]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.216 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.216    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.766 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.766    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.880 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.880    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.994 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.994    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.108 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.108    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.222 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.222    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.336 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.336    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.450 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.450    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.564 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.564    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.721 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.938    94.660    alum/temp_out0[4]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.989 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.989    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.539 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.539    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.653 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.653    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.767 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.767    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.881 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.881    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.995 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.995    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.109 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.109    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.223 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.223    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.337 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.337    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.494 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.855    97.348    alum/temp_out0[3]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.677 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    97.677    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.210 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.210    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.327 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.327    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.444 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.444    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.561 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.561    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.678 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.678    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.795 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.795    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.912 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.912    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.029 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.029    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.186 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.010   100.196    alum/temp_out0[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.332   100.528 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.528    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.078 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.078    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.192 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.192    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.306 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.306    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.420 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.420    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.534 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.534    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.648 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.648    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.762 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.762    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.876 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.876    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.033 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.096   103.128    alum/temp_out0[1]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.329   103.457 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   103.457    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.007 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   104.007    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.121 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   104.121    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.235 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   104.235    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.349 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   104.349    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.463 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.463    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.577 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   104.577    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.691 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   104.691    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.805 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.805    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.962 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.443   105.405    sm/temp_out0[0]
    SLICE_X41Y15         LUT5 (Prop_lut5_I4_O)        0.329   105.734 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   105.734    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y15         MUXF7 (Prop_muxf7_I0_O)      0.212   105.946 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.302   106.248    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.299   106.547 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.910   107.457    sm/M_alum_out[0]
    SLICE_X37Y5          LUT2 (Prop_lut2_I1_O)        0.124   107.581 r  sm/D_states_q[4]_i_18/O
                         net (fo=7, routed)           0.509   108.091    sm/D_states_q[4]_i_18_n_0
    SLICE_X34Y6          LUT6 (Prop_lut6_I2_O)        0.124   108.215 f  sm/D_states_q[3]_i_3/O
                         net (fo=1, routed)           0.661   108.876    sm/D_states_q[3]_i_3_n_0
    SLICE_X34Y7          LUT6 (Prop_lut6_I1_O)        0.124   109.000 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.379   109.379    sm/D_states_d__0[3]
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X35Y7          FDSE (Setup_fdse_C_D)       -0.081   116.030    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.030    
                         arrival time                        -109.379    
  -------------------------------------------------------------------
                         slack                                  6.651    

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.086ns  (logic 61.107ns (58.708%)  route 42.979ns (41.292%))
  Logic Levels:           325  (CARRY4=286 LUT2=1 LUT3=30 LUT4=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X38Y7          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDSE (Prop_fdse_C_Q)         0.518     5.666 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         4.171     9.838    sm/D_states_q_reg[2]_0[0]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.150     9.988 f  sm/ram_reg_i_103/O
                         net (fo=1, routed)           0.439    10.427    sm/ram_reg_i_103_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.326    10.753 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.407    11.160    sm/ram_reg_i_92_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.124    11.284 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.488    12.771    L_reg/M_sm_ra1[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.895 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.812    13.708    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X51Y22         LUT3 (Prop_lut3_I2_O)        0.152    13.860 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.591    14.450    sm/M_alum_a[31]
    SLICE_X53Y23         LUT2 (Prop_lut2_I1_O)        0.326    14.776 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    14.776    alum/S[0]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.308 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.308    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.422 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.009    15.431    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.545 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.545    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.659 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.659    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.773 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    15.773    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.887 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    15.887    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.001 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    16.001    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.115 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.115    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.386 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.175    17.562    alum/temp_out0[31]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.373    17.935 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.468 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    18.468    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.585 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.009    18.594    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.711 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.711    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.828 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.945 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.945    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.062 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.062    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.179 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.179    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.296 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.296    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.453 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.897    20.349    alum/temp_out0[30]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332    20.681 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    20.681    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.231 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.231    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.009    21.354    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.468 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    21.468    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.582 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.582    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.696 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    21.696    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.810 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.810    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.924 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.924    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.038 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.038    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.195 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.147    23.342    alum/temp_out0[29]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329    23.671 r  alum/D_registers_q[7][28]_i_92/O
                         net (fo=1, routed)           0.000    23.671    alum/D_registers_q[7][28]_i_92_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.203 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.009    24.212    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.326    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.440 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.440    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.554 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.554    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.668 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.668    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.782 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.782    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.896 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.896    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.888    25.941    alum/temp_out0[28]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.329    26.270 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.270    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.820 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.820    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.934 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    26.943    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.057 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.057    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.171 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.171    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.285 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.285    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.399 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.399    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.513 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.513    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.627 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.627    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.784 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.065    28.849    alum/temp_out0[27]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.329    29.178 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.178    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.728 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.728    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.842 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.842    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.956 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    29.965    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.079 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.079    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.193 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.193    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.307 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.307    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.421 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.421    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.535 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.535    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.692 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.112    31.804    alum/temp_out0[26]
    SLICE_X36Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.589 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.589    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.703 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.703    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.817 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    32.826    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.940 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.940    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.054 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.054    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.168 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.168    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.282 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.282    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.396 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.396    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.553 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.053    34.606    alum/temp_out0[25]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.391 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.391    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.505 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.505    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.619 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.009    35.628    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.742 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.742    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.856 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.856    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.970 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.970    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.084 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.084    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.198 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.198    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.355 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.024    37.379    alum/temp_out0[24]
    SLICE_X44Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.164 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.164    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.278 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.278    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.392 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    38.401    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.515 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.515    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.629    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.743 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.743    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.857 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.857    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.971 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.971    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.128 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.047    40.175    alum/temp_out0[23]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    40.504 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    40.504    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.037 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.037    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.154 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.154    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.271 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    41.280    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.397 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.397    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.514 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.514    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.631 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.631    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.748 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.748    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.865 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.865    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.022 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.121    43.143    alum/temp_out0[22]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.332    43.475 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.475    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.008 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.008    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.125 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.125    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.242 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.242    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.359 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    44.368    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.485 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.485    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.602 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.602    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.719 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.719    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.836 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.836    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.993 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.968    45.961    alum/temp_out0[21]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.293 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    46.293    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.826 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.826    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.943 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    46.952    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.069 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.187 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.187    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.304 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.304    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.421 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.421    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.538 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.538    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.695 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.994    48.688    alum/temp_out0[20]
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.332    49.020 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.020    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.570 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.570    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.684 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.684    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.798 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    49.807    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.921 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.921    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.035 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.035    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.149 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.149    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.263 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.263    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.377 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.377    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.534 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.994    51.529    alum/temp_out0[19]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    51.858 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.858    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.408 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.408    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.522 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.522    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.636 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.645    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.759 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.759    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.873 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.873    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.987 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.987    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.101 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.101    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.215 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.215    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.372 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.994    54.365    alum/temp_out0[18]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    54.694 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.694    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.244 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.244    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.358 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.358    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.472 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.481    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.595 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.595    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.709 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.709    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.823 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.823    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.937 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.937    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.051 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.051    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.208 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.084    57.292    alum/temp_out0[17]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    57.621 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.621    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.171 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.171    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.285 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.285    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.399 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.399    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.513 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.513    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.627 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.627    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.741 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    58.978    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.135 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.204    60.339    alum/temp_out0[16]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    60.668 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.668    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.201 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.201    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.318 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.318    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.435 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.435    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.552 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.552    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.669 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.669    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.786 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.786    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.903 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    61.912    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.029 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.029    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.186 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.320    63.506    alum/temp_out0[15]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.332    63.838 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.838    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.371 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.371    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.488 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.488    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.605 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.605    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.722 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.722    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.839 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.839    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.956 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.956    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.073 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.073    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.190 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.190    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.347 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.954    66.301    alum/temp_out0[14]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.633 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.633    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.183 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.183    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.297 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.297    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.411 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.411    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.525 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.525    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.639 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.639    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.753 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.753    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.867 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.867    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.981 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.981    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.138 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.884    69.022    alum/temp_out0[13]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.329    69.351 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.351    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.884 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.884    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.001 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.001    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.118 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.118    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.235 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.235    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.352 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.352    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.469 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.469    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.586 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.586    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.703 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.703    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.860 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.921    71.781    alum/temp_out0[12]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.332    72.113 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.113    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.663 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.663    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.777 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.777    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.891 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.891    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.005    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.119 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.119    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.233    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.347    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.461    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.618 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.256    74.874    alum/temp_out0[11]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.203 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.203    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.736 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.736    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.853 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.853    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.970 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.970    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.087 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.204 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.204    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.321 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.321    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.438 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.555 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.555    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.712 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.070    77.782    alum/temp_out0[10]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    78.114 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.664 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.664    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.778 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.778    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.892 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.892    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.006 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.006    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.120 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.120    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.234 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.234    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.348 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.348    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.462 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.462    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.619 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.919    80.539    alum/temp_out0[9]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.868 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.868    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.418 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.418    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.532 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.532    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.646 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.646    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.760 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.760    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.874 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.874    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.988 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.988    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.102 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.102    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.216 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.216    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.373 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.885    83.258    alum/temp_out0[8]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.587 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.587    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.137 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.137    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.251 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.251    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.365 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.365    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.479 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.479    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.593 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.593    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.707 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.707    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.821 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.821    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.935 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.935    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.092 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.034    86.126    alum/temp_out0[7]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    86.455 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.455    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.988 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.988    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.105 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.105    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.222 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.222    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.339 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.339    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.456 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.456    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.573 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.573    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.690 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.690    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.807 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.807    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.964 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.052    89.016    alum/temp_out0[6]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.332    89.348 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    89.348    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.881 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.881    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.998 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.998    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.115 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.115    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.232 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.232    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.349 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.349    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.466 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.466    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.583 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.583    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.700 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.700    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.857 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.028    91.884    alum/temp_out0[5]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.216 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.216    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.766 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.766    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.880 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.880    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.994 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.994    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.108 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.108    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.222 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.222    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.336 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.336    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.450 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.450    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.564 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.564    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.721 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.938    94.660    alum/temp_out0[4]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.989 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.989    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.539 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.539    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.653 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.653    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.767 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.767    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.881 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.881    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.995 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.995    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.109 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.109    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.223 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.223    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.337 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.337    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.494 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.855    97.348    alum/temp_out0[3]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.677 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    97.677    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.210 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.210    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.327 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.327    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.444 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.444    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.561 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.561    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.678 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.678    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.795 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.795    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.912 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.912    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.029 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.029    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.186 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.010   100.196    alum/temp_out0[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.332   100.528 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.528    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.078 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.078    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.192 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.192    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.306 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.306    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.420 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.420    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.534 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.534    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.648 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.648    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.762 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.762    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.876 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.876    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.033 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.096   103.128    alum/temp_out0[1]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.329   103.457 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   103.457    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.007 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   104.007    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.121 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   104.121    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.235 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   104.235    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.349 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   104.349    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.463 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.463    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.577 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   104.577    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.691 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   104.691    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.805 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.805    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.962 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.443   105.405    sm/temp_out0[0]
    SLICE_X41Y15         LUT5 (Prop_lut5_I4_O)        0.329   105.734 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   105.734    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y15         MUXF7 (Prop_muxf7_I0_O)      0.212   105.946 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.302   106.248    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.299   106.547 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.487   108.035    sm/M_alum_out[0]
    SLICE_X32Y6          LUT5 (Prop_lut5_I0_O)        0.150   108.185 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.697   108.882    sm/D_states_q[7]_i_11_n_0
    SLICE_X33Y6          LUT4 (Prop_lut4_I0_O)        0.352   109.234 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.000   109.234    sm/D_states_d__0[6]
    SLICE_X33Y6          FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X33Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X33Y6          FDRE (Setup_fdre_C_D)        0.047   116.160    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.160    
                         arrival time                        -109.234    
  -------------------------------------------------------------------
                         slack                                  6.926    

Slack (MET) :             7.005ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.987ns  (logic 60.977ns (58.639%)  route 43.010ns (41.361%))
  Logic Levels:           326  (CARRY4=286 LUT2=1 LUT3=30 LUT5=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 115.959 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X38Y7          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDSE (Prop_fdse_C_Q)         0.518     5.666 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         4.171     9.838    sm/D_states_q_reg[2]_0[0]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.150     9.988 f  sm/ram_reg_i_103/O
                         net (fo=1, routed)           0.439    10.427    sm/ram_reg_i_103_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.326    10.753 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.407    11.160    sm/ram_reg_i_92_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.124    11.284 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.488    12.771    L_reg/M_sm_ra1[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.895 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.812    13.708    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X51Y22         LUT3 (Prop_lut3_I2_O)        0.152    13.860 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.591    14.450    sm/M_alum_a[31]
    SLICE_X53Y23         LUT2 (Prop_lut2_I1_O)        0.326    14.776 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    14.776    alum/S[0]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.308 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.308    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.422 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.009    15.431    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.545 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.545    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.659 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.659    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.773 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    15.773    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.887 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    15.887    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.001 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    16.001    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.115 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.115    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.386 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.175    17.562    alum/temp_out0[31]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.373    17.935 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.468 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    18.468    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.585 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.009    18.594    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.711 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.711    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.828 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.945 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.945    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.062 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.062    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.179 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.179    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.296 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.296    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.453 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.897    20.349    alum/temp_out0[30]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332    20.681 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    20.681    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.231 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.231    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.009    21.354    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.468 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    21.468    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.582 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.582    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.696 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    21.696    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.810 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.810    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.924 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.924    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.038 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.038    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.195 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.147    23.342    alum/temp_out0[29]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329    23.671 r  alum/D_registers_q[7][28]_i_92/O
                         net (fo=1, routed)           0.000    23.671    alum/D_registers_q[7][28]_i_92_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.203 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.009    24.212    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.326    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.440 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.440    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.554 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.554    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.668 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.668    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.782 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.782    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.896 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.896    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.888    25.941    alum/temp_out0[28]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.329    26.270 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.270    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.820 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.820    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.934 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    26.943    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.057 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.057    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.171 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.171    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.285 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.285    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.399 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.399    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.513 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.513    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.627 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.627    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.784 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.065    28.849    alum/temp_out0[27]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.329    29.178 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.178    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.728 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.728    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.842 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.842    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.956 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    29.965    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.079 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.079    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.193 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.193    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.307 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.307    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.421 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.421    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.535 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.535    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.692 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.112    31.804    alum/temp_out0[26]
    SLICE_X36Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.589 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.589    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.703 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.703    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.817 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    32.826    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.940 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.940    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.054 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.054    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.168 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.168    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.282 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.282    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.396 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.396    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.553 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.053    34.606    alum/temp_out0[25]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.391 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.391    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.505 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.505    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.619 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.009    35.628    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.742 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.742    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.856 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.856    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.970 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.970    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.084 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.084    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.198 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.198    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.355 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.024    37.379    alum/temp_out0[24]
    SLICE_X44Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.164 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.164    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.278 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.278    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.392 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    38.401    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.515 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.515    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.629    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.743 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.743    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.857 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.857    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.971 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.971    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.128 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.047    40.175    alum/temp_out0[23]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    40.504 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    40.504    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.037 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.037    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.154 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.154    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.271 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    41.280    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.397 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.397    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.514 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.514    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.631 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.631    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.748 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.748    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.865 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.865    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.022 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.121    43.143    alum/temp_out0[22]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.332    43.475 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.475    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.008 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.008    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.125 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.125    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.242 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.242    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.359 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    44.368    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.485 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.485    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.602 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.602    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.719 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.719    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.836 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.836    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.993 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.968    45.961    alum/temp_out0[21]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.293 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    46.293    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.826 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.826    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.943 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    46.952    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.069 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.187 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.187    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.304 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.304    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.421 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.421    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.538 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.538    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.695 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.994    48.688    alum/temp_out0[20]
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.332    49.020 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.020    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.570 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.570    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.684 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.684    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.798 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    49.807    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.921 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.921    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.035 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.035    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.149 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.149    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.263 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.263    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.377 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.377    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.534 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.994    51.529    alum/temp_out0[19]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    51.858 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.858    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.408 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.408    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.522 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.522    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.636 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.645    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.759 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.759    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.873 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.873    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.987 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.987    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.101 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.101    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.215 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.215    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.372 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.994    54.365    alum/temp_out0[18]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    54.694 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.694    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.244 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.244    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.358 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.358    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.472 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.481    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.595 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.595    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.709 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.709    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.823 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.823    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.937 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.937    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.051 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.051    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.208 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.084    57.292    alum/temp_out0[17]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    57.621 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.621    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.171 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.171    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.285 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.285    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.399 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.399    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.513 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.513    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.627 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.627    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.741 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    58.978    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.135 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.204    60.339    alum/temp_out0[16]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    60.668 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.668    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.201 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.201    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.318 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.318    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.435 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.435    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.552 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.552    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.669 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.669    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.786 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.786    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.903 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    61.912    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.029 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.029    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.186 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.320    63.506    alum/temp_out0[15]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.332    63.838 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.838    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.371 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.371    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.488 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.488    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.605 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.605    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.722 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.722    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.839 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.839    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.956 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.956    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.073 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.073    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.190 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.190    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.347 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.954    66.301    alum/temp_out0[14]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.633 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.633    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.183 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.183    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.297 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.297    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.411 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.411    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.525 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.525    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.639 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.639    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.753 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.753    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.867 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.867    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.981 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.981    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.138 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.884    69.022    alum/temp_out0[13]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.329    69.351 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.351    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.884 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.884    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.001 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.001    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.118 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.118    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.235 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.235    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.352 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.352    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.469 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.469    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.586 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.586    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.703 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.703    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.860 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.921    71.781    alum/temp_out0[12]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.332    72.113 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.113    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.663 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.663    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.777 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.777    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.891 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.891    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.005    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.119 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.119    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.233    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.347    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.461    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.618 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.256    74.874    alum/temp_out0[11]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.203 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.203    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.736 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.736    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.853 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.853    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.970 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.970    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.087 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.204 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.204    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.321 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.321    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.438 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.555 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.555    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.712 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.070    77.782    alum/temp_out0[10]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    78.114 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.664 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.664    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.778 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.778    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.892 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.892    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.006 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.006    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.120 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.120    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.234 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.234    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.348 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.348    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.462 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.462    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.619 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.919    80.539    alum/temp_out0[9]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.868 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.868    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.418 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.418    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.532 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.532    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.646 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.646    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.760 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.760    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.874 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.874    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.988 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.988    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.102 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.102    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.216 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.216    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.373 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.885    83.258    alum/temp_out0[8]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.587 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.587    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.137 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.137    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.251 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.251    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.365 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.365    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.479 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.479    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.593 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.593    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.707 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.707    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.821 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.821    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.935 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.935    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.092 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.034    86.126    alum/temp_out0[7]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    86.455 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.455    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.988 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.988    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.105 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.105    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.222 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.222    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.339 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.339    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.456 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.456    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.573 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.573    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.690 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.690    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.807 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.807    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.964 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.052    89.016    alum/temp_out0[6]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.332    89.348 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    89.348    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.881 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.881    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.998 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.998    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.115 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.115    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.232 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.232    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.349 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.349    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.466 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.466    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.583 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.583    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.700 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.700    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.857 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.028    91.884    alum/temp_out0[5]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.216 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.216    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.766 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.766    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.880 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.880    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.994 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.994    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.108 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.108    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.222 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.222    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.336 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.336    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.450 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.450    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.564 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.564    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.721 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.938    94.660    alum/temp_out0[4]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.989 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.989    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.539 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.539    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.653 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.653    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.767 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.767    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.881 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.881    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.995 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.995    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.109 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.109    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.223 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.223    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.337 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.337    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.494 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.855    97.348    alum/temp_out0[3]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.677 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    97.677    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.210 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.210    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.327 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.327    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.444 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.444    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.561 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.561    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.678 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.678    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.795 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.795    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.912 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.912    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.029 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.029    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.186 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.010   100.196    alum/temp_out0[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.332   100.528 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.528    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.078 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.078    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.192 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.192    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.306 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.306    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.420 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.420    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.534 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.534    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.648 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.648    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.762 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.762    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.876 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.876    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.033 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.096   103.128    alum/temp_out0[1]
    SLICE_X39Y9          LUT3 (Prop_lut3_I0_O)        0.329   103.457 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   103.457    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   104.007 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   104.007    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.121 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   104.121    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.235 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   104.235    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.349 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   104.349    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.463 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   104.463    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.577 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   104.577    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.691 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   104.691    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   104.805 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   104.805    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X39Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   104.962 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.443   105.405    sm/temp_out0[0]
    SLICE_X41Y15         LUT5 (Prop_lut5_I4_O)        0.329   105.734 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   105.734    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X41Y15         MUXF7 (Prop_muxf7_I0_O)      0.212   105.946 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.302   106.248    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X45Y15         LUT6 (Prop_lut6_I0_O)        0.299   106.547 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.088   107.636    sm/M_alum_out[0]
    SLICE_X34Y6          LUT5 (Prop_lut5_I2_O)        0.124   107.760 f  sm/D_states_q[2]_i_14/O
                         net (fo=1, routed)           0.425   108.184    sm/D_states_q[2]_i_14_n_0
    SLICE_X32Y5          LUT6 (Prop_lut6_I3_O)        0.124   108.308 r  sm/D_states_q[2]_i_3/O
                         net (fo=1, routed)           0.703   109.011    sm/D_states_q[2]_i_3_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I1_O)        0.124   109.135 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000   109.135    sm/D_states_d__0[2]
    SLICE_X35Y7          FDRE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.443   115.959    sm/clk_IBUF_BUFG
    SLICE_X35Y7          FDRE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.187   116.146    
                         clock uncertainty           -0.035   116.111    
    SLICE_X35Y7          FDRE (Setup_fdre_C_D)        0.029   116.140    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        116.140    
                         arrival time                        -109.135    
  -------------------------------------------------------------------
                         slack                                  7.005    

Slack (MET) :             7.190ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.570ns  (logic 59.391ns (57.344%)  route 44.179ns (42.656%))
  Logic Levels:           318  (CARRY4=277 LUT2=1 LUT3=29 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X38Y7          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDSE (Prop_fdse_C_Q)         0.518     5.666 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         4.171     9.838    sm/D_states_q_reg[2]_0[0]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.150     9.988 f  sm/ram_reg_i_103/O
                         net (fo=1, routed)           0.439    10.427    sm/ram_reg_i_103_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.326    10.753 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.407    11.160    sm/ram_reg_i_92_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.124    11.284 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.488    12.771    L_reg/M_sm_ra1[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.895 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.812    13.708    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X51Y22         LUT3 (Prop_lut3_I2_O)        0.152    13.860 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.591    14.450    sm/M_alum_a[31]
    SLICE_X53Y23         LUT2 (Prop_lut2_I1_O)        0.326    14.776 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    14.776    alum/S[0]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.308 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.308    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.422 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.009    15.431    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.545 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.545    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.659 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.659    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.773 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    15.773    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.887 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    15.887    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.001 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    16.001    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.115 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.115    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.386 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.175    17.562    alum/temp_out0[31]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.373    17.935 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.468 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    18.468    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.585 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.009    18.594    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.711 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.711    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.828 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.945 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.945    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.062 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.062    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.179 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.179    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.296 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.296    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.453 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.897    20.349    alum/temp_out0[30]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332    20.681 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    20.681    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.231 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.231    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.009    21.354    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.468 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    21.468    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.582 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.582    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.696 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    21.696    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.810 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.810    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.924 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.924    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.038 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.038    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.195 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.147    23.342    alum/temp_out0[29]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329    23.671 r  alum/D_registers_q[7][28]_i_92/O
                         net (fo=1, routed)           0.000    23.671    alum/D_registers_q[7][28]_i_92_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.203 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.009    24.212    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.326    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.440 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.440    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.554 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.554    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.668 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.668    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.782 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.782    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.896 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.896    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.888    25.941    alum/temp_out0[28]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.329    26.270 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.270    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.820 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.820    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.934 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    26.943    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.057 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.057    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.171 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.171    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.285 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.285    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.399 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.399    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.513 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.513    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.627 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.627    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.784 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.065    28.849    alum/temp_out0[27]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.329    29.178 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.178    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.728 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.728    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.842 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.842    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.956 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    29.965    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.079 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.079    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.193 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.193    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.307 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.307    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.421 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.421    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.535 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.535    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.692 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.112    31.804    alum/temp_out0[26]
    SLICE_X36Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.589 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.589    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.703 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.703    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.817 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    32.826    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.940 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.940    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.054 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.054    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.168 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.168    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.282 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.282    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.396 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.396    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.553 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.053    34.606    alum/temp_out0[25]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.391 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.391    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.505 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.505    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.619 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.009    35.628    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.742 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.742    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.856 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.856    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.970 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.970    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.084 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.084    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.198 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.198    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.355 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.024    37.379    alum/temp_out0[24]
    SLICE_X44Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.164 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.164    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.278 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.278    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.392 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    38.401    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.515 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.515    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.629    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.743 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.743    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.857 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.857    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.971 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.971    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.128 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.047    40.175    alum/temp_out0[23]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    40.504 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    40.504    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.037 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.037    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.154 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.154    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.271 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    41.280    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.397 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.397    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.514 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.514    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.631 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.631    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.748 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.748    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.865 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.865    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.022 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.121    43.143    alum/temp_out0[22]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.332    43.475 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.475    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.008 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.008    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.125 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.125    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.242 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.242    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.359 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    44.368    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.485 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.485    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.602 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.602    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.719 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.719    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.836 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.836    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.993 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.968    45.961    alum/temp_out0[21]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.293 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    46.293    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.826 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.826    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.943 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    46.952    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.069 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.187 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.187    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.304 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.304    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.421 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.421    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.538 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.538    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.695 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.994    48.688    alum/temp_out0[20]
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.332    49.020 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.020    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.570 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.570    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.684 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.684    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.798 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    49.807    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.921 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.921    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.035 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.035    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.149 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.149    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.263 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.263    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.377 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.377    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.534 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.994    51.529    alum/temp_out0[19]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    51.858 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.858    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.408 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.408    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.522 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.522    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.636 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.645    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.759 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.759    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.873 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.873    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.987 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.987    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.101 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.101    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.215 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.215    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.372 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.994    54.365    alum/temp_out0[18]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    54.694 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.694    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.244 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.244    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.358 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.358    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.472 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.481    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.595 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.595    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.709 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.709    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.823 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.823    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.937 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.937    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.051 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.051    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.208 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.084    57.292    alum/temp_out0[17]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    57.621 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.621    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.171 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.171    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.285 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.285    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.399 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.399    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.513 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.513    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.627 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.627    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.741 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    58.978    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.135 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.204    60.339    alum/temp_out0[16]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    60.668 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.668    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.201 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.201    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.318 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.318    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.435 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.435    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.552 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.552    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.669 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.669    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.786 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.786    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.903 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    61.912    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.029 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.029    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.186 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.320    63.506    alum/temp_out0[15]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.332    63.838 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.838    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.371 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.371    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.488 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.488    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.605 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.605    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.722 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.722    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.839 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.839    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.956 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.956    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.073 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.073    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.190 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.190    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.347 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.954    66.301    alum/temp_out0[14]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.633 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.633    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.183 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.183    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.297 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.297    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.411 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.411    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.525 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.525    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.639 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.639    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.753 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.753    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.867 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.867    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.981 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.981    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.138 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.884    69.022    alum/temp_out0[13]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.329    69.351 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.351    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.884 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.884    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.001 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.001    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.118 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.118    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.235 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.235    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.352 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.352    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.469 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.469    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.586 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.586    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.703 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.703    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.860 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.921    71.781    alum/temp_out0[12]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.332    72.113 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.113    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.663 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.663    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.777 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.777    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.891 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.891    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.005    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.119 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.119    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.233    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.347    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.461    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.618 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.256    74.874    alum/temp_out0[11]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.203 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.203    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.736 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.736    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.853 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.853    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.970 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.970    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.087 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.204 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.204    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.321 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.321    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.438 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.555 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.555    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.712 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.070    77.782    alum/temp_out0[10]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    78.114 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.664 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.664    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.778 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.778    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.892 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.892    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.006 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.006    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.120 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.120    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.234 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.234    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.348 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.348    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.462 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.462    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.619 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.919    80.539    alum/temp_out0[9]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.868 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.868    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.418 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.418    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.532 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.532    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.646 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.646    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.760 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.760    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.874 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.874    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.988 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.988    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.102 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.102    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.216 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.216    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.373 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.885    83.258    alum/temp_out0[8]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.587 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.587    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.137 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.137    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.251 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.251    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.365 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.365    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.479 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.479    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.593 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.593    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.707 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.707    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.821 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.821    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.935 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.935    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.092 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.034    86.126    alum/temp_out0[7]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    86.455 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.455    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.988 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.988    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.105 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.105    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.222 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.222    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.339 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.339    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.456 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.456    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.573 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.573    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.690 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.690    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.807 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.807    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.964 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.052    89.016    alum/temp_out0[6]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.332    89.348 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    89.348    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.881 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.881    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.998 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.998    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.115 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.115    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.232 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.232    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.349 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.349    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.466 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.466    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.583 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.583    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.700 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.700    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.857 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.028    91.884    alum/temp_out0[5]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.216 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.216    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.766 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.766    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.880 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.880    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.994 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.994    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.108 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.108    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.222 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.222    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.336 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.336    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.450 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.450    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.564 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.564    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.721 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.938    94.660    alum/temp_out0[4]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.989 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.989    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.539 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.539    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.653 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.653    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.767 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.767    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.881 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.881    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.995 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.995    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.109 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.109    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.223 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.223    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.337 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.337    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.494 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.855    97.348    alum/temp_out0[3]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.677 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    97.677    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.210 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.210    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.327 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.327    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.444 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.444    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.561 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.561    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.678 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.678    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.795 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.795    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.912 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.912    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.029 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.029    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.186 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.010   100.196    alum/temp_out0[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.332   100.528 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.528    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.078 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.078    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.192 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.192    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.306 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.306    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.420 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.420    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.534 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.534    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.648 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.648    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.762 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.762    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.876 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.876    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.033 f  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.840   102.873    sm/temp_out0[1]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.329   103.202 f  sm/D_registers_q[7][1]_i_8/O
                         net (fo=1, routed)           0.475   103.678    sm/D_registers_q[7][1]_i_8_n_0
    SLICE_X45Y13         LUT6 (Prop_lut6_I5_O)        0.124   103.802 f  sm/D_registers_q[7][1]_i_4/O
                         net (fo=1, routed)           0.000   103.802    sm/D_registers_q[7][1]_i_4_n_0
    SLICE_X45Y13         MUXF7 (Prop_muxf7_I0_O)      0.212   104.014 f  sm/D_registers_q_reg[7][1]_i_3/O
                         net (fo=2, routed)           0.604   104.617    sm/M_alum_out[1]
    SLICE_X46Y10         LUT4 (Prop_lut4_I0_O)        0.299   104.916 f  sm/D_states_q[7]_i_60/O
                         net (fo=1, routed)           0.705   105.621    sm/D_states_q[7]_i_60_n_0
    SLICE_X54Y10         LUT5 (Prop_lut5_I4_O)        0.124   105.745 r  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.302   106.047    sm/D_states_q[7]_i_44_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124   106.171 r  sm/D_states_q[7]_i_19/O
                         net (fo=4, routed)           0.947   107.118    sm/D_states_q[7]_i_19_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I4_O)        0.124   107.242 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.670   107.912    sm/D_states_q[7]_i_5_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124   108.036 r  sm/D_states_q[7]_i_1/O
                         net (fo=8, routed)           0.682   108.718    sm/D_states_q[7]_i_1_n_0
    SLICE_X33Y6          FDRE                                         r  sm/D_states_q_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X33Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X33Y6          FDRE (Setup_fdre_C_CE)      -0.205   115.908    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        115.908    
                         arrival time                        -108.719    
  -------------------------------------------------------------------
                         slack                                  7.190    

Slack (MET) :             7.190ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[7]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.570ns  (logic 59.391ns (57.344%)  route 44.179ns (42.656%))
  Logic Levels:           318  (CARRY4=277 LUT2=1 LUT3=29 LUT4=1 LUT5=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.564     5.148    sm/clk_IBUF_BUFG
    SLICE_X38Y7          FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y7          FDSE (Prop_fdse_C_Q)         0.518     5.666 f  sm/D_states_q_reg[0]/Q
                         net (fo=246, routed)         4.171     9.838    sm/D_states_q_reg[2]_0[0]
    SLICE_X40Y4          LUT3 (Prop_lut3_I0_O)        0.150     9.988 f  sm/ram_reg_i_103/O
                         net (fo=1, routed)           0.439    10.427    sm/ram_reg_i_103_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.326    10.753 r  sm/ram_reg_i_92/O
                         net (fo=1, routed)           0.407    11.160    sm/ram_reg_i_92_n_0
    SLICE_X41Y6          LUT6 (Prop_lut6_I5_O)        0.124    11.284 r  sm/ram_reg_i_73/O
                         net (fo=64, routed)          1.488    12.771    L_reg/M_sm_ra1[0]
    SLICE_X50Y24         LUT6 (Prop_lut6_I4_O)        0.124    12.895 r  L_reg/D_registers_q[7][31]_i_111/O
                         net (fo=2, routed)           0.812    13.708    L_reg/D_registers_q[7][31]_i_111_n_0
    SLICE_X51Y22         LUT3 (Prop_lut3_I2_O)        0.152    13.860 r  L_reg/D_registers_q[7][31]_i_64/O
                         net (fo=45, routed)          0.591    14.450    sm/M_alum_a[31]
    SLICE_X53Y23         LUT2 (Prop_lut2_I1_O)        0.326    14.776 r  sm/D_registers_q[7][31]_i_206/O
                         net (fo=1, routed)           0.000    14.776    alum/S[0]
    SLICE_X53Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.308 r  alum/D_registers_q_reg[7][31]_i_197/CO[3]
                         net (fo=1, routed)           0.000    15.308    alum/D_registers_q_reg[7][31]_i_197_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.422 r  alum/D_registers_q_reg[7][31]_i_192/CO[3]
                         net (fo=1, routed)           0.009    15.431    alum/D_registers_q_reg[7][31]_i_192_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.545 r  alum/D_registers_q_reg[7][31]_i_187/CO[3]
                         net (fo=1, routed)           0.000    15.545    alum/D_registers_q_reg[7][31]_i_187_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.659 r  alum/D_registers_q_reg[7][31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    15.659    alum/D_registers_q_reg[7][31]_i_182_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.773 r  alum/D_registers_q_reg[7][31]_i_177/CO[3]
                         net (fo=1, routed)           0.000    15.773    alum/D_registers_q_reg[7][31]_i_177_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.887 r  alum/D_registers_q_reg[7][31]_i_172/CO[3]
                         net (fo=1, routed)           0.000    15.887    alum/D_registers_q_reg[7][31]_i_172_n_0
    SLICE_X53Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.001 r  alum/D_registers_q_reg[7][31]_i_156/CO[3]
                         net (fo=1, routed)           0.000    16.001    alum/D_registers_q_reg[7][31]_i_156_n_0
    SLICE_X53Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.115 r  alum/D_registers_q_reg[7][31]_i_131/CO[3]
                         net (fo=1, routed)           0.000    16.115    alum/D_registers_q_reg[7][31]_i_131_n_0
    SLICE_X53Y31         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271    16.386 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.175    17.562    alum/temp_out0[31]
    SLICE_X54Y23         LUT3 (Prop_lut3_I0_O)        0.373    17.935 r  alum/D_registers_q[7][30]_i_79/O
                         net (fo=1, routed)           0.000    17.935    alum/D_registers_q[7][30]_i_79_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.468 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    18.468    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.585 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.009    18.594    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.711 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    18.711    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.828 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    18.828    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.945 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.000    18.945    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.062 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    19.062    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X54Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.179 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    19.179    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X54Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.296 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    19.296    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X54Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    19.453 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.897    20.349    alum/temp_out0[30]
    SLICE_X55Y23         LUT3 (Prop_lut3_I0_O)        0.332    20.681 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    20.681    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.231 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    21.231    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.345 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.009    21.354    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.468 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    21.468    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.582 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    21.582    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.696 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.000    21.696    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X55Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.810 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    21.810    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X55Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.924 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    21.924    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X55Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.038 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    22.038    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X55Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    22.195 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          1.147    23.342    alum/temp_out0[29]
    SLICE_X49Y24         LUT3 (Prop_lut3_I0_O)        0.329    23.671 r  alum/D_registers_q[7][28]_i_92/O
                         net (fo=1, routed)           0.000    23.671    alum/D_registers_q[7][28]_i_92_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    24.203 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.009    24.212    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.326 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    24.326    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.440 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    24.440    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.554 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    24.554    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.668 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.000    24.668    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X49Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.782 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    24.782    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X49Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    24.896 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    24.896    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X49Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    25.053 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.888    25.941    alum/temp_out0[28]
    SLICE_X48Y23         LUT3 (Prop_lut3_I0_O)        0.329    26.270 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    26.270    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    26.820 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    26.820    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.934 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.009    26.943    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.057 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    27.057    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X48Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.171 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    27.171    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X48Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.285 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    27.285    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X48Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.399 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.000    27.399    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X48Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.513 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    27.513    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X48Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.627 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    27.627    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X48Y31         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    27.784 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.065    28.849    alum/temp_out0[27]
    SLICE_X47Y22         LUT3 (Prop_lut3_I0_O)        0.329    29.178 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    29.178    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.728 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    29.728    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.842 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    29.842    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.956 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.009    29.965    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X47Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.079 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    30.079    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X47Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.193 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    30.193    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X47Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.307 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    30.307    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X47Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.421 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    30.421    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X47Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.535 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    30.535    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X47Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    30.692 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.112    31.804    alum/temp_out0[26]
    SLICE_X36Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    32.589 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    32.589    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X36Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.703 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    32.703    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X36Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.817 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.009    32.826    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X36Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    32.940 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    32.940    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X36Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.054 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    33.054    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X36Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.168 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    33.168    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X36Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.282 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    33.282    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X36Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    33.396 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    33.396    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X36Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    33.553 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          1.053    34.606    alum/temp_out0[25]
    SLICE_X43Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    35.391 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    35.391    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.505 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    35.505    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.619 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.009    35.628    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.742 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    35.742    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.856 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    35.856    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.970 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    35.970    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.084 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    36.084    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.198 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    36.198    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X43Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.355 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          1.024    37.379    alum/temp_out0[24]
    SLICE_X44Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    38.164 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    38.164    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X44Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.278 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    38.278    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X44Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.392 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.009    38.401    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X44Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.515 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    38.515    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X44Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.629 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    38.629    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X44Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.743 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    38.743    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X44Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.857 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    38.857    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X44Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    38.971 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    38.971    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X44Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    39.128 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          1.047    40.175    alum/temp_out0[23]
    SLICE_X42Y22         LUT3 (Prop_lut3_I0_O)        0.329    40.504 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    40.504    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    41.037 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    41.037    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X42Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.154 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    41.154    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X42Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.271 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.009    41.280    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X42Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.397 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    41.397    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X42Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.514 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    41.514    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X42Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.631 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    41.631    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X42Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.748 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    41.748    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X42Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    41.865 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    41.865    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X42Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.022 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          1.121    43.143    alum/temp_out0[22]
    SLICE_X38Y21         LUT3 (Prop_lut3_I0_O)        0.332    43.475 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    43.475    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X38Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    44.008 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    44.008    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X38Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.125 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    44.125    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X38Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.242 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    44.242    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X38Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.359 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.009    44.368    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X38Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.485 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.485    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X38Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.602 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    44.602    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X38Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.719 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    44.719    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X38Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    44.836 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.000    44.836    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X38Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    44.993 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.968    45.961    alum/temp_out0[21]
    SLICE_X34Y23         LUT3 (Prop_lut3_I0_O)        0.332    46.293 r  alum/D_registers_q[7][20]_i_52/O
                         net (fo=1, routed)           0.000    46.293    alum/D_registers_q[7][20]_i_52_n_0
    SLICE_X34Y23         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    46.826 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    46.826    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X34Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    46.943 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.009    46.952    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X34Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.069 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    47.069    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.187 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.000    47.187    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X34Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.304 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.304    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X34Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.421 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.421    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X34Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    47.538 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    47.538    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X34Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    47.695 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          0.994    48.688    alum/temp_out0[20]
    SLICE_X37Y22         LUT3 (Prop_lut3_I0_O)        0.332    49.020 r  alum/D_registers_q[7][19]_i_60/O
                         net (fo=1, routed)           0.000    49.020    alum/D_registers_q[7][19]_i_60_n_0
    SLICE_X37Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    49.570 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    49.570    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X37Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.684 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    49.684    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X37Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.798 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    49.807    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X37Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    49.921 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    49.921    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X37Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.035 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    50.035    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X37Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.149 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    50.149    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X37Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.263 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    50.263    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X37Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.377 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    50.377    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X37Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    50.534 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.994    51.529    alum/temp_out0[19]
    SLICE_X39Y22         LUT3 (Prop_lut3_I0_O)        0.329    51.858 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    51.858    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X39Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    52.408 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    52.408    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X39Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.522 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    52.522    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X39Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.636 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.009    52.645    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X39Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.759 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.000    52.759    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X39Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.873 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    52.873    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X39Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    52.987 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    52.987    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X39Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.101 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    53.101    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X39Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.215 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    53.215    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X39Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    53.372 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          0.994    54.365    alum/temp_out0[18]
    SLICE_X40Y22         LUT3 (Prop_lut3_I0_O)        0.329    54.694 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    54.694    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    55.244 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    55.244    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X40Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.358 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    55.358    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X40Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.472 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.009    55.481    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X40Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.595 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    55.595    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X40Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.709 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.000    55.709    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X40Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.823 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    55.823    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X40Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    55.937 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    55.937    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X40Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.051 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    56.051    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X40Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    56.208 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.084    57.292    alum/temp_out0[17]
    SLICE_X41Y17         LUT3 (Prop_lut3_I0_O)        0.329    57.621 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    57.621    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    58.171 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    58.171    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.285 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    58.285    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.399 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    58.399    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.513 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    58.513    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.627 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    58.627    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.741 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    58.741    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.855 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    58.855    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    58.969 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.009    58.978    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    59.135 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.204    60.339    alum/temp_out0[16]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.329    60.668 r  alum/D_registers_q[7][15]_i_58/O
                         net (fo=1, routed)           0.000    60.668    alum/D_registers_q[7][15]_i_58_n_0
    SLICE_X52Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    61.201 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    61.201    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.318 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    61.318    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.435 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    61.435    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.552 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    61.552    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.669 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    61.669    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.786 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    61.786    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    61.903 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.009    61.912    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    62.029 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    62.029    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    62.186 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.320    63.506    alum/temp_out0[15]
    SLICE_X56Y13         LUT3 (Prop_lut3_I0_O)        0.332    63.838 r  alum/D_registers_q[7][14]_i_59/O
                         net (fo=1, routed)           0.000    63.838    alum/D_registers_q[7][14]_i_59_n_0
    SLICE_X56Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    64.371 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    64.371    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X56Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.488 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    64.488    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.605 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    64.605    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.722 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    64.722    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.839 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    64.839    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    64.956 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    64.956    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.073 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    65.073    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.190 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    65.190    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    65.347 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          0.954    66.301    alum/temp_out0[14]
    SLICE_X55Y12         LUT3 (Prop_lut3_I0_O)        0.332    66.633 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    66.633    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    67.183 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    67.183    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.297 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    67.297    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.411 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    67.411    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.525 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    67.525    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.639 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    67.639    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.753 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    67.753    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.867 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    67.867    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    67.981 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    67.981    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.138 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.884    69.022    alum/temp_out0[13]
    SLICE_X54Y12         LUT3 (Prop_lut3_I0_O)        0.329    69.351 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    69.351    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X54Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    69.884 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    69.884    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X54Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.001 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    70.001    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X54Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.118 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    70.118    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X54Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.235 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    70.235    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X54Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.352 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    70.352    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X54Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.469 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    70.469    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X54Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.586 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    70.586    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X54Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    70.703 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    70.703    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X54Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    70.860 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          0.921    71.781    alum/temp_out0[12]
    SLICE_X53Y12         LUT3 (Prop_lut3_I0_O)        0.332    72.113 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    72.113    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    72.663 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    72.663    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.777 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    72.777    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    72.891 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    72.891    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.005 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    73.005    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.119 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    73.119    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.233 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    73.233    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.347 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    73.347    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    73.461 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    73.461    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    73.618 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.256    74.874    alum/temp_out0[11]
    SLICE_X52Y7          LUT3 (Prop_lut3_I0_O)        0.329    75.203 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    75.203    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X52Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    75.736 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    75.736    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X52Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.853 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    75.853    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    75.970 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    75.970    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.087 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    76.087    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.204 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    76.204    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.321 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    76.321    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.438 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    76.438    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    76.555 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    76.555    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    76.712 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          1.070    77.782    alum/temp_out0[10]
    SLICE_X51Y9          LUT3 (Prop_lut3_I0_O)        0.332    78.114 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    78.114    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X51Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    78.664 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    78.664    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X51Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.778 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    78.778    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    78.892 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    78.892    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.006 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    79.006    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.120 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    79.120    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.234 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    79.234    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.348 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    79.348    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.462 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    79.462    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    79.619 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.919    80.539    alum/temp_out0[9]
    SLICE_X48Y11         LUT3 (Prop_lut3_I0_O)        0.329    80.868 r  alum/D_registers_q[7][8]_i_58/O
                         net (fo=1, routed)           0.000    80.868    alum/D_registers_q[7][8]_i_58_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    81.418 r  alum/D_registers_q_reg[7][8]_i_51/CO[3]
                         net (fo=1, routed)           0.000    81.418    alum/D_registers_q_reg[7][8]_i_51_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.532 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    81.532    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.646 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    81.646    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.760 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    81.760    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.874 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    81.874    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    81.988 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    81.988    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.102 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    82.102    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    82.216 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    82.216    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    82.373 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.885    83.258    alum/temp_out0[8]
    SLICE_X49Y11         LUT3 (Prop_lut3_I0_O)        0.329    83.587 r  alum/D_registers_q[7][3]_i_181/O
                         net (fo=1, routed)           0.000    83.587    alum/D_registers_q[7][3]_i_181_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    84.137 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    84.137    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.251 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    84.251    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.365 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    84.365    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.479 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    84.479    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.593 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    84.593    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X49Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.707 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    84.707    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X49Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.821 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    84.821    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X49Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    84.935 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    84.935    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X49Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    85.092 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          1.034    86.126    alum/temp_out0[7]
    SLICE_X50Y11         LUT3 (Prop_lut3_I0_O)        0.329    86.455 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    86.455    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X50Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    86.988 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    86.988    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X50Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.105 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    87.105    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.222 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    87.222    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.339 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    87.339    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.456 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    87.456    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.573 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    87.573    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.690 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    87.690    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    87.807 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    87.807    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    87.964 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          1.052    89.016    alum/temp_out0[6]
    SLICE_X46Y11         LUT3 (Prop_lut3_I0_O)        0.332    89.348 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    89.348    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    89.881 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    89.881    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    89.998 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    89.998    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.115 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    90.115    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.232 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    90.232    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.349 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    90.349    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.466 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    90.466    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.583 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    90.583    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    90.700 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    90.700    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    90.857 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.028    91.884    alum/temp_out0[5]
    SLICE_X44Y10         LUT3 (Prop_lut3_I0_O)        0.332    92.216 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    92.216    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    92.766 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    92.766    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.880 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    92.880    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    92.994 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    92.994    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.108 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    93.108    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.222 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    93.222    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.336 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    93.336    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X44Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.450 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    93.450    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X44Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.564 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    93.564    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X44Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    93.721 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.938    94.660    alum/temp_out0[4]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.329    94.989 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    94.989    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    95.539 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    95.539    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.653 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    95.653    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.767 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    95.767    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.881 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    95.881    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    95.995 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    95.995    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.109 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    96.109    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.223 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    96.223    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.337 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    96.337    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    96.494 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          0.855    97.348    alum/temp_out0[3]
    SLICE_X42Y9          LUT3 (Prop_lut3_I0_O)        0.329    97.677 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    97.677    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X42Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    98.210 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    98.210    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.327 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    98.327    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.444 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    98.444    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.561 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    98.561    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.678 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    98.678    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.795 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    98.795    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    98.912 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    98.912    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.029 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    99.029    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    99.186 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          1.010   100.196    alum/temp_out0[2]
    SLICE_X40Y9          LUT3 (Prop_lut3_I0_O)        0.332   100.528 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000   100.528    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X40Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   101.078 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000   101.078    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X40Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.192 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000   101.192    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X40Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.306 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000   101.306    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X40Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.420 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000   101.420    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X40Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.534 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000   101.534    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.648 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000   101.648    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.762 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   101.762    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   101.876 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   101.876    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   102.033 f  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.840   102.873    sm/temp_out0[1]
    SLICE_X45Y12         LUT6 (Prop_lut6_I0_O)        0.329   103.202 f  sm/D_registers_q[7][1]_i_8/O
                         net (fo=1, routed)           0.475   103.678    sm/D_registers_q[7][1]_i_8_n_0
    SLICE_X45Y13         LUT6 (Prop_lut6_I5_O)        0.124   103.802 f  sm/D_registers_q[7][1]_i_4/O
                         net (fo=1, routed)           0.000   103.802    sm/D_registers_q[7][1]_i_4_n_0
    SLICE_X45Y13         MUXF7 (Prop_muxf7_I0_O)      0.212   104.014 f  sm/D_registers_q_reg[7][1]_i_3/O
                         net (fo=2, routed)           0.604   104.617    sm/M_alum_out[1]
    SLICE_X46Y10         LUT4 (Prop_lut4_I0_O)        0.299   104.916 f  sm/D_states_q[7]_i_60/O
                         net (fo=1, routed)           0.705   105.621    sm/D_states_q[7]_i_60_n_0
    SLICE_X54Y10         LUT5 (Prop_lut5_I4_O)        0.124   105.745 r  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.302   106.047    sm/D_states_q[7]_i_44_n_0
    SLICE_X54Y11         LUT6 (Prop_lut6_I0_O)        0.124   106.171 r  sm/D_states_q[7]_i_19/O
                         net (fo=4, routed)           0.947   107.118    sm/D_states_q[7]_i_19_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I4_O)        0.124   107.242 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.670   107.912    sm/D_states_q[7]_i_5_n_0
    SLICE_X38Y9          LUT6 (Prop_lut6_I2_O)        0.124   108.036 r  sm/D_states_q[7]_i_1/O
                         net (fo=8, routed)           0.682   108.718    sm/D_states_q[7]_i_1_n_0
    SLICE_X33Y6          FDSE                                         r  sm/D_states_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.445   115.961    sm/clk_IBUF_BUFG
    SLICE_X33Y6          FDSE                                         r  sm/D_states_q_reg[7]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X33Y6          FDSE (Setup_fdse_C_CE)      -0.205   115.908    sm/D_states_q_reg[7]
  -------------------------------------------------------------------
                         required time                        115.908    
                         arrival time                        -108.719    
  -------------------------------------------------------------------
                         slack                                  7.190    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.998%)  route 0.262ns (65.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.262     1.909    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y8          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y8          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.850    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.998%)  route 0.262ns (65.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.262     1.909    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y8          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y8          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.850    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.998%)  route 0.262ns (65.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.262     1.909    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y8          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y8          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.850    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.998%)  route 0.262ns (65.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.262     1.909    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y8          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y8          RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.850    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.341%)  route 0.295ns (67.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X29Y6          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.295     1.943    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X30Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.341%)  route 0.295ns (67.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X29Y6          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.295     1.943    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X30Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.341%)  route 0.295ns (67.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X29Y6          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.295     1.943    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X30Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.141ns (32.341%)  route 0.295ns (67.659%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.563     1.507    sr2/clk_IBUF_BUFG
    SLICE_X29Y6          FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.295     1.943    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.832     2.022    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y6          RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.542    
    SLICE_X30Y6          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.851    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.558     1.502    forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y33         FDRE (Prop_fdre_C_Q)         0.141     1.643 r  forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.056     1.699    forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X37Y33         FDRE                                         r  forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.825     2.015    forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/C
                         clock pessimism             -0.513     1.502    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.075     1.577    forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.699    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.470ns  (logic 0.141ns (30.012%)  route 0.329ns (69.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.562     1.506    sr3/clk_IBUF_BUFG
    SLICE_X28Y9          FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.329     1.976    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X30Y8          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.831     2.021    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y8          RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.541    
    SLICE_X30Y8          RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.851    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X0Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X45Y7    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y9    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y9    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y13   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y13   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y16   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y16   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y9    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y9    sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y9    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y9    sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y9    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y9    sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y9    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y9    sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y6    sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y6    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y9    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y9    sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y9    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y9    sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y9    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y9    sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y9    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y9    sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y6    sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y6    sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      103.380ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             103.380ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 0.704ns (9.745%)  route 6.520ns (90.255%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y6          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=242, routed)         4.679    10.284    sm/D_states_q_reg[2]_0[1]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124    10.408 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           0.649    11.057    sm/D_stage_q[3]_i_2_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I2_O)        0.124    11.181 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.193    12.374    fifo_reset_cond/AS[0]
    SLICE_X32Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X32Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.754    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.754    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                103.380    

Slack (MET) :             103.380ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 0.704ns (9.745%)  route 6.520ns (90.255%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y6          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=242, routed)         4.679    10.284    sm/D_states_q_reg[2]_0[1]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124    10.408 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           0.649    11.057    sm/D_stage_q[3]_i_2_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I2_O)        0.124    11.181 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.193    12.374    fifo_reset_cond/AS[0]
    SLICE_X32Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X32Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.754    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.754    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                103.380    

Slack (MET) :             103.380ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 0.704ns (9.745%)  route 6.520ns (90.255%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y6          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=242, routed)         4.679    10.284    sm/D_states_q_reg[2]_0[1]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124    10.408 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           0.649    11.057    sm/D_stage_q[3]_i_2_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I2_O)        0.124    11.181 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.193    12.374    fifo_reset_cond/AS[0]
    SLICE_X32Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X32Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.754    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.754    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                103.380    

Slack (MET) :             103.380ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.224ns  (logic 0.704ns (9.745%)  route 6.520ns (90.255%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 115.961 - 111.111 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.565     5.149    sm/clk_IBUF_BUFG
    SLICE_X37Y6          FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y6          FDRE (Prop_fdre_C_Q)         0.456     5.605 f  sm/D_states_q_reg[1]/Q
                         net (fo=242, routed)         4.679    10.284    sm/D_states_q_reg[2]_0[1]
    SLICE_X35Y10         LUT2 (Prop_lut2_I0_O)        0.124    10.408 f  sm/D_stage_q[3]_i_2/O
                         net (fo=7, routed)           0.649    11.057    sm/D_stage_q[3]_i_2_n_0
    SLICE_X33Y4          LUT6 (Prop_lut6_I2_O)        0.124    11.181 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           1.193    12.374    fifo_reset_cond/AS[0]
    SLICE_X32Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.445   115.961    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.148    
                         clock uncertainty           -0.035   116.113    
    SLICE_X32Y4          FDPE (Recov_fdpe_C_PRE)     -0.359   115.754    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.754    
                         arrival time                         -12.374    
  -------------------------------------------------------------------
                         slack                                103.380    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.478%)  route 0.821ns (81.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X33Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=199, routed)         0.364     2.012    sm/D_states_q[6]
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.045     2.057 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.457     2.513    fifo_reset_cond/AS[0]
    SLICE_X32Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.499     1.523    
    SLICE_X32Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.478%)  route 0.821ns (81.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X33Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=199, routed)         0.364     2.012    sm/D_states_q[6]
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.045     2.057 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.457     2.513    fifo_reset_cond/AS[0]
    SLICE_X32Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.499     1.523    
    SLICE_X32Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.478%)  route 0.821ns (81.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X33Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=199, routed)         0.364     2.012    sm/D_states_q[6]
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.045     2.057 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.457     2.513    fifo_reset_cond/AS[0]
    SLICE_X32Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.499     1.523    
    SLICE_X32Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.086ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.186ns (18.478%)  route 0.821ns (81.522%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X33Y6          FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y6          FDRE (Prop_fdre_C_Q)         0.141     1.648 f  sm/D_states_q_reg[6]/Q
                         net (fo=199, routed)         0.364     2.012    sm/D_states_q[6]
    SLICE_X33Y4          LUT6 (Prop_lut6_I0_O)        0.045     2.057 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.457     2.513    fifo_reset_cond/AS[0]
    SLICE_X32Y4          FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.832     2.022    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y4          FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.499     1.523    
    SLICE_X32Y4          FDPE (Remov_fdpe_C_PRE)     -0.095     1.428    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.428    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  1.086    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.606ns  (logic 11.759ns (31.269%)  route 25.847ns (68.731%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=1 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X52Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.673     7.344    L_reg/M_sm_timer[9]
    SLICE_X49Y6          LUT5 (Prop_lut5_I2_O)        0.124     7.468 r  L_reg/L_6bdfbbee_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.955     8.423    L_reg/L_6bdfbbee_remainder0_carry__1_i_8__1_n_0
    SLICE_X51Y6          LUT6 (Prop_lut6_I5_O)        0.124     8.547 f  L_reg/L_6bdfbbee_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.890     9.437    L_reg/L_6bdfbbee_remainder0_carry__1_i_7__1_n_0
    SLICE_X51Y5          LUT3 (Prop_lut3_I2_O)        0.152     9.589 f  L_reg/L_6bdfbbee_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.258    L_reg/L_6bdfbbee_remainder0_carry_i_20__1_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.618 r  L_reg/L_6bdfbbee_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.843    11.461    L_reg/L_6bdfbbee_remainder0_carry_i_10__1_n_0
    SLICE_X50Y4          LUT2 (Prop_lut2_I1_O)        0.326    11.787 r  L_reg/L_6bdfbbee_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.787    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.300 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.300    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.519 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.291    13.810    L_reg/L_6bdfbbee_remainder0_3[4]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.319    14.129 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.013    15.142    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.328    15.470 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.655    16.125    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y5          LUT5 (Prop_lut5_I3_O)        0.148    16.273 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.845    17.118    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.354    17.472 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.123    L_reg/i__carry_i_19__3_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.354    18.477 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.820    19.297    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.629 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.549    20.179    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X47Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.686 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.686    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.800 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.800    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.113 f  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.197    22.309    L_reg/L_6bdfbbee_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.615 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.049    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.173 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.006    24.179    L_reg/i__carry_i_14__1_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.303 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.982    L_reg/i__carry_i_25__3_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.106 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.713    25.819    L_reg/i__carry_i_20__3_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.124    25.943 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.658    26.601    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I1_O)        0.152    26.753 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.863    27.616    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X48Y1          LUT5 (Prop_lut5_I0_O)        0.332    27.948 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.948    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.498 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.498    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.720 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.988    29.707    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X49Y3          LUT6 (Prop_lut6_I2_O)        0.299    30.006 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    30.823    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.947 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.826    31.774    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.898 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.805    32.703    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.827 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.193    34.020    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I3_O)        0.152    34.172 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.814    38.986    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    42.759 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.759    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.597ns  (logic 11.747ns (31.244%)  route 25.850ns (68.756%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=1 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X52Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.673     7.344    L_reg/M_sm_timer[9]
    SLICE_X49Y6          LUT5 (Prop_lut5_I2_O)        0.124     7.468 r  L_reg/L_6bdfbbee_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.955     8.423    L_reg/L_6bdfbbee_remainder0_carry__1_i_8__1_n_0
    SLICE_X51Y6          LUT6 (Prop_lut6_I5_O)        0.124     8.547 f  L_reg/L_6bdfbbee_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.890     9.437    L_reg/L_6bdfbbee_remainder0_carry__1_i_7__1_n_0
    SLICE_X51Y5          LUT3 (Prop_lut3_I2_O)        0.152     9.589 f  L_reg/L_6bdfbbee_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.258    L_reg/L_6bdfbbee_remainder0_carry_i_20__1_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.618 r  L_reg/L_6bdfbbee_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.843    11.461    L_reg/L_6bdfbbee_remainder0_carry_i_10__1_n_0
    SLICE_X50Y4          LUT2 (Prop_lut2_I1_O)        0.326    11.787 r  L_reg/L_6bdfbbee_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.787    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.300 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.300    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.519 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.291    13.810    L_reg/L_6bdfbbee_remainder0_3[4]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.319    14.129 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.013    15.142    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.328    15.470 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.655    16.125    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y5          LUT5 (Prop_lut5_I3_O)        0.148    16.273 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.845    17.118    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.354    17.472 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.123    L_reg/i__carry_i_19__3_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.354    18.477 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.820    19.297    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.629 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.549    20.179    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X47Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.686 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.686    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.800 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.800    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.113 f  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.197    22.309    L_reg/L_6bdfbbee_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.615 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.049    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.173 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.006    24.179    L_reg/i__carry_i_14__1_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.303 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.982    L_reg/i__carry_i_25__3_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.106 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.713    25.819    L_reg/i__carry_i_20__3_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.124    25.943 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.658    26.601    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I1_O)        0.152    26.753 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.863    27.616    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X48Y1          LUT5 (Prop_lut5_I0_O)        0.332    27.948 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.948    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.498 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.498    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.720 f  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.988    29.707    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X49Y3          LUT6 (Prop_lut6_I2_O)        0.299    30.006 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    30.823    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.947 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.826    31.774    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.898 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.805    32.703    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.827 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.203    34.030    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I3_O)        0.150    34.180 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.808    38.987    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    42.750 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.750    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.240ns  (logic 11.502ns (30.886%)  route 25.738ns (69.114%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=1 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X52Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.673     7.344    L_reg/M_sm_timer[9]
    SLICE_X49Y6          LUT5 (Prop_lut5_I2_O)        0.124     7.468 r  L_reg/L_6bdfbbee_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.955     8.423    L_reg/L_6bdfbbee_remainder0_carry__1_i_8__1_n_0
    SLICE_X51Y6          LUT6 (Prop_lut6_I5_O)        0.124     8.547 f  L_reg/L_6bdfbbee_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.890     9.437    L_reg/L_6bdfbbee_remainder0_carry__1_i_7__1_n_0
    SLICE_X51Y5          LUT3 (Prop_lut3_I2_O)        0.152     9.589 f  L_reg/L_6bdfbbee_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.258    L_reg/L_6bdfbbee_remainder0_carry_i_20__1_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.618 r  L_reg/L_6bdfbbee_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.843    11.461    L_reg/L_6bdfbbee_remainder0_carry_i_10__1_n_0
    SLICE_X50Y4          LUT2 (Prop_lut2_I1_O)        0.326    11.787 r  L_reg/L_6bdfbbee_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.787    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.300 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.300    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.519 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.291    13.810    L_reg/L_6bdfbbee_remainder0_3[4]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.319    14.129 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.013    15.142    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.328    15.470 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.655    16.125    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y5          LUT5 (Prop_lut5_I3_O)        0.148    16.273 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.845    17.118    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.354    17.472 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.123    L_reg/i__carry_i_19__3_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.354    18.477 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.820    19.297    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.629 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.549    20.179    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X47Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.686 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.686    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.800 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.800    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.113 f  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.197    22.309    L_reg/L_6bdfbbee_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.615 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.049    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.173 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.006    24.179    L_reg/i__carry_i_14__1_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.303 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.982    L_reg/i__carry_i_25__3_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.106 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.713    25.819    L_reg/i__carry_i_20__3_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.124    25.943 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.658    26.601    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I1_O)        0.152    26.753 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.863    27.616    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X48Y1          LUT5 (Prop_lut5_I0_O)        0.332    27.948 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.948    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.498 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.498    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.720 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.988    29.707    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X49Y3          LUT6 (Prop_lut6_I2_O)        0.299    30.006 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    30.823    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.947 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.826    31.774    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.898 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.805    32.703    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.827 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.193    34.020    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I3_O)        0.124    34.144 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.706    38.850    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    42.394 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    42.394    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.142ns  (logic 11.514ns (30.999%)  route 25.628ns (69.001%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=1 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X52Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.673     7.344    L_reg/M_sm_timer[9]
    SLICE_X49Y6          LUT5 (Prop_lut5_I2_O)        0.124     7.468 r  L_reg/L_6bdfbbee_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.955     8.423    L_reg/L_6bdfbbee_remainder0_carry__1_i_8__1_n_0
    SLICE_X51Y6          LUT6 (Prop_lut6_I5_O)        0.124     8.547 f  L_reg/L_6bdfbbee_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.890     9.437    L_reg/L_6bdfbbee_remainder0_carry__1_i_7__1_n_0
    SLICE_X51Y5          LUT3 (Prop_lut3_I2_O)        0.152     9.589 f  L_reg/L_6bdfbbee_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.258    L_reg/L_6bdfbbee_remainder0_carry_i_20__1_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.618 r  L_reg/L_6bdfbbee_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.843    11.461    L_reg/L_6bdfbbee_remainder0_carry_i_10__1_n_0
    SLICE_X50Y4          LUT2 (Prop_lut2_I1_O)        0.326    11.787 r  L_reg/L_6bdfbbee_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.787    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.300 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.300    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.519 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.291    13.810    L_reg/L_6bdfbbee_remainder0_3[4]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.319    14.129 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.013    15.142    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.328    15.470 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.655    16.125    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y5          LUT5 (Prop_lut5_I3_O)        0.148    16.273 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.845    17.118    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.354    17.472 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.123    L_reg/i__carry_i_19__3_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.354    18.477 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.820    19.297    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.629 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.549    20.179    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X47Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.686 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.686    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.800 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.800    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.113 f  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.197    22.309    L_reg/L_6bdfbbee_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.615 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.049    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.173 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.006    24.179    L_reg/i__carry_i_14__1_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.303 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.982    L_reg/i__carry_i_25__3_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.106 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.713    25.819    L_reg/i__carry_i_20__3_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.124    25.943 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.658    26.601    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I1_O)        0.152    26.753 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.863    27.616    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X48Y1          LUT5 (Prop_lut5_I0_O)        0.332    27.948 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.948    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.498 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.498    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.720 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.988    29.707    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X49Y3          LUT6 (Prop_lut6_I2_O)        0.299    30.006 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    30.823    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.947 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.826    31.774    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.898 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.805    32.703    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.827 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.771    33.598    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I3_O)        0.124    33.722 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.018    38.740    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.295 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.295    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.454ns  (logic 11.511ns (31.578%)  route 24.943ns (68.422%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=6 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X52Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.673     7.344    L_reg/M_sm_timer[9]
    SLICE_X49Y6          LUT5 (Prop_lut5_I2_O)        0.124     7.468 r  L_reg/L_6bdfbbee_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.955     8.423    L_reg/L_6bdfbbee_remainder0_carry__1_i_8__1_n_0
    SLICE_X51Y6          LUT6 (Prop_lut6_I5_O)        0.124     8.547 f  L_reg/L_6bdfbbee_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.890     9.437    L_reg/L_6bdfbbee_remainder0_carry__1_i_7__1_n_0
    SLICE_X51Y5          LUT3 (Prop_lut3_I2_O)        0.152     9.589 f  L_reg/L_6bdfbbee_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.258    L_reg/L_6bdfbbee_remainder0_carry_i_20__1_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.618 r  L_reg/L_6bdfbbee_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.843    11.461    L_reg/L_6bdfbbee_remainder0_carry_i_10__1_n_0
    SLICE_X50Y4          LUT2 (Prop_lut2_I1_O)        0.326    11.787 r  L_reg/L_6bdfbbee_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.787    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.300 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.300    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.519 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.291    13.810    L_reg/L_6bdfbbee_remainder0_3[4]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.319    14.129 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.013    15.142    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.328    15.470 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.655    16.125    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y5          LUT5 (Prop_lut5_I3_O)        0.148    16.273 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.845    17.118    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.354    17.472 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.123    L_reg/i__carry_i_19__3_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.354    18.477 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.820    19.297    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.629 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.549    20.179    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X47Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.686 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.686    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.800 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.800    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.113 f  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.197    22.309    L_reg/L_6bdfbbee_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.615 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.049    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.173 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.006    24.179    L_reg/i__carry_i_14__1_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.303 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.982    L_reg/i__carry_i_25__3_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.106 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.713    25.819    L_reg/i__carry_i_20__3_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.124    25.943 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.658    26.601    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I1_O)        0.152    26.753 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.863    27.616    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X48Y1          LUT5 (Prop_lut5_I0_O)        0.332    27.948 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.948    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.498 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.498    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.720 f  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.988    29.707    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X49Y3          LUT6 (Prop_lut6_I2_O)        0.299    30.006 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    30.823    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.947 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.826    31.774    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.898 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.805    32.703    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.827 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.991    33.818    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y2          LUT3 (Prop_lut3_I2_O)        0.124    33.942 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.112    38.054    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.607 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.607    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.447ns  (logic 11.512ns (31.585%)  route 24.935ns (68.415%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=4 LUT4=2 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X52Y8          FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          2.712     8.385    L_reg/M_sm_pac[4]
    SLICE_X62Y8          LUT5 (Prop_lut5_I3_O)        0.124     8.509 r  L_reg/L_6bdfbbee_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.279     8.788    L_reg/L_6bdfbbee_remainder0_carry__1_i_8_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.912 f  L_reg/L_6bdfbbee_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.830     9.742    L_reg/L_6bdfbbee_remainder0_carry__1_i_7_n_0
    SLICE_X64Y7          LUT3 (Prop_lut3_I2_O)        0.146     9.888 f  L_reg/L_6bdfbbee_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.963    10.851    L_reg/L_6bdfbbee_remainder0_carry_i_20_n_0
    SLICE_X64Y6          LUT5 (Prop_lut5_I4_O)        0.328    11.179 r  L_reg/L_6bdfbbee_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.799    11.977    L_reg/L_6bdfbbee_remainder0_carry_i_10_n_0
    SLICE_X63Y6          LUT4 (Prop_lut4_I1_O)        0.124    12.101 r  L_reg/L_6bdfbbee_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.101    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.651 r  aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.651    aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.873 r  aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.139    14.013    L_reg/L_6bdfbbee_remainder0[4]
    SLICE_X59Y5          LUT3 (Prop_lut3_I0_O)        0.327    14.340 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.857    15.197    L_reg/i__carry__1_i_14_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.332    15.529 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.627    16.156    L_reg/i__carry__1_i_15_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I3_O)        0.150    16.306 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.866    17.172    L_reg/i__carry__1_i_9_n_0
    SLICE_X61Y5          LUT5 (Prop_lut5_I4_O)        0.352    17.524 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.848    18.372    L_reg/i__carry_i_19_n_0
    SLICE_X61Y5          LUT3 (Prop_lut3_I0_O)        0.354    18.726 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.243    19.968    L_reg/i__carry_i_11_n_0
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.332    20.300 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.632    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X60Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.152 r  aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.152    aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.269 r  aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.269    aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.508 f  aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.972    22.480    L_reg/L_6bdfbbee_remainder0_inferred__1/i__carry__2[2]
    SLICE_X60Y2          LUT5 (Prop_lut5_I1_O)        0.301    22.781 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.247    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.371 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.987    24.358    aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.482 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.880    25.362    L_reg/i__carry_i_13_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.486 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.655    26.142    L_reg/i__carry_i_24_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I4_O)        0.124    26.266 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.526    26.791    L_reg/i__carry_i_13_n_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.117    26.908 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.800    27.709    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X59Y0          LUT5 (Prop_lut5_I0_O)        0.348    28.057 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.057    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.607 r  aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.607    aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.846 r  aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    29.661    aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X58Y2          LUT6 (Prop_lut6_I4_O)        0.302    29.963 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.488    30.451    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.575 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.871    31.446    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X60Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.570 f  L_reg/aseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           1.003    32.573    L_reg/aseg_OBUF[10]_inst_i_14_n_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I5_O)        0.124    32.697 r  L_reg/aseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.815    33.512    L_reg/aseg_OBUF[10]_inst_i_4_n_0
    SLICE_X63Y4          LUT4 (Prop_lut4_I3_O)        0.150    33.662 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.162    37.824    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.778    41.601 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    41.601    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.412ns  (logic 11.509ns (31.606%)  route 24.904ns (68.394%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=1 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.569     5.153    L_reg/clk_IBUF_BUFG
    SLICE_X52Y9          FDRE                                         r  L_reg/D_registers_q_reg[6][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y9          FDRE (Prop_fdre_C_Q)         0.518     5.671 f  L_reg/D_registers_q_reg[6][9]/Q
                         net (fo=18, routed)          1.673     7.344    L_reg/M_sm_timer[9]
    SLICE_X49Y6          LUT5 (Prop_lut5_I2_O)        0.124     7.468 r  L_reg/L_6bdfbbee_remainder0_carry__1_i_8__1/O
                         net (fo=1, routed)           0.955     8.423    L_reg/L_6bdfbbee_remainder0_carry__1_i_8__1_n_0
    SLICE_X51Y6          LUT6 (Prop_lut6_I5_O)        0.124     8.547 f  L_reg/L_6bdfbbee_remainder0_carry__1_i_7__1/O
                         net (fo=5, routed)           0.890     9.437    L_reg/L_6bdfbbee_remainder0_carry__1_i_7__1_n_0
    SLICE_X51Y5          LUT3 (Prop_lut3_I2_O)        0.152     9.589 f  L_reg/L_6bdfbbee_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.258    L_reg/L_6bdfbbee_remainder0_carry_i_20__1_n_0
    SLICE_X51Y5          LUT5 (Prop_lut5_I4_O)        0.360    10.618 r  L_reg/L_6bdfbbee_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.843    11.461    L_reg/L_6bdfbbee_remainder0_carry_i_10__1_n_0
    SLICE_X50Y4          LUT2 (Prop_lut2_I1_O)        0.326    11.787 r  L_reg/L_6bdfbbee_remainder0_carry_i_7__1/O
                         net (fo=1, routed)           0.000    11.787    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[0]
    SLICE_X50Y4          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.300 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.300    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry_n_0
    SLICE_X50Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    12.519 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.291    13.810    L_reg/L_6bdfbbee_remainder0_3[4]
    SLICE_X46Y4          LUT3 (Prop_lut3_I0_O)        0.319    14.129 r  L_reg/i__carry__1_i_14__1/O
                         net (fo=8, routed)           1.013    15.142    L_reg/i__carry__1_i_14__1_n_0
    SLICE_X45Y5          LUT6 (Prop_lut6_I4_O)        0.328    15.470 r  L_reg/i__carry__1_i_15__1/O
                         net (fo=1, routed)           0.655    16.125    L_reg/i__carry__1_i_15__1_n_0
    SLICE_X46Y5          LUT5 (Prop_lut5_I3_O)        0.148    16.273 r  L_reg/i__carry__1_i_9__1/O
                         net (fo=6, routed)           0.845    17.118    L_reg/i__carry__1_i_9__1_n_0
    SLICE_X49Y4          LUT5 (Prop_lut5_I4_O)        0.354    17.472 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.652    18.123    L_reg/i__carry_i_19__3_n_0
    SLICE_X49Y4          LUT3 (Prop_lut3_I0_O)        0.354    18.477 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.820    19.297    L_reg/i__carry_i_11__3_n_0
    SLICE_X49Y3          LUT2 (Prop_lut2_I1_O)        0.332    19.629 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.549    20.179    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X47Y3          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    20.686 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.686    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry_n_0
    SLICE_X47Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.800 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.800    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X47Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.113 f  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.197    22.309    L_reg/L_6bdfbbee_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.306    22.615 f  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.433    23.049    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X49Y3          LUT5 (Prop_lut5_I0_O)        0.124    23.173 f  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           1.006    24.179    L_reg/i__carry_i_14__1_0
    SLICE_X48Y0          LUT3 (Prop_lut3_I0_O)        0.124    24.303 f  L_reg/i__carry_i_25__3/O
                         net (fo=2, routed)           0.679    24.982    L_reg/i__carry_i_25__3_n_0
    SLICE_X48Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.106 f  L_reg/i__carry_i_20__3/O
                         net (fo=2, routed)           0.713    25.819    L_reg/i__carry_i_20__3_n_0
    SLICE_X49Y0          LUT6 (Prop_lut6_I2_O)        0.124    25.943 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.658    26.601    L_reg/i__carry_i_13__3_n_0
    SLICE_X49Y1          LUT3 (Prop_lut3_I1_O)        0.152    26.753 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.863    27.616    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X48Y1          LUT5 (Prop_lut5_I0_O)        0.332    27.948 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    27.948    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X48Y1          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.498 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.498    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry_n_0
    SLICE_X48Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.720 r  timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.988    29.707    timerseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__0_n_7
    SLICE_X49Y3          LUT6 (Prop_lut6_I2_O)        0.299    30.006 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    30.823    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X49Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.947 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.826    31.774    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X50Y3          LUT6 (Prop_lut6_I1_O)        0.124    31.898 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.805    32.703    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X50Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.827 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.203    34.030    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X56Y2          LUT4 (Prop_lut4_I2_O)        0.124    34.154 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           3.861    38.015    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.566 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.566    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.077ns  (logic 11.838ns (32.813%)  route 24.239ns (67.187%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=4 LUT4=2 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          2.367     8.035    L_reg/M_sm_pbc[3]
    SLICE_X61Y11         LUT5 (Prop_lut5_I2_O)        0.152     8.187 r  L_reg/L_6bdfbbee_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.799     8.986    L_reg/L_6bdfbbee_remainder0_carry_i_27__0_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.332     9.318 f  L_reg/L_6bdfbbee_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.841    10.159    L_reg/L_6bdfbbee_remainder0_carry_i_13__0_n_0
    SLICE_X59Y11         LUT3 (Prop_lut3_I1_O)        0.152    10.311 f  L_reg/L_6bdfbbee_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    10.980    L_reg/L_6bdfbbee_remainder0_carry_i_19__0_n_0
    SLICE_X59Y11         LUT5 (Prop_lut5_I3_O)        0.360    11.340 r  L_reg/L_6bdfbbee_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.871    12.211    L_reg/L_6bdfbbee_remainder0_carry_i_10__0_n_0
    SLICE_X58Y11         LUT4 (Prop_lut4_I1_O)        0.326    12.537 r  L_reg/L_6bdfbbee_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.537    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.177 r  bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry/O[3]
                         net (fo=1, routed)           0.998    14.174    L_reg/L_6bdfbbee_remainder0_1[3]
    SLICE_X58Y9          LUT4 (Prop_lut4_I1_O)        0.306    14.480 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.520    16.001    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I3_O)        0.124    16.125 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.665    16.789    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X63Y10         LUT5 (Prop_lut5_I3_O)        0.152    16.941 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.057    17.998    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.354    18.352 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.434    18.786    L_reg/i__carry_i_19__1_n_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I0_O)        0.321    19.107 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.067    20.174    L_reg/i__carry_i_11__1_n_0
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.332    20.506 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.555    21.061    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.581 r  bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.581    bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.698 r  bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.698    bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.013 r  bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.048    23.061    L_reg/L_6bdfbbee_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X57Y9          LUT5 (Prop_lut5_I0_O)        0.307    23.368 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.295    23.663    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X57Y8          LUT5 (Prop_lut5_I0_O)        0.124    23.787 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.732    24.519    bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0_0
    SLICE_X54Y7          LUT2 (Prop_lut2_I0_O)        0.124    24.643 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.858    25.502    L_reg/i__carry_i_13__1_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I0_O)        0.152    25.654 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.955    26.609    L_reg/i__carry_i_23__1_n_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I0_O)        0.348    26.957 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.821    27.778    L_reg/i__carry_i_13__1_n_0
    SLICE_X57Y6          LUT3 (Prop_lut3_I1_O)        0.152    27.930 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.857    28.787    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X56Y6          LUT5 (Prop_lut5_I0_O)        0.332    29.119 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.119    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.652 r  bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.652    bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.769 r  bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.769    bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.084 r  bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.943    bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X57Y8          LUT6 (Prop_lut6_I0_O)        0.307    31.250 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    31.542    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.666 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.818    32.484    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I2_O)        0.124    32.608 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.544    33.152    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I5_O)        0.124    33.276 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.088    34.364    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y7          LUT3 (Prop_lut3_I0_O)        0.124    34.488 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.228    37.716    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    41.226 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.226    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.063ns  (logic 12.054ns (33.426%)  route 24.009ns (66.574%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=3 LUT4=3 LUT5=8 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.565     5.149    L_reg/clk_IBUF_BUFG
    SLICE_X46Y9          FDRE                                         r  L_reg/D_registers_q_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y9          FDRE (Prop_fdre_C_Q)         0.518     5.667 f  L_reg/D_registers_q_reg[3][3]/Q
                         net (fo=17, routed)          2.367     8.035    L_reg/M_sm_pbc[3]
    SLICE_X61Y11         LUT5 (Prop_lut5_I2_O)        0.152     8.187 r  L_reg/L_6bdfbbee_remainder0_carry_i_27__0/O
                         net (fo=1, routed)           0.799     8.986    L_reg/L_6bdfbbee_remainder0_carry_i_27__0_n_0
    SLICE_X60Y11         LUT6 (Prop_lut6_I5_O)        0.332     9.318 f  L_reg/L_6bdfbbee_remainder0_carry_i_13__0/O
                         net (fo=8, routed)           0.841    10.159    L_reg/L_6bdfbbee_remainder0_carry_i_13__0_n_0
    SLICE_X59Y11         LUT3 (Prop_lut3_I1_O)        0.152    10.311 f  L_reg/L_6bdfbbee_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    10.980    L_reg/L_6bdfbbee_remainder0_carry_i_19__0_n_0
    SLICE_X59Y11         LUT5 (Prop_lut5_I3_O)        0.360    11.340 r  L_reg/L_6bdfbbee_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.871    12.211    L_reg/L_6bdfbbee_remainder0_carry_i_10__0_n_0
    SLICE_X58Y11         LUT4 (Prop_lut4_I1_O)        0.326    12.537 r  L_reg/L_6bdfbbee_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.537    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X58Y11         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    13.177 r  bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry/O[3]
                         net (fo=1, routed)           0.998    14.174    L_reg/L_6bdfbbee_remainder0_1[3]
    SLICE_X58Y9          LUT4 (Prop_lut4_I1_O)        0.306    14.480 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=12, routed)          1.520    16.001    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I3_O)        0.124    16.125 r  L_reg/i__carry__1_i_15__0/O
                         net (fo=1, routed)           0.665    16.789    L_reg/i__carry__1_i_15__0_n_0
    SLICE_X63Y10         LUT5 (Prop_lut5_I3_O)        0.152    16.941 r  L_reg/i__carry__1_i_9__0/O
                         net (fo=6, routed)           1.057    17.998    L_reg/i__carry__1_i_9__0_n_0
    SLICE_X62Y9          LUT5 (Prop_lut5_I4_O)        0.354    18.352 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.434    18.786    L_reg/i__carry_i_19__1_n_0
    SLICE_X62Y9          LUT3 (Prop_lut3_I0_O)        0.321    19.107 r  L_reg/i__carry_i_11__1/O
                         net (fo=3, routed)           1.067    20.174    L_reg/i__carry_i_11__1_n_0
    SLICE_X57Y8          LUT2 (Prop_lut2_I1_O)        0.332    20.506 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.555    21.061    bseg_driver/decimal_renderer/i__carry_i_5__3[0]
    SLICE_X60Y8          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.581 r  bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.581    bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.698 r  bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.698    bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y10         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    22.013 r  bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           1.048    23.061    L_reg/L_6bdfbbee_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X57Y9          LUT5 (Prop_lut5_I0_O)        0.307    23.368 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.295    23.663    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X57Y8          LUT5 (Prop_lut5_I0_O)        0.124    23.787 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           0.732    24.519    bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0_0
    SLICE_X54Y7          LUT2 (Prop_lut2_I0_O)        0.124    24.643 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.858    25.502    L_reg/i__carry_i_13__1_0
    SLICE_X54Y6          LUT5 (Prop_lut5_I0_O)        0.152    25.654 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.955    26.609    L_reg/i__carry_i_23__1_n_0
    SLICE_X54Y6          LUT6 (Prop_lut6_I0_O)        0.348    26.957 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           0.821    27.778    L_reg/i__carry_i_13__1_n_0
    SLICE_X57Y6          LUT3 (Prop_lut3_I1_O)        0.152    27.930 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.857    28.787    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X56Y6          LUT5 (Prop_lut5_I0_O)        0.332    29.119 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.119    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X56Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    29.652 r  bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    29.652    bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry_n_0
    SLICE_X56Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    29.769 r  bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    29.769    bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X56Y8          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    30.084 f  bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    30.943    bseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X57Y8          LUT6 (Prop_lut6_I0_O)        0.307    31.250 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.292    31.542    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X57Y7          LUT6 (Prop_lut6_I1_O)        0.124    31.666 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.818    32.484    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X57Y5          LUT6 (Prop_lut6_I2_O)        0.124    32.608 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.544    33.152    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X57Y6          LUT6 (Prop_lut6_I5_O)        0.124    33.276 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.095    34.371    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y7          LUT4 (Prop_lut4_I0_O)        0.153    34.524 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.991    37.515    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    41.212 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    41.212    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.916ns  (logic 11.281ns (31.410%)  route 24.635ns (68.590%))
  Logic Levels:           31  (CARRY4=7 LUT2=2 LUT3=5 LUT4=1 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.570     5.154    L_reg/clk_IBUF_BUFG
    SLICE_X52Y8          FDRE                                         r  L_reg/D_registers_q_reg[2][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y8          FDRE (Prop_fdre_C_Q)         0.518     5.672 f  L_reg/D_registers_q_reg[2][4]/Q
                         net (fo=19, routed)          2.712     8.385    L_reg/M_sm_pac[4]
    SLICE_X62Y8          LUT5 (Prop_lut5_I3_O)        0.124     8.509 r  L_reg/L_6bdfbbee_remainder0_carry__1_i_8/O
                         net (fo=1, routed)           0.279     8.788    L_reg/L_6bdfbbee_remainder0_carry__1_i_8_n_0
    SLICE_X62Y8          LUT6 (Prop_lut6_I5_O)        0.124     8.912 f  L_reg/L_6bdfbbee_remainder0_carry__1_i_7/O
                         net (fo=5, routed)           0.830     9.742    L_reg/L_6bdfbbee_remainder0_carry__1_i_7_n_0
    SLICE_X64Y7          LUT3 (Prop_lut3_I2_O)        0.146     9.888 f  L_reg/L_6bdfbbee_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.963    10.851    L_reg/L_6bdfbbee_remainder0_carry_i_20_n_0
    SLICE_X64Y6          LUT5 (Prop_lut5_I4_O)        0.328    11.179 r  L_reg/L_6bdfbbee_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.799    11.977    L_reg/L_6bdfbbee_remainder0_carry_i_10_n_0
    SLICE_X63Y6          LUT4 (Prop_lut4_I1_O)        0.124    12.101 r  L_reg/L_6bdfbbee_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.101    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X63Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.651 r  aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.651    aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry_n_0
    SLICE_X63Y7          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.873 r  aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_carry__0/O[0]
                         net (fo=6, routed)           1.139    14.013    L_reg/L_6bdfbbee_remainder0[4]
    SLICE_X59Y5          LUT3 (Prop_lut3_I0_O)        0.327    14.340 r  L_reg/i__carry__1_i_14/O
                         net (fo=8, routed)           0.857    15.197    L_reg/i__carry__1_i_14_n_0
    SLICE_X59Y6          LUT6 (Prop_lut6_I4_O)        0.332    15.529 r  L_reg/i__carry__1_i_15/O
                         net (fo=1, routed)           0.627    16.156    L_reg/i__carry__1_i_15_n_0
    SLICE_X61Y6          LUT5 (Prop_lut5_I3_O)        0.150    16.306 r  L_reg/i__carry__1_i_9/O
                         net (fo=6, routed)           0.866    17.172    L_reg/i__carry__1_i_9_n_0
    SLICE_X61Y5          LUT5 (Prop_lut5_I4_O)        0.352    17.524 f  L_reg/i__carry_i_19/O
                         net (fo=2, routed)           0.848    18.372    L_reg/i__carry_i_19_n_0
    SLICE_X61Y5          LUT3 (Prop_lut3_I0_O)        0.354    18.726 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           1.243    19.968    L_reg/i__carry_i_11_n_0
    SLICE_X61Y2          LUT2 (Prop_lut2_I1_O)        0.332    20.300 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.632    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X60Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    21.152 r  aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    21.152    aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry_n_0
    SLICE_X60Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    21.269 r  aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.269    aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X60Y6          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    21.508 f  aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__1/O[2]
                         net (fo=3, routed)           0.972    22.480    L_reg/L_6bdfbbee_remainder0_inferred__1/i__carry__2[2]
    SLICE_X60Y2          LUT5 (Prop_lut5_I1_O)        0.301    22.781 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.466    23.247    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X60Y2          LUT5 (Prop_lut5_I0_O)        0.124    23.371 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           0.987    24.358    aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__0/i__carry__0_0
    SLICE_X61Y1          LUT2 (Prop_lut2_I0_O)        0.124    24.482 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           0.880    25.362    L_reg/i__carry_i_13_0
    SLICE_X61Y1          LUT6 (Prop_lut6_I0_O)        0.124    25.486 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.655    26.142    L_reg/i__carry_i_24_n_0
    SLICE_X60Y1          LUT6 (Prop_lut6_I4_O)        0.124    26.266 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.526    26.791    L_reg/i__carry_i_13_n_0
    SLICE_X60Y1          LUT3 (Prop_lut3_I1_O)        0.117    26.908 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.800    27.709    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X59Y0          LUT5 (Prop_lut5_I0_O)        0.348    28.057 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    28.057    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X59Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.607 r  aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.607    aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry_n_0
    SLICE_X59Y1          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    28.846 r  aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    29.661    aseg_driver/decimal_renderer/L_6bdfbbee_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X58Y2          LUT6 (Prop_lut6_I4_O)        0.302    29.963 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.488    30.451    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X58Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.575 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           1.021    31.596    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X61Y3          LUT6 (Prop_lut6_I2_O)        0.124    31.720 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.818    32.538    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X62Y2          LUT6 (Prop_lut6_I5_O)        0.124    32.662 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           0.968    33.630    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X62Y4          LUT3 (Prop_lut3_I0_O)        0.124    33.754 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.743    37.497    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    41.070 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.070    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.800ns  (logic 1.420ns (78.922%)  route 0.379ns (21.078%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.148     1.687 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=2, routed)           0.379     2.066    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.272     3.339 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.339    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.913ns  (logic 1.383ns (72.295%)  route 0.530ns (27.705%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X65Y46         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.530     2.210    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.452 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.452    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.926ns  (logic 1.409ns (73.118%)  route 0.518ns (26.882%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.518     2.221    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.465 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.465    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.943ns  (logic 1.395ns (71.778%)  route 0.548ns (28.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.164     1.703 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=6, routed)           0.548     2.251    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.231     3.482 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.482    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.975ns  (logic 1.429ns (72.351%)  route 0.546ns (27.649%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.595     1.539    display/clk_IBUF_BUFG
    SLICE_X64Y46         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y46         FDRE (Prop_fdre_C_Q)         0.148     1.687 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           0.546     2.233    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.281     3.513 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.513    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.165ns  (logic 1.409ns (65.110%)  route 0.755ns (34.890%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_0_q_reg[2]/Q
                         net (fo=1, routed)           0.755     2.402    mattop_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.268     3.670 r  mattop_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.670    mattop[2]
    T9                                                                r  mattop[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.201ns  (logic 1.373ns (62.375%)  route 0.828ns (37.625%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X55Y41         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y41         FDRE (Prop_fdre_C_Q)         0.141     1.650 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=11, routed)          0.828     2.478    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.710 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.710    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.239ns  (logic 1.406ns (62.779%)  route 0.834ns (37.221%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.565     1.509    display/clk_IBUF_BUFG
    SLICE_X54Y40         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y40         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.834     2.506    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.748 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.748    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 1.407ns (61.481%)  route 0.882ns (38.519%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.560     1.504    display/clk_IBUF_BUFG
    SLICE_X39Y12         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y12         FDRE (Prop_fdre_C_Q)         0.141     1.645 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.882     2.526    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.792 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.792    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.293ns  (logic 1.408ns (61.416%)  route 0.885ns (38.584%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X39Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.885     2.531    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.798 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.798    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.532ns  (logic 1.643ns (29.698%)  route 3.889ns (70.302%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.744     4.263    reset_cond/butt_reset_IBUF
    SLICE_X46Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.387 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           1.145     5.532    reset_cond/M_reset_cond_in
    SLICE_X42Y27         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.433     4.838    reset_cond/clk_IBUF_BUFG
    SLICE_X42Y27         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.974ns  (logic 1.643ns (33.032%)  route 3.331ns (66.968%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.744     4.263    reset_cond/butt_reset_IBUF
    SLICE_X46Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.387 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.587     4.974    reset_cond/M_reset_cond_in
    SLICE_X48Y37         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y37         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.974ns  (logic 1.643ns (33.032%)  route 3.331ns (66.968%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.744     4.263    reset_cond/butt_reset_IBUF
    SLICE_X46Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.387 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.587     4.974    reset_cond/M_reset_cond_in
    SLICE_X48Y37         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y37         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.969ns  (logic 1.643ns (33.061%)  route 3.326ns (66.939%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.744     4.263    reset_cond/butt_reset_IBUF
    SLICE_X46Y37         LUT1 (Prop_lut1_I0_O)        0.124     4.387 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.582     4.969    reset_cond/M_reset_cond_in
    SLICE_X49Y37         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y37         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.147ns  (logic 1.640ns (39.546%)  route 2.507ns (60.454%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           2.507     4.023    forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X37Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.147 r  forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.147    forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X37Y33         FDRE                                         r  forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.438     4.843    forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.116ns  (logic 1.474ns (35.804%)  route 2.642ns (64.196%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.831ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         1.474     1.474 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           2.642     4.116    butt_cond/sync/D[0]
    SLICE_X34Y66         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.427     4.831    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X34Y66         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_814151634[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.004ns  (logic 1.653ns (41.285%)  route 2.351ns (58.715%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.351     3.880    forLoop_idx_0_814151634[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.124     4.004 r  forLoop_idx_0_814151634[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.004    forLoop_idx_0_814151634[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X37Y31         FDRE                                         r  forLoop_idx_0_814151634[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.435     4.840    forLoop_idx_0_814151634[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  forLoop_idx_0_814151634[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.912ns  (logic 1.641ns (41.964%)  route 2.270ns (58.036%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         1.517     1.517 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           2.270     3.788    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.124     3.912 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     3.912    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X14Y6          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.450     4.855    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X14Y6          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_814151634[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.796ns  (logic 1.630ns (42.948%)  route 2.166ns (57.052%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.840ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.840ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.166     3.672    forLoop_idx_0_814151634[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y28         LUT1 (Prop_lut1_I0_O)        0.124     3.796 r  forLoop_idx_0_814151634[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     3.796    forLoop_idx_0_814151634[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y28         FDRE                                         r  forLoop_idx_0_814151634[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.435     4.840    forLoop_idx_0_814151634[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  forLoop_idx_0_814151634[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1884366542[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.570ns  (logic 1.639ns (45.896%)  route 1.932ns (54.104%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.932     3.446    forLoop_idx_0_1884366542[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y22         LUT1 (Prop_lut1_I0_O)        0.124     3.570 r  forLoop_idx_0_1884366542[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     3.570    forLoop_idx_0_1884366542[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y22         FDRE                                         r  forLoop_idx_0_1884366542[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.433     4.838    forLoop_idx_0_1884366542[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  forLoop_idx_0_1884366542[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_814151634[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.028ns  (logic 0.347ns (33.714%)  route 0.682ns (66.286%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.682     0.983    forLoop_idx_0_814151634[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.028 r  forLoop_idx_0_814151634[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.028    forLoop_idx_0_814151634[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X28Y22         FDRE                                         r  forLoop_idx_0_814151634[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.820     2.010    forLoop_idx_0_814151634[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  forLoop_idx_0_814151634[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_814151634[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.163ns  (logic 0.313ns (26.891%)  route 0.851ns (73.109%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           0.851     1.118    forLoop_idx_0_814151634[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y20         LUT1 (Prop_lut1_I0_O)        0.045     1.163 r  forLoop_idx_0_814151634[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.163    forLoop_idx_0_814151634[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_814151634[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.822     2.012    forLoop_idx_0_814151634[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y20         FDRE                                         r  forLoop_idx_0_814151634[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1884366542[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.178ns  (logic 0.327ns (27.772%)  route 0.851ns (72.228%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.851     1.133    forLoop_idx_0_1884366542[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X28Y22         LUT1 (Prop_lut1_I0_O)        0.045     1.178 r  forLoop_idx_0_1884366542[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.178    forLoop_idx_0_1884366542[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X28Y22         FDRE                                         r  forLoop_idx_0_1884366542[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.820     2.010    forLoop_idx_0_1884366542[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X28Y22         FDRE                                         r  forLoop_idx_0_1884366542[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.279ns  (logic 0.330ns (25.794%)  route 0.949ns (74.206%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.949     1.234    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X14Y6          LUT1 (Prop_lut1_I0_O)        0.045     1.279 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.279    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X14Y6          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.836     2.026    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X14Y6          FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_814151634[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.310ns  (logic 0.319ns (24.350%)  route 0.991ns (75.650%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           0.991     1.265    forLoop_idx_0_814151634[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X28Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.310 r  forLoop_idx_0_814151634[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.310    forLoop_idx_0_814151634[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X28Y28         FDRE                                         r  forLoop_idx_0_814151634[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.821     2.011    forLoop_idx_0_814151634[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X28Y28         FDRE                                         r  forLoop_idx_0_814151634[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_814151634[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.389ns  (logic 0.341ns (24.574%)  route 1.048ns (75.426%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.048     1.344    forLoop_idx_0_814151634[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X37Y31         LUT1 (Prop_lut1_I0_O)        0.045     1.389 r  forLoop_idx_0_814151634[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.389    forLoop_idx_0_814151634[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X37Y31         FDRE                                         r  forLoop_idx_0_814151634[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.823     2.013    forLoop_idx_0_814151634[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X37Y31         FDRE                                         r  forLoop_idx_0_814151634[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.424ns  (logic 0.242ns (16.969%)  route 1.182ns (83.031%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           1.182     1.424    butt_cond/sync/D[0]
    SLICE_X34Y66         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.822     2.011    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X34Y66         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.440ns  (logic 0.329ns (22.822%)  route 1.111ns (77.178%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.111     1.395    forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X37Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.440 r  forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.440    forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X37Y33         FDRE                                         r  forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.825     2.015    forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  forLoop_idx_0_1884366542[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.805ns  (logic 0.331ns (18.359%)  route 1.473ns (81.641%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.490    reset_cond/butt_reset_IBUF
    SLICE_X46Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.535 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.269     1.805    reset_cond/M_reset_cond_in
    SLICE_X49Y37         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X49Y37         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.809ns  (logic 0.331ns (18.314%)  route 1.478ns (81.686%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.204     1.490    reset_cond/butt_reset_IBUF
    SLICE_X46Y37         LUT1 (Prop_lut1_I0_O)        0.045     1.535 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.274     1.809    reset_cond/M_reset_cond_in
    SLICE_X48Y37         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X48Y37         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





