Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date              : Wed Jun 22 01:37:29 2022
| Host              : buyatti running 64-bit Ubuntu 20.04.4 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : design_1_wrapper
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.29 08-03-2020
| Temperature Grade : C
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule     Severity  Description                   Violations  
-------  --------  ----------------------------  ----------  
LUTAR-1  Warning   LUT drives async reset alert  6           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.120        0.000                      0               135986        0.010        0.000                      0               135986        3.500        0.000                       0                 52851  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         
clk_pl_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            1.120        0.000                      0               135794        0.010        0.000                      0               135794        3.500        0.000                       0                 52851  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 8.489        0.000                      0                  192        0.234        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      
(none)        clk_pl_0      clk_pl_0      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_pl_0      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        1.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.120ns  (required time - arrival time)
  Source:                 design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.674ns  (logic 4.948ns (57.044%)  route 3.726ns (42.956%))
  Logic Levels:           22  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 13.058 - 10.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.119ns (routing 1.584ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.842ns (routing 1.450ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.119     3.386    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X17Y202        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.499 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/Q
                         net (fo=56, routed)          0.547     4.046    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/icmp_ln95_6_reg_44335
    SLICE_X12Y211        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.223     4.269 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/lminsad_reg_44393[21]_i_2/O
                         net (fo=4, routed)           0.492     4.761    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v1_63_fu_34831_p3[21]
    SLICE_X10Y214        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.084     4.845 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383[2]_i_8/O
                         net (fo=1, routed)           0.497     5.342    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383[2]_i_8_n_14
    SLICE_X11Y210        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.277     5.619 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383_reg[2]_i_3/O[5]
                         net (fo=60, routed)          0.449     6.068    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/O[0]
    SLICE_X9Y208         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.081     6.149 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/lminsad_reg_44393[4]_i_1/O
                         net (fo=4, routed)           0.694     6.843    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/shl_ln_fu_34907_p3[4]
    SLICE_X12Y217        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.080     6.923 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_17/O
                         net (fo=1, routed)           0.032     6.955    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_17_n_14
    SLICE_X12Y217        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     7.187 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_2/CO[7]
                         net (fo=1, routed)           0.030     7.217    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_2_n_14
    SLICE_X12Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     7.374 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_1/O[6]
                         net (fo=2, routed)           0.566     7.940    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/A[15]
    DSP48E2_X4Y88        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[15]_A2_DATA[15])
                                                      0.258     8.198 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_A_B_DATA_INST/A2_DATA[15]
                         net (fo=1, routed)           0.000     8.198    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_A_B_DATA.A2_DATA<15>
    DSP48E2_X4Y88        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[15]_A2A1[15])
                                                      0.114     8.312 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_PREADD_DATA_INST/A2A1[15]
                         net (fo=1, routed)           0.000     8.312    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_PREADD_DATA.A2A1<15>
    DSP48E2_X4Y88        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[15]_U[36])
                                                      0.700     9.012 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     9.012    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_MULTIPLIER.U<36>
    DSP48E2_X4Y88        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.067     9.079 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     9.079    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_M_DATA.U_DATA<36>
    DSP48E2_X4Y88        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.727     9.806 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.806    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y88        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     9.973 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     9.987    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/PCIN[47]
    DSP48E2_X4Y89        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.739    10.726 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000    10.726    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y89        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146    10.872 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.201    11.073    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2_n_119
    SLICE_X18Y220        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137    11.210 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398[23]_i_8/O
                         net (fo=1, routed)           0.022    11.232    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398[23]_i_8_n_14
    SLICE_X18Y220        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    11.499 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.529    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[23]_i_1_n_14
    SLICE_X18Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.594 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.624    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[31]_i_1_n_14
    SLICE_X18Y222        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.689 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[2]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.719    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[2]_i_1_n_14
    SLICE_X18Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.784 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.814    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[10]_i_1_n_14
    SLICE_X18Y224        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.879 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[18]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.909    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[18]_i_1_n_14
    SLICE_X18Y225        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119    12.028 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[23]_i_1/O[4]
                         net (fo=1, routed)           0.032    12.060    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/p_0_in_0[23]
    SLICE_X18Y225        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.842    13.058    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X18Y225        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[23]/C
                         clock pessimism              0.238    13.296    
                         clock uncertainty           -0.160    13.136    
    SLICE_X18Y225        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    13.180    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[23]
  -------------------------------------------------------------------
                         required time                         13.180    
                         arrival time                         -12.060    
  -------------------------------------------------------------------
                         slack                                  1.120    

Slack (MET) :             1.122ns  (required time - arrival time)
  Source:                 design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.671ns  (logic 4.943ns (57.006%)  route 3.728ns (42.994%))
  Logic Levels:           22  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 13.058 - 10.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.119ns (routing 1.584ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.842ns (routing 1.450ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.119     3.386    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X17Y202        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.499 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/Q
                         net (fo=56, routed)          0.547     4.046    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/icmp_ln95_6_reg_44335
    SLICE_X12Y211        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.223     4.269 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/lminsad_reg_44393[21]_i_2/O
                         net (fo=4, routed)           0.492     4.761    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v1_63_fu_34831_p3[21]
    SLICE_X10Y214        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.084     4.845 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383[2]_i_8/O
                         net (fo=1, routed)           0.497     5.342    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383[2]_i_8_n_14
    SLICE_X11Y210        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.277     5.619 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383_reg[2]_i_3/O[5]
                         net (fo=60, routed)          0.449     6.068    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/O[0]
    SLICE_X9Y208         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.081     6.149 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/lminsad_reg_44393[4]_i_1/O
                         net (fo=4, routed)           0.694     6.843    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/shl_ln_fu_34907_p3[4]
    SLICE_X12Y217        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.080     6.923 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_17/O
                         net (fo=1, routed)           0.032     6.955    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_17_n_14
    SLICE_X12Y217        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     7.187 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_2/CO[7]
                         net (fo=1, routed)           0.030     7.217    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_2_n_14
    SLICE_X12Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     7.374 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_1/O[6]
                         net (fo=2, routed)           0.566     7.940    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/A[15]
    DSP48E2_X4Y88        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[15]_A2_DATA[15])
                                                      0.258     8.198 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_A_B_DATA_INST/A2_DATA[15]
                         net (fo=1, routed)           0.000     8.198    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_A_B_DATA.A2_DATA<15>
    DSP48E2_X4Y88        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[15]_A2A1[15])
                                                      0.114     8.312 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_PREADD_DATA_INST/A2A1[15]
                         net (fo=1, routed)           0.000     8.312    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_PREADD_DATA.A2A1<15>
    DSP48E2_X4Y88        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[15]_U[36])
                                                      0.700     9.012 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     9.012    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_MULTIPLIER.U<36>
    DSP48E2_X4Y88        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.067     9.079 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     9.079    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_M_DATA.U_DATA<36>
    DSP48E2_X4Y88        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.727     9.806 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.806    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y88        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     9.973 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     9.987    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/PCIN[47]
    DSP48E2_X4Y89        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.739    10.726 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000    10.726    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y89        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146    10.872 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.201    11.073    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2_n_119
    SLICE_X18Y220        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137    11.210 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398[23]_i_8/O
                         net (fo=1, routed)           0.022    11.232    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398[23]_i_8_n_14
    SLICE_X18Y220        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    11.499 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.529    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[23]_i_1_n_14
    SLICE_X18Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.594 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.624    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[31]_i_1_n_14
    SLICE_X18Y222        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.689 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[2]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.719    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[2]_i_1_n_14
    SLICE_X18Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.784 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.814    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[10]_i_1_n_14
    SLICE_X18Y224        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.879 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[18]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.909    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[18]_i_1_n_14
    SLICE_X18Y225        CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.114    12.023 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.034    12.057    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/p_0_in_0[22]
    SLICE_X18Y225        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.842    13.058    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X18Y225        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[22]/C
                         clock pessimism              0.238    13.296    
                         clock uncertainty           -0.160    13.136    
    SLICE_X18Y225        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.043    13.179    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[22]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                         -12.057    
  -------------------------------------------------------------------
                         slack                                  1.122    

Slack (MET) :             1.125ns  (required time - arrival time)
  Source:                 design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/or_ln366_reg_43182_pp0_iter2_reg_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.824ns  (logic 3.016ns (34.180%)  route 5.808ns (65.820%))
  Logic Levels:           18  (CARRY8=10 LUT3=3 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.056ns = ( 13.056 - 10.000 ) 
    Source Clock Delay      (SCD):    3.228ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.961ns (routing 1.584ns, distribution 1.377ns)
  Clock Net Delay (Destination): 2.840ns (routing 1.450ns, distribution 1.390ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.961     3.228    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X23Y198        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/or_ln366_reg_43182_pp0_iter2_reg_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y198        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.114     3.342 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/or_ln366_reg_43182_pp0_iter2_reg_reg[0]_rep__2/Q
                         net (fo=172, routed)         0.480     3.822    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/or_ln366_reg_43182_pp0_iter2_reg_reg[0]_rep__2_n_14
    SLICE_X26Y206        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.187     4.009 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v2_57_reg_44158[7]_i_4/O
                         net (fo=1, routed)           0.015     4.024    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v2_57_reg_44158[7]_i_4_n_14
    SLICE_X26Y206        CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.232     4.256 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v2_57_reg_44158_reg[7]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.286    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v2_57_reg_44158_reg[7]_i_1_n_14
    SLICE_X26Y207        CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.065     4.351 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v2_57_reg_44158_reg[15]_i_1/CO[7]
                         net (fo=1, routed)           0.030     4.381    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v2_57_reg_44158_reg[15]_i_1_n_14
    SLICE_X26Y208        CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.165     4.546 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v2_57_reg_44158_reg[23]_i_1/O[6]
                         net (fo=5, routed)           0.380     4.926    design_1_i/stereolbm_accel_0/inst/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v2_57_fu_33249_p2[22]
    SLICE_X24Y207        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.220     5.146 r  design_1_i/stereolbm_accel_0/inst/l1_3_reg_44325[0]_i_79/O
                         net (fo=1, routed)           0.032     5.178    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/l1_3_reg_44325[1]_i_68_0[3]
    SLICE_X24Y207        CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[5])
                                                      0.262     5.440 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/l1_3_reg_44325_reg[0]_i_28/O[5]
                         net (fo=53, routed)          0.669     6.109    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/O[0]
    SLICE_X22Y202        LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.188     6.297 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v1_25_reg_44320[1]_i_5/O
                         net (fo=2, routed)           0.551     6.848    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v1_57_fu_33579_p3[1]
    SLICE_X23Y202        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.082     6.930 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/l1_3_reg_44325[1]_i_64/O
                         net (fo=1, routed)           0.315     7.245    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/l1_3_reg_44325[1]_i_64_n_14
    SLICE_X24Y204        CARRY8 (Prop_CARRY8_SLICEM_DI[0]_CO[7])
                                                      0.196     7.441 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/l1_3_reg_44325_reg[1]_i_15/CO[7]
                         net (fo=1, routed)           0.030     7.471    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/l1_3_reg_44325_reg[1]_i_15_n_14
    SLICE_X24Y205        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161     7.632 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/l1_3_reg_44325_reg[1]_i_3/O[5]
                         net (fo=28, routed)          0.993     8.625    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/l1_3_reg_44325_reg[1]_i_3_n_24
    SLICE_X22Y202        LUT5 (Prop_C5LUT_SLICEL_I4_O)
                                                      0.135     8.760 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v1_25_reg_44320[1]_i_3/O
                         net (fo=3, routed)           0.667     9.427    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v2_99_fu_33639_p3[1]
    SLICE_X24Y202        LUT4 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.083     9.510 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/l1_3_reg_44325[2]_i_29/O
                         net (fo=1, routed)           0.017     9.527    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/l1_3_reg_44325[2]_i_29_n_14
    SLICE_X24Y202        CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.281     9.808 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/l1_3_reg_44325_reg[2]_i_3/CO[7]
                         net (fo=1, routed)           0.030     9.838    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/l1_3_reg_44325_reg[2]_i_3_n_14
    SLICE_X24Y203        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.128     9.966 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/l1_3_reg_44325_reg[2]_i_2/CO[4]
                         net (fo=29, routed)          0.680    10.646    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/l1_3_reg_44325_reg[2]_i_2_n_17
    SLICE_X22Y200        LUT3 (Prop_A5LUT_SLICEL_I2_O)
                                                      0.092    10.738 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v1_25_reg_44320[7]_i_1/O
                         net (fo=3, routed)           0.445    11.183    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v1_25_fu_33661_p3[7]
    SLICE_X14Y201        LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.137    11.320 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335[0]_i_17/O
                         net (fo=1, routed)           0.382    11.702    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335[0]_i_17_n_14
    SLICE_X17Y201        CARRY8 (Prop_CARRY8_SLICEM_DI[3]_CO[7])
                                                      0.160    11.862 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]_i_2/CO[7]
                         net (fo=1, routed)           0.030    11.892    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]_i_2_n_14
    SLICE_X17Y202        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[4])
                                                      0.128    12.020 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]_i_1/CO[4]
                         net (fo=1, routed)           0.032    12.052    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_fu_33871_p2
    SLICE_X17Y202        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.840    13.056    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X17Y202        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/C
                         clock pessimism              0.237    13.293    
                         clock uncertainty           -0.160    13.133    
    SLICE_X17Y202        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    13.177    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]
  -------------------------------------------------------------------
                         required time                         13.177    
                         arrival time                         -12.052    
  -------------------------------------------------------------------
                         slack                                  1.125    

Slack (MET) :             1.131ns  (required time - arrival time)
  Source:                 design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.662ns  (logic 4.935ns (56.973%)  route 3.727ns (43.027%))
  Logic Levels:           22  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 13.058 - 10.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.119ns (routing 1.584ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.842ns (routing 1.450ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.119     3.386    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X17Y202        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.499 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/Q
                         net (fo=56, routed)          0.547     4.046    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/icmp_ln95_6_reg_44335
    SLICE_X12Y211        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.223     4.269 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/lminsad_reg_44393[21]_i_2/O
                         net (fo=4, routed)           0.492     4.761    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v1_63_fu_34831_p3[21]
    SLICE_X10Y214        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.084     4.845 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383[2]_i_8/O
                         net (fo=1, routed)           0.497     5.342    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383[2]_i_8_n_14
    SLICE_X11Y210        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.277     5.619 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383_reg[2]_i_3/O[5]
                         net (fo=60, routed)          0.449     6.068    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/O[0]
    SLICE_X9Y208         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.081     6.149 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/lminsad_reg_44393[4]_i_1/O
                         net (fo=4, routed)           0.694     6.843    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/shl_ln_fu_34907_p3[4]
    SLICE_X12Y217        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.080     6.923 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_17/O
                         net (fo=1, routed)           0.032     6.955    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_17_n_14
    SLICE_X12Y217        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     7.187 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_2/CO[7]
                         net (fo=1, routed)           0.030     7.217    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_2_n_14
    SLICE_X12Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     7.374 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_1/O[6]
                         net (fo=2, routed)           0.566     7.940    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/A[15]
    DSP48E2_X4Y88        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[15]_A2_DATA[15])
                                                      0.258     8.198 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_A_B_DATA_INST/A2_DATA[15]
                         net (fo=1, routed)           0.000     8.198    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_A_B_DATA.A2_DATA<15>
    DSP48E2_X4Y88        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[15]_A2A1[15])
                                                      0.114     8.312 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_PREADD_DATA_INST/A2A1[15]
                         net (fo=1, routed)           0.000     8.312    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_PREADD_DATA.A2A1<15>
    DSP48E2_X4Y88        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[15]_U[36])
                                                      0.700     9.012 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     9.012    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_MULTIPLIER.U<36>
    DSP48E2_X4Y88        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.067     9.079 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     9.079    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_M_DATA.U_DATA<36>
    DSP48E2_X4Y88        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.727     9.806 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.806    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y88        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     9.973 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     9.987    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/PCIN[47]
    DSP48E2_X4Y89        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.739    10.726 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000    10.726    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y89        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146    10.872 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.201    11.073    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2_n_119
    SLICE_X18Y220        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137    11.210 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398[23]_i_8/O
                         net (fo=1, routed)           0.022    11.232    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398[23]_i_8_n_14
    SLICE_X18Y220        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    11.499 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.529    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[23]_i_1_n_14
    SLICE_X18Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.594 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.624    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[31]_i_1_n_14
    SLICE_X18Y222        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.689 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[2]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.719    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[2]_i_1_n_14
    SLICE_X18Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.784 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.814    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[10]_i_1_n_14
    SLICE_X18Y224        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.879 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[18]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.909    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[18]_i_1_n_14
    SLICE_X18Y225        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.106    12.015 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[23]_i_1/O[1]
                         net (fo=1, routed)           0.033    12.048    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/p_0_in_0[20]
    SLICE_X18Y225        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.842    13.058    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X18Y225        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[20]/C
                         clock pessimism              0.238    13.296    
                         clock uncertainty           -0.160    13.136    
    SLICE_X18Y225        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.043    13.179    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[20]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                         -12.048    
  -------------------------------------------------------------------
                         slack                                  1.131    

Slack (MET) :             1.143ns  (required time - arrival time)
  Source:                 design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 4.922ns (56.902%)  route 3.728ns (43.098%))
  Logic Levels:           22  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 13.058 - 10.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.119ns (routing 1.584ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.842ns (routing 1.450ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.119     3.386    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X17Y202        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.499 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/Q
                         net (fo=56, routed)          0.547     4.046    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/icmp_ln95_6_reg_44335
    SLICE_X12Y211        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.223     4.269 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/lminsad_reg_44393[21]_i_2/O
                         net (fo=4, routed)           0.492     4.761    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v1_63_fu_34831_p3[21]
    SLICE_X10Y214        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.084     4.845 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383[2]_i_8/O
                         net (fo=1, routed)           0.497     5.342    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383[2]_i_8_n_14
    SLICE_X11Y210        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.277     5.619 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383_reg[2]_i_3/O[5]
                         net (fo=60, routed)          0.449     6.068    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/O[0]
    SLICE_X9Y208         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.081     6.149 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/lminsad_reg_44393[4]_i_1/O
                         net (fo=4, routed)           0.694     6.843    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/shl_ln_fu_34907_p3[4]
    SLICE_X12Y217        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.080     6.923 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_17/O
                         net (fo=1, routed)           0.032     6.955    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_17_n_14
    SLICE_X12Y217        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     7.187 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_2/CO[7]
                         net (fo=1, routed)           0.030     7.217    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_2_n_14
    SLICE_X12Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     7.374 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_1/O[6]
                         net (fo=2, routed)           0.566     7.940    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/A[15]
    DSP48E2_X4Y88        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[15]_A2_DATA[15])
                                                      0.258     8.198 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_A_B_DATA_INST/A2_DATA[15]
                         net (fo=1, routed)           0.000     8.198    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_A_B_DATA.A2_DATA<15>
    DSP48E2_X4Y88        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[15]_A2A1[15])
                                                      0.114     8.312 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_PREADD_DATA_INST/A2A1[15]
                         net (fo=1, routed)           0.000     8.312    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_PREADD_DATA.A2A1<15>
    DSP48E2_X4Y88        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[15]_U[36])
                                                      0.700     9.012 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     9.012    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_MULTIPLIER.U<36>
    DSP48E2_X4Y88        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.067     9.079 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     9.079    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_M_DATA.U_DATA<36>
    DSP48E2_X4Y88        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.727     9.806 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.806    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y88        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     9.973 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     9.987    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/PCIN[47]
    DSP48E2_X4Y89        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.739    10.726 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000    10.726    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y89        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146    10.872 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.201    11.073    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2_n_119
    SLICE_X18Y220        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137    11.210 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398[23]_i_8/O
                         net (fo=1, routed)           0.022    11.232    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398[23]_i_8_n_14
    SLICE_X18Y220        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    11.499 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.529    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[23]_i_1_n_14
    SLICE_X18Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.594 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.624    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[31]_i_1_n_14
    SLICE_X18Y222        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.689 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[2]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.719    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[2]_i_1_n_14
    SLICE_X18Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.784 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.814    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[10]_i_1_n_14
    SLICE_X18Y224        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.879 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[18]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.909    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[18]_i_1_n_14
    SLICE_X18Y225        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.093    12.002 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[23]_i_1/O[2]
                         net (fo=1, routed)           0.034    12.036    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/p_0_in_0[21]
    SLICE_X18Y225        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.842    13.058    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X18Y225        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[21]/C
                         clock pessimism              0.238    13.296    
                         clock uncertainty           -0.160    13.136    
    SLICE_X18Y225        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.043    13.179    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[21]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                         -12.036    
  -------------------------------------------------------------------
                         slack                                  1.143    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 4.907ns (56.840%)  route 3.726ns (43.160%))
  Logic Levels:           22  (CARRY8=9 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 13.058 - 10.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.119ns (routing 1.584ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.842ns (routing 1.450ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.119     3.386    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X17Y202        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.499 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/Q
                         net (fo=56, routed)          0.547     4.046    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/icmp_ln95_6_reg_44335
    SLICE_X12Y211        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.223     4.269 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/lminsad_reg_44393[21]_i_2/O
                         net (fo=4, routed)           0.492     4.761    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v1_63_fu_34831_p3[21]
    SLICE_X10Y214        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.084     4.845 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383[2]_i_8/O
                         net (fo=1, routed)           0.497     5.342    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383[2]_i_8_n_14
    SLICE_X11Y210        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.277     5.619 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383_reg[2]_i_3/O[5]
                         net (fo=60, routed)          0.449     6.068    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/O[0]
    SLICE_X9Y208         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.081     6.149 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/lminsad_reg_44393[4]_i_1/O
                         net (fo=4, routed)           0.694     6.843    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/shl_ln_fu_34907_p3[4]
    SLICE_X12Y217        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.080     6.923 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_17/O
                         net (fo=1, routed)           0.032     6.955    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_17_n_14
    SLICE_X12Y217        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     7.187 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_2/CO[7]
                         net (fo=1, routed)           0.030     7.217    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_2_n_14
    SLICE_X12Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     7.374 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_1/O[6]
                         net (fo=2, routed)           0.566     7.940    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/A[15]
    DSP48E2_X4Y88        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[15]_A2_DATA[15])
                                                      0.258     8.198 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_A_B_DATA_INST/A2_DATA[15]
                         net (fo=1, routed)           0.000     8.198    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_A_B_DATA.A2_DATA<15>
    DSP48E2_X4Y88        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[15]_A2A1[15])
                                                      0.114     8.312 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_PREADD_DATA_INST/A2A1[15]
                         net (fo=1, routed)           0.000     8.312    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_PREADD_DATA.A2A1<15>
    DSP48E2_X4Y88        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[15]_U[36])
                                                      0.700     9.012 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     9.012    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_MULTIPLIER.U<36>
    DSP48E2_X4Y88        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.067     9.079 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     9.079    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_M_DATA.U_DATA<36>
    DSP48E2_X4Y88        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.727     9.806 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.806    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y88        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     9.973 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     9.987    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/PCIN[47]
    DSP48E2_X4Y89        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.739    10.726 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000    10.726    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y89        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146    10.872 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.201    11.073    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2_n_119
    SLICE_X18Y220        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137    11.210 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398[23]_i_8/O
                         net (fo=1, routed)           0.022    11.232    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398[23]_i_8_n_14
    SLICE_X18Y220        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    11.499 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.529    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[23]_i_1_n_14
    SLICE_X18Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.594 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.624    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[31]_i_1_n_14
    SLICE_X18Y222        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.689 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[2]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.719    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[2]_i_1_n_14
    SLICE_X18Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.784 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.814    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[10]_i_1_n_14
    SLICE_X18Y224        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.879 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[18]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.909    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[18]_i_1_n_14
    SLICE_X18Y225        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.078    11.987 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[23]_i_1/O[0]
                         net (fo=1, routed)           0.032    12.019    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/p_0_in_0[19]
    SLICE_X18Y225        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.842    13.058    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X18Y225        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[19]/C
                         clock pessimism              0.238    13.296    
                         clock uncertainty           -0.160    13.136    
    SLICE_X18Y225        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.044    13.180    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[19]
  -------------------------------------------------------------------
                         required time                         13.180    
                         arrival time                         -12.019    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.161ns  (required time - arrival time)
  Source:                 design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.633ns  (logic 4.935ns (57.164%)  route 3.698ns (42.836%))
  Logic Levels:           21  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 13.058 - 10.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.119ns (routing 1.584ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.842ns (routing 1.450ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.119     3.386    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X17Y202        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.499 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/Q
                         net (fo=56, routed)          0.547     4.046    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/icmp_ln95_6_reg_44335
    SLICE_X12Y211        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.223     4.269 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/lminsad_reg_44393[21]_i_2/O
                         net (fo=4, routed)           0.492     4.761    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v1_63_fu_34831_p3[21]
    SLICE_X10Y214        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.084     4.845 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383[2]_i_8/O
                         net (fo=1, routed)           0.497     5.342    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383[2]_i_8_n_14
    SLICE_X11Y210        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.277     5.619 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383_reg[2]_i_3/O[5]
                         net (fo=60, routed)          0.449     6.068    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/O[0]
    SLICE_X9Y208         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.081     6.149 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/lminsad_reg_44393[4]_i_1/O
                         net (fo=4, routed)           0.694     6.843    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/shl_ln_fu_34907_p3[4]
    SLICE_X12Y217        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.080     6.923 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_17/O
                         net (fo=1, routed)           0.032     6.955    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_17_n_14
    SLICE_X12Y217        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     7.187 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_2/CO[7]
                         net (fo=1, routed)           0.030     7.217    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_2_n_14
    SLICE_X12Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     7.374 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_1/O[6]
                         net (fo=2, routed)           0.566     7.940    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/A[15]
    DSP48E2_X4Y88        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[15]_A2_DATA[15])
                                                      0.258     8.198 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_A_B_DATA_INST/A2_DATA[15]
                         net (fo=1, routed)           0.000     8.198    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_A_B_DATA.A2_DATA<15>
    DSP48E2_X4Y88        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[15]_A2A1[15])
                                                      0.114     8.312 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_PREADD_DATA_INST/A2A1[15]
                         net (fo=1, routed)           0.000     8.312    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_PREADD_DATA.A2A1<15>
    DSP48E2_X4Y88        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[15]_U[36])
                                                      0.700     9.012 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     9.012    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_MULTIPLIER.U<36>
    DSP48E2_X4Y88        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.067     9.079 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     9.079    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_M_DATA.U_DATA<36>
    DSP48E2_X4Y88        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.727     9.806 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.806    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y88        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     9.973 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     9.987    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/PCIN[47]
    DSP48E2_X4Y89        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.739    10.726 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000    10.726    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y89        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146    10.872 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.201    11.073    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2_n_119
    SLICE_X18Y220        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137    11.210 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398[23]_i_8/O
                         net (fo=1, routed)           0.022    11.232    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398[23]_i_8_n_14
    SLICE_X18Y220        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    11.499 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.529    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[23]_i_1_n_14
    SLICE_X18Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.594 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.624    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[31]_i_1_n_14
    SLICE_X18Y222        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.689 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[2]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.719    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[2]_i_1_n_14
    SLICE_X18Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.784 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.814    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[10]_i_1_n_14
    SLICE_X18Y224        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.171    11.985 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[18]_i_1/O[7]
                         net (fo=1, routed)           0.034    12.019    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/p_0_in_0[18]
    SLICE_X18Y224        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.842    13.058    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X18Y224        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[18]/C
                         clock pessimism              0.238    13.296    
                         clock uncertainty           -0.160    13.136    
    SLICE_X18Y224        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.044    13.180    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[18]
  -------------------------------------------------------------------
                         required time                         13.180    
                         arrival time                         -12.019    
  -------------------------------------------------------------------
                         slack                                  1.161    

Slack (MET) :             1.171ns  (required time - arrival time)
  Source:                 design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.622ns  (logic 4.925ns (57.121%)  route 3.697ns (42.879%))
  Logic Levels:           21  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 13.058 - 10.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.119ns (routing 1.584ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.842ns (routing 1.450ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.119     3.386    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X17Y202        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.499 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/Q
                         net (fo=56, routed)          0.547     4.046    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/icmp_ln95_6_reg_44335
    SLICE_X12Y211        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.223     4.269 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/lminsad_reg_44393[21]_i_2/O
                         net (fo=4, routed)           0.492     4.761    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v1_63_fu_34831_p3[21]
    SLICE_X10Y214        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.084     4.845 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383[2]_i_8/O
                         net (fo=1, routed)           0.497     5.342    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383[2]_i_8_n_14
    SLICE_X11Y210        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.277     5.619 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383_reg[2]_i_3/O[5]
                         net (fo=60, routed)          0.449     6.068    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/O[0]
    SLICE_X9Y208         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.081     6.149 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/lminsad_reg_44393[4]_i_1/O
                         net (fo=4, routed)           0.694     6.843    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/shl_ln_fu_34907_p3[4]
    SLICE_X12Y217        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.080     6.923 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_17/O
                         net (fo=1, routed)           0.032     6.955    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_17_n_14
    SLICE_X12Y217        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     7.187 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_2/CO[7]
                         net (fo=1, routed)           0.030     7.217    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_2_n_14
    SLICE_X12Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     7.374 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_1/O[6]
                         net (fo=2, routed)           0.566     7.940    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/A[15]
    DSP48E2_X4Y88        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[15]_A2_DATA[15])
                                                      0.258     8.198 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_A_B_DATA_INST/A2_DATA[15]
                         net (fo=1, routed)           0.000     8.198    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_A_B_DATA.A2_DATA<15>
    DSP48E2_X4Y88        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[15]_A2A1[15])
                                                      0.114     8.312 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_PREADD_DATA_INST/A2A1[15]
                         net (fo=1, routed)           0.000     8.312    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_PREADD_DATA.A2A1<15>
    DSP48E2_X4Y88        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[15]_U[36])
                                                      0.700     9.012 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     9.012    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_MULTIPLIER.U<36>
    DSP48E2_X4Y88        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.067     9.079 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     9.079    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_M_DATA.U_DATA<36>
    DSP48E2_X4Y88        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.727     9.806 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.806    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y88        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     9.973 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     9.987    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/PCIN[47]
    DSP48E2_X4Y89        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.739    10.726 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000    10.726    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y89        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146    10.872 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.201    11.073    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2_n_119
    SLICE_X18Y220        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137    11.210 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398[23]_i_8/O
                         net (fo=1, routed)           0.022    11.232    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398[23]_i_8_n_14
    SLICE_X18Y220        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    11.499 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.529    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[23]_i_1_n_14
    SLICE_X18Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.594 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.624    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[31]_i_1_n_14
    SLICE_X18Y222        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.689 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[2]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.719    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[2]_i_1_n_14
    SLICE_X18Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.784 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.814    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[10]_i_1_n_14
    SLICE_X18Y224        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.161    11.975 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[18]_i_1/O[5]
                         net (fo=1, routed)           0.033    12.008    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/p_0_in_0[16]
    SLICE_X18Y224        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.842    13.058    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X18Y224        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[16]/C
                         clock pessimism              0.238    13.296    
                         clock uncertainty           -0.160    13.136    
    SLICE_X18Y224        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.043    13.179    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[16]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                         -12.008    
  -------------------------------------------------------------------
                         slack                                  1.171    

Slack (MET) :             1.174ns  (required time - arrival time)
  Source:                 design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.619ns  (logic 4.921ns (57.095%)  route 3.698ns (42.905%))
  Logic Levels:           21  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 13.058 - 10.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.119ns (routing 1.584ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.842ns (routing 1.450ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.119     3.386    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X17Y202        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.499 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/Q
                         net (fo=56, routed)          0.547     4.046    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/icmp_ln95_6_reg_44335
    SLICE_X12Y211        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.223     4.269 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/lminsad_reg_44393[21]_i_2/O
                         net (fo=4, routed)           0.492     4.761    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v1_63_fu_34831_p3[21]
    SLICE_X10Y214        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.084     4.845 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383[2]_i_8/O
                         net (fo=1, routed)           0.497     5.342    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383[2]_i_8_n_14
    SLICE_X11Y210        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.277     5.619 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383_reg[2]_i_3/O[5]
                         net (fo=60, routed)          0.449     6.068    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/O[0]
    SLICE_X9Y208         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.081     6.149 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/lminsad_reg_44393[4]_i_1/O
                         net (fo=4, routed)           0.694     6.843    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/shl_ln_fu_34907_p3[4]
    SLICE_X12Y217        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.080     6.923 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_17/O
                         net (fo=1, routed)           0.032     6.955    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_17_n_14
    SLICE_X12Y217        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     7.187 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_2/CO[7]
                         net (fo=1, routed)           0.030     7.217    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_2_n_14
    SLICE_X12Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     7.374 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_1/O[6]
                         net (fo=2, routed)           0.566     7.940    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/A[15]
    DSP48E2_X4Y88        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[15]_A2_DATA[15])
                                                      0.258     8.198 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_A_B_DATA_INST/A2_DATA[15]
                         net (fo=1, routed)           0.000     8.198    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_A_B_DATA.A2_DATA<15>
    DSP48E2_X4Y88        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[15]_A2A1[15])
                                                      0.114     8.312 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_PREADD_DATA_INST/A2A1[15]
                         net (fo=1, routed)           0.000     8.312    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_PREADD_DATA.A2A1<15>
    DSP48E2_X4Y88        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[15]_U[36])
                                                      0.700     9.012 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     9.012    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_MULTIPLIER.U<36>
    DSP48E2_X4Y88        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.067     9.079 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     9.079    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_M_DATA.U_DATA<36>
    DSP48E2_X4Y88        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.727     9.806 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.806    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y88        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     9.973 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     9.987    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/PCIN[47]
    DSP48E2_X4Y89        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.739    10.726 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000    10.726    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y89        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146    10.872 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.201    11.073    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2_n_119
    SLICE_X18Y220        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137    11.210 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398[23]_i_8/O
                         net (fo=1, routed)           0.022    11.232    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398[23]_i_8_n_14
    SLICE_X18Y220        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    11.499 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.529    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[23]_i_1_n_14
    SLICE_X18Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.594 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.624    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[31]_i_1_n_14
    SLICE_X18Y222        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.689 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[2]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.719    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[2]_i_1_n_14
    SLICE_X18Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.784 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.814    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[10]_i_1_n_14
    SLICE_X18Y224        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157    11.971 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[18]_i_1/O[6]
                         net (fo=1, routed)           0.034    12.005    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/p_0_in_0[17]
    SLICE_X18Y224        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.842    13.058    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X18Y224        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[17]/C
                         clock pessimism              0.238    13.296    
                         clock uncertainty           -0.160    13.136    
    SLICE_X18Y224        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.043    13.179    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[17]
  -------------------------------------------------------------------
                         required time                         13.179    
                         arrival time                         -12.005    
  -------------------------------------------------------------------
                         slack                                  1.174    

Slack (MET) :             1.215ns  (required time - arrival time)
  Source:                 design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        8.579ns  (logic 4.883ns (56.918%)  route 3.696ns (43.082%))
  Logic Levels:           21  (CARRY8=8 DSP_A_B_DATA=1 DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.058ns = ( 13.058 - 10.000 ) 
    Source Clock Delay      (SCD):    3.386ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.119ns (routing 1.584ns, distribution 1.535ns)
  Clock Net Delay (Destination): 2.842ns (routing 1.450ns, distribution 1.392ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.119     3.386    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X17Y202        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y202        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.113     3.499 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/icmp_ln95_6_reg_44335_reg[0]/Q
                         net (fo=56, routed)          0.547     4.046    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/icmp_ln95_6_reg_44335
    SLICE_X12Y211        LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.223     4.269 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/lminsad_reg_44393[21]_i_2/O
                         net (fo=4, routed)           0.492     4.761    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v1_63_fu_34831_p3[21]
    SLICE_X10Y214        LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.084     4.845 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383[2]_i_8/O
                         net (fo=1, routed)           0.497     5.342    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383[2]_i_8_n_14
    SLICE_X11Y210        CARRY8 (Prop_CARRY8_SLICEL_DI[2]_O[5])
                                                      0.277     5.619 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/lhs_V_reg_44383_reg[2]_i_3/O[5]
                         net (fo=60, routed)          0.449     6.068    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/O[0]
    SLICE_X9Y208         LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.081     6.149 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/lminsad_reg_44393[4]_i_1/O
                         net (fo=4, routed)           0.694     6.843    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/shl_ln_fu_34907_p3[4]
    SLICE_X12Y217        LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.080     6.923 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_17/O
                         net (fo=1, routed)           0.032     6.955    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_17_n_14
    SLICE_X12Y217        CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.232     7.187 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_2/CO[7]
                         net (fo=1, routed)           0.030     7.217    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_2_n_14
    SLICE_X12Y218        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.157     7.374 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1_i_1/O[6]
                         net (fo=2, routed)           0.566     7.940    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/A[15]
    DSP48E2_X4Y88        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[15]_A2_DATA[15])
                                                      0.258     8.198 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_A_B_DATA_INST/A2_DATA[15]
                         net (fo=1, routed)           0.000     8.198    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_A_B_DATA.A2_DATA<15>
    DSP48E2_X4Y88        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[15]_A2A1[15])
                                                      0.114     8.312 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_PREADD_DATA_INST/A2A1[15]
                         net (fo=1, routed)           0.000     8.312    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_PREADD_DATA.A2A1<15>
    DSP48E2_X4Y88        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[15]_U[36])
                                                      0.700     9.012 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_MULTIPLIER_INST/U[36]
                         net (fo=1, routed)           0.000     9.012    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_MULTIPLIER.U<36>
    DSP48E2_X4Y88        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[36]_U_DATA[36])
                                                      0.067     9.079 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_M_DATA_INST/U_DATA[36]
                         net (fo=1, routed)           0.000     9.079    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_M_DATA.U_DATA<36>
    DSP48E2_X4Y88        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[36]_ALU_OUT[47])
                                                      0.727     9.806 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     9.806    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_ALU.ALU_OUT<47>
    DSP48E2_X4Y88        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     9.973 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__1/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     9.987    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/PCIN[47]
    DSP48E2_X4Y89        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[0])
                                                      0.739    10.726 f  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_ALU_INST/ALU_OUT[0]
                         net (fo=1, routed)           0.000    10.726    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_ALU.ALU_OUT<0>
    DSP48E2_X4Y89        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[0]_P[0])
                                                      0.146    10.872 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2/DSP_OUTPUT_INST/P[0]
                         net (fo=2, routed)           0.201    11.073    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/dout__2_n_119
    SLICE_X18Y220        LUT2 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137    11.210 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398[23]_i_8/O
                         net (fo=1, routed)           0.022    11.232    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398[23]_i_8_n_14
    SLICE_X18Y220        CARRY8 (Prop_CARRY8_SLICEM_S[1]_CO[7])
                                                      0.267    11.499 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.529    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[23]_i_1_n_14
    SLICE_X18Y221        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.594 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[31]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.624    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/mul_ln520_reg_44398_reg[31]_i_1_n_14
    SLICE_X18Y222        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.689 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[2]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.719    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[2]_i_1_n_14
    SLICE_X18Y223        CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.065    11.784 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[10]_i_1/CO[7]
                         net (fo=1, routed)           0.030    11.814    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[10]_i_1_n_14
    SLICE_X18Y224        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.119    11.933 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/mul_30s_32ns_61_1_1_U155/tmp_396_reg_44409_reg[18]_i_1/O[4]
                         net (fo=1, routed)           0.032    11.965    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/p_0_in_0[15]
    SLICE_X18Y224        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.842    13.058    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X18Y224        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[15]/C
                         clock pessimism              0.238    13.296    
                         clock uncertainty           -0.160    13.136    
    SLICE_X18Y224        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.044    13.180    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/tmp_396_reg_44409_reg[15]
  -------------------------------------------------------------------
                         required time                         13.180    
                         arrival time                         -11.965    
  -------------------------------------------------------------------
                         slack                                  1.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sext_ln236_149_reg_44581_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sext_ln236_149_reg_44581_pp0_iter10_reg_reg[15]_srl5/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.113ns (48.291%)  route 0.121ns (51.709%))
  Logic Levels:           0  
  Clock Path Skew:        0.120ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.528ns
    Source Clock Delay      (SCD):    3.109ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Net Delay (Source):      2.893ns (routing 1.450ns, distribution 1.443ns)
  Clock Net Delay (Destination): 3.261ns (routing 1.584ns, distribution 1.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.893     3.109    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X5Y223         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sext_ln236_149_reg_44581_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y223         FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.113     3.222 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sext_ln236_149_reg_44581_reg[15]/Q
                         net (fo=1, routed)           0.121     3.343    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sext_ln236_149_reg_44581[15]
    SLICE_X5Y226         SRL16E                                       r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sext_ln236_149_reg_44581_pp0_iter10_reg_reg[15]_srl5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.261     3.528    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X5Y226         SRL16E                                       r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sext_ln236_149_reg_44581_pp0_iter10_reg_reg[15]_srl5/CLK
                         clock pessimism             -0.299     3.229    
    SLICE_X5Y226         SRL16E (Hold_H5LUT_SLICEM_CLK_D)
                                                      0.104     3.333    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/sext_ln236_149_reg_44581_pp0_iter10_reg_reg[15]_srl5
  -------------------------------------------------------------------
                         required time                         -3.333    
                         arrival time                           3.343    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1125]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.114ns (42.379%)  route 0.155ns (57.621%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    3.053ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.837ns (routing 1.450ns, distribution 1.387ns)
  Clock Net Delay (Destination): 3.131ns (routing 1.584ns, distribution 1.547ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.837     3.053    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X4Y57          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     3.167 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[2]/Q
                         net (fo=3, routed)           0.155     3.322    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/D[32]
    SLICE_X4Y62          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1125]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.131     3.398    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X4Y62          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1125]/C
                         clock pessimism             -0.188     3.210    
    SLICE_X4Y62          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     3.312    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1125]
  -------------------------------------------------------------------
                         required time                         -3.312    
                         arrival time                           3.322    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/yd_reg_13084_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/din0_buf1_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.114ns (37.377%)  route 0.191ns (62.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    3.024ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      2.808ns (routing 1.450ns, distribution 1.358ns)
  Clock Net Delay (Destination): 3.134ns (routing 1.584ns, distribution 1.550ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.808     3.024    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/ap_clk
    SLICE_X58Y119        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/yd_reg_13084_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y119        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.114     3.138 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/yd_reg_13084_reg[59]/Q
                         net (fo=1, routed)           0.191     3.329    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/Q[59]
    SLICE_X59Y120        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/din0_buf1_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.134     3.401    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/ap_clk
    SLICE_X59Y120        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/din0_buf1_reg[59]/C
                         clock pessimism             -0.185     3.216    
    SLICE_X59Y120        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     3.319    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dmul_64ns_64ns_64_5_max_dsp_1_U530/din0_buf1_reg[59]
  -------------------------------------------------------------------
                         required time                         -3.319    
                         arrival time                           3.329    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/mul_i_reg_13095_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/din0_buf1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.115ns (46.748%)  route 0.131ns (53.252%))
  Logic Levels:           0  
  Clock Path Skew:        0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.427ns
    Source Clock Delay      (SCD):    3.048ns
    Clock Pessimism Removal (CPR):    0.244ns
  Clock Net Delay (Source):      2.832ns (routing 1.450ns, distribution 1.382ns)
  Clock Net Delay (Destination): 3.160ns (routing 1.584ns, distribution 1.576ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.832     3.048    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/ap_clk
    SLICE_X56Y130        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/mul_i_reg_13095_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y130        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     3.163 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/mul_i_reg_13095_reg[29]/Q
                         net (fo=1, routed)           0.131     3.294    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/Q[29]
    SLICE_X55Y131        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/din0_buf1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.160     3.427    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/ap_clk
    SLICE_X55Y131        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/din0_buf1_reg[29]/C
                         clock pessimism             -0.244     3.183    
    SLICE_X55Y131        FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     3.284    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/dadd_64ns_64ns_64_5_full_dsp_1_U528/din0_buf1_reg[29]
  -------------------------------------------------------------------
                         required time                         -3.284    
                         arrival time                           3.294    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.213ns  (logic 0.115ns (53.991%)  route 0.098ns (46.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.365ns
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.234ns
  Clock Net Delay (Source):      2.815ns (routing 1.450ns, distribution 1.365ns)
  Clock Net Delay (Destination): 3.098ns (routing 1.584ns, distribution 1.514ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.815     3.031    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/m_axi_mm2s_aclk
    SLICE_X12Y20         FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.146 r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_decerr_reg_reg/Q
                         net (fo=2, routed)           0.098     3.244    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[6]_0[2]
    SLICE_X11Y20         FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.098     3.365    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/m_axi_mm2s_aclk
    SLICE_X11Y20         FDRE                                         r  design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]/C
                         clock pessimism             -0.234     3.131    
    SLICE_X11Y20         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.103     3.234    design_1_i/axi_dma_1/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -3.234    
                         arrival time                           3.244    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[132]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.148ns (58.964%)  route 0.103ns (41.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.434ns
    Source Clock Delay      (SCD):    3.055ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Net Delay (Source):      2.839ns (routing 1.450ns, distribution 1.389ns)
  Clock Net Delay (Destination): 3.167ns (routing 1.584ns, distribution 1.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.839     3.055    design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X4Y73          FDRE                                         r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[132]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y73          FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.115     3.170 r  design_1_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[132]/Q
                         net (fo=1, routed)           0.074     3.244    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/s_sc_payld[120]
    SLICE_X3Y73          LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.033     3.277 r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][132]_i_1/O
                         net (fo=1, routed)           0.029     3.306    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/m_sc_payld_comb_0[132]
    SLICE_X3Y73          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.167     3.434    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/aclk
    SLICE_X3Y73          FDRE                                         r  design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]/C
                         clock pessimism             -0.240     3.194    
    SLICE_X3Y73          FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.101     3.295    design_1_i/axi_smc/inst/switchboards/w_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe_reg[1][132]
  -------------------------------------------------------------------
                         required time                         -3.295    
                         arrival time                           3.306    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[109]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1071]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.111ns (41.264%)  route 0.158ns (58.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    3.051ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      2.835ns (routing 1.450ns, distribution 1.385ns)
  Clock Net Delay (Destination): 3.128ns (routing 1.584ns, distribution 1.544ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.835     3.051    design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/clka
    SLICE_X7Y58          FDRE                                         r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[109]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y58          FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.111     3.162 r  design_1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_rd_b.doutb_reg_reg[109]/Q
                         net (fo=2, routed)           0.158     3.320    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/D[10]
    SLICE_X7Y64          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1071]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.128     3.395    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/aclk
    SLICE_X7Y64          FDRE                                         r  design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1071]/C
                         clock pessimism             -0.188     3.207    
    SLICE_X7Y64          FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.102     3.309    design_1_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer_reg[1071]
  -------------------------------------------------------------------
                         required time                         -3.309    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v2_68_reg_44218_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v2_68_reg_44218_pp0_iter4_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.112ns (49.123%)  route 0.116ns (50.877%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.422ns
    Source Clock Delay      (SCD):    3.068ns
    Clock Pessimism Removal (CPR):    0.238ns
  Clock Net Delay (Source):      2.852ns (routing 1.450ns, distribution 1.402ns)
  Clock Net Delay (Destination): 3.155ns (routing 1.584ns, distribution 1.571ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.852     3.068    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X17Y195        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v2_68_reg_44218_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y195        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.112     3.180 r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v2_68_reg_44218_reg[3]/Q
                         net (fo=1, routed)           0.116     3.296    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v2_68_reg_44218[3]
    SLICE_X15Y195        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v2_68_reg_44218_pp0_iter4_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.155     3.422    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/ap_clk
    SLICE_X15Y195        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v2_68_reg_44218_pp0_iter4_reg_reg[3]/C
                         clock pessimism             -0.238     3.184    
    SLICE_X15Y195        FDRE (Hold_FFF_SLICEL_C_D)
                                                      0.101     3.285    design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_U0/grp_xFSADBlockMatching_720_1280_0_1_11_32_32_1_730_1290_1290_11_42_5_12_false_Pipeline_loop_row_loop_mux_loop_col_fu_60/v2_68_reg_44218_pp0_iter4_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.285    
                         arrival time                           3.296    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.115ns (53.488%)  route 0.100ns (46.512%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.164ns
    Source Clock Delay      (SCD):    2.833ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Net Delay (Source):      2.617ns (routing 1.450ns, distribution 1.167ns)
  Clock Net Delay (Destination): 2.897ns (routing 1.584ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.617     2.833    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/m_axi_mm2s_aclk
    SLICE_X23Y30         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y30         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.115     2.948 r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[41]/Q
                         net (fo=2, routed)           0.100     3.048    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/Q[22]
    SLICE_X24Y30         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.897     3.164    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/m_axi_mm2s_aclk
    SLICE_X24Y30         FDRE                                         r  design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[6]/C
                         clock pessimism             -0.230     2.934    
    SLICE_X24Y30         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.103     3.037    design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_kh_reg[6]
  -------------------------------------------------------------------
                         required time                         -3.037    
                         arrival time                           3.048    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_102_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_102_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.112ns (32.277%)  route 0.235ns (67.723%))
  Logic Levels:           0  
  Clock Path Skew:        0.232ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.424ns
    Source Clock Delay      (SCD):    3.007ns
    Clock Pessimism Removal (CPR):    0.185ns
  Clock Net Delay (Source):      2.791ns (routing 1.450ns, distribution 1.341ns)
  Clock Net Delay (Destination): 3.157ns (routing 1.584ns, distribution 1.573ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.791     3.007    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/ap_clk
    SLICE_X50Y118        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_102_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y118        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.112     3.119 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_102_reg[28]/Q
                         net (fo=1, routed)           0.235     3.354    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/ap_phi_reg_pp0_iter21_UnifiedRetVal_reg_102[28]
    SLICE_X51Y121        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_102_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.157     3.424    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/ap_clk
    SLICE_X51Y121        FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_102_reg[28]/C
                         clock pessimism             -0.185     3.239    
    SLICE_X51Y121        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.103     3.342    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/grp_atan2_cordic_float_s_fu_5703/ap_phi_reg_pp0_iter22_UnifiedRetVal_reg_102_reg[28]
  -------------------------------------------------------------------
                         required time                         -3.342    
                         arrival time                           3.354    
  -------------------------------------------------------------------
                         slack                                  0.012    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         10.000      7.000      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y24  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/Sobel_0_3_0_2_720_1280_1_false_1_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_1_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y25  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/Sobel_0_3_0_2_720_1280_1_false_1_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_2_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y22  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/Sobel_0_3_0_2_720_1280_1_false_1_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y43  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/Sobel_0_3_0_2_720_1280_1_false_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_1_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y45  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/Sobel_0_3_0_2_720_1280_1_false_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_2_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.960         10.000      8.040      RAMB18_X0Y44  design_1_i/stereolbm_accel_0/inst/StereoBM_11_32_32_0_1_720_1280_1_false_U0/grp_xFFindStereoCorrespondenceLBMNO_720_1280_0_1_1_11_32_32_1_false_s_fu_60/Sobel_0_3_0_2_720_1280_1_false_U0/grp_xFSobelFilter3x3_0_2_720_1280_1_0_3_1_1_5_1280_false_s_fu_34/buf_V_U/ram_reg_bram_0/CLKARDCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y45  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y45  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         5.000       3.500      PS8_X0Y0      design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y45  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.762         5.000       4.238      SLICE_X17Y45  design_1_i/axi_dma_0/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.I_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[2][4]_srl3/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.489ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.489ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.267ns (22.418%)  route 0.924ns (77.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 13.028 - 10.000 ) 
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.130ns (routing 1.584ns, distribution 1.546ns)
  Clock Net Delay (Destination): 2.812ns (routing 1.450ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.130     3.397    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y95          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.513 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.237     3.750    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X9Y95          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     3.901 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.687     4.588    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y93          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.812    13.028    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism              0.302    13.330    
                         clock uncertainty           -0.160    13.170    
    SLICE_X8Y93          FDCE (Recov_DFF_SLICEM_C_CLR)
                                                     -0.093    13.077    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.077    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  8.489    

Slack (MET) :             8.489ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.267ns (22.418%)  route 0.924ns (77.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 13.028 - 10.000 ) 
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.130ns (routing 1.584ns, distribution 1.546ns)
  Clock Net Delay (Destination): 2.812ns (routing 1.450ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.130     3.397    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y95          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.513 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.237     3.750    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X9Y95          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     3.901 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.687     4.588    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y93          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.812    13.028    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism              0.302    13.330    
                         clock uncertainty           -0.160    13.170    
    SLICE_X8Y93          FDCE (Recov_DFF2_SLICEM_C_CLR)
                                                     -0.093    13.077    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.077    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  8.489    

Slack (MET) :             8.489ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.267ns (22.418%)  route 0.924ns (77.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 13.028 - 10.000 ) 
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.130ns (routing 1.584ns, distribution 1.546ns)
  Clock Net Delay (Destination): 2.812ns (routing 1.450ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.130     3.397    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y95          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.513 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.237     3.750    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X9Y95          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     3.901 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.687     4.588    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y93          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.812    13.028    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.302    13.330    
                         clock uncertainty           -0.160    13.170    
    SLICE_X8Y93          FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.093    13.077    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.077    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  8.489    

Slack (MET) :             8.489ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.191ns  (logic 0.267ns (22.418%)  route 0.924ns (77.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.028ns = ( 13.028 - 10.000 ) 
    Source Clock Delay      (SCD):    3.397ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.130ns (routing 1.584ns, distribution 1.546ns)
  Clock Net Delay (Destination): 2.812ns (routing 1.450ns, distribution 1.362ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.130     3.397    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X9Y95          FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y95          FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.116     3.513 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.237     3.750    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X9Y95          LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.151     3.901 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.687     4.588    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X8Y93          FDCE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.812    13.028    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X8Y93          FDCE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.302    13.330    
                         clock uncertainty           -0.160    13.170    
    SLICE_X8Y93          FDCE (Recov_CFF2_SLICEM_C_CLR)
                                                     -0.093    13.077    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.077    
                         arrival time                          -4.588    
  -------------------------------------------------------------------
                         slack                                  8.489    

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.344ns (30.308%)  route 0.791ns (69.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 13.050 - 10.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.145ns (routing 1.584ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.834ns (routing 1.450ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.145     3.412    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y116         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.530 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.242     3.772    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y116         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.998 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.549     4.547    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y119         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.834    13.050    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y119         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.240    13.290    
                         clock uncertainty           -0.160    13.130    
    SLICE_X6Y119         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.093    13.037    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.037    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  8.490    

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.344ns (30.308%)  route 0.791ns (69.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 13.050 - 10.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.145ns (routing 1.584ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.834ns (routing 1.450ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.145     3.412    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y116         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.530 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.242     3.772    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y116         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.998 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.549     4.547    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y119         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.834    13.050    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y119         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.240    13.290    
                         clock uncertainty           -0.160    13.130    
    SLICE_X6Y119         FDCE (Recov_AFF2_SLICEL_C_CLR)
                                                     -0.093    13.037    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.037    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  8.490    

Slack (MET) :             8.490ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.344ns (30.308%)  route 0.791ns (69.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.050ns = ( 13.050 - 10.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.145ns (routing 1.584ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.834ns (routing 1.450ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.145     3.412    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y116         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.530 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.242     3.772    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y116         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.998 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.549     4.547    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y119         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.834    13.050    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y119         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.240    13.290    
                         clock uncertainty           -0.160    13.130    
    SLICE_X6Y119         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.093    13.037    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.037    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  8.490    

Slack (MET) :             8.493ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.344ns (30.308%)  route 0.791ns (69.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 13.053 - 10.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.145ns (routing 1.584ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.837ns (routing 1.450ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.145     3.412    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y116         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.530 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.242     3.772    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y116         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.998 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.549     4.547    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X6Y119         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.837    13.053    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X6Y119         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.240    13.293    
                         clock uncertainty           -0.160    13.133    
    SLICE_X6Y119         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.093    13.040    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.040    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  8.493    

Slack (MET) :             8.493ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.344ns (30.308%)  route 0.791ns (69.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 13.053 - 10.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.145ns (routing 1.584ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.837ns (routing 1.450ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.145     3.412    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y116         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.530 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.242     3.772    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y116         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.998 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.549     4.547    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X6Y119         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.837    13.053    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X6Y119         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.240    13.293    
                         clock uncertainty           -0.160    13.133    
    SLICE_X6Y119         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.093    13.040    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.040    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  8.493    

Slack (MET) :             8.493ns  (required time - arrival time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.344ns (30.308%)  route 0.791ns (69.692%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.053ns = ( 13.053 - 10.000 ) 
    Source Clock Delay      (SCD):    3.412ns
    Clock Pessimism Removal (CPR):    0.240ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.145ns (routing 1.584ns, distribution 1.561ns)
  Clock Net Delay (Destination): 2.837ns (routing 1.450ns, distribution 1.387ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.145     3.412    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X8Y116         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y116         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.118     3.530 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.242     3.772    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X8Y116         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.226     3.998 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.549     4.547    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X6Y119         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181    10.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035    10.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.837    13.053    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X6Y119         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.240    13.293    
                         clock uncertainty           -0.160    13.133    
    SLICE_X6Y119         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.093    13.040    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         13.040    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  8.493    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.120ns (50.847%)  route 0.116ns (49.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.761ns (routing 0.886ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.971ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.761     1.912    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y129         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.995 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.026     2.021    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y129         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.037     2.058 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.090     2.148    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.927     2.114    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.182     1.932    
    SLICE_X3Y130         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     1.914    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.120ns (50.847%)  route 0.116ns (49.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.761ns (routing 0.886ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.971ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.761     1.912    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y129         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.995 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.026     2.021    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y129         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.037     2.058 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.090     2.148    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.927     2.114    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.182     1.932    
    SLICE_X3Y130         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.018     1.914    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.120ns (50.847%)  route 0.116ns (49.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.761ns (routing 0.886ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.971ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.761     1.912    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y129         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.995 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.026     2.021    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y129         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.037     2.058 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.090     2.148    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.927     2.114    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.182     1.932    
    SLICE_X3Y130         FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.018     1.914    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.120ns (50.847%)  route 0.116ns (49.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.761ns (routing 0.886ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.971ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.761     1.912    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y129         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.995 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.026     2.021    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y129         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.037     2.058 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.090     2.148    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.927     2.114    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.182     1.932    
    SLICE_X3Y130         FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.018     1.914    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.120ns (50.847%)  route 0.116ns (49.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.761ns (routing 0.886ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.971ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.761     1.912    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y129         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.995 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.026     2.021    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y129         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.037     2.058 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.090     2.148    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X3Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.927     2.114    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X3Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.182     1.932    
    SLICE_X3Y130         FDPE (Remov_GFF_SLICEL_C_PRE)
                                                     -0.018     1.914    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.120ns (50.847%)  route 0.116ns (49.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.114ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.761ns (routing 0.886ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.927ns (routing 0.971ns, distribution 0.956ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.761     1.912    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y129         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.995 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.026     2.021    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y129         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.037     2.058 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.090     2.148    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X3Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.927     2.114    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X3Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.182     1.932    
    SLICE_X3Y130         FDPE (Remov_GFF2_SLICEL_C_PRE)
                                                     -0.018     1.914    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.119ns (42.806%)  route 0.159ns (57.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.713ns (routing 0.886ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.971ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.713     1.864    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y102         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.946 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     2.002    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y102         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     2.039 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     2.142    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X6Y102         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.885     2.072    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X6Y102         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.149     1.923    
    SLICE_X6Y102         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.018     1.905    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.119ns (42.806%)  route 0.159ns (57.194%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    1.864ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Net Delay (Source):      1.713ns (routing 0.886ns, distribution 0.827ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.971ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.713     1.864    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X4Y102         FDRE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y102         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.082     1.946 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]/Q
                         net (fo=3, routed)           0.056     2.002    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[0]
    SLICE_X4Y102         LUT3 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     2.039 f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.103     2.142    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg_1
    SLICE_X6Y102         FDPE                                         f  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.885     2.072    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/clk
    SLICE_X6Y102         FDPE                                         r  design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.149     1.923    
    SLICE_X6Y102         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.018     1.905    design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/grss.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -1.905    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.120ns (50.847%)  route 0.116ns (49.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.761ns (routing 0.886ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.923ns (routing 0.971ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.761     1.912    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y129         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.995 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.026     2.021    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y129         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.037     2.058 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.090     2.148    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y130         FDPE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.923     2.110    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y130         FDPE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.182     1.928    
    SLICE_X3Y130         FDPE (Remov_DFF2_SLICEL_C_PRE)
                                                     -0.018     1.910    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.120ns (50.847%)  route 0.116ns (49.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.912ns
    Clock Pessimism Removal (CPR):    0.182ns
  Clock Net Delay (Source):      1.761ns (routing 0.886ns, distribution 0.875ns)
  Clock Net Delay (Destination): 1.923ns (routing 0.971ns, distribution 0.952ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.761     1.912    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X3Y129         FDRE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y129         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.083     1.995 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.026     2.021    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X3Y129         LUT3 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.037     2.058 f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.090     2.148    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X3Y130         FDCE                                         f  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.923     2.110    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X3Y130         FDCE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.182     1.928    
    SLICE_X3Y130         FDCE (Remov_CFF_SLICEL_C_CLR)
                                                     -0.018     1.910    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.910    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.238    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.143ns  (logic 0.228ns (19.948%)  route 0.915ns (80.052%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.881ns (routing 1.450ns, distribution 1.431ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.540     0.540    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y229         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228     0.768 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.375     1.143    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y229         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.881     3.097    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y229         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.106ns (23.767%)  route 0.340ns (76.233%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.925ns (routing 0.971ns, distribution 0.954ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           0.223     0.223    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X2Y229         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.106     0.329 r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.117     0.446    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X2Y229         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.925     2.112    design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X2Y229         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay           283 Endpoints
Min Delay           283 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.090ns  (logic 0.346ns (4.880%)  route 6.744ns (95.120%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.850ns
    Source Clock Delay      (SCD):    3.447ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.180ns (routing 1.584ns, distribution 1.596ns)
  Clock Net Delay (Destination): 2.634ns (routing 1.450ns, distribution 1.184ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.180     3.447    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X4Y193         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.565 f  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=147, routed)         6.507    10.072    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X29Y8          LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.228    10.300 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.237    10.537    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/asr_d1
    SLICE_X29Y8          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.634     2.850    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/aclk
    SLICE_X29Y8          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.159ns  (logic 0.118ns (1.916%)  route 6.041ns (98.084%))
  Logic Levels:           0  
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.025ns
    Source Clock Delay      (SCD):    3.447ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.180ns (routing 1.584ns, distribution 1.596ns)
  Clock Net Delay (Destination): 2.809ns (routing 1.450ns, distribution 1.359ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.180     3.447    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X4Y193         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.565 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=147, routed)         6.041     9.606    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X11Y44         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.809     3.025    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/m_axi_sg_aclk
    SLICE_X11Y44         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.029ns  (logic 0.118ns (1.957%)  route 5.911ns (98.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.036ns
    Source Clock Delay      (SCD):    3.447ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.180ns (routing 1.584ns, distribution 1.596ns)
  Clock Net Delay (Destination): 2.820ns (routing 1.450ns, distribution 1.370ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.180     3.447    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X4Y193         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.565 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=147, routed)         5.911     9.476    design_1_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X10Y82         FDRE                                         r  design_1_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.820     3.036    design_1_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X10Y82         FDRE                                         r  design_1_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.924ns  (logic 0.118ns (1.992%)  route 5.806ns (98.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.032ns
    Source Clock Delay      (SCD):    3.447ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.180ns (routing 1.584ns, distribution 1.596ns)
  Clock Net Delay (Destination): 2.816ns (routing 1.450ns, distribution 1.366ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.180     3.447    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X4Y193         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.565 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=147, routed)         5.806     9.371    design_1_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X13Y62         FDRE                                         r  design_1_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.816     3.032    design_1_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/m_axi_sg_aclk
    SLICE_X13Y62         FDRE                                         r  design_1_i/axi_dma_1/U0/I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.796ns  (logic 0.118ns (2.036%)  route 5.678ns (97.964%))
  Logic Levels:           0  
  Clock Path Skew:        -0.407ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.040ns
    Source Clock Delay      (SCD):    3.447ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.180ns (routing 1.584ns, distribution 1.596ns)
  Clock Net Delay (Destination): 2.824ns (routing 1.450ns, distribution 1.374ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.180     3.447    design_1_i/rst_ps8_0_99M/U0/slowest_sync_clk
    SLICE_X4Y193         FDRE                                         r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y193         FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.118     3.565 r  design_1_i/rst_ps8_0_99M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica/Q
                         net (fo=147, routed)         5.678     9.243    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/peripheral_aresetn[0]_bufg_place_replica
    SLICE_X8Y85          FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.824     3.040    design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/s_axi_lite_aclk
    SLICE_X8Y85          FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.374ns  (logic 0.839ns (15.612%)  route 4.535ns (84.388%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.015ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.148ns (routing 1.584ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.799ns (routing 1.450ns, distribution 1.349ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.148     3.415    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X5Y116         FDSE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     3.527 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.407     3.934    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X5Y119         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.093     4.027 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.182     4.209    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X5Y119         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     4.437 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.189     4.626    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X4Y117         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.138     4.764 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.770     5.534    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X0Y138         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.187     5.721 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[8]_INST_0/O
                         net (fo=1, routed)           0.744     6.465    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[40]
    SLICE_X0Y97          LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.081     6.546 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[8]_INST_0/O
                         net (fo=4, routed)           2.243     8.789    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[6]
    SLICE_X19Y39         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.799     3.015    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X19Y39         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[8].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.671ns  (logic 0.764ns (16.356%)  route 3.907ns (83.644%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.385ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.030ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.148ns (routing 1.584ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.814ns (routing 1.450ns, distribution 1.364ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.148     3.415    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X5Y116         FDSE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     3.527 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.407     3.934    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X5Y119         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.093     4.027 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.182     4.209    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X5Y119         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     4.437 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.302     4.739    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X3Y116         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.058     4.797 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.794     5.591    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X0Y140         LUT6 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.138     5.729 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[24]_INST_0/O
                         net (fo=1, routed)           0.641     6.370    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[56]
    SLICE_X1Y102         LUT3 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.135     6.505 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[24]_INST_0/O
                         net (fo=4, routed)           1.581     8.086    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[22]
    SLICE_X14Y42         FDRE                                         r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.814     3.030    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X14Y42         FDRE                                         r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[24].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.669ns  (logic 0.886ns (18.976%)  route 3.783ns (81.024%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT6=3)
  Clock Path Skew:        -0.399ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.016ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.148ns (routing 1.584ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.800ns (routing 1.450ns, distribution 1.350ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.148     3.415    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X5Y116         FDSE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     3.527 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.407     3.934    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X5Y119         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.093     4.027 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.182     4.209    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X5Y119         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     4.437 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.189     4.626    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X4Y117         LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.138     4.764 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=36, routed)          0.786     5.550    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X0Y137         LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.224     5.774 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[15]_INST_0/O
                         net (fo=1, routed)           0.664     6.438    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[47]
    SLICE_X1Y100         LUT3 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.091     6.529 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[15]_INST_0/O
                         net (fo=4, routed)           1.555     8.084    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[13]
    SLICE_X15Y37         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.800     3.016    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X15Y37         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[15].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.663ns  (logic 0.861ns (18.465%)  route 3.802ns (81.535%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.023ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.148ns (routing 1.584ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.807ns (routing 1.450ns, distribution 1.357ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.148     3.415    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X5Y116         FDSE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     3.527 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.407     3.934    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X5Y119         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.093     4.027 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.182     4.209    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X5Y119         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     4.437 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.302     4.739    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X3Y116         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.058     4.797 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.736     5.533    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X0Y140         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.153     5.686 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[17]_INST_0/O
                         net (fo=1, routed)           0.602     6.288    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[49]
    SLICE_X0Y103         LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.217     6.505 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[17]_INST_0/O
                         net (fo=4, routed)           1.573     8.078    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[15]
    SLICE_X18Y41         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.807     3.023    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X18Y41         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[17].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.641ns  (logic 0.830ns (17.884%)  route 3.811ns (82.116%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.397ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.018ns
    Source Clock Delay      (SCD):    3.415ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.148ns (routing 1.584ns, distribution 1.564ns)
  Clock Net Delay (Destination): 2.802ns (routing 1.450ns, distribution 1.352ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.229     0.229    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.038     0.267 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       3.148     3.415    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/CLK
    SLICE_X5Y116         FDSE                                         r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y116         FDSE (Prop_FFF_SLICEM_C_Q)
                                                      0.112     3.527 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_word_reg/Q
                         net (fo=22, routed)          0.407     3.934    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/first_mi_word
    SLICE_X5Y119         LUT2 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.093     4.027 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.182     4.209    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X5Y119         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.228     4.437 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.302     4.739    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X3Y116         LUT5 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.058     4.797 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=36, routed)          0.679     5.476    design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X0Y137         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.187     5.663 r  design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[4]_INST_0/O
                         net (fo=1, routed)           0.571     6.234    design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wdata[36]
    SLICE_X0Y97          LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.152     6.386 r  design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_axi_wdata[4]_INST_0/O
                         net (fo=5, routed)           1.670     8.056    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/s_axi_lite_wdata[3]
    SLICE_X11Y29         FDRE                                         r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.802     3.018    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/m_axi_sg_aclk
    SLICE_X11Y29         FDRE                                         r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG_WADDR_TO_IPCLK1/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.180ns  (logic 0.083ns (46.111%)  route 0.097ns (53.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.753ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.602ns (routing 0.886ns, distribution 0.716ns)
  Clock Net Delay (Destination): 1.751ns (routing 0.971ns, distribution 0.780ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.602     1.753    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_sg_aclk
    SLICE_X31Y30         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y30         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.083     1.836 r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.scndry_resetn_i_reg/Q
                         net (fo=1, routed)           0.097     1.933    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/prmry_in
    SLICE_X31Y30         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.751     1.938    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/m_axi_mm2s_aclk
    SLICE_X31Y30         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.REG_RESET_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.083ns (39.713%)  route 0.126ns (60.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.886ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.971ns, distribution 0.794ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.618     1.769    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y2          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.852 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=96, routed)          0.126     1.978    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X29Y7          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.765     1.952    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X29Y7          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.083ns (39.713%)  route 0.126ns (60.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.886ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.971ns, distribution 0.794ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.618     1.769    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y2          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.852 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=96, routed)          0.126     1.978    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X29Y7          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.765     1.952    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X29Y7          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.209ns  (logic 0.083ns (39.713%)  route 0.126ns (60.287%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.618ns (routing 0.886ns, distribution 0.732ns)
  Clock Net Delay (Destination): 1.765ns (routing 0.971ns, distribution 0.794ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.618     1.769    design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/aclk
    SLICE_X29Y2          FDRE                                         r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y2          FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.083     1.852 r  design_1_i/axi_smc/inst/clk_map/psr_aclk/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=96, routed)          0.126     1.978    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/src_arst
    SLICE_X29Y7          FDCE                                         f  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/CLR  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.765     1.952    design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/dest_clk
    SLICE_X29Y7          FDCE                                         r  design_1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/arststages_ff_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.138ns  (logic 0.084ns (60.870%)  route 0.054ns (39.130%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.724ns (routing 0.886ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.971ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.724     1.875    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X16Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y56         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.959 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[2]/Q
                         net (fo=1, routed)           0.054     2.013    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[2]
    SLICE_X15Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.878     2.065    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X15Y56         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.084ns (59.155%)  route 0.058ns (40.845%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.875ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.724ns (routing 0.886ns, distribution 0.838ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.971ns, distribution 0.903ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.724     1.875    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X16Y55         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y55         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.084     1.959 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.lite_rdata_cdc_from_reg[1]/Q
                         net (fo=1, routed)           0.058     2.017    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/Q[1]
    SLICE_X16Y55         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.874     2.061    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/s_axi_lite_aclk
    SLICE_X16Y55         FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_READ.REG_DATA2LITE_CLOCK/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.156ns  (logic 0.084ns (53.846%)  route 0.072ns (46.154%))
  Logic Levels:           0  
  Clock Path Skew:        0.186ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.049ns
    Source Clock Delay      (SCD):    1.863ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.712ns (routing 0.886ns, distribution 0.826ns)
  Clock Net Delay (Destination): 1.862ns (routing 0.971ns, distribution 0.891ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.712     1.863    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/m_axi_sg_aclk
    SLICE_X15Y33         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y33         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.084     1.947 r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.s_halt_reg/Q
                         net (fo=1, routed)           0.072     2.019    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/prmry_in
    SLICE_X15Y33         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.862     2.049    design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/m_axi_mm2s_aclk
    SLICE_X15Y33         FDRE                                         r  design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_ASYNC_RESET.GEN_PRMRY_GRTR_EQL_SCNDRY.HALT_PROCESS/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.167ns  (logic 0.084ns (50.299%)  route 0.083ns (49.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.065ns
    Source Clock Delay      (SCD):    1.865ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.714ns (routing 0.886ns, distribution 0.828ns)
  Clock Net Delay (Destination): 1.878ns (routing 0.971ns, distribution 0.907ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.714     1.865    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X9Y86          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y86          FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.084     1.949 r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_to2_cdc_from_reg/Q
                         net (fo=1, routed)           0.083     2.032    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/prmry_in
    SLICE_X9Y86          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.878     2.065    design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/m_axi_sg_aclk
    SLICE_X9Y86          FDRE                                         r  design_1_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG3_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.084ns (48.837%)  route 0.088ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.204ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.860ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.709ns (routing 0.886ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.877ns (routing 0.971ns, distribution 0.906ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.709     1.860    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_aclk
    SLICE_X9Y90          FDRE                                         r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.084     1.944 r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.wvalid_cdc_from_reg/Q
                         net (fo=2, routed)           0.088     2.032    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/prmry_in
    SLICE_X9Y88          FDRE                                         r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.877     2.064    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/m_axi_sg_aclk
    SLICE_X9Y88          FDRE                                         r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.WVLD_CDC_TO/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_cdc_from_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG2_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.172ns  (logic 0.084ns (48.837%)  route 0.088ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        0.195ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.866ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.715ns (routing 0.886ns, distribution 0.829ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.971ns, distribution 0.903ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.022     0.151 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.715     1.866    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_sg_aclk
    SLICE_X9Y87          FDRE                                         r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_cdc_from_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y87          FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.084     1.950 r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.rdy_cdc_from_reg/Q
                         net (fo=2, routed)           0.088     2.038    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG2_WREADY/prmry_in
    SLICE_X9Y87          FDRE                                         r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG2_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.874     2.061    design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG2_WREADY/s_axi_lite_aclk
    SLICE_X9Y87          FDRE                                         r  design_1_i/axi_dma_1/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_ASYNC_WRITE.REG2_WREADY/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay          2227 Endpoints
Min Delay          2227 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.305ns  (logic 3.807ns (71.762%)  route 1.498ns (28.238%))
  Logic Levels:           10  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.613ns (routing 1.450ns, distribution 1.163ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y34        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X6Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X6Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X6Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X6Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X6Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y35        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     2.824    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X6Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[21])
                                                      0.739     3.563 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     3.563    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X6Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.146     3.709 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[21]
                         net (fo=2, routed)           1.344     5.053    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[6][14]
    SLICE_X23Y88         LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.185     5.238 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[14]_i_1/O
                         net (fo=1, routed)           0.067     5.305    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/MANT[14]
    SLICE_X23Y88         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.613     2.829    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X23Y88         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[14]/C

Slack:                    inf
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.248ns  (logic 3.368ns (64.177%)  route 1.880ns (35.823%))
  Logic Levels:           10  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.635ns (routing 1.450ns, distribution 1.185ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.869    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.608 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.608    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     3.111 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=3, routed)           0.588     3.699    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/zero_detect_rnd[1]
    SLICE_X37Y49         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     3.848 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[21]_i_11/O
                         net (fo=44, routed)          0.865     4.713    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[21]_i_11_n_14
    SLICE_X29Y50         LUT3 (Prop_H5LUT_SLICEM_I1_O)
                                                      0.090     4.803 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[2]_i_2/O
                         net (fo=1, routed)           0.294     5.097    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[2]_i_2_n_14
    SLICE_X29Y50         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.056     5.153 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[2]_i_1/O
                         net (fo=1, routed)           0.095     5.248    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/p_3_out[2]
    SLICE_X29Y50         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.635     2.851    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X29Y50         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.240ns  (logic 3.799ns (72.500%)  route 1.441ns (27.500%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.640ns (routing 1.450ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y21        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X6Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X6Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X6Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.869    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.608 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.608    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.775 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.789    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X6Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[8])
                                                      0.739     3.528 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[8]
                         net (fo=1, routed)           0.000     3.528    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<8>
    DSP48E2_X6Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[8]_P[8])
                                                      0.146     3.674 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[8]
                         net (fo=2, routed)           1.334     5.008    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[6][1]
    SLICE_X23Y56         LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.082     5.090 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[1]_i_3/O
                         net (fo=1, routed)           0.012     5.102    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[1]_i_3_n_14
    SLICE_X23Y56         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.095     5.197 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op_reg[1]_i_1/O
                         net (fo=1, routed)           0.043     5.240    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/p_3_out[1]
    SLICE_X23Y56         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.640     2.856    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X23Y56         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.233ns  (logic 3.489ns (66.673%)  route 1.744ns (33.327%))
  Logic Levels:           10  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.647ns (routing 1.450ns, distribution 1.197ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.869    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.608 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.608    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     3.111 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=3, routed)           0.588     3.699    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/zero_detect_rnd[1]
    SLICE_X37Y49         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     3.848 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[21]_i_11/O
                         net (fo=44, routed)          0.812     4.660    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[21]_i_11_n_14
    SLICE_X29Y50         LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.186     4.846 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_4/O
                         net (fo=1, routed)           0.237     5.083    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_4_n_14
    SLICE_X33Y51         LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.081     5.164 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[22]_i_1/O
                         net (fo=1, routed)           0.069     5.233    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]_0
    SLICE_X33Y51         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.647     2.863    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X33Y51         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[22]/C

Slack:                    inf
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.210ns  (logic 3.871ns (74.299%)  route 1.339ns (25.701%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.640ns (routing 1.450ns, distribution 1.190ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y21        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X6Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X6Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X6Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.869    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.608 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.608    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.775 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.789    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X6Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[17])
                                                      0.739     3.528 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[17]
                         net (fo=1, routed)           0.000     3.528    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<17>
    DSP48E2_X6Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[17]_P[17])
                                                      0.146     3.674 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[17]
                         net (fo=2, routed)           1.229     4.903    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[6][10]
    SLICE_X23Y57         LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.153     5.056 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[11]_i_2/O
                         net (fo=1, routed)           0.015     5.071    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[11]_i_2_n_14
    SLICE_X23Y57         MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.096     5.167 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op_reg[11]_i_1/O
                         net (fo=1, routed)           0.043     5.210    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/p_3_out[11]
    SLICE_X23Y57         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.640     2.856    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X23Y57         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[11]/C

Slack:                    inf
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.172ns  (logic 3.680ns (71.152%)  route 1.492ns (28.848%))
  Logic Levels:           10  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.616ns (routing 1.450ns, distribution 1.166ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y34        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X6Y34        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X6Y34        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X6Y34        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X6Y34        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y34        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     1.845    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X6Y35        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.584 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.584    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y35        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.751 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.073     2.824    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X6Y36        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[21])
                                                      0.739     3.563 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     3.563    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X6Y36        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.146     3.709 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[21]
                         net (fo=2, routed)           1.335     5.044    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[6][14]
    SLICE_X23Y88         LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.058     5.102 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[15]_i_1/O
                         net (fo=1, routed)           0.070     5.172    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/MANT[15]
    SLICE_X23Y88         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.616     2.832    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X23Y88         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U496/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[15]/C

Slack:                    inf
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.160ns  (logic 3.873ns (75.058%)  route 1.287ns (24.942%))
  Logic Levels:           11  (DSP_ALU=3 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=3 DSP_PREADD_DATA=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.650ns (routing 1.450ns, distribution 1.200ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y21        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X6Y21        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X6Y21        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X6Y21        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X6Y21        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y21        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.869    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X6Y22        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.608 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.608    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X6Y22        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     2.775 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.014     2.789    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X6Y23        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[11])
                                                      0.739     3.528 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     3.528    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<11>
    DSP48E2_X6Y23        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[11]_P[11])
                                                      0.146     3.674 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.R_AND_R/LAT_OPT.FULL.R_AND_R/DSP48E1_SGL_EXP_IP.OLD_ADD.ADD/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[11]
                         net (fo=2, routed)           1.176     4.850    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.exp_op_reg[6][4]
    SLICE_X24Y56         LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.152     5.002 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[4]_i_3/O
                         net (fo=1, routed)           0.015     5.017    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[4]_i_3_n_14
    SLICE_X24Y56         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.099     5.116 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op_reg[4]_i_1/O
                         net (fo=1, routed)           0.044     5.160    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/p_3_out[4]
    SLICE_X24Y56         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.650     2.866    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X24Y56         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U502/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[4]/C

Slack:                    inf
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.079ns  (logic 3.580ns (70.486%)  route 1.499ns (29.514%))
  Logic Levels:           10  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.627ns (routing 1.450ns, distribution 1.177ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.869    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.608 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.608    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     3.111 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=3, routed)           0.588     3.699    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/zero_detect_rnd[1]
    SLICE_X37Y49         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     3.848 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[21]_i_11/O
                         net (fo=44, routed)          0.565     4.413    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[21]_i_11_n_14
    SLICE_X30Y42         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.220     4.633 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[20]_i_2/O
                         net (fo=1, routed)           0.241     4.874    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[20]_i_2_n_14
    SLICE_X30Y42         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.138     5.012 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[20]_i_1/O
                         net (fo=1, routed)           0.067     5.079    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/p_3_out[20]
    SLICE_X30Y42         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.627     2.843    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X30Y42         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[20]/C

Slack:                    inf
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.065ns  (logic 3.456ns (68.233%)  route 1.609ns (31.767%))
  Logic Levels:           10  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.649ns (routing 1.450ns, distribution 1.199ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.869    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.608 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.608    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     3.111 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=3, routed)           0.588     3.699    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/zero_detect_rnd[1]
    SLICE_X37Y49         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     3.848 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[21]_i_11/O
                         net (fo=44, routed)          0.508     4.356    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[21]_i_11_n_14
    SLICE_X30Y44         LUT5 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.083     4.439 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[8]_i_3/O
                         net (fo=1, routed)           0.379     4.818    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[8]_i_3_n_14
    SLICE_X25Y45         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.151     4.969 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[8]_i_1/O
                         net (fo=1, routed)           0.096     5.065    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/p_3_out[8]
    SLICE_X25Y45         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.649     2.865    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X25Y45         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                            (internal pin)
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.052ns  (logic 3.552ns (70.309%)  route 1.500ns (29.691%))
  Logic Levels:           10  (DSP_ALU=2 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_OUTPUT=2 DSP_PREADD_DATA=1 LUT3=1 LUT6=2)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 2.651ns (routing 1.450ns, distribution 1.201ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X8Y19        DSP_A_B_DATA                 0.000     0.000 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA_INST/B2_DATA[17]
                         net (fo=1, routed)           0.000     0.000    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_A_B_DATA.B2_DATA<17>
    DSP48E2_X8Y19        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_B2_DATA[17]_B2B1[17])
                                                      0.097     0.097 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA_INST/B2B1[17]
                         net (fo=1, routed)           0.000     0.097    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_PREADD_DATA.B2B1<17>
    DSP48E2_X8Y19        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_B2B1[17]_U[43])
                                                      0.773     0.870 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER_INST/U[43]
                         net (fo=1, routed)           0.000     0.870    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_MULTIPLIER.U<43>
    DSP48E2_X8Y19        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[43]_U_DATA[43])
                                                      0.067     0.937 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA_INST/U_DATA[43]
                         net (fo=1, routed)           0.000     0.937    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_M_DATA.U_DATA<43>
    DSP48E2_X8Y19        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[43]_ALU_OUT[47])
                                                      0.727     1.664 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     1.664    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y19        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PCOUT[47])
                                                      0.167     1.831 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP1/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PCOUT[47]
                         net (fo=1, routed)           0.038     1.869    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/PCIN[47]
    DSP48E2_X8Y20        DSP_ALU (Prop_DSP_ALU_DSP48E2_PCIN[47]_ALU_OUT[47])
                                                      0.739     2.608 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[47]
                         net (fo=1, routed)           0.000     2.608    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<47>
    DSP48E2_X8Y20        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[47]_PATTERN_DETECT)
                                                      0.503     3.111 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/PATTERN_DETECT
                         net (fo=3, routed)           0.588     3.699    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/zero_detect_rnd[1]
    SLICE_X37Y49         LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.149     3.848 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[21]_i_11/O
                         net (fo=44, routed)          0.589     4.437    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[21]_i_11_n_14
    SLICE_X25Y48         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.193     4.630 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[4]_i_2/O
                         net (fo=1, routed)           0.204     4.834    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[4]_i_2_n_14
    SLICE_X25Y48         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.137     4.971 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.MULT/DSP48E1_SPD_SGL_VARIANT.FIX_MULT/DSP2/RESULT_REG.NORMAL.mant_op[4]_i_1/O
                         net (fo=1, routed)           0.081     5.052    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/p_3_out[4]
    SLICE_X25Y48         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.181     0.181    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.035     0.216 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       2.651     2.867    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/aclk
    SLICE_X25Y48         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fmul_32ns_32ns_32_3_max_dsp_1_U500/stereolbm_accel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.OP/RESULT_REG.NORMAL.mant_op_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[13]
                            (internal pin)
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.216ns  (logic 0.147ns (68.056%)  route 0.069ns (31.944%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.762ns (routing 0.971ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y12       DSP_C_DATA                   0.000     0.000 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[13]
                         net (fo=2, routed)           0.000     0.000    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<13>
    DSP48E2_X11Y12       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[13]_ALU_OUT[13])
                                                      0.114     0.114 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     0.114    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<13>
    DSP48E2_X11Y12       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[13]_P[13])
                                                      0.033     0.147 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[13]
                         net (fo=3, routed)           0.069     0.216    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/P[0]
    SLICE_X39Y31         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.762     1.949    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/aclk
    SLICE_X39Y31         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.147ns (67.431%)  route 0.071ns (32.569%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.762ns (routing 0.971ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y12       DSP_C_DATA                   0.000     0.000 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X11Y12       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[15])
                                                      0.114     0.114 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.114    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<15>
    DSP48E2_X11Y12       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.033     0.147 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[15]
                         net (fo=4, routed)           0.071     0.218    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/P[2]
    SLICE_X39Y31         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.762     1.949    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/aclk
    SLICE_X39Y31         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.147ns (66.818%)  route 0.073ns (33.182%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.759ns (routing 0.971ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y26        DSP_C_DATA                   0.000     0.000 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X9Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[21])
                                                      0.114     0.114 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[21]
                         net (fo=1, routed)           0.000     0.114    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<21>
    DSP48E2_X9Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[21]_P[21])
                                                      0.033     0.147 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[21]
                         net (fo=3, routed)           0.073     0.220    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[7]
    SLICE_X33Y67         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.759     1.946    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X33Y67         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[8]/C

Slack:                    inf
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.220ns  (logic 0.147ns (66.818%)  route 0.073ns (33.182%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.758ns (routing 0.971ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y26        DSP_C_DATA                   0.000     0.000 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X9Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[37])
                                                      0.114     0.114 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[37]
                         net (fo=1, routed)           0.000     0.114    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<37>
    DSP48E2_X9Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[37]_P[37])
                                                      0.033     0.147 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[37]
                         net (fo=3, routed)           0.073     0.220    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/P[0]
    SLICE_X33Y69         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.758     1.945    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/aclk
    SLICE_X33Y69         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[0]/C

Slack:                    inf
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[39]
                            (internal pin)
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.222ns  (logic 0.147ns (66.216%)  route 0.075ns (33.784%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.758ns (routing 0.971ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y26        DSP_C_DATA                   0.000     0.000 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[39]
                         net (fo=2, routed)           0.000     0.000    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<39>
    DSP48E2_X9Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[39]_ALU_OUT[39])
                                                      0.114     0.114 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[39]
                         net (fo=1, routed)           0.000     0.114    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<39>
    DSP48E2_X9Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[39]_P[39])
                                                      0.033     0.147 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[39]
                         net (fo=3, routed)           0.075     0.222    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/P[2]
    SLICE_X33Y69         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.758     1.945    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/aclk
    SLICE_X33Y69         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.147ns (65.333%)  route 0.078ns (34.667%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.757ns (routing 0.971ns, distribution 0.786ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y12       DSP_C_DATA                   0.000     0.000 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X11Y12       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[15])
                                                      0.114     0.114 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.114    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<15>
    DSP48E2_X11Y12       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.033     0.147 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[15]
                         net (fo=4, routed)           0.078     0.225    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[1]
    SLICE_X40Y31         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.757     1.944    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X40Y31         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.147ns (65.333%)  route 0.078ns (34.667%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.762ns (routing 0.971ns, distribution 0.791ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X11Y12       DSP_C_DATA                   0.000     0.000 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X11Y12       DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[14])
                                                      0.114     0.114 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     0.114    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<14>
    DSP48E2_X11Y12       DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[14]_P[14])
                                                      0.033     0.147 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[14]
                         net (fo=4, routed)           0.078     0.225    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/P[1]
    SLICE_X39Y31         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.762     1.949    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/aclk
    SLICE_X39Y31         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U493/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mod_lod_delay/i_pipe/opt_has_pipe.first_q_reg[1]/C

Slack:                    inf
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.226ns  (logic 0.147ns (65.044%)  route 0.079ns (34.956%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.764ns (routing 0.971ns, distribution 0.793ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y26        DSP_C_DATA                   0.000     0.000 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X9Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[15])
                                                      0.114     0.114 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     0.114    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<15>
    DSP48E2_X9Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[15]_P[15])
                                                      0.033     0.147 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[15]
                         net (fo=4, routed)           0.079     0.226    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[1]
    SLICE_X34Y66         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.764     1.951    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X34Y66         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[2]/C

Slack:                    inf
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                            (internal pin)
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.147ns (63.636%)  route 0.084ns (36.364%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.759ns (routing 0.971ns, distribution 0.788ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X6Y25        DSP_C_DATA                   0.000     0.000 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[14]
                         net (fo=2, routed)           0.000     0.000    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<14>
    DSP48E2_X6Y25        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[14]_ALU_OUT[19])
                                                      0.114     0.114 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[19]
                         net (fo=1, routed)           0.000     0.114    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<19>
    DSP48E2_X6Y25        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[19]_P[19])
                                                      0.033     0.147 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[19]
                         net (fo=3, routed)           0.084     0.231    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[15]_1[5]
    SLICE_X23Y62         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.759     1.946    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/aclk
    SLICE_X23Y62         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U489/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/NORM_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]/C

Slack:                    inf
  Source:                 design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[38]
                            (internal pin)
  Destination:            design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.231ns  (logic 0.147ns (63.636%)  route 0.084ns (36.364%))
  Logic Levels:           2  (DSP_ALU=1 DSP_OUTPUT=1)
  Clock Uncertainty:      0.158ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.312ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.758ns (routing 0.971ns, distribution 0.787ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48E2_X9Y26        DSP_C_DATA                   0.000     0.000 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA_INST/C_DATA[38]
                         net (fo=2, routed)           0.000     0.000    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_C_DATA.C_DATA<38>
    DSP48E2_X9Y26        DSP_ALU (Prop_DSP_ALU_DSP48E2_C_DATA[38]_ALU_OUT[38])
                                                      0.114     0.114 f  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU_INST/ALU_OUT[38]
                         net (fo=1, routed)           0.000     0.114    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_ALU.ALU_OUT<38>
    DSP48E2_X9Y26        DSP_OUTPUT (Prop_DSP_OUTPUT_DSP48E2_ALU_OUT[38]_P[38])
                                                      0.033     0.147 r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/DSP2/i_no_versal_es1_workaround.DSP/DSP_OUTPUT_INST/P[38]
                         net (fo=3, routed)           0.084     0.231    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/P[1]
    SLICE_X33Y69         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  design_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.164     0.164    design_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y80        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.023     0.187 r  design_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X1Y1 (CLOCK_ROOT)    net (fo=53285, routed)       1.758     1.945    design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/aclk
    SLICE_X33Y69         FDRE                                         r  design_1_i/stereolbm_accel_0/inst/xfMat2AXILaser_1_720_1280_1_U0/grp_xfMat2AXILaser_1_720_1280_1_Pipeline_loop_rows_loop_cols_fu_2213/fadd_32ns_32ns_32_4_full_dsp_1_U492/stereolbm_accel_fadd_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.mant_in_delay/i_pipe/opt_has_pipe.first_q_reg[1]/C





