

================================================================
== Vivado HLS Report for 'A_IO_L2_in'
================================================================
* Date:           Sun Mar 22 14:27:28 2020

* Version:        2019.2 (Build 2698951 on Thu Oct 24 19:15:34 MDT 2019)
* Project:        prj
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 2.916 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       79|      120| 0.395 us | 0.600 us |   79|  120|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                   |                        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |              Instance             |         Module         |   min   |   max   |    min    |    max    | min | max |   Type  |
        +-----------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_A_IO_L2_in_intra_tra_fu_131    |A_IO_L2_in_intra_tra    |        1|       10|  5.000 ns | 50.000 ns |    1|   10|   none  |
        |grp_A_IO_L2_in_inter_tra_1_fu_139  |A_IO_L2_in_inter_tra_1  |        6|        6| 30.000 ns | 30.000 ns |    6|    6|   none  |
        +-----------------------------------+------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1         |       76|      108|  38 ~ 54 |          -|          -|     2|    no    |
        | + Loop 1.1      |       36|       52|  18 ~ 26 |          -|          -|     2|    no    |
        |  ++ Loop 1.1.1  |       16|       24|  8 ~ 12  |          -|          -|     2|    no    |
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|       42|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|       37|      361|    -|
|Memory               |        0|      -|      512|        8|    0|
|Multiplexer          |        -|      -|        -|      227|    -|
|Register             |        -|      -|       26|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      575|      638|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------+---------+-------+----+-----+-----+
    |              Instance             |         Module         | BRAM_18K| DSP48E| FF | LUT | URAM|
    +-----------------------------------+------------------------+---------+-------+----+-----+-----+
    |grp_A_IO_L2_in_inter_tra_1_fu_139  |A_IO_L2_in_inter_tra_1  |        0|      0|  16|  139|    0|
    |grp_A_IO_L2_in_intra_tra_fu_131    |A_IO_L2_in_intra_tra    |        0|      0|  21|  222|    0|
    +-----------------------------------+------------------------+---------+-------+----+-----+-----+
    |Total                              |                        |        0|      0|  37|  361|    0|
    +-----------------------------------+------------------------+---------+-------+----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K|  FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |local_A_ping_0_V_U  |A_IO_L2_in_local_bkb  |        0|  256|   4|    0|     2|  128|     1|          256|
    |local_A_pong_0_V_U  |A_IO_L2_in_local_bkb  |        0|  256|   4|    0|     2|  128|     1|          256|
    +--------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+
    |Total               |                      |        0|  512|   8|    0|     4|  256|     2|          512|
    +--------------------+----------------------+---------+-----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |c0_fu_163_p2                     |     +    |      0|  0|   3|           2|           1|
    |c1_fu_175_p2                     |     +    |      0|  0|   3|           2|           1|
    |c2_fu_187_p2                     |     +    |      0|  0|   3|           2|           1|
    |icmp_ln130_fu_157_p2             |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln131_fu_169_p2             |   icmp   |      0|  0|   9|           2|           3|
    |icmp_ln132_fu_181_p2             |   icmp   |      0|  0|   9|           2|           3|
    |ap_block_state1                  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state5_on_subcall_done  |    or    |      0|  0|   2|           1|           1|
    |xor_ln151_fu_193_p2              |    xor   |      0|  0|   2|           1|           2|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |      0|  0|  42|          15|          16|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------+----+-----------+-----+-----------+
    |                      Name                      | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                       |  38|          7|    1|          7|
    |ap_done                                         |   9|          2|    1|          2|
    |arb_2_reg_108                                   |   9|          2|    1|          2|
    |c0_prev_reg_86                                  |   9|          2|    2|          4|
    |c1_prev_reg_97                                  |   9|          2|    2|          4|
    |c2_prev_reg_120                                 |   9|          2|    2|          4|
    |fifo_A_in_V_V_read                              |   9|          2|    1|          2|
    |fifo_A_local_out_V_V_write                      |   9|          2|    1|          2|
    |fifo_A_out_V_V_write                            |   9|          2|    1|          2|
    |grp_A_IO_L2_in_intra_tra_fu_131_en              |  15|          3|    1|          3|
    |grp_A_IO_L2_in_intra_tra_fu_131_local_A_0_V_q0  |  15|          3|  128|        384|
    |local_A_ping_0_V_address0                       |  15|          3|    1|          3|
    |local_A_ping_0_V_ce0                            |  15|          3|    1|          3|
    |local_A_ping_0_V_we0                            |   9|          2|    1|          2|
    |local_A_pong_0_V_address0                       |  15|          3|    1|          3|
    |local_A_pong_0_V_ce0                            |  15|          3|    1|          3|
    |local_A_pong_0_V_we0                            |   9|          2|    1|          2|
    |real_start                                      |   9|          2|    1|          2|
    +------------------------------------------------+----+-----------+-----+-----------+
    |Total                                           | 227|         47|  148|        434|
    +------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------+---+----+-----+-----------+
    |                      Name                      | FF| LUT| Bits| Const Bits|
    +------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                       |  6|   0|    6|          0|
    |ap_done_reg                                     |  1|   0|    1|          0|
    |arb_2_reg_108                                   |  1|   0|    1|          0|
    |c0_prev_reg_86                                  |  2|   0|    2|          0|
    |c0_reg_214                                      |  2|   0|    2|          0|
    |c1_prev_reg_97                                  |  2|   0|    2|          0|
    |c1_reg_227                                      |  2|   0|    2|          0|
    |c2_prev_reg_120                                 |  2|   0|    2|          0|
    |c2_reg_235                                      |  2|   0|    2|          0|
    |grp_A_IO_L2_in_inter_tra_1_fu_139_ap_start_reg  |  1|   0|    1|          0|
    |grp_A_IO_L2_in_intra_tra_fu_131_ap_start_reg    |  1|   0|    1|          0|
    |intra_trans_en_0_fu_74                          |  1|   0|    1|          0|
    |intra_trans_en_0_loa_4_reg_219                  |  1|   0|    1|          0|
    |intra_trans_en_0_loa_reg_240                    |  1|   0|    1|          0|
    |start_once_reg                                  |  1|   0|    1|          0|
    +------------------------------------------------+---+----+-----+-----------+
    |Total                                           | 26|   0|   26|          0|
    +------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------+-----+-----+------------+----------------------+--------------+
|          RTL Ports          | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                       |  in |    1| ap_ctrl_hs |      A_IO_L2_in      | return value |
|ap_rst                       |  in |    1| ap_ctrl_hs |      A_IO_L2_in      | return value |
|ap_start                     |  in |    1| ap_ctrl_hs |      A_IO_L2_in      | return value |
|start_full_n                 |  in |    1| ap_ctrl_hs |      A_IO_L2_in      | return value |
|ap_done                      | out |    1| ap_ctrl_hs |      A_IO_L2_in      | return value |
|ap_continue                  |  in |    1| ap_ctrl_hs |      A_IO_L2_in      | return value |
|ap_idle                      | out |    1| ap_ctrl_hs |      A_IO_L2_in      | return value |
|ap_ready                     | out |    1| ap_ctrl_hs |      A_IO_L2_in      | return value |
|start_out                    | out |    1| ap_ctrl_hs |      A_IO_L2_in      | return value |
|start_write                  | out |    1| ap_ctrl_hs |      A_IO_L2_in      | return value |
|fifo_A_in_V_V_dout           |  in |  128|   ap_fifo  |     fifo_A_in_V_V    |    pointer   |
|fifo_A_in_V_V_empty_n        |  in |    1|   ap_fifo  |     fifo_A_in_V_V    |    pointer   |
|fifo_A_in_V_V_read           | out |    1|   ap_fifo  |     fifo_A_in_V_V    |    pointer   |
|fifo_A_out_V_V_din           | out |  128|   ap_fifo  |    fifo_A_out_V_V    |    pointer   |
|fifo_A_out_V_V_full_n        |  in |    1|   ap_fifo  |    fifo_A_out_V_V    |    pointer   |
|fifo_A_out_V_V_write         | out |    1|   ap_fifo  |    fifo_A_out_V_V    |    pointer   |
|fifo_A_local_out_V_V_din     | out |   64|   ap_fifo  | fifo_A_local_out_V_V |    pointer   |
|fifo_A_local_out_V_V_full_n  |  in |    1|   ap_fifo  | fifo_A_local_out_V_V |    pointer   |
|fifo_A_local_out_V_V_write   | out |    1|   ap_fifo  | fifo_A_local_out_V_V |    pointer   |
+-----------------------------+-----+-----+------------+----------------------+--------------+

