// Seed: 2614339068
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    output supply0 id_2,
    input wand id_3,
    input uwire id_4,
    output supply0 id_5,
    input tri id_6,
    input tri id_7,
    input supply0 id_8,
    input tri0 id_9,
    input tri id_10,
    input supply0 id_11,
    output tri0 id_12,
    input wor id_13,
    input wor id_14,
    output supply0 id_15,
    input wand id_16,
    input wand id_17,
    input wor id_18,
    input uwire id_19,
    input wor id_20,
    output uwire id_21
);
  id_23(
      id_17
  );
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    output tri0 id_4,
    output tri0 id_5
    , id_20,
    output wand id_6,
    input tri0 id_7,
    input uwire id_8,
    output tri1 id_9,
    input wire id_10,
    input tri id_11,
    input tri1 id_12,
    input tri id_13,
    output supply1 id_14,
    output tri id_15,
    output wand id_16,
    output tri0 id_17,
    input wire id_18
);
  supply0 id_21, id_22, id_23;
  module_0(
      id_21,
      id_11,
      id_21,
      id_10,
      id_11,
      id_0,
      id_13,
      id_2,
      id_2,
      id_21,
      id_11,
      id_8,
      id_4,
      id_23,
      id_7,
      id_0,
      id_10,
      id_18,
      id_10,
      id_1,
      id_7,
      id_17
  );
  wire id_24, id_25;
  wire id_26;
  assign id_4 = 1 << 1;
  assign id_15 = id_22;
  assign id_20["" : 1] = id_8;
  wire id_27;
endmodule
