
f4disc1_011_bxcan.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f04  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  0800908c  0800908c  0001908c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080090b0  080090b0  0002007c  2**0
                  CONTENTS
  4 .ARM          00000008  080090b0  080090b0  000190b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080090b8  080090b8  0002007c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080090b8  080090b8  000190b8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080090bc  080090bc  000190bc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000007c  20000000  080090c0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0002007c  2**0
                  CONTENTS
 10 .bss          00000a44  2000007c  2000007c  0002007c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000ac0  20000ac0  0002007c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002007c  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY
 14 .debug_info   00016ee9  00000000  00000000  000200ef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000425c  00000000  00000000  00036fd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000012f8  00000000  00000000  0003b238  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000e56  00000000  00000000  0003c530  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000245fd  00000000  00000000  0003d386  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0001bc40  00000000  00000000  00061983  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000ce223  00000000  00000000  0007d5c3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000050cc  00000000  00000000  0014b7e8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000067  00000000  00000000  001508b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000007c 	.word	0x2000007c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08009074 	.word	0x08009074

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000080 	.word	0x20000080
 80001c4:	08009074 	.word	0x08009074

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b970 	b.w	80004c0 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9e08      	ldr	r6, [sp, #32]
 80001fe:	460d      	mov	r5, r1
 8000200:	4604      	mov	r4, r0
 8000202:	460f      	mov	r7, r1
 8000204:	2b00      	cmp	r3, #0
 8000206:	d14a      	bne.n	800029e <__udivmoddi4+0xa6>
 8000208:	428a      	cmp	r2, r1
 800020a:	4694      	mov	ip, r2
 800020c:	d965      	bls.n	80002da <__udivmoddi4+0xe2>
 800020e:	fab2 f382 	clz	r3, r2
 8000212:	b143      	cbz	r3, 8000226 <__udivmoddi4+0x2e>
 8000214:	fa02 fc03 	lsl.w	ip, r2, r3
 8000218:	f1c3 0220 	rsb	r2, r3, #32
 800021c:	409f      	lsls	r7, r3
 800021e:	fa20 f202 	lsr.w	r2, r0, r2
 8000222:	4317      	orrs	r7, r2
 8000224:	409c      	lsls	r4, r3
 8000226:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800022a:	fa1f f58c 	uxth.w	r5, ip
 800022e:	fbb7 f1fe 	udiv	r1, r7, lr
 8000232:	0c22      	lsrs	r2, r4, #16
 8000234:	fb0e 7711 	mls	r7, lr, r1, r7
 8000238:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800023c:	fb01 f005 	mul.w	r0, r1, r5
 8000240:	4290      	cmp	r0, r2
 8000242:	d90a      	bls.n	800025a <__udivmoddi4+0x62>
 8000244:	eb1c 0202 	adds.w	r2, ip, r2
 8000248:	f101 37ff 	add.w	r7, r1, #4294967295
 800024c:	f080 811c 	bcs.w	8000488 <__udivmoddi4+0x290>
 8000250:	4290      	cmp	r0, r2
 8000252:	f240 8119 	bls.w	8000488 <__udivmoddi4+0x290>
 8000256:	3902      	subs	r1, #2
 8000258:	4462      	add	r2, ip
 800025a:	1a12      	subs	r2, r2, r0
 800025c:	b2a4      	uxth	r4, r4
 800025e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000262:	fb0e 2210 	mls	r2, lr, r0, r2
 8000266:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800026a:	fb00 f505 	mul.w	r5, r0, r5
 800026e:	42a5      	cmp	r5, r4
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x90>
 8000272:	eb1c 0404 	adds.w	r4, ip, r4
 8000276:	f100 32ff 	add.w	r2, r0, #4294967295
 800027a:	f080 8107 	bcs.w	800048c <__udivmoddi4+0x294>
 800027e:	42a5      	cmp	r5, r4
 8000280:	f240 8104 	bls.w	800048c <__udivmoddi4+0x294>
 8000284:	4464      	add	r4, ip
 8000286:	3802      	subs	r0, #2
 8000288:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800028c:	1b64      	subs	r4, r4, r5
 800028e:	2100      	movs	r1, #0
 8000290:	b11e      	cbz	r6, 800029a <__udivmoddi4+0xa2>
 8000292:	40dc      	lsrs	r4, r3
 8000294:	2300      	movs	r3, #0
 8000296:	e9c6 4300 	strd	r4, r3, [r6]
 800029a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800029e:	428b      	cmp	r3, r1
 80002a0:	d908      	bls.n	80002b4 <__udivmoddi4+0xbc>
 80002a2:	2e00      	cmp	r6, #0
 80002a4:	f000 80ed 	beq.w	8000482 <__udivmoddi4+0x28a>
 80002a8:	2100      	movs	r1, #0
 80002aa:	e9c6 0500 	strd	r0, r5, [r6]
 80002ae:	4608      	mov	r0, r1
 80002b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002b4:	fab3 f183 	clz	r1, r3
 80002b8:	2900      	cmp	r1, #0
 80002ba:	d149      	bne.n	8000350 <__udivmoddi4+0x158>
 80002bc:	42ab      	cmp	r3, r5
 80002be:	d302      	bcc.n	80002c6 <__udivmoddi4+0xce>
 80002c0:	4282      	cmp	r2, r0
 80002c2:	f200 80f8 	bhi.w	80004b6 <__udivmoddi4+0x2be>
 80002c6:	1a84      	subs	r4, r0, r2
 80002c8:	eb65 0203 	sbc.w	r2, r5, r3
 80002cc:	2001      	movs	r0, #1
 80002ce:	4617      	mov	r7, r2
 80002d0:	2e00      	cmp	r6, #0
 80002d2:	d0e2      	beq.n	800029a <__udivmoddi4+0xa2>
 80002d4:	e9c6 4700 	strd	r4, r7, [r6]
 80002d8:	e7df      	b.n	800029a <__udivmoddi4+0xa2>
 80002da:	b902      	cbnz	r2, 80002de <__udivmoddi4+0xe6>
 80002dc:	deff      	udf	#255	; 0xff
 80002de:	fab2 f382 	clz	r3, r2
 80002e2:	2b00      	cmp	r3, #0
 80002e4:	f040 8090 	bne.w	8000408 <__udivmoddi4+0x210>
 80002e8:	1a8a      	subs	r2, r1, r2
 80002ea:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002ee:	fa1f fe8c 	uxth.w	lr, ip
 80002f2:	2101      	movs	r1, #1
 80002f4:	fbb2 f5f7 	udiv	r5, r2, r7
 80002f8:	fb07 2015 	mls	r0, r7, r5, r2
 80002fc:	0c22      	lsrs	r2, r4, #16
 80002fe:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000302:	fb0e f005 	mul.w	r0, lr, r5
 8000306:	4290      	cmp	r0, r2
 8000308:	d908      	bls.n	800031c <__udivmoddi4+0x124>
 800030a:	eb1c 0202 	adds.w	r2, ip, r2
 800030e:	f105 38ff 	add.w	r8, r5, #4294967295
 8000312:	d202      	bcs.n	800031a <__udivmoddi4+0x122>
 8000314:	4290      	cmp	r0, r2
 8000316:	f200 80cb 	bhi.w	80004b0 <__udivmoddi4+0x2b8>
 800031a:	4645      	mov	r5, r8
 800031c:	1a12      	subs	r2, r2, r0
 800031e:	b2a4      	uxth	r4, r4
 8000320:	fbb2 f0f7 	udiv	r0, r2, r7
 8000324:	fb07 2210 	mls	r2, r7, r0, r2
 8000328:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800032c:	fb0e fe00 	mul.w	lr, lr, r0
 8000330:	45a6      	cmp	lr, r4
 8000332:	d908      	bls.n	8000346 <__udivmoddi4+0x14e>
 8000334:	eb1c 0404 	adds.w	r4, ip, r4
 8000338:	f100 32ff 	add.w	r2, r0, #4294967295
 800033c:	d202      	bcs.n	8000344 <__udivmoddi4+0x14c>
 800033e:	45a6      	cmp	lr, r4
 8000340:	f200 80bb 	bhi.w	80004ba <__udivmoddi4+0x2c2>
 8000344:	4610      	mov	r0, r2
 8000346:	eba4 040e 	sub.w	r4, r4, lr
 800034a:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 800034e:	e79f      	b.n	8000290 <__udivmoddi4+0x98>
 8000350:	f1c1 0720 	rsb	r7, r1, #32
 8000354:	408b      	lsls	r3, r1
 8000356:	fa22 fc07 	lsr.w	ip, r2, r7
 800035a:	ea4c 0c03 	orr.w	ip, ip, r3
 800035e:	fa05 f401 	lsl.w	r4, r5, r1
 8000362:	fa20 f307 	lsr.w	r3, r0, r7
 8000366:	40fd      	lsrs	r5, r7
 8000368:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800036c:	4323      	orrs	r3, r4
 800036e:	fbb5 f8f9 	udiv	r8, r5, r9
 8000372:	fa1f fe8c 	uxth.w	lr, ip
 8000376:	fb09 5518 	mls	r5, r9, r8, r5
 800037a:	0c1c      	lsrs	r4, r3, #16
 800037c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000380:	fb08 f50e 	mul.w	r5, r8, lr
 8000384:	42a5      	cmp	r5, r4
 8000386:	fa02 f201 	lsl.w	r2, r2, r1
 800038a:	fa00 f001 	lsl.w	r0, r0, r1
 800038e:	d90b      	bls.n	80003a8 <__udivmoddi4+0x1b0>
 8000390:	eb1c 0404 	adds.w	r4, ip, r4
 8000394:	f108 3aff 	add.w	sl, r8, #4294967295
 8000398:	f080 8088 	bcs.w	80004ac <__udivmoddi4+0x2b4>
 800039c:	42a5      	cmp	r5, r4
 800039e:	f240 8085 	bls.w	80004ac <__udivmoddi4+0x2b4>
 80003a2:	f1a8 0802 	sub.w	r8, r8, #2
 80003a6:	4464      	add	r4, ip
 80003a8:	1b64      	subs	r4, r4, r5
 80003aa:	b29d      	uxth	r5, r3
 80003ac:	fbb4 f3f9 	udiv	r3, r4, r9
 80003b0:	fb09 4413 	mls	r4, r9, r3, r4
 80003b4:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003b8:	fb03 fe0e 	mul.w	lr, r3, lr
 80003bc:	45a6      	cmp	lr, r4
 80003be:	d908      	bls.n	80003d2 <__udivmoddi4+0x1da>
 80003c0:	eb1c 0404 	adds.w	r4, ip, r4
 80003c4:	f103 35ff 	add.w	r5, r3, #4294967295
 80003c8:	d26c      	bcs.n	80004a4 <__udivmoddi4+0x2ac>
 80003ca:	45a6      	cmp	lr, r4
 80003cc:	d96a      	bls.n	80004a4 <__udivmoddi4+0x2ac>
 80003ce:	3b02      	subs	r3, #2
 80003d0:	4464      	add	r4, ip
 80003d2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80003d6:	fba3 9502 	umull	r9, r5, r3, r2
 80003da:	eba4 040e 	sub.w	r4, r4, lr
 80003de:	42ac      	cmp	r4, r5
 80003e0:	46c8      	mov	r8, r9
 80003e2:	46ae      	mov	lr, r5
 80003e4:	d356      	bcc.n	8000494 <__udivmoddi4+0x29c>
 80003e6:	d053      	beq.n	8000490 <__udivmoddi4+0x298>
 80003e8:	b156      	cbz	r6, 8000400 <__udivmoddi4+0x208>
 80003ea:	ebb0 0208 	subs.w	r2, r0, r8
 80003ee:	eb64 040e 	sbc.w	r4, r4, lr
 80003f2:	fa04 f707 	lsl.w	r7, r4, r7
 80003f6:	40ca      	lsrs	r2, r1
 80003f8:	40cc      	lsrs	r4, r1
 80003fa:	4317      	orrs	r7, r2
 80003fc:	e9c6 7400 	strd	r7, r4, [r6]
 8000400:	4618      	mov	r0, r3
 8000402:	2100      	movs	r1, #0
 8000404:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000408:	f1c3 0120 	rsb	r1, r3, #32
 800040c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000410:	fa20 f201 	lsr.w	r2, r0, r1
 8000414:	fa25 f101 	lsr.w	r1, r5, r1
 8000418:	409d      	lsls	r5, r3
 800041a:	432a      	orrs	r2, r5
 800041c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000420:	fa1f fe8c 	uxth.w	lr, ip
 8000424:	fbb1 f0f7 	udiv	r0, r1, r7
 8000428:	fb07 1510 	mls	r5, r7, r0, r1
 800042c:	0c11      	lsrs	r1, r2, #16
 800042e:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000432:	fb00 f50e 	mul.w	r5, r0, lr
 8000436:	428d      	cmp	r5, r1
 8000438:	fa04 f403 	lsl.w	r4, r4, r3
 800043c:	d908      	bls.n	8000450 <__udivmoddi4+0x258>
 800043e:	eb1c 0101 	adds.w	r1, ip, r1
 8000442:	f100 38ff 	add.w	r8, r0, #4294967295
 8000446:	d22f      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 8000448:	428d      	cmp	r5, r1
 800044a:	d92d      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800044c:	3802      	subs	r0, #2
 800044e:	4461      	add	r1, ip
 8000450:	1b49      	subs	r1, r1, r5
 8000452:	b292      	uxth	r2, r2
 8000454:	fbb1 f5f7 	udiv	r5, r1, r7
 8000458:	fb07 1115 	mls	r1, r7, r5, r1
 800045c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000460:	fb05 f10e 	mul.w	r1, r5, lr
 8000464:	4291      	cmp	r1, r2
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x282>
 8000468:	eb1c 0202 	adds.w	r2, ip, r2
 800046c:	f105 38ff 	add.w	r8, r5, #4294967295
 8000470:	d216      	bcs.n	80004a0 <__udivmoddi4+0x2a8>
 8000472:	4291      	cmp	r1, r2
 8000474:	d914      	bls.n	80004a0 <__udivmoddi4+0x2a8>
 8000476:	3d02      	subs	r5, #2
 8000478:	4462      	add	r2, ip
 800047a:	1a52      	subs	r2, r2, r1
 800047c:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000480:	e738      	b.n	80002f4 <__udivmoddi4+0xfc>
 8000482:	4631      	mov	r1, r6
 8000484:	4630      	mov	r0, r6
 8000486:	e708      	b.n	800029a <__udivmoddi4+0xa2>
 8000488:	4639      	mov	r1, r7
 800048a:	e6e6      	b.n	800025a <__udivmoddi4+0x62>
 800048c:	4610      	mov	r0, r2
 800048e:	e6fb      	b.n	8000288 <__udivmoddi4+0x90>
 8000490:	4548      	cmp	r0, r9
 8000492:	d2a9      	bcs.n	80003e8 <__udivmoddi4+0x1f0>
 8000494:	ebb9 0802 	subs.w	r8, r9, r2
 8000498:	eb65 0e0c 	sbc.w	lr, r5, ip
 800049c:	3b01      	subs	r3, #1
 800049e:	e7a3      	b.n	80003e8 <__udivmoddi4+0x1f0>
 80004a0:	4645      	mov	r5, r8
 80004a2:	e7ea      	b.n	800047a <__udivmoddi4+0x282>
 80004a4:	462b      	mov	r3, r5
 80004a6:	e794      	b.n	80003d2 <__udivmoddi4+0x1da>
 80004a8:	4640      	mov	r0, r8
 80004aa:	e7d1      	b.n	8000450 <__udivmoddi4+0x258>
 80004ac:	46d0      	mov	r8, sl
 80004ae:	e77b      	b.n	80003a8 <__udivmoddi4+0x1b0>
 80004b0:	3d02      	subs	r5, #2
 80004b2:	4462      	add	r2, ip
 80004b4:	e732      	b.n	800031c <__udivmoddi4+0x124>
 80004b6:	4608      	mov	r0, r1
 80004b8:	e70a      	b.n	80002d0 <__udivmoddi4+0xd8>
 80004ba:	4464      	add	r4, ip
 80004bc:	3802      	subs	r0, #2
 80004be:	e742      	b.n	8000346 <__udivmoddi4+0x14e>

080004c0 <__aeabi_idiv0>:
 80004c0:	4770      	bx	lr
 80004c2:	bf00      	nop

080004c4 <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 80004c4:	b580      	push	{r7, lr}
 80004c6:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 80004c8:	4b18      	ldr	r3, [pc, #96]	; (800052c <MX_CAN1_Init+0x68>)
 80004ca:	4a19      	ldr	r2, [pc, #100]	; (8000530 <MX_CAN1_Init+0x6c>)
 80004cc:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 8;
 80004ce:	4b17      	ldr	r3, [pc, #92]	; (800052c <MX_CAN1_Init+0x68>)
 80004d0:	2208      	movs	r2, #8
 80004d2:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_LOOPBACK;
 80004d4:	4b15      	ldr	r3, [pc, #84]	; (800052c <MX_CAN1_Init+0x68>)
 80004d6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80004da:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 80004dc:	4b13      	ldr	r3, [pc, #76]	; (800052c <MX_CAN1_Init+0x68>)
 80004de:	2200      	movs	r2, #0
 80004e0:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_15TQ;
 80004e2:	4b12      	ldr	r3, [pc, #72]	; (800052c <MX_CAN1_Init+0x68>)
 80004e4:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 80004e8:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_5TQ;
 80004ea:	4b10      	ldr	r3, [pc, #64]	; (800052c <MX_CAN1_Init+0x68>)
 80004ec:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 80004f0:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 80004f2:	4b0e      	ldr	r3, [pc, #56]	; (800052c <MX_CAN1_Init+0x68>)
 80004f4:	2200      	movs	r2, #0
 80004f6:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 80004f8:	4b0c      	ldr	r3, [pc, #48]	; (800052c <MX_CAN1_Init+0x68>)
 80004fa:	2200      	movs	r2, #0
 80004fc:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 80004fe:	4b0b      	ldr	r3, [pc, #44]	; (800052c <MX_CAN1_Init+0x68>)
 8000500:	2200      	movs	r2, #0
 8000502:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = ENABLE;
 8000504:	4b09      	ldr	r3, [pc, #36]	; (800052c <MX_CAN1_Init+0x68>)
 8000506:	2201      	movs	r2, #1
 8000508:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 800050a:	4b08      	ldr	r3, [pc, #32]	; (800052c <MX_CAN1_Init+0x68>)
 800050c:	2200      	movs	r2, #0
 800050e:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8000510:	4b06      	ldr	r3, [pc, #24]	; (800052c <MX_CAN1_Init+0x68>)
 8000512:	2200      	movs	r2, #0
 8000514:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8000516:	4805      	ldr	r0, [pc, #20]	; (800052c <MX_CAN1_Init+0x68>)
 8000518:	f000 fd10 	bl	8000f3c <HAL_CAN_Init>
 800051c:	4603      	mov	r3, r0
 800051e:	2b00      	cmp	r3, #0
 8000520:	d001      	beq.n	8000526 <MX_CAN1_Init+0x62>
  {
    Error_Handler();
 8000522:	f000 fb23 	bl	8000b6c <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8000526:	bf00      	nop
 8000528:	bd80      	pop	{r7, pc}
 800052a:	bf00      	nop
 800052c:	20000098 	.word	0x20000098
 8000530:	40006400 	.word	0x40006400

08000534 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8000534:	b580      	push	{r7, lr}
 8000536:	b08a      	sub	sp, #40	; 0x28
 8000538:	af00      	add	r7, sp, #0
 800053a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800053c:	f107 0314 	add.w	r3, r7, #20
 8000540:	2200      	movs	r2, #0
 8000542:	601a      	str	r2, [r3, #0]
 8000544:	605a      	str	r2, [r3, #4]
 8000546:	609a      	str	r2, [r3, #8]
 8000548:	60da      	str	r2, [r3, #12]
 800054a:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	4a19      	ldr	r2, [pc, #100]	; (80005b8 <HAL_CAN_MspInit+0x84>)
 8000552:	4293      	cmp	r3, r2
 8000554:	d12b      	bne.n	80005ae <HAL_CAN_MspInit+0x7a>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8000556:	2300      	movs	r3, #0
 8000558:	613b      	str	r3, [r7, #16]
 800055a:	4b18      	ldr	r3, [pc, #96]	; (80005bc <HAL_CAN_MspInit+0x88>)
 800055c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800055e:	4a17      	ldr	r2, [pc, #92]	; (80005bc <HAL_CAN_MspInit+0x88>)
 8000560:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8000564:	6413      	str	r3, [r2, #64]	; 0x40
 8000566:	4b15      	ldr	r3, [pc, #84]	; (80005bc <HAL_CAN_MspInit+0x88>)
 8000568:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800056a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800056e:	613b      	str	r3, [r7, #16]
 8000570:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000572:	2300      	movs	r3, #0
 8000574:	60fb      	str	r3, [r7, #12]
 8000576:	4b11      	ldr	r3, [pc, #68]	; (80005bc <HAL_CAN_MspInit+0x88>)
 8000578:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800057a:	4a10      	ldr	r2, [pc, #64]	; (80005bc <HAL_CAN_MspInit+0x88>)
 800057c:	f043 0308 	orr.w	r3, r3, #8
 8000580:	6313      	str	r3, [r2, #48]	; 0x30
 8000582:	4b0e      	ldr	r3, [pc, #56]	; (80005bc <HAL_CAN_MspInit+0x88>)
 8000584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000586:	f003 0308 	and.w	r3, r3, #8
 800058a:	60fb      	str	r3, [r7, #12]
 800058c:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PD0     ------> CAN1_RX
    PD1     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800058e:	2303      	movs	r3, #3
 8000590:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000592:	2302      	movs	r3, #2
 8000594:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000596:	2300      	movs	r3, #0
 8000598:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800059a:	2303      	movs	r3, #3
 800059c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 800059e:	2309      	movs	r3, #9
 80005a0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80005a2:	f107 0314 	add.w	r3, r7, #20
 80005a6:	4619      	mov	r1, r3
 80005a8:	4805      	ldr	r0, [pc, #20]	; (80005c0 <HAL_CAN_MspInit+0x8c>)
 80005aa:	f001 f80d 	bl	80015c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80005ae:	bf00      	nop
 80005b0:	3728      	adds	r7, #40	; 0x28
 80005b2:	46bd      	mov	sp, r7
 80005b4:	bd80      	pop	{r7, pc}
 80005b6:	bf00      	nop
 80005b8:	40006400 	.word	0x40006400
 80005bc:	40023800 	.word	0x40023800
 80005c0:	40020c00 	.word	0x40020c00

080005c4 <MX_GPIO_Init>:
        * EXTI
     PC3   ------> I2S2_SD
     PB10   ------> I2S2_CK
*/
void MX_GPIO_Init(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b08c      	sub	sp, #48	; 0x30
 80005c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ca:	f107 031c 	add.w	r3, r7, #28
 80005ce:	2200      	movs	r2, #0
 80005d0:	601a      	str	r2, [r3, #0]
 80005d2:	605a      	str	r2, [r3, #4]
 80005d4:	609a      	str	r2, [r3, #8]
 80005d6:	60da      	str	r2, [r3, #12]
 80005d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80005da:	2300      	movs	r3, #0
 80005dc:	61bb      	str	r3, [r7, #24]
 80005de:	4b72      	ldr	r3, [pc, #456]	; (80007a8 <MX_GPIO_Init+0x1e4>)
 80005e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e2:	4a71      	ldr	r2, [pc, #452]	; (80007a8 <MX_GPIO_Init+0x1e4>)
 80005e4:	f043 0310 	orr.w	r3, r3, #16
 80005e8:	6313      	str	r3, [r2, #48]	; 0x30
 80005ea:	4b6f      	ldr	r3, [pc, #444]	; (80007a8 <MX_GPIO_Init+0x1e4>)
 80005ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ee:	f003 0310 	and.w	r3, r3, #16
 80005f2:	61bb      	str	r3, [r7, #24]
 80005f4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005f6:	2300      	movs	r3, #0
 80005f8:	617b      	str	r3, [r7, #20]
 80005fa:	4b6b      	ldr	r3, [pc, #428]	; (80007a8 <MX_GPIO_Init+0x1e4>)
 80005fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005fe:	4a6a      	ldr	r2, [pc, #424]	; (80007a8 <MX_GPIO_Init+0x1e4>)
 8000600:	f043 0304 	orr.w	r3, r3, #4
 8000604:	6313      	str	r3, [r2, #48]	; 0x30
 8000606:	4b68      	ldr	r3, [pc, #416]	; (80007a8 <MX_GPIO_Init+0x1e4>)
 8000608:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800060a:	f003 0304 	and.w	r3, r3, #4
 800060e:	617b      	str	r3, [r7, #20]
 8000610:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000612:	2300      	movs	r3, #0
 8000614:	613b      	str	r3, [r7, #16]
 8000616:	4b64      	ldr	r3, [pc, #400]	; (80007a8 <MX_GPIO_Init+0x1e4>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800061a:	4a63      	ldr	r2, [pc, #396]	; (80007a8 <MX_GPIO_Init+0x1e4>)
 800061c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000620:	6313      	str	r3, [r2, #48]	; 0x30
 8000622:	4b61      	ldr	r3, [pc, #388]	; (80007a8 <MX_GPIO_Init+0x1e4>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000626:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800062a:	613b      	str	r3, [r7, #16]
 800062c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800062e:	2300      	movs	r3, #0
 8000630:	60fb      	str	r3, [r7, #12]
 8000632:	4b5d      	ldr	r3, [pc, #372]	; (80007a8 <MX_GPIO_Init+0x1e4>)
 8000634:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000636:	4a5c      	ldr	r2, [pc, #368]	; (80007a8 <MX_GPIO_Init+0x1e4>)
 8000638:	f043 0301 	orr.w	r3, r3, #1
 800063c:	6313      	str	r3, [r2, #48]	; 0x30
 800063e:	4b5a      	ldr	r3, [pc, #360]	; (80007a8 <MX_GPIO_Init+0x1e4>)
 8000640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000642:	f003 0301 	and.w	r3, r3, #1
 8000646:	60fb      	str	r3, [r7, #12]
 8000648:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800064a:	2300      	movs	r3, #0
 800064c:	60bb      	str	r3, [r7, #8]
 800064e:	4b56      	ldr	r3, [pc, #344]	; (80007a8 <MX_GPIO_Init+0x1e4>)
 8000650:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000652:	4a55      	ldr	r2, [pc, #340]	; (80007a8 <MX_GPIO_Init+0x1e4>)
 8000654:	f043 0302 	orr.w	r3, r3, #2
 8000658:	6313      	str	r3, [r2, #48]	; 0x30
 800065a:	4b53      	ldr	r3, [pc, #332]	; (80007a8 <MX_GPIO_Init+0x1e4>)
 800065c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800065e:	f003 0302 	and.w	r3, r3, #2
 8000662:	60bb      	str	r3, [r7, #8]
 8000664:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000666:	2300      	movs	r3, #0
 8000668:	607b      	str	r3, [r7, #4]
 800066a:	4b4f      	ldr	r3, [pc, #316]	; (80007a8 <MX_GPIO_Init+0x1e4>)
 800066c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800066e:	4a4e      	ldr	r2, [pc, #312]	; (80007a8 <MX_GPIO_Init+0x1e4>)
 8000670:	f043 0308 	orr.w	r3, r3, #8
 8000674:	6313      	str	r3, [r2, #48]	; 0x30
 8000676:	4b4c      	ldr	r3, [pc, #304]	; (80007a8 <MX_GPIO_Init+0x1e4>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800067a:	f003 0308 	and.w	r3, r3, #8
 800067e:	607b      	str	r3, [r7, #4]
 8000680:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 8000682:	2200      	movs	r2, #0
 8000684:	2108      	movs	r1, #8
 8000686:	4849      	ldr	r0, [pc, #292]	; (80007ac <MX_GPIO_Init+0x1e8>)
 8000688:	f001 f93a 	bl	8001900 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 800068c:	2201      	movs	r2, #1
 800068e:	2101      	movs	r1, #1
 8000690:	4847      	ldr	r0, [pc, #284]	; (80007b0 <MX_GPIO_Init+0x1ec>)
 8000692:	f001 f935 	bl	8001900 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000696:	2200      	movs	r2, #0
 8000698:	f24f 0110 	movw	r1, #61456	; 0xf010
 800069c:	4845      	ldr	r0, [pc, #276]	; (80007b4 <MX_GPIO_Init+0x1f0>)
 800069e:	f001 f92f 	bl	8001900 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80006a2:	2308      	movs	r3, #8
 80006a4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006a6:	2301      	movs	r3, #1
 80006a8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006aa:	2300      	movs	r3, #0
 80006ac:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ae:	2300      	movs	r3, #0
 80006b0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80006b2:	f107 031c 	add.w	r3, r7, #28
 80006b6:	4619      	mov	r1, r3
 80006b8:	483c      	ldr	r0, [pc, #240]	; (80007ac <MX_GPIO_Init+0x1e8>)
 80006ba:	f000 ff85 	bl	80015c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80006be:	2301      	movs	r3, #1
 80006c0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c2:	2301      	movs	r3, #1
 80006c4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c6:	2300      	movs	r3, #0
 80006c8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ca:	2300      	movs	r3, #0
 80006cc:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80006ce:	f107 031c 	add.w	r3, r7, #28
 80006d2:	4619      	mov	r1, r3
 80006d4:	4836      	ldr	r0, [pc, #216]	; (80007b0 <MX_GPIO_Init+0x1ec>)
 80006d6:	f000 ff77 	bl	80015c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 80006da:	2308      	movs	r3, #8
 80006dc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80006de:	2302      	movs	r3, #2
 80006e0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006e2:	2300      	movs	r3, #0
 80006e4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006e6:	2300      	movs	r3, #0
 80006e8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80006ea:	2305      	movs	r3, #5
 80006ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 80006ee:	f107 031c 	add.w	r3, r7, #28
 80006f2:	4619      	mov	r1, r3
 80006f4:	482e      	ldr	r0, [pc, #184]	; (80007b0 <MX_GPIO_Init+0x1ec>)
 80006f6:	f000 ff67 	bl	80015c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80006fa:	2301      	movs	r3, #1
 80006fc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80006fe:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000702:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000704:	2300      	movs	r3, #0
 8000706:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000708:	f107 031c 	add.w	r3, r7, #28
 800070c:	4619      	mov	r1, r3
 800070e:	482a      	ldr	r0, [pc, #168]	; (80007b8 <MX_GPIO_Init+0x1f4>)
 8000710:	f000 ff5a 	bl	80015c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000714:	2304      	movs	r3, #4
 8000716:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000718:	2300      	movs	r3, #0
 800071a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800071c:	2300      	movs	r3, #0
 800071e:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000720:	f107 031c 	add.w	r3, r7, #28
 8000724:	4619      	mov	r1, r3
 8000726:	4825      	ldr	r0, [pc, #148]	; (80007bc <MX_GPIO_Init+0x1f8>)
 8000728:	f000 ff4e 	bl	80015c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 800072c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000730:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000732:	2302      	movs	r3, #2
 8000734:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000736:	2300      	movs	r3, #0
 8000738:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800073a:	2300      	movs	r3, #0
 800073c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800073e:	2305      	movs	r3, #5
 8000740:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000742:	f107 031c 	add.w	r3, r7, #28
 8000746:	4619      	mov	r1, r3
 8000748:	481c      	ldr	r0, [pc, #112]	; (80007bc <MX_GPIO_Init+0x1f8>)
 800074a:	f000 ff3d 	bl	80015c8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin PDPin
                           PDPin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 800074e:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000752:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000754:	2301      	movs	r3, #1
 8000756:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000758:	2300      	movs	r3, #0
 800075a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800075c:	2300      	movs	r3, #0
 800075e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000760:	f107 031c 	add.w	r3, r7, #28
 8000764:	4619      	mov	r1, r3
 8000766:	4813      	ldr	r0, [pc, #76]	; (80007b4 <MX_GPIO_Init+0x1f0>)
 8000768:	f000 ff2e 	bl	80015c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800076c:	2320      	movs	r3, #32
 800076e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000770:	2300      	movs	r3, #0
 8000772:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000774:	2300      	movs	r3, #0
 8000776:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000778:	f107 031c 	add.w	r3, r7, #28
 800077c:	4619      	mov	r1, r3
 800077e:	480d      	ldr	r0, [pc, #52]	; (80007b4 <MX_GPIO_Init+0x1f0>)
 8000780:	f000 ff22 	bl	80015c8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000784:	2302      	movs	r3, #2
 8000786:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000788:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 800078c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800078e:	2300      	movs	r3, #0
 8000790:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 8000792:	f107 031c 	add.w	r3, r7, #28
 8000796:	4619      	mov	r1, r3
 8000798:	4804      	ldr	r0, [pc, #16]	; (80007ac <MX_GPIO_Init+0x1e8>)
 800079a:	f000 ff15 	bl	80015c8 <HAL_GPIO_Init>

}
 800079e:	bf00      	nop
 80007a0:	3730      	adds	r7, #48	; 0x30
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	40023800 	.word	0x40023800
 80007ac:	40021000 	.word	0x40021000
 80007b0:	40020800 	.word	0x40020800
 80007b4:	40020c00 	.word	0x40020c00
 80007b8:	40020000 	.word	0x40020000
 80007bc:	40020400 	.word	0x40020400

080007c0 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80007c0:	b580      	push	{r7, lr}
 80007c2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80007c4:	4b12      	ldr	r3, [pc, #72]	; (8000810 <MX_I2C1_Init+0x50>)
 80007c6:	4a13      	ldr	r2, [pc, #76]	; (8000814 <MX_I2C1_Init+0x54>)
 80007c8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80007ca:	4b11      	ldr	r3, [pc, #68]	; (8000810 <MX_I2C1_Init+0x50>)
 80007cc:	4a12      	ldr	r2, [pc, #72]	; (8000818 <MX_I2C1_Init+0x58>)
 80007ce:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80007d0:	4b0f      	ldr	r3, [pc, #60]	; (8000810 <MX_I2C1_Init+0x50>)
 80007d2:	2200      	movs	r2, #0
 80007d4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80007d6:	4b0e      	ldr	r3, [pc, #56]	; (8000810 <MX_I2C1_Init+0x50>)
 80007d8:	2200      	movs	r2, #0
 80007da:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80007dc:	4b0c      	ldr	r3, [pc, #48]	; (8000810 <MX_I2C1_Init+0x50>)
 80007de:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80007e2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80007e4:	4b0a      	ldr	r3, [pc, #40]	; (8000810 <MX_I2C1_Init+0x50>)
 80007e6:	2200      	movs	r2, #0
 80007e8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80007ea:	4b09      	ldr	r3, [pc, #36]	; (8000810 <MX_I2C1_Init+0x50>)
 80007ec:	2200      	movs	r2, #0
 80007ee:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80007f0:	4b07      	ldr	r3, [pc, #28]	; (8000810 <MX_I2C1_Init+0x50>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80007f6:	4b06      	ldr	r3, [pc, #24]	; (8000810 <MX_I2C1_Init+0x50>)
 80007f8:	2200      	movs	r2, #0
 80007fa:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80007fc:	4804      	ldr	r0, [pc, #16]	; (8000810 <MX_I2C1_Init+0x50>)
 80007fe:	f003 f9b3 	bl	8003b68 <HAL_I2C_Init>
 8000802:	4603      	mov	r3, r0
 8000804:	2b00      	cmp	r3, #0
 8000806:	d001      	beq.n	800080c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000808:	f000 f9b0 	bl	8000b6c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800080c:	bf00      	nop
 800080e:	bd80      	pop	{r7, pc}
 8000810:	200000c0 	.word	0x200000c0
 8000814:	40005400 	.word	0x40005400
 8000818:	000186a0 	.word	0x000186a0

0800081c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b08a      	sub	sp, #40	; 0x28
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000824:	f107 0314 	add.w	r3, r7, #20
 8000828:	2200      	movs	r2, #0
 800082a:	601a      	str	r2, [r3, #0]
 800082c:	605a      	str	r2, [r3, #4]
 800082e:	609a      	str	r2, [r3, #8]
 8000830:	60da      	str	r2, [r3, #12]
 8000832:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	681b      	ldr	r3, [r3, #0]
 8000838:	4a19      	ldr	r2, [pc, #100]	; (80008a0 <HAL_I2C_MspInit+0x84>)
 800083a:	4293      	cmp	r3, r2
 800083c:	d12c      	bne.n	8000898 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800083e:	2300      	movs	r3, #0
 8000840:	613b      	str	r3, [r7, #16]
 8000842:	4b18      	ldr	r3, [pc, #96]	; (80008a4 <HAL_I2C_MspInit+0x88>)
 8000844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000846:	4a17      	ldr	r2, [pc, #92]	; (80008a4 <HAL_I2C_MspInit+0x88>)
 8000848:	f043 0302 	orr.w	r3, r3, #2
 800084c:	6313      	str	r3, [r2, #48]	; 0x30
 800084e:	4b15      	ldr	r3, [pc, #84]	; (80008a4 <HAL_I2C_MspInit+0x88>)
 8000850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000852:	f003 0302 	and.w	r3, r3, #2
 8000856:	613b      	str	r3, [r7, #16]
 8000858:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800085a:	f44f 7310 	mov.w	r3, #576	; 0x240
 800085e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000860:	2312      	movs	r3, #18
 8000862:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000864:	2301      	movs	r3, #1
 8000866:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000868:	2300      	movs	r3, #0
 800086a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800086c:	2304      	movs	r3, #4
 800086e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000870:	f107 0314 	add.w	r3, r7, #20
 8000874:	4619      	mov	r1, r3
 8000876:	480c      	ldr	r0, [pc, #48]	; (80008a8 <HAL_I2C_MspInit+0x8c>)
 8000878:	f000 fea6 	bl	80015c8 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800087c:	2300      	movs	r3, #0
 800087e:	60fb      	str	r3, [r7, #12]
 8000880:	4b08      	ldr	r3, [pc, #32]	; (80008a4 <HAL_I2C_MspInit+0x88>)
 8000882:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000884:	4a07      	ldr	r2, [pc, #28]	; (80008a4 <HAL_I2C_MspInit+0x88>)
 8000886:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800088a:	6413      	str	r3, [r2, #64]	; 0x40
 800088c:	4b05      	ldr	r3, [pc, #20]	; (80008a4 <HAL_I2C_MspInit+0x88>)
 800088e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000890:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000894:	60fb      	str	r3, [r7, #12]
 8000896:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000898:	bf00      	nop
 800089a:	3728      	adds	r7, #40	; 0x28
 800089c:	46bd      	mov	sp, r7
 800089e:	bd80      	pop	{r7, pc}
 80008a0:	40005400 	.word	0x40005400
 80008a4:	40023800 	.word	0x40023800
 80008a8:	40020400 	.word	0x40020400

080008ac <MX_I2S3_Init>:

I2S_HandleTypeDef hi2s3;

/* I2S3 init function */
void MX_I2S3_Init(void)
{
 80008ac:	b580      	push	{r7, lr}
 80008ae:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 80008b0:	4b13      	ldr	r3, [pc, #76]	; (8000900 <MX_I2S3_Init+0x54>)
 80008b2:	4a14      	ldr	r2, [pc, #80]	; (8000904 <MX_I2S3_Init+0x58>)
 80008b4:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 80008b6:	4b12      	ldr	r3, [pc, #72]	; (8000900 <MX_I2S3_Init+0x54>)
 80008b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008bc:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 80008be:	4b10      	ldr	r3, [pc, #64]	; (8000900 <MX_I2S3_Init+0x54>)
 80008c0:	2200      	movs	r2, #0
 80008c2:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 80008c4:	4b0e      	ldr	r3, [pc, #56]	; (8000900 <MX_I2S3_Init+0x54>)
 80008c6:	2200      	movs	r2, #0
 80008c8:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 80008ca:	4b0d      	ldr	r3, [pc, #52]	; (8000900 <MX_I2S3_Init+0x54>)
 80008cc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80008d0:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 80008d2:	4b0b      	ldr	r3, [pc, #44]	; (8000900 <MX_I2S3_Init+0x54>)
 80008d4:	4a0c      	ldr	r2, [pc, #48]	; (8000908 <MX_I2S3_Init+0x5c>)
 80008d6:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 80008d8:	4b09      	ldr	r3, [pc, #36]	; (8000900 <MX_I2S3_Init+0x54>)
 80008da:	2200      	movs	r2, #0
 80008dc:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 80008de:	4b08      	ldr	r3, [pc, #32]	; (8000900 <MX_I2S3_Init+0x54>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 80008e4:	4b06      	ldr	r3, [pc, #24]	; (8000900 <MX_I2S3_Init+0x54>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 80008ea:	4805      	ldr	r0, [pc, #20]	; (8000900 <MX_I2S3_Init+0x54>)
 80008ec:	f003 fa80 	bl	8003df0 <HAL_I2S_Init>
 80008f0:	4603      	mov	r3, r0
 80008f2:	2b00      	cmp	r3, #0
 80008f4:	d001      	beq.n	80008fa <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 80008f6:	f000 f939 	bl	8000b6c <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 80008fa:	bf00      	nop
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	20000114 	.word	0x20000114
 8000904:	40003c00 	.word	0x40003c00
 8000908:	00017700 	.word	0x00017700

0800090c <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b08e      	sub	sp, #56	; 0x38
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000914:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000918:	2200      	movs	r2, #0
 800091a:	601a      	str	r2, [r3, #0]
 800091c:	605a      	str	r2, [r3, #4]
 800091e:	609a      	str	r2, [r3, #8]
 8000920:	60da      	str	r2, [r3, #12]
 8000922:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000924:	f107 0314 	add.w	r3, r7, #20
 8000928:	2200      	movs	r2, #0
 800092a:	601a      	str	r2, [r3, #0]
 800092c:	605a      	str	r2, [r3, #4]
 800092e:	609a      	str	r2, [r3, #8]
 8000930:	60da      	str	r2, [r3, #12]
  if(i2sHandle->Instance==SPI3)
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	4a31      	ldr	r2, [pc, #196]	; (80009fc <HAL_I2S_MspInit+0xf0>)
 8000938:	4293      	cmp	r3, r2
 800093a:	d15a      	bne.n	80009f2 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 800093c:	2301      	movs	r3, #1
 800093e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000940:	23c0      	movs	r3, #192	; 0xc0
 8000942:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000944:	2302      	movs	r3, #2
 8000946:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000948:	f107 0314 	add.w	r3, r7, #20
 800094c:	4618      	mov	r0, r3
 800094e:	f004 fb73 	bl	8005038 <HAL_RCCEx_PeriphCLKConfig>
 8000952:	4603      	mov	r3, r0
 8000954:	2b00      	cmp	r3, #0
 8000956:	d001      	beq.n	800095c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000958:	f000 f908 	bl	8000b6c <Error_Handler>
    }

    /* I2S3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 800095c:	2300      	movs	r3, #0
 800095e:	613b      	str	r3, [r7, #16]
 8000960:	4b27      	ldr	r3, [pc, #156]	; (8000a00 <HAL_I2S_MspInit+0xf4>)
 8000962:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000964:	4a26      	ldr	r2, [pc, #152]	; (8000a00 <HAL_I2S_MspInit+0xf4>)
 8000966:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800096a:	6413      	str	r3, [r2, #64]	; 0x40
 800096c:	4b24      	ldr	r3, [pc, #144]	; (8000a00 <HAL_I2S_MspInit+0xf4>)
 800096e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000970:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000974:	613b      	str	r3, [r7, #16]
 8000976:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000978:	2300      	movs	r3, #0
 800097a:	60fb      	str	r3, [r7, #12]
 800097c:	4b20      	ldr	r3, [pc, #128]	; (8000a00 <HAL_I2S_MspInit+0xf4>)
 800097e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000980:	4a1f      	ldr	r2, [pc, #124]	; (8000a00 <HAL_I2S_MspInit+0xf4>)
 8000982:	f043 0301 	orr.w	r3, r3, #1
 8000986:	6313      	str	r3, [r2, #48]	; 0x30
 8000988:	4b1d      	ldr	r3, [pc, #116]	; (8000a00 <HAL_I2S_MspInit+0xf4>)
 800098a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800098c:	f003 0301 	and.w	r3, r3, #1
 8000990:	60fb      	str	r3, [r7, #12]
 8000992:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000994:	2300      	movs	r3, #0
 8000996:	60bb      	str	r3, [r7, #8]
 8000998:	4b19      	ldr	r3, [pc, #100]	; (8000a00 <HAL_I2S_MspInit+0xf4>)
 800099a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800099c:	4a18      	ldr	r2, [pc, #96]	; (8000a00 <HAL_I2S_MspInit+0xf4>)
 800099e:	f043 0304 	orr.w	r3, r3, #4
 80009a2:	6313      	str	r3, [r2, #48]	; 0x30
 80009a4:	4b16      	ldr	r3, [pc, #88]	; (8000a00 <HAL_I2S_MspInit+0xf4>)
 80009a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80009a8:	f003 0304 	and.w	r3, r3, #4
 80009ac:	60bb      	str	r3, [r7, #8]
 80009ae:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 80009b0:	2310      	movs	r3, #16
 80009b2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009b4:	2302      	movs	r3, #2
 80009b6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009b8:	2300      	movs	r3, #0
 80009ba:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009bc:	2300      	movs	r3, #0
 80009be:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009c0:	2306      	movs	r3, #6
 80009c2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 80009c4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009c8:	4619      	mov	r1, r3
 80009ca:	480e      	ldr	r0, [pc, #56]	; (8000a04 <HAL_I2S_MspInit+0xf8>)
 80009cc:	f000 fdfc 	bl	80015c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80009d0:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 80009d4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80009d6:	2302      	movs	r3, #2
 80009d8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80009da:	2300      	movs	r3, #0
 80009dc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80009de:	2300      	movs	r3, #0
 80009e0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80009e2:	2306      	movs	r3, #6
 80009e4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80009e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009ea:	4619      	mov	r1, r3
 80009ec:	4806      	ldr	r0, [pc, #24]	; (8000a08 <HAL_I2S_MspInit+0xfc>)
 80009ee:	f000 fdeb 	bl	80015c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 80009f2:	bf00      	nop
 80009f4:	3738      	adds	r7, #56	; 0x38
 80009f6:	46bd      	mov	sp, r7
 80009f8:	bd80      	pop	{r7, pc}
 80009fa:	bf00      	nop
 80009fc:	40003c00 	.word	0x40003c00
 8000a00:	40023800 	.word	0x40023800
 8000a04:	40020000 	.word	0x40020000
 8000a08:	40020800 	.word	0x40020800

08000a0c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b08a      	sub	sp, #40	; 0x28
 8000a10:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a12:	f000 f9fd 	bl	8000e10 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a16:	f000 f83f 	bl	8000a98 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a1a:	f7ff fdd3 	bl	80005c4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8000a1e:	f7ff fecf 	bl	80007c0 <MX_I2C1_Init>
  MX_I2S3_Init();
 8000a22:	f7ff ff43 	bl	80008ac <MX_I2S3_Init>
  MX_SPI1_Init();
 8000a26:	f000 f8a7 	bl	8000b78 <MX_SPI1_Init>
  MX_USB_HOST_Init();
 8000a2a:	f007 fecd 	bl	80087c8 <MX_USB_HOST_Init>
  MX_CAN1_Init();
 8000a2e:	f7ff fd49 	bl	80004c4 <MX_CAN1_Init>
  /* USER CODE BEGIN 2 */
  CAN_TxHeaderTypeDef can_tx_header;
  can_tx_header.IDE   = CAN_ID_STD;
 8000a32:	2300      	movs	r3, #0
 8000a34:	617b      	str	r3, [r7, #20]
  can_tx_header.StdId = 0x65D;
 8000a36:	f240 635d 	movw	r3, #1629	; 0x65d
 8000a3a:	60fb      	str	r3, [r7, #12]
  can_tx_header.RTR   = CAN_RTR_DATA;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	61bb      	str	r3, [r7, #24]
  can_tx_header.DLC   = 5;
 8000a40:	2305      	movs	r3, #5
 8000a42:	61fb      	str	r3, [r7, #28]

  uint8_t can_message[5] = {'H', 'E', 'L', 'L', 'o'};
 8000a44:	4a12      	ldr	r2, [pc, #72]	; (8000a90 <main+0x84>)
 8000a46:	1d3b      	adds	r3, r7, #4
 8000a48:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000a4c:	6018      	str	r0, [r3, #0]
 8000a4e:	3304      	adds	r3, #4
 8000a50:	7019      	strb	r1, [r3, #0]

  uint32_t can_tx_mailbox;

  HAL_CAN_Start(&hcan1);
 8000a52:	4810      	ldr	r0, [pc, #64]	; (8000a94 <main+0x88>)
 8000a54:	f000 fb6d 	bl	8001132 <HAL_CAN_Start>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 8000a58:	f007 fedc 	bl	8008814 <MX_USB_HOST_Process>

    /* USER CODE BEGIN 3 */
    if (HAL_CAN_AddTxMessage(&hcan1, &can_tx_header, can_message, &can_tx_mailbox) != HAL_OK)
 8000a5c:	463b      	mov	r3, r7
 8000a5e:	1d3a      	adds	r2, r7, #4
 8000a60:	f107 010c 	add.w	r1, r7, #12
 8000a64:	480b      	ldr	r0, [pc, #44]	; (8000a94 <main+0x88>)
 8000a66:	f000 fba8 	bl	80011ba <HAL_CAN_AddTxMessage>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <main+0x68>
    {
    	Error_Handler();
 8000a70:	f000 f87c 	bl	8000b6c <Error_Handler>
    }
    while (HAL_CAN_IsTxMessagePending(&hcan1, can_tx_mailbox));
 8000a74:	bf00      	nop
 8000a76:	683b      	ldr	r3, [r7, #0]
 8000a78:	4619      	mov	r1, r3
 8000a7a:	4806      	ldr	r0, [pc, #24]	; (8000a94 <main+0x88>)
 8000a7c:	f000 fc6d 	bl	800135a <HAL_CAN_IsTxMessagePending>
 8000a80:	4603      	mov	r3, r0
 8000a82:	2b00      	cmp	r3, #0
 8000a84:	d1f7      	bne.n	8000a76 <main+0x6a>
    uint8_t f_successful = 1;
 8000a86:	2301      	movs	r3, #1
 8000a88:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  {
 8000a8c:	e7e4      	b.n	8000a58 <main+0x4c>
 8000a8e:	bf00      	nop
 8000a90:	0800908c 	.word	0x0800908c
 8000a94:	20000098 	.word	0x20000098

08000a98 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000a98:	b580      	push	{r7, lr}
 8000a9a:	b094      	sub	sp, #80	; 0x50
 8000a9c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000a9e:	f107 0320 	add.w	r3, r7, #32
 8000aa2:	2230      	movs	r2, #48	; 0x30
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	4618      	mov	r0, r3
 8000aa8:	f008 fa54 	bl	8008f54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000aac:	f107 030c 	add.w	r3, r7, #12
 8000ab0:	2200      	movs	r2, #0
 8000ab2:	601a      	str	r2, [r3, #0]
 8000ab4:	605a      	str	r2, [r3, #4]
 8000ab6:	609a      	str	r2, [r3, #8]
 8000ab8:	60da      	str	r2, [r3, #12]
 8000aba:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000abc:	2300      	movs	r3, #0
 8000abe:	60bb      	str	r3, [r7, #8]
 8000ac0:	4b28      	ldr	r3, [pc, #160]	; (8000b64 <SystemClock_Config+0xcc>)
 8000ac2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ac4:	4a27      	ldr	r2, [pc, #156]	; (8000b64 <SystemClock_Config+0xcc>)
 8000ac6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000aca:	6413      	str	r3, [r2, #64]	; 0x40
 8000acc:	4b25      	ldr	r3, [pc, #148]	; (8000b64 <SystemClock_Config+0xcc>)
 8000ace:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ad4:	60bb      	str	r3, [r7, #8]
 8000ad6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ad8:	2300      	movs	r3, #0
 8000ada:	607b      	str	r3, [r7, #4]
 8000adc:	4b22      	ldr	r3, [pc, #136]	; (8000b68 <SystemClock_Config+0xd0>)
 8000ade:	681b      	ldr	r3, [r3, #0]
 8000ae0:	4a21      	ldr	r2, [pc, #132]	; (8000b68 <SystemClock_Config+0xd0>)
 8000ae2:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ae6:	6013      	str	r3, [r2, #0]
 8000ae8:	4b1f      	ldr	r3, [pc, #124]	; (8000b68 <SystemClock_Config+0xd0>)
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000af0:	607b      	str	r3, [r7, #4]
 8000af2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000af4:	2301      	movs	r3, #1
 8000af6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000af8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000afc:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000afe:	2302      	movs	r3, #2
 8000b00:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b02:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000b06:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000b08:	2308      	movs	r3, #8
 8000b0a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000b0c:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000b10:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000b12:	2302      	movs	r3, #2
 8000b14:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000b16:	2307      	movs	r3, #7
 8000b18:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b1a:	f107 0320 	add.w	r3, r7, #32
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f003 fe06 	bl	8004730 <HAL_RCC_OscConfig>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000b2a:	f000 f81f 	bl	8000b6c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b2e:	230f      	movs	r3, #15
 8000b30:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000b32:	2302      	movs	r3, #2
 8000b34:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b36:	2300      	movs	r3, #0
 8000b38:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000b3a:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000b3e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000b40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000b44:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000b46:	f107 030c 	add.w	r3, r7, #12
 8000b4a:	2105      	movs	r1, #5
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f004 f867 	bl	8004c20 <HAL_RCC_ClockConfig>
 8000b52:	4603      	mov	r3, r0
 8000b54:	2b00      	cmp	r3, #0
 8000b56:	d001      	beq.n	8000b5c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8000b58:	f000 f808 	bl	8000b6c <Error_Handler>
  }
}
 8000b5c:	bf00      	nop
 8000b5e:	3750      	adds	r7, #80	; 0x50
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	40023800 	.word	0x40023800
 8000b68:	40007000 	.word	0x40007000

08000b6c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b70:	b672      	cpsid	i
}
 8000b72:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000b74:	e7fe      	b.n	8000b74 <Error_Handler+0x8>
	...

08000b78 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000b78:	b580      	push	{r7, lr}
 8000b7a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000b7c:	4b17      	ldr	r3, [pc, #92]	; (8000bdc <MX_SPI1_Init+0x64>)
 8000b7e:	4a18      	ldr	r2, [pc, #96]	; (8000be0 <MX_SPI1_Init+0x68>)
 8000b80:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000b82:	4b16      	ldr	r3, [pc, #88]	; (8000bdc <MX_SPI1_Init+0x64>)
 8000b84:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000b88:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000b8a:	4b14      	ldr	r3, [pc, #80]	; (8000bdc <MX_SPI1_Init+0x64>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000b90:	4b12      	ldr	r3, [pc, #72]	; (8000bdc <MX_SPI1_Init+0x64>)
 8000b92:	2200      	movs	r2, #0
 8000b94:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000b96:	4b11      	ldr	r3, [pc, #68]	; (8000bdc <MX_SPI1_Init+0x64>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000b9c:	4b0f      	ldr	r3, [pc, #60]	; (8000bdc <MX_SPI1_Init+0x64>)
 8000b9e:	2200      	movs	r2, #0
 8000ba0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000ba2:	4b0e      	ldr	r3, [pc, #56]	; (8000bdc <MX_SPI1_Init+0x64>)
 8000ba4:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000ba8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000baa:	4b0c      	ldr	r3, [pc, #48]	; (8000bdc <MX_SPI1_Init+0x64>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000bb0:	4b0a      	ldr	r3, [pc, #40]	; (8000bdc <MX_SPI1_Init+0x64>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000bb6:	4b09      	ldr	r3, [pc, #36]	; (8000bdc <MX_SPI1_Init+0x64>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000bbc:	4b07      	ldr	r3, [pc, #28]	; (8000bdc <MX_SPI1_Init+0x64>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8000bc2:	4b06      	ldr	r3, [pc, #24]	; (8000bdc <MX_SPI1_Init+0x64>)
 8000bc4:	220a      	movs	r2, #10
 8000bc6:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000bc8:	4804      	ldr	r0, [pc, #16]	; (8000bdc <MX_SPI1_Init+0x64>)
 8000bca:	f004 fb77 	bl	80052bc <HAL_SPI_Init>
 8000bce:	4603      	mov	r3, r0
 8000bd0:	2b00      	cmp	r3, #0
 8000bd2:	d001      	beq.n	8000bd8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8000bd4:	f7ff ffca 	bl	8000b6c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000bd8:	bf00      	nop
 8000bda:	bd80      	pop	{r7, pc}
 8000bdc:	2000015c 	.word	0x2000015c
 8000be0:	40013000 	.word	0x40013000

08000be4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000be4:	b580      	push	{r7, lr}
 8000be6:	b08a      	sub	sp, #40	; 0x28
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000bec:	f107 0314 	add.w	r3, r7, #20
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	601a      	str	r2, [r3, #0]
 8000bf4:	605a      	str	r2, [r3, #4]
 8000bf6:	609a      	str	r2, [r3, #8]
 8000bf8:	60da      	str	r2, [r3, #12]
 8000bfa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a19      	ldr	r2, [pc, #100]	; (8000c68 <HAL_SPI_MspInit+0x84>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d12b      	bne.n	8000c5e <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000c06:	2300      	movs	r3, #0
 8000c08:	613b      	str	r3, [r7, #16]
 8000c0a:	4b18      	ldr	r3, [pc, #96]	; (8000c6c <HAL_SPI_MspInit+0x88>)
 8000c0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c0e:	4a17      	ldr	r2, [pc, #92]	; (8000c6c <HAL_SPI_MspInit+0x88>)
 8000c10:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c14:	6453      	str	r3, [r2, #68]	; 0x44
 8000c16:	4b15      	ldr	r3, [pc, #84]	; (8000c6c <HAL_SPI_MspInit+0x88>)
 8000c18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000c1e:	613b      	str	r3, [r7, #16]
 8000c20:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c22:	2300      	movs	r3, #0
 8000c24:	60fb      	str	r3, [r7, #12]
 8000c26:	4b11      	ldr	r3, [pc, #68]	; (8000c6c <HAL_SPI_MspInit+0x88>)
 8000c28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c2a:	4a10      	ldr	r2, [pc, #64]	; (8000c6c <HAL_SPI_MspInit+0x88>)
 8000c2c:	f043 0301 	orr.w	r3, r3, #1
 8000c30:	6313      	str	r3, [r2, #48]	; 0x30
 8000c32:	4b0e      	ldr	r3, [pc, #56]	; (8000c6c <HAL_SPI_MspInit+0x88>)
 8000c34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000c36:	f003 0301 	and.w	r3, r3, #1
 8000c3a:	60fb      	str	r3, [r7, #12]
 8000c3c:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000c3e:	23e0      	movs	r3, #224	; 0xe0
 8000c40:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c42:	2302      	movs	r3, #2
 8000c44:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c46:	2300      	movs	r3, #0
 8000c48:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000c4e:	2305      	movs	r3, #5
 8000c50:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c52:	f107 0314 	add.w	r3, r7, #20
 8000c56:	4619      	mov	r1, r3
 8000c58:	4805      	ldr	r0, [pc, #20]	; (8000c70 <HAL_SPI_MspInit+0x8c>)
 8000c5a:	f000 fcb5 	bl	80015c8 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8000c5e:	bf00      	nop
 8000c60:	3728      	adds	r7, #40	; 0x28
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	40013000 	.word	0x40013000
 8000c6c:	40023800 	.word	0x40023800
 8000c70:	40020000 	.word	0x40020000

08000c74 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	b082      	sub	sp, #8
 8000c78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	607b      	str	r3, [r7, #4]
 8000c7e:	4b10      	ldr	r3, [pc, #64]	; (8000cc0 <HAL_MspInit+0x4c>)
 8000c80:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c82:	4a0f      	ldr	r2, [pc, #60]	; (8000cc0 <HAL_MspInit+0x4c>)
 8000c84:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c88:	6453      	str	r3, [r2, #68]	; 0x44
 8000c8a:	4b0d      	ldr	r3, [pc, #52]	; (8000cc0 <HAL_MspInit+0x4c>)
 8000c8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c8e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000c92:	607b      	str	r3, [r7, #4]
 8000c94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c96:	2300      	movs	r3, #0
 8000c98:	603b      	str	r3, [r7, #0]
 8000c9a:	4b09      	ldr	r3, [pc, #36]	; (8000cc0 <HAL_MspInit+0x4c>)
 8000c9c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000c9e:	4a08      	ldr	r2, [pc, #32]	; (8000cc0 <HAL_MspInit+0x4c>)
 8000ca0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ca4:	6413      	str	r3, [r2, #64]	; 0x40
 8000ca6:	4b06      	ldr	r3, [pc, #24]	; (8000cc0 <HAL_MspInit+0x4c>)
 8000ca8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000caa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cae:	603b      	str	r3, [r7, #0]
 8000cb0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000cb2:	2007      	movs	r0, #7
 8000cb4:	f000 fc46 	bl	8001544 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cb8:	bf00      	nop
 8000cba:	3708      	adds	r7, #8
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	40023800 	.word	0x40023800

08000cc4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cc4:	b480      	push	{r7}
 8000cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000cc8:	e7fe      	b.n	8000cc8 <NMI_Handler+0x4>

08000cca <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cca:	b480      	push	{r7}
 8000ccc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cce:	e7fe      	b.n	8000cce <HardFault_Handler+0x4>

08000cd0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000cd0:	b480      	push	{r7}
 8000cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000cd4:	e7fe      	b.n	8000cd4 <MemManage_Handler+0x4>

08000cd6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cda:	e7fe      	b.n	8000cda <BusFault_Handler+0x4>

08000cdc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cdc:	b480      	push	{r7}
 8000cde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ce0:	e7fe      	b.n	8000ce0 <UsageFault_Handler+0x4>

08000ce2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ce2:	b480      	push	{r7}
 8000ce4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000ce6:	bf00      	nop
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cee:	4770      	bx	lr

08000cf0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000cf4:	bf00      	nop
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr

08000cfe <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000cfe:	b480      	push	{r7}
 8000d00:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d02:	bf00      	nop
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr

08000d0c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d10:	f000 f8d0 	bl	8000eb4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d14:	bf00      	nop
 8000d16:	bd80      	pop	{r7, pc}

08000d18 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000d1c:	4802      	ldr	r0, [pc, #8]	; (8000d28 <OTG_FS_IRQHandler+0x10>)
 8000d1e:	f001 f8e9 	bl	8001ef4 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000d22:	bf00      	nop
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	20000598 	.word	0x20000598

08000d2c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d2c:	b580      	push	{r7, lr}
 8000d2e:	b086      	sub	sp, #24
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d34:	4a14      	ldr	r2, [pc, #80]	; (8000d88 <_sbrk+0x5c>)
 8000d36:	4b15      	ldr	r3, [pc, #84]	; (8000d8c <_sbrk+0x60>)
 8000d38:	1ad3      	subs	r3, r2, r3
 8000d3a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d3c:	697b      	ldr	r3, [r7, #20]
 8000d3e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d40:	4b13      	ldr	r3, [pc, #76]	; (8000d90 <_sbrk+0x64>)
 8000d42:	681b      	ldr	r3, [r3, #0]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d102      	bne.n	8000d4e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d48:	4b11      	ldr	r3, [pc, #68]	; (8000d90 <_sbrk+0x64>)
 8000d4a:	4a12      	ldr	r2, [pc, #72]	; (8000d94 <_sbrk+0x68>)
 8000d4c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d4e:	4b10      	ldr	r3, [pc, #64]	; (8000d90 <_sbrk+0x64>)
 8000d50:	681a      	ldr	r2, [r3, #0]
 8000d52:	687b      	ldr	r3, [r7, #4]
 8000d54:	4413      	add	r3, r2
 8000d56:	693a      	ldr	r2, [r7, #16]
 8000d58:	429a      	cmp	r2, r3
 8000d5a:	d207      	bcs.n	8000d6c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d5c:	f008 f912 	bl	8008f84 <__errno>
 8000d60:	4603      	mov	r3, r0
 8000d62:	220c      	movs	r2, #12
 8000d64:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d66:	f04f 33ff 	mov.w	r3, #4294967295
 8000d6a:	e009      	b.n	8000d80 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d6c:	4b08      	ldr	r3, [pc, #32]	; (8000d90 <_sbrk+0x64>)
 8000d6e:	681b      	ldr	r3, [r3, #0]
 8000d70:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d72:	4b07      	ldr	r3, [pc, #28]	; (8000d90 <_sbrk+0x64>)
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	4413      	add	r3, r2
 8000d7a:	4a05      	ldr	r2, [pc, #20]	; (8000d90 <_sbrk+0x64>)
 8000d7c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d7e:	68fb      	ldr	r3, [r7, #12]
}
 8000d80:	4618      	mov	r0, r3
 8000d82:	3718      	adds	r7, #24
 8000d84:	46bd      	mov	sp, r7
 8000d86:	bd80      	pop	{r7, pc}
 8000d88:	20020000 	.word	0x20020000
 8000d8c:	00000400 	.word	0x00000400
 8000d90:	200001b4 	.word	0x200001b4
 8000d94:	20000ac0 	.word	0x20000ac0

08000d98 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d98:	b480      	push	{r7}
 8000d9a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d9c:	4b06      	ldr	r3, [pc, #24]	; (8000db8 <SystemInit+0x20>)
 8000d9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000da2:	4a05      	ldr	r2, [pc, #20]	; (8000db8 <SystemInit+0x20>)
 8000da4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000da8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dac:	bf00      	nop
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	e000ed00 	.word	0xe000ed00

08000dbc <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000dbc:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000df4 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000dc0:	f7ff ffea 	bl	8000d98 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000dc4:	480c      	ldr	r0, [pc, #48]	; (8000df8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000dc6:	490d      	ldr	r1, [pc, #52]	; (8000dfc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000dc8:	4a0d      	ldr	r2, [pc, #52]	; (8000e00 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000dca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dcc:	e002      	b.n	8000dd4 <LoopCopyDataInit>

08000dce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dd2:	3304      	adds	r3, #4

08000dd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dd8:	d3f9      	bcc.n	8000dce <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dda:	4a0a      	ldr	r2, [pc, #40]	; (8000e04 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ddc:	4c0a      	ldr	r4, [pc, #40]	; (8000e08 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000dde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000de0:	e001      	b.n	8000de6 <LoopFillZerobss>

08000de2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000de2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000de4:	3204      	adds	r2, #4

08000de6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000de6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000de8:	d3fb      	bcc.n	8000de2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dea:	f008 f8d1 	bl	8008f90 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dee:	f7ff fe0d 	bl	8000a0c <main>
  bx  lr    
 8000df2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000df4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000df8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dfc:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000e00:	080090c0 	.word	0x080090c0
  ldr r2, =_sbss
 8000e04:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000e08:	20000ac0 	.word	0x20000ac0

08000e0c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e0c:	e7fe      	b.n	8000e0c <ADC_IRQHandler>
	...

08000e10 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000e10:	b580      	push	{r7, lr}
 8000e12:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000e14:	4b0e      	ldr	r3, [pc, #56]	; (8000e50 <HAL_Init+0x40>)
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	4a0d      	ldr	r2, [pc, #52]	; (8000e50 <HAL_Init+0x40>)
 8000e1a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000e1e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000e20:	4b0b      	ldr	r3, [pc, #44]	; (8000e50 <HAL_Init+0x40>)
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a0a      	ldr	r2, [pc, #40]	; (8000e50 <HAL_Init+0x40>)
 8000e26:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000e2a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000e2c:	4b08      	ldr	r3, [pc, #32]	; (8000e50 <HAL_Init+0x40>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a07      	ldr	r2, [pc, #28]	; (8000e50 <HAL_Init+0x40>)
 8000e32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000e36:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000e38:	2003      	movs	r0, #3
 8000e3a:	f000 fb83 	bl	8001544 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e3e:	2000      	movs	r0, #0
 8000e40:	f000 f808 	bl	8000e54 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e44:	f7ff ff16 	bl	8000c74 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e48:	2300      	movs	r3, #0
}
 8000e4a:	4618      	mov	r0, r3
 8000e4c:	bd80      	pop	{r7, pc}
 8000e4e:	bf00      	nop
 8000e50:	40023c00 	.word	0x40023c00

08000e54 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e54:	b580      	push	{r7, lr}
 8000e56:	b082      	sub	sp, #8
 8000e58:	af00      	add	r7, sp, #0
 8000e5a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e5c:	4b12      	ldr	r3, [pc, #72]	; (8000ea8 <HAL_InitTick+0x54>)
 8000e5e:	681a      	ldr	r2, [r3, #0]
 8000e60:	4b12      	ldr	r3, [pc, #72]	; (8000eac <HAL_InitTick+0x58>)
 8000e62:	781b      	ldrb	r3, [r3, #0]
 8000e64:	4619      	mov	r1, r3
 8000e66:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e6a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e72:	4618      	mov	r0, r3
 8000e74:	f000 fb9b 	bl	80015ae <HAL_SYSTICK_Config>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	e00e      	b.n	8000ea0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	2b0f      	cmp	r3, #15
 8000e86:	d80a      	bhi.n	8000e9e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e88:	2200      	movs	r2, #0
 8000e8a:	6879      	ldr	r1, [r7, #4]
 8000e8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000e90:	f000 fb63 	bl	800155a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e94:	4a06      	ldr	r2, [pc, #24]	; (8000eb0 <HAL_InitTick+0x5c>)
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	e000      	b.n	8000ea0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e9e:	2301      	movs	r3, #1
}
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	3708      	adds	r7, #8
 8000ea4:	46bd      	mov	sp, r7
 8000ea6:	bd80      	pop	{r7, pc}
 8000ea8:	20000000 	.word	0x20000000
 8000eac:	20000008 	.word	0x20000008
 8000eb0:	20000004 	.word	0x20000004

08000eb4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000eb8:	4b06      	ldr	r3, [pc, #24]	; (8000ed4 <HAL_IncTick+0x20>)
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	4b06      	ldr	r3, [pc, #24]	; (8000ed8 <HAL_IncTick+0x24>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	4413      	add	r3, r2
 8000ec4:	4a04      	ldr	r2, [pc, #16]	; (8000ed8 <HAL_IncTick+0x24>)
 8000ec6:	6013      	str	r3, [r2, #0]
}
 8000ec8:	bf00      	nop
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr
 8000ed2:	bf00      	nop
 8000ed4:	20000008 	.word	0x20000008
 8000ed8:	200001b8 	.word	0x200001b8

08000edc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  return uwTick;
 8000ee0:	4b03      	ldr	r3, [pc, #12]	; (8000ef0 <HAL_GetTick+0x14>)
 8000ee2:	681b      	ldr	r3, [r3, #0]
}
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	46bd      	mov	sp, r7
 8000ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eec:	4770      	bx	lr
 8000eee:	bf00      	nop
 8000ef0:	200001b8 	.word	0x200001b8

08000ef4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000efc:	f7ff ffee 	bl	8000edc <HAL_GetTick>
 8000f00:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000f06:	68fb      	ldr	r3, [r7, #12]
 8000f08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000f0c:	d005      	beq.n	8000f1a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000f0e:	4b0a      	ldr	r3, [pc, #40]	; (8000f38 <HAL_Delay+0x44>)
 8000f10:	781b      	ldrb	r3, [r3, #0]
 8000f12:	461a      	mov	r2, r3
 8000f14:	68fb      	ldr	r3, [r7, #12]
 8000f16:	4413      	add	r3, r2
 8000f18:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000f1a:	bf00      	nop
 8000f1c:	f7ff ffde 	bl	8000edc <HAL_GetTick>
 8000f20:	4602      	mov	r2, r0
 8000f22:	68bb      	ldr	r3, [r7, #8]
 8000f24:	1ad3      	subs	r3, r2, r3
 8000f26:	68fa      	ldr	r2, [r7, #12]
 8000f28:	429a      	cmp	r2, r3
 8000f2a:	d8f7      	bhi.n	8000f1c <HAL_Delay+0x28>
  {
  }
}
 8000f2c:	bf00      	nop
 8000f2e:	bf00      	nop
 8000f30:	3710      	adds	r7, #16
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	20000008 	.word	0x20000008

08000f3c <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000f44:	687b      	ldr	r3, [r7, #4]
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d101      	bne.n	8000f4e <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000f4a:	2301      	movs	r3, #1
 8000f4c:	e0ed      	b.n	800112a <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000f54:	b2db      	uxtb	r3, r3
 8000f56:	2b00      	cmp	r3, #0
 8000f58:	d102      	bne.n	8000f60 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000f5a:	6878      	ldr	r0, [r7, #4]
 8000f5c:	f7ff faea 	bl	8000534 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000f60:	687b      	ldr	r3, [r7, #4]
 8000f62:	681b      	ldr	r3, [r3, #0]
 8000f64:	681a      	ldr	r2, [r3, #0]
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	681b      	ldr	r3, [r3, #0]
 8000f6a:	f042 0201 	orr.w	r2, r2, #1
 8000f6e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000f70:	f7ff ffb4 	bl	8000edc <HAL_GetTick>
 8000f74:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000f76:	e012      	b.n	8000f9e <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000f78:	f7ff ffb0 	bl	8000edc <HAL_GetTick>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	68fb      	ldr	r3, [r7, #12]
 8000f80:	1ad3      	subs	r3, r2, r3
 8000f82:	2b0a      	cmp	r3, #10
 8000f84:	d90b      	bls.n	8000f9e <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000f8a:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000f92:	687b      	ldr	r3, [r7, #4]
 8000f94:	2205      	movs	r2, #5
 8000f96:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	e0c5      	b.n	800112a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000f9e:	687b      	ldr	r3, [r7, #4]
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	f003 0301 	and.w	r3, r3, #1
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d0e5      	beq.n	8000f78 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	681a      	ldr	r2, [r3, #0]
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f022 0202 	bic.w	r2, r2, #2
 8000fba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000fbc:	f7ff ff8e 	bl	8000edc <HAL_GetTick>
 8000fc0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000fc2:	e012      	b.n	8000fea <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000fc4:	f7ff ff8a 	bl	8000edc <HAL_GetTick>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	68fb      	ldr	r3, [r7, #12]
 8000fcc:	1ad3      	subs	r3, r2, r3
 8000fce:	2b0a      	cmp	r3, #10
 8000fd0:	d90b      	bls.n	8000fea <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fd6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	2205      	movs	r2, #5
 8000fe2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000fe6:	2301      	movs	r3, #1
 8000fe8:	e09f      	b.n	800112a <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f003 0302 	and.w	r3, r3, #2
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d1e5      	bne.n	8000fc4 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	7e1b      	ldrb	r3, [r3, #24]
 8000ffc:	2b01      	cmp	r3, #1
 8000ffe:	d108      	bne.n	8001012 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	681a      	ldr	r2, [r3, #0]
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800100e:	601a      	str	r2, [r3, #0]
 8001010:	e007      	b.n	8001022 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	681b      	ldr	r3, [r3, #0]
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001020:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	7e5b      	ldrb	r3, [r3, #25]
 8001026:	2b01      	cmp	r3, #1
 8001028:	d108      	bne.n	800103c <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	e007      	b.n	800104c <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	681a      	ldr	r2, [r3, #0]
 8001042:	687b      	ldr	r3, [r7, #4]
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800104a:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	7e9b      	ldrb	r3, [r3, #26]
 8001050:	2b01      	cmp	r3, #1
 8001052:	d108      	bne.n	8001066 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	681b      	ldr	r3, [r3, #0]
 8001058:	681a      	ldr	r2, [r3, #0]
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	f042 0220 	orr.w	r2, r2, #32
 8001062:	601a      	str	r2, [r3, #0]
 8001064:	e007      	b.n	8001076 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	f022 0220 	bic.w	r2, r2, #32
 8001074:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	7edb      	ldrb	r3, [r3, #27]
 800107a:	2b01      	cmp	r3, #1
 800107c:	d108      	bne.n	8001090 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	681a      	ldr	r2, [r3, #0]
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	681b      	ldr	r3, [r3, #0]
 8001088:	f022 0210 	bic.w	r2, r2, #16
 800108c:	601a      	str	r2, [r3, #0]
 800108e:	e007      	b.n	80010a0 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	681b      	ldr	r3, [r3, #0]
 800109a:	f042 0210 	orr.w	r2, r2, #16
 800109e:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	7f1b      	ldrb	r3, [r3, #28]
 80010a4:	2b01      	cmp	r3, #1
 80010a6:	d108      	bne.n	80010ba <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	681a      	ldr	r2, [r3, #0]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f042 0208 	orr.w	r2, r2, #8
 80010b6:	601a      	str	r2, [r3, #0]
 80010b8:	e007      	b.n	80010ca <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	681a      	ldr	r2, [r3, #0]
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f022 0208 	bic.w	r2, r2, #8
 80010c8:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	7f5b      	ldrb	r3, [r3, #29]
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d108      	bne.n	80010e4 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	681a      	ldr	r2, [r3, #0]
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	681b      	ldr	r3, [r3, #0]
 80010dc:	f042 0204 	orr.w	r2, r2, #4
 80010e0:	601a      	str	r2, [r3, #0]
 80010e2:	e007      	b.n	80010f4 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	681b      	ldr	r3, [r3, #0]
 80010e8:	681a      	ldr	r2, [r3, #0]
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	681b      	ldr	r3, [r3, #0]
 80010ee:	f022 0204 	bic.w	r2, r2, #4
 80010f2:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	689a      	ldr	r2, [r3, #8]
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	68db      	ldr	r3, [r3, #12]
 80010fc:	431a      	orrs	r2, r3
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	691b      	ldr	r3, [r3, #16]
 8001102:	431a      	orrs	r2, r3
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	695b      	ldr	r3, [r3, #20]
 8001108:	ea42 0103 	orr.w	r1, r2, r3
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	685b      	ldr	r3, [r3, #4]
 8001110:	1e5a      	subs	r2, r3, #1
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	681b      	ldr	r3, [r3, #0]
 8001116:	430a      	orrs	r2, r1
 8001118:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	2200      	movs	r2, #0
 800111e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	2201      	movs	r2, #1
 8001124:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8001128:	2300      	movs	r3, #0
}
 800112a:	4618      	mov	r0, r3
 800112c:	3710      	adds	r7, #16
 800112e:	46bd      	mov	sp, r7
 8001130:	bd80      	pop	{r7, pc}

08001132 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8001132:	b580      	push	{r7, lr}
 8001134:	b084      	sub	sp, #16
 8001136:	af00      	add	r7, sp, #0
 8001138:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001140:	b2db      	uxtb	r3, r3
 8001142:	2b01      	cmp	r3, #1
 8001144:	d12e      	bne.n	80011a4 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2202      	movs	r2, #2
 800114a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	681a      	ldr	r2, [r3, #0]
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f022 0201 	bic.w	r2, r2, #1
 800115c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800115e:	f7ff febd 	bl	8000edc <HAL_GetTick>
 8001162:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001164:	e012      	b.n	800118c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001166:	f7ff feb9 	bl	8000edc <HAL_GetTick>
 800116a:	4602      	mov	r2, r0
 800116c:	68fb      	ldr	r3, [r7, #12]
 800116e:	1ad3      	subs	r3, r2, r3
 8001170:	2b0a      	cmp	r3, #10
 8001172:	d90b      	bls.n	800118c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001178:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	2205      	movs	r2, #5
 8001184:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8001188:	2301      	movs	r3, #1
 800118a:	e012      	b.n	80011b2 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	685b      	ldr	r3, [r3, #4]
 8001192:	f003 0301 	and.w	r3, r3, #1
 8001196:	2b00      	cmp	r3, #0
 8001198:	d1e5      	bne.n	8001166 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	2200      	movs	r2, #0
 800119e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 80011a0:	2300      	movs	r3, #0
 80011a2:	e006      	b.n	80011b2 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011a8:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80011b0:	2301      	movs	r3, #1
  }
}
 80011b2:	4618      	mov	r0, r3
 80011b4:	3710      	adds	r7, #16
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}

080011ba <HAL_CAN_AddTxMessage>:
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, const CAN_TxHeaderTypeDef *pHeader,
                                       const uint8_t aData[], uint32_t *pTxMailbox)
{
 80011ba:	b480      	push	{r7}
 80011bc:	b089      	sub	sp, #36	; 0x24
 80011be:	af00      	add	r7, sp, #0
 80011c0:	60f8      	str	r0, [r7, #12]
 80011c2:	60b9      	str	r1, [r7, #8]
 80011c4:	607a      	str	r2, [r7, #4]
 80011c6:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	f893 3020 	ldrb.w	r3, [r3, #32]
 80011ce:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80011d0:	68fb      	ldr	r3, [r7, #12]
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	689b      	ldr	r3, [r3, #8]
 80011d6:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80011d8:	7ffb      	ldrb	r3, [r7, #31]
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d003      	beq.n	80011e6 <HAL_CAN_AddTxMessage+0x2c>
 80011de:	7ffb      	ldrb	r3, [r7, #31]
 80011e0:	2b02      	cmp	r3, #2
 80011e2:	f040 80ad 	bne.w	8001340 <HAL_CAN_AddTxMessage+0x186>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80011e6:	69bb      	ldr	r3, [r7, #24]
 80011e8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d10a      	bne.n	8001206 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80011f0:	69bb      	ldr	r3, [r7, #24]
 80011f2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	d105      	bne.n	8001206 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80011fa:	69bb      	ldr	r3, [r7, #24]
 80011fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001200:	2b00      	cmp	r3, #0
 8001202:	f000 8095 	beq.w	8001330 <HAL_CAN_AddTxMessage+0x176>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001206:	69bb      	ldr	r3, [r7, #24]
 8001208:	0e1b      	lsrs	r3, r3, #24
 800120a:	f003 0303 	and.w	r3, r3, #3
 800120e:	617b      	str	r3, [r7, #20]

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8001210:	2201      	movs	r2, #1
 8001212:	697b      	ldr	r3, [r7, #20]
 8001214:	409a      	lsls	r2, r3
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 800121a:	68bb      	ldr	r3, [r7, #8]
 800121c:	689b      	ldr	r3, [r3, #8]
 800121e:	2b00      	cmp	r3, #0
 8001220:	d10d      	bne.n	800123e <HAL_CAN_AddTxMessage+0x84>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8001222:	68bb      	ldr	r3, [r7, #8]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8001228:	68bb      	ldr	r3, [r7, #8]
 800122a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 800122c:	68f9      	ldr	r1, [r7, #12]
 800122e:	6809      	ldr	r1, [r1, #0]
 8001230:	431a      	orrs	r2, r3
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	3318      	adds	r3, #24
 8001236:	011b      	lsls	r3, r3, #4
 8001238:	440b      	add	r3, r1
 800123a:	601a      	str	r2, [r3, #0]
 800123c:	e00f      	b.n	800125e <HAL_CAN_AddTxMessage+0xa4>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800123e:	68bb      	ldr	r3, [r7, #8]
 8001240:	685b      	ldr	r3, [r3, #4]
 8001242:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8001244:	68bb      	ldr	r3, [r7, #8]
 8001246:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001248:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 800124a:	68bb      	ldr	r3, [r7, #8]
 800124c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800124e:	68f9      	ldr	r1, [r7, #12]
 8001250:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8001252:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8001254:	697b      	ldr	r3, [r7, #20]
 8001256:	3318      	adds	r3, #24
 8001258:	011b      	lsls	r3, r3, #4
 800125a:	440b      	add	r3, r1
 800125c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 800125e:	68fb      	ldr	r3, [r7, #12]
 8001260:	6819      	ldr	r1, [r3, #0]
 8001262:	68bb      	ldr	r3, [r7, #8]
 8001264:	691a      	ldr	r2, [r3, #16]
 8001266:	697b      	ldr	r3, [r7, #20]
 8001268:	3318      	adds	r3, #24
 800126a:	011b      	lsls	r3, r3, #4
 800126c:	440b      	add	r3, r1
 800126e:	3304      	adds	r3, #4
 8001270:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001272:	68bb      	ldr	r3, [r7, #8]
 8001274:	7d1b      	ldrb	r3, [r3, #20]
 8001276:	2b01      	cmp	r3, #1
 8001278:	d111      	bne.n	800129e <HAL_CAN_AddTxMessage+0xe4>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	681a      	ldr	r2, [r3, #0]
 800127e:	697b      	ldr	r3, [r7, #20]
 8001280:	3318      	adds	r3, #24
 8001282:	011b      	lsls	r3, r3, #4
 8001284:	4413      	add	r3, r2
 8001286:	3304      	adds	r3, #4
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	68fa      	ldr	r2, [r7, #12]
 800128c:	6811      	ldr	r1, [r2, #0]
 800128e:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	3318      	adds	r3, #24
 8001296:	011b      	lsls	r3, r3, #4
 8001298:	440b      	add	r3, r1
 800129a:	3304      	adds	r3, #4
 800129c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	3307      	adds	r3, #7
 80012a2:	781b      	ldrb	r3, [r3, #0]
 80012a4:	061a      	lsls	r2, r3, #24
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	3306      	adds	r3, #6
 80012aa:	781b      	ldrb	r3, [r3, #0]
 80012ac:	041b      	lsls	r3, r3, #16
 80012ae:	431a      	orrs	r2, r3
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	3305      	adds	r3, #5
 80012b4:	781b      	ldrb	r3, [r3, #0]
 80012b6:	021b      	lsls	r3, r3, #8
 80012b8:	4313      	orrs	r3, r2
 80012ba:	687a      	ldr	r2, [r7, #4]
 80012bc:	3204      	adds	r2, #4
 80012be:	7812      	ldrb	r2, [r2, #0]
 80012c0:	4610      	mov	r0, r2
 80012c2:	68fa      	ldr	r2, [r7, #12]
 80012c4:	6811      	ldr	r1, [r2, #0]
 80012c6:	ea43 0200 	orr.w	r2, r3, r0
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	011b      	lsls	r3, r3, #4
 80012ce:	440b      	add	r3, r1
 80012d0:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80012d4:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	3303      	adds	r3, #3
 80012da:	781b      	ldrb	r3, [r3, #0]
 80012dc:	061a      	lsls	r2, r3, #24
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	3302      	adds	r3, #2
 80012e2:	781b      	ldrb	r3, [r3, #0]
 80012e4:	041b      	lsls	r3, r3, #16
 80012e6:	431a      	orrs	r2, r3
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	3301      	adds	r3, #1
 80012ec:	781b      	ldrb	r3, [r3, #0]
 80012ee:	021b      	lsls	r3, r3, #8
 80012f0:	4313      	orrs	r3, r2
 80012f2:	687a      	ldr	r2, [r7, #4]
 80012f4:	7812      	ldrb	r2, [r2, #0]
 80012f6:	4610      	mov	r0, r2
 80012f8:	68fa      	ldr	r2, [r7, #12]
 80012fa:	6811      	ldr	r1, [r2, #0]
 80012fc:	ea43 0200 	orr.w	r2, r3, r0
 8001300:	697b      	ldr	r3, [r7, #20]
 8001302:	011b      	lsls	r3, r3, #4
 8001304:	440b      	add	r3, r1
 8001306:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 800130a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 800130c:	68fb      	ldr	r3, [r7, #12]
 800130e:	681a      	ldr	r2, [r3, #0]
 8001310:	697b      	ldr	r3, [r7, #20]
 8001312:	3318      	adds	r3, #24
 8001314:	011b      	lsls	r3, r3, #4
 8001316:	4413      	add	r3, r2
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	68fa      	ldr	r2, [r7, #12]
 800131c:	6811      	ldr	r1, [r2, #0]
 800131e:	f043 0201 	orr.w	r2, r3, #1
 8001322:	697b      	ldr	r3, [r7, #20]
 8001324:	3318      	adds	r3, #24
 8001326:	011b      	lsls	r3, r3, #4
 8001328:	440b      	add	r3, r1
 800132a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 800132c:	2300      	movs	r3, #0
 800132e:	e00e      	b.n	800134e <HAL_CAN_AddTxMessage+0x194>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8001330:	68fb      	ldr	r3, [r7, #12]
 8001332:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001334:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8001338:	68fb      	ldr	r3, [r7, #12]
 800133a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 800133c:	2301      	movs	r3, #1
 800133e:	e006      	b.n	800134e <HAL_CAN_AddTxMessage+0x194>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001340:	68fb      	ldr	r3, [r7, #12]
 8001342:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001344:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800134c:	2301      	movs	r3, #1
  }
}
 800134e:	4618      	mov	r0, r3
 8001350:	3724      	adds	r7, #36	; 0x24
 8001352:	46bd      	mov	sp, r7
 8001354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001358:	4770      	bx	lr

0800135a <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(const CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 800135a:	b480      	push	{r7}
 800135c:	b085      	sub	sp, #20
 800135e:	af00      	add	r7, sp, #0
 8001360:	6078      	str	r0, [r7, #4]
 8001362:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 8001364:	2300      	movs	r3, #0
 8001366:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 8001368:	687b      	ldr	r3, [r7, #4]
 800136a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800136e:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8001370:	7afb      	ldrb	r3, [r7, #11]
 8001372:	2b01      	cmp	r3, #1
 8001374:	d002      	beq.n	800137c <HAL_CAN_IsTxMessagePending+0x22>
 8001376:	7afb      	ldrb	r3, [r7, #11]
 8001378:	2b02      	cmp	r3, #2
 800137a:	d10b      	bne.n	8001394 <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	689a      	ldr	r2, [r3, #8]
 8001382:	683b      	ldr	r3, [r7, #0]
 8001384:	069b      	lsls	r3, r3, #26
 8001386:	401a      	ands	r2, r3
 8001388:	683b      	ldr	r3, [r7, #0]
 800138a:	069b      	lsls	r3, r3, #26
 800138c:	429a      	cmp	r2, r3
 800138e:	d001      	beq.n	8001394 <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 8001390:	2301      	movs	r3, #1
 8001392:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 8001394:	68fb      	ldr	r3, [r7, #12]
}
 8001396:	4618      	mov	r0, r3
 8001398:	3714      	adds	r7, #20
 800139a:	46bd      	mov	sp, r7
 800139c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a0:	4770      	bx	lr
	...

080013a4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80013a4:	b480      	push	{r7}
 80013a6:	b085      	sub	sp, #20
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	f003 0307 	and.w	r3, r3, #7
 80013b2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80013b4:	4b0c      	ldr	r3, [pc, #48]	; (80013e8 <__NVIC_SetPriorityGrouping+0x44>)
 80013b6:	68db      	ldr	r3, [r3, #12]
 80013b8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80013ba:	68ba      	ldr	r2, [r7, #8]
 80013bc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80013c0:	4013      	ands	r3, r2
 80013c2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80013c4:	68fb      	ldr	r3, [r7, #12]
 80013c6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80013c8:	68bb      	ldr	r3, [r7, #8]
 80013ca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80013cc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80013d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80013d4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80013d6:	4a04      	ldr	r2, [pc, #16]	; (80013e8 <__NVIC_SetPriorityGrouping+0x44>)
 80013d8:	68bb      	ldr	r3, [r7, #8]
 80013da:	60d3      	str	r3, [r2, #12]
}
 80013dc:	bf00      	nop
 80013de:	3714      	adds	r7, #20
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr
 80013e8:	e000ed00 	.word	0xe000ed00

080013ec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80013f0:	4b04      	ldr	r3, [pc, #16]	; (8001404 <__NVIC_GetPriorityGrouping+0x18>)
 80013f2:	68db      	ldr	r3, [r3, #12]
 80013f4:	0a1b      	lsrs	r3, r3, #8
 80013f6:	f003 0307 	and.w	r3, r3, #7
}
 80013fa:	4618      	mov	r0, r3
 80013fc:	46bd      	mov	sp, r7
 80013fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001402:	4770      	bx	lr
 8001404:	e000ed00 	.word	0xe000ed00

08001408 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001408:	b480      	push	{r7}
 800140a:	b083      	sub	sp, #12
 800140c:	af00      	add	r7, sp, #0
 800140e:	4603      	mov	r3, r0
 8001410:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001412:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001416:	2b00      	cmp	r3, #0
 8001418:	db0b      	blt.n	8001432 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800141a:	79fb      	ldrb	r3, [r7, #7]
 800141c:	f003 021f 	and.w	r2, r3, #31
 8001420:	4907      	ldr	r1, [pc, #28]	; (8001440 <__NVIC_EnableIRQ+0x38>)
 8001422:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001426:	095b      	lsrs	r3, r3, #5
 8001428:	2001      	movs	r0, #1
 800142a:	fa00 f202 	lsl.w	r2, r0, r2
 800142e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001432:	bf00      	nop
 8001434:	370c      	adds	r7, #12
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	e000e100 	.word	0xe000e100

08001444 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001444:	b480      	push	{r7}
 8001446:	b083      	sub	sp, #12
 8001448:	af00      	add	r7, sp, #0
 800144a:	4603      	mov	r3, r0
 800144c:	6039      	str	r1, [r7, #0]
 800144e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001450:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001454:	2b00      	cmp	r3, #0
 8001456:	db0a      	blt.n	800146e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001458:	683b      	ldr	r3, [r7, #0]
 800145a:	b2da      	uxtb	r2, r3
 800145c:	490c      	ldr	r1, [pc, #48]	; (8001490 <__NVIC_SetPriority+0x4c>)
 800145e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001462:	0112      	lsls	r2, r2, #4
 8001464:	b2d2      	uxtb	r2, r2
 8001466:	440b      	add	r3, r1
 8001468:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800146c:	e00a      	b.n	8001484 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800146e:	683b      	ldr	r3, [r7, #0]
 8001470:	b2da      	uxtb	r2, r3
 8001472:	4908      	ldr	r1, [pc, #32]	; (8001494 <__NVIC_SetPriority+0x50>)
 8001474:	79fb      	ldrb	r3, [r7, #7]
 8001476:	f003 030f 	and.w	r3, r3, #15
 800147a:	3b04      	subs	r3, #4
 800147c:	0112      	lsls	r2, r2, #4
 800147e:	b2d2      	uxtb	r2, r2
 8001480:	440b      	add	r3, r1
 8001482:	761a      	strb	r2, [r3, #24]
}
 8001484:	bf00      	nop
 8001486:	370c      	adds	r7, #12
 8001488:	46bd      	mov	sp, r7
 800148a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800148e:	4770      	bx	lr
 8001490:	e000e100 	.word	0xe000e100
 8001494:	e000ed00 	.word	0xe000ed00

08001498 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001498:	b480      	push	{r7}
 800149a:	b089      	sub	sp, #36	; 0x24
 800149c:	af00      	add	r7, sp, #0
 800149e:	60f8      	str	r0, [r7, #12]
 80014a0:	60b9      	str	r1, [r7, #8]
 80014a2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	f003 0307 	and.w	r3, r3, #7
 80014aa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80014ac:	69fb      	ldr	r3, [r7, #28]
 80014ae:	f1c3 0307 	rsb	r3, r3, #7
 80014b2:	2b04      	cmp	r3, #4
 80014b4:	bf28      	it	cs
 80014b6:	2304      	movcs	r3, #4
 80014b8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80014ba:	69fb      	ldr	r3, [r7, #28]
 80014bc:	3304      	adds	r3, #4
 80014be:	2b06      	cmp	r3, #6
 80014c0:	d902      	bls.n	80014c8 <NVIC_EncodePriority+0x30>
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	3b03      	subs	r3, #3
 80014c6:	e000      	b.n	80014ca <NVIC_EncodePriority+0x32>
 80014c8:	2300      	movs	r3, #0
 80014ca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014cc:	f04f 32ff 	mov.w	r2, #4294967295
 80014d0:	69bb      	ldr	r3, [r7, #24]
 80014d2:	fa02 f303 	lsl.w	r3, r2, r3
 80014d6:	43da      	mvns	r2, r3
 80014d8:	68bb      	ldr	r3, [r7, #8]
 80014da:	401a      	ands	r2, r3
 80014dc:	697b      	ldr	r3, [r7, #20]
 80014de:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80014e0:	f04f 31ff 	mov.w	r1, #4294967295
 80014e4:	697b      	ldr	r3, [r7, #20]
 80014e6:	fa01 f303 	lsl.w	r3, r1, r3
 80014ea:	43d9      	mvns	r1, r3
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80014f0:	4313      	orrs	r3, r2
         );
}
 80014f2:	4618      	mov	r0, r3
 80014f4:	3724      	adds	r7, #36	; 0x24
 80014f6:	46bd      	mov	sp, r7
 80014f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014fc:	4770      	bx	lr
	...

08001500 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	3b01      	subs	r3, #1
 800150c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001510:	d301      	bcc.n	8001516 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001512:	2301      	movs	r3, #1
 8001514:	e00f      	b.n	8001536 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001516:	4a0a      	ldr	r2, [pc, #40]	; (8001540 <SysTick_Config+0x40>)
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	3b01      	subs	r3, #1
 800151c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800151e:	210f      	movs	r1, #15
 8001520:	f04f 30ff 	mov.w	r0, #4294967295
 8001524:	f7ff ff8e 	bl	8001444 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001528:	4b05      	ldr	r3, [pc, #20]	; (8001540 <SysTick_Config+0x40>)
 800152a:	2200      	movs	r2, #0
 800152c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800152e:	4b04      	ldr	r3, [pc, #16]	; (8001540 <SysTick_Config+0x40>)
 8001530:	2207      	movs	r2, #7
 8001532:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001534:	2300      	movs	r3, #0
}
 8001536:	4618      	mov	r0, r3
 8001538:	3708      	adds	r7, #8
 800153a:	46bd      	mov	sp, r7
 800153c:	bd80      	pop	{r7, pc}
 800153e:	bf00      	nop
 8001540:	e000e010 	.word	0xe000e010

08001544 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001544:	b580      	push	{r7, lr}
 8001546:	b082      	sub	sp, #8
 8001548:	af00      	add	r7, sp, #0
 800154a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800154c:	6878      	ldr	r0, [r7, #4]
 800154e:	f7ff ff29 	bl	80013a4 <__NVIC_SetPriorityGrouping>
}
 8001552:	bf00      	nop
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}

0800155a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800155a:	b580      	push	{r7, lr}
 800155c:	b086      	sub	sp, #24
 800155e:	af00      	add	r7, sp, #0
 8001560:	4603      	mov	r3, r0
 8001562:	60b9      	str	r1, [r7, #8]
 8001564:	607a      	str	r2, [r7, #4]
 8001566:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001568:	2300      	movs	r3, #0
 800156a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800156c:	f7ff ff3e 	bl	80013ec <__NVIC_GetPriorityGrouping>
 8001570:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001572:	687a      	ldr	r2, [r7, #4]
 8001574:	68b9      	ldr	r1, [r7, #8]
 8001576:	6978      	ldr	r0, [r7, #20]
 8001578:	f7ff ff8e 	bl	8001498 <NVIC_EncodePriority>
 800157c:	4602      	mov	r2, r0
 800157e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001582:	4611      	mov	r1, r2
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff ff5d 	bl	8001444 <__NVIC_SetPriority>
}
 800158a:	bf00      	nop
 800158c:	3718      	adds	r7, #24
 800158e:	46bd      	mov	sp, r7
 8001590:	bd80      	pop	{r7, pc}

08001592 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001592:	b580      	push	{r7, lr}
 8001594:	b082      	sub	sp, #8
 8001596:	af00      	add	r7, sp, #0
 8001598:	4603      	mov	r3, r0
 800159a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800159c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80015a0:	4618      	mov	r0, r3
 80015a2:	f7ff ff31 	bl	8001408 <__NVIC_EnableIRQ>
}
 80015a6:	bf00      	nop
 80015a8:	3708      	adds	r7, #8
 80015aa:	46bd      	mov	sp, r7
 80015ac:	bd80      	pop	{r7, pc}

080015ae <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015ae:	b580      	push	{r7, lr}
 80015b0:	b082      	sub	sp, #8
 80015b2:	af00      	add	r7, sp, #0
 80015b4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015b6:	6878      	ldr	r0, [r7, #4]
 80015b8:	f7ff ffa2 	bl	8001500 <SysTick_Config>
 80015bc:	4603      	mov	r3, r0
}
 80015be:	4618      	mov	r0, r3
 80015c0:	3708      	adds	r7, #8
 80015c2:	46bd      	mov	sp, r7
 80015c4:	bd80      	pop	{r7, pc}
	...

080015c8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80015c8:	b480      	push	{r7}
 80015ca:	b089      	sub	sp, #36	; 0x24
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80015d2:	2300      	movs	r3, #0
 80015d4:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80015d6:	2300      	movs	r3, #0
 80015d8:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80015da:	2300      	movs	r3, #0
 80015dc:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80015de:	2300      	movs	r3, #0
 80015e0:	61fb      	str	r3, [r7, #28]
 80015e2:	e16b      	b.n	80018bc <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80015e4:	2201      	movs	r2, #1
 80015e6:	69fb      	ldr	r3, [r7, #28]
 80015e8:	fa02 f303 	lsl.w	r3, r2, r3
 80015ec:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80015ee:	683b      	ldr	r3, [r7, #0]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	697a      	ldr	r2, [r7, #20]
 80015f4:	4013      	ands	r3, r2
 80015f6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80015f8:	693a      	ldr	r2, [r7, #16]
 80015fa:	697b      	ldr	r3, [r7, #20]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	f040 815a 	bne.w	80018b6 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	685b      	ldr	r3, [r3, #4]
 8001606:	f003 0303 	and.w	r3, r3, #3
 800160a:	2b01      	cmp	r3, #1
 800160c:	d005      	beq.n	800161a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800160e:	683b      	ldr	r3, [r7, #0]
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001616:	2b02      	cmp	r3, #2
 8001618:	d130      	bne.n	800167c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	689b      	ldr	r3, [r3, #8]
 800161e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	005b      	lsls	r3, r3, #1
 8001624:	2203      	movs	r2, #3
 8001626:	fa02 f303 	lsl.w	r3, r2, r3
 800162a:	43db      	mvns	r3, r3
 800162c:	69ba      	ldr	r2, [r7, #24]
 800162e:	4013      	ands	r3, r2
 8001630:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001632:	683b      	ldr	r3, [r7, #0]
 8001634:	68da      	ldr	r2, [r3, #12]
 8001636:	69fb      	ldr	r3, [r7, #28]
 8001638:	005b      	lsls	r3, r3, #1
 800163a:	fa02 f303 	lsl.w	r3, r2, r3
 800163e:	69ba      	ldr	r2, [r7, #24]
 8001640:	4313      	orrs	r3, r2
 8001642:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	69ba      	ldr	r2, [r7, #24]
 8001648:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001650:	2201      	movs	r2, #1
 8001652:	69fb      	ldr	r3, [r7, #28]
 8001654:	fa02 f303 	lsl.w	r3, r2, r3
 8001658:	43db      	mvns	r3, r3
 800165a:	69ba      	ldr	r2, [r7, #24]
 800165c:	4013      	ands	r3, r2
 800165e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	685b      	ldr	r3, [r3, #4]
 8001664:	091b      	lsrs	r3, r3, #4
 8001666:	f003 0201 	and.w	r2, r3, #1
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	fa02 f303 	lsl.w	r3, r2, r3
 8001670:	69ba      	ldr	r2, [r7, #24]
 8001672:	4313      	orrs	r3, r2
 8001674:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	69ba      	ldr	r2, [r7, #24]
 800167a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800167c:	683b      	ldr	r3, [r7, #0]
 800167e:	685b      	ldr	r3, [r3, #4]
 8001680:	f003 0303 	and.w	r3, r3, #3
 8001684:	2b03      	cmp	r3, #3
 8001686:	d017      	beq.n	80016b8 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	68db      	ldr	r3, [r3, #12]
 800168c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800168e:	69fb      	ldr	r3, [r7, #28]
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	2203      	movs	r2, #3
 8001694:	fa02 f303 	lsl.w	r3, r2, r3
 8001698:	43db      	mvns	r3, r3
 800169a:	69ba      	ldr	r2, [r7, #24]
 800169c:	4013      	ands	r3, r2
 800169e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016a0:	683b      	ldr	r3, [r7, #0]
 80016a2:	689a      	ldr	r2, [r3, #8]
 80016a4:	69fb      	ldr	r3, [r7, #28]
 80016a6:	005b      	lsls	r3, r3, #1
 80016a8:	fa02 f303 	lsl.w	r3, r2, r3
 80016ac:	69ba      	ldr	r2, [r7, #24]
 80016ae:	4313      	orrs	r3, r2
 80016b0:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	69ba      	ldr	r2, [r7, #24]
 80016b6:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80016b8:	683b      	ldr	r3, [r7, #0]
 80016ba:	685b      	ldr	r3, [r3, #4]
 80016bc:	f003 0303 	and.w	r3, r3, #3
 80016c0:	2b02      	cmp	r3, #2
 80016c2:	d123      	bne.n	800170c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	08da      	lsrs	r2, r3, #3
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	3208      	adds	r2, #8
 80016cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80016d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	f003 0307 	and.w	r3, r3, #7
 80016d8:	009b      	lsls	r3, r3, #2
 80016da:	220f      	movs	r2, #15
 80016dc:	fa02 f303 	lsl.w	r3, r2, r3
 80016e0:	43db      	mvns	r3, r3
 80016e2:	69ba      	ldr	r2, [r7, #24]
 80016e4:	4013      	ands	r3, r2
 80016e6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80016e8:	683b      	ldr	r3, [r7, #0]
 80016ea:	691a      	ldr	r2, [r3, #16]
 80016ec:	69fb      	ldr	r3, [r7, #28]
 80016ee:	f003 0307 	and.w	r3, r3, #7
 80016f2:	009b      	lsls	r3, r3, #2
 80016f4:	fa02 f303 	lsl.w	r3, r2, r3
 80016f8:	69ba      	ldr	r2, [r7, #24]
 80016fa:	4313      	orrs	r3, r2
 80016fc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80016fe:	69fb      	ldr	r3, [r7, #28]
 8001700:	08da      	lsrs	r2, r3, #3
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	3208      	adds	r2, #8
 8001706:	69b9      	ldr	r1, [r7, #24]
 8001708:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001712:	69fb      	ldr	r3, [r7, #28]
 8001714:	005b      	lsls	r3, r3, #1
 8001716:	2203      	movs	r2, #3
 8001718:	fa02 f303 	lsl.w	r3, r2, r3
 800171c:	43db      	mvns	r3, r3
 800171e:	69ba      	ldr	r2, [r7, #24]
 8001720:	4013      	ands	r3, r2
 8001722:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001724:	683b      	ldr	r3, [r7, #0]
 8001726:	685b      	ldr	r3, [r3, #4]
 8001728:	f003 0203 	and.w	r2, r3, #3
 800172c:	69fb      	ldr	r3, [r7, #28]
 800172e:	005b      	lsls	r3, r3, #1
 8001730:	fa02 f303 	lsl.w	r3, r2, r3
 8001734:	69ba      	ldr	r2, [r7, #24]
 8001736:	4313      	orrs	r3, r2
 8001738:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	69ba      	ldr	r2, [r7, #24]
 800173e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001740:	683b      	ldr	r3, [r7, #0]
 8001742:	685b      	ldr	r3, [r3, #4]
 8001744:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001748:	2b00      	cmp	r3, #0
 800174a:	f000 80b4 	beq.w	80018b6 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800174e:	2300      	movs	r3, #0
 8001750:	60fb      	str	r3, [r7, #12]
 8001752:	4b60      	ldr	r3, [pc, #384]	; (80018d4 <HAL_GPIO_Init+0x30c>)
 8001754:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001756:	4a5f      	ldr	r2, [pc, #380]	; (80018d4 <HAL_GPIO_Init+0x30c>)
 8001758:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800175c:	6453      	str	r3, [r2, #68]	; 0x44
 800175e:	4b5d      	ldr	r3, [pc, #372]	; (80018d4 <HAL_GPIO_Init+0x30c>)
 8001760:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001762:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800176a:	4a5b      	ldr	r2, [pc, #364]	; (80018d8 <HAL_GPIO_Init+0x310>)
 800176c:	69fb      	ldr	r3, [r7, #28]
 800176e:	089b      	lsrs	r3, r3, #2
 8001770:	3302      	adds	r3, #2
 8001772:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001776:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001778:	69fb      	ldr	r3, [r7, #28]
 800177a:	f003 0303 	and.w	r3, r3, #3
 800177e:	009b      	lsls	r3, r3, #2
 8001780:	220f      	movs	r2, #15
 8001782:	fa02 f303 	lsl.w	r3, r2, r3
 8001786:	43db      	mvns	r3, r3
 8001788:	69ba      	ldr	r2, [r7, #24]
 800178a:	4013      	ands	r3, r2
 800178c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	4a52      	ldr	r2, [pc, #328]	; (80018dc <HAL_GPIO_Init+0x314>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d02b      	beq.n	80017ee <HAL_GPIO_Init+0x226>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4a51      	ldr	r2, [pc, #324]	; (80018e0 <HAL_GPIO_Init+0x318>)
 800179a:	4293      	cmp	r3, r2
 800179c:	d025      	beq.n	80017ea <HAL_GPIO_Init+0x222>
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	4a50      	ldr	r2, [pc, #320]	; (80018e4 <HAL_GPIO_Init+0x31c>)
 80017a2:	4293      	cmp	r3, r2
 80017a4:	d01f      	beq.n	80017e6 <HAL_GPIO_Init+0x21e>
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a4f      	ldr	r2, [pc, #316]	; (80018e8 <HAL_GPIO_Init+0x320>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d019      	beq.n	80017e2 <HAL_GPIO_Init+0x21a>
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	4a4e      	ldr	r2, [pc, #312]	; (80018ec <HAL_GPIO_Init+0x324>)
 80017b2:	4293      	cmp	r3, r2
 80017b4:	d013      	beq.n	80017de <HAL_GPIO_Init+0x216>
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	4a4d      	ldr	r2, [pc, #308]	; (80018f0 <HAL_GPIO_Init+0x328>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d00d      	beq.n	80017da <HAL_GPIO_Init+0x212>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4a4c      	ldr	r2, [pc, #304]	; (80018f4 <HAL_GPIO_Init+0x32c>)
 80017c2:	4293      	cmp	r3, r2
 80017c4:	d007      	beq.n	80017d6 <HAL_GPIO_Init+0x20e>
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	4a4b      	ldr	r2, [pc, #300]	; (80018f8 <HAL_GPIO_Init+0x330>)
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d101      	bne.n	80017d2 <HAL_GPIO_Init+0x20a>
 80017ce:	2307      	movs	r3, #7
 80017d0:	e00e      	b.n	80017f0 <HAL_GPIO_Init+0x228>
 80017d2:	2308      	movs	r3, #8
 80017d4:	e00c      	b.n	80017f0 <HAL_GPIO_Init+0x228>
 80017d6:	2306      	movs	r3, #6
 80017d8:	e00a      	b.n	80017f0 <HAL_GPIO_Init+0x228>
 80017da:	2305      	movs	r3, #5
 80017dc:	e008      	b.n	80017f0 <HAL_GPIO_Init+0x228>
 80017de:	2304      	movs	r3, #4
 80017e0:	e006      	b.n	80017f0 <HAL_GPIO_Init+0x228>
 80017e2:	2303      	movs	r3, #3
 80017e4:	e004      	b.n	80017f0 <HAL_GPIO_Init+0x228>
 80017e6:	2302      	movs	r3, #2
 80017e8:	e002      	b.n	80017f0 <HAL_GPIO_Init+0x228>
 80017ea:	2301      	movs	r3, #1
 80017ec:	e000      	b.n	80017f0 <HAL_GPIO_Init+0x228>
 80017ee:	2300      	movs	r3, #0
 80017f0:	69fa      	ldr	r2, [r7, #28]
 80017f2:	f002 0203 	and.w	r2, r2, #3
 80017f6:	0092      	lsls	r2, r2, #2
 80017f8:	4093      	lsls	r3, r2
 80017fa:	69ba      	ldr	r2, [r7, #24]
 80017fc:	4313      	orrs	r3, r2
 80017fe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001800:	4935      	ldr	r1, [pc, #212]	; (80018d8 <HAL_GPIO_Init+0x310>)
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	089b      	lsrs	r3, r3, #2
 8001806:	3302      	adds	r3, #2
 8001808:	69ba      	ldr	r2, [r7, #24]
 800180a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800180e:	4b3b      	ldr	r3, [pc, #236]	; (80018fc <HAL_GPIO_Init+0x334>)
 8001810:	689b      	ldr	r3, [r3, #8]
 8001812:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	43db      	mvns	r3, r3
 8001818:	69ba      	ldr	r2, [r7, #24]
 800181a:	4013      	ands	r3, r2
 800181c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800181e:	683b      	ldr	r3, [r7, #0]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001826:	2b00      	cmp	r3, #0
 8001828:	d003      	beq.n	8001832 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800182a:	69ba      	ldr	r2, [r7, #24]
 800182c:	693b      	ldr	r3, [r7, #16]
 800182e:	4313      	orrs	r3, r2
 8001830:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001832:	4a32      	ldr	r2, [pc, #200]	; (80018fc <HAL_GPIO_Init+0x334>)
 8001834:	69bb      	ldr	r3, [r7, #24]
 8001836:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001838:	4b30      	ldr	r3, [pc, #192]	; (80018fc <HAL_GPIO_Init+0x334>)
 800183a:	68db      	ldr	r3, [r3, #12]
 800183c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	43db      	mvns	r3, r3
 8001842:	69ba      	ldr	r2, [r7, #24]
 8001844:	4013      	ands	r3, r2
 8001846:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001848:	683b      	ldr	r3, [r7, #0]
 800184a:	685b      	ldr	r3, [r3, #4]
 800184c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001850:	2b00      	cmp	r3, #0
 8001852:	d003      	beq.n	800185c <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001854:	69ba      	ldr	r2, [r7, #24]
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	4313      	orrs	r3, r2
 800185a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800185c:	4a27      	ldr	r2, [pc, #156]	; (80018fc <HAL_GPIO_Init+0x334>)
 800185e:	69bb      	ldr	r3, [r7, #24]
 8001860:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001862:	4b26      	ldr	r3, [pc, #152]	; (80018fc <HAL_GPIO_Init+0x334>)
 8001864:	685b      	ldr	r3, [r3, #4]
 8001866:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	43db      	mvns	r3, r3
 800186c:	69ba      	ldr	r2, [r7, #24]
 800186e:	4013      	ands	r3, r2
 8001870:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	685b      	ldr	r3, [r3, #4]
 8001876:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800187a:	2b00      	cmp	r3, #0
 800187c:	d003      	beq.n	8001886 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800187e:	69ba      	ldr	r2, [r7, #24]
 8001880:	693b      	ldr	r3, [r7, #16]
 8001882:	4313      	orrs	r3, r2
 8001884:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001886:	4a1d      	ldr	r2, [pc, #116]	; (80018fc <HAL_GPIO_Init+0x334>)
 8001888:	69bb      	ldr	r3, [r7, #24]
 800188a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800188c:	4b1b      	ldr	r3, [pc, #108]	; (80018fc <HAL_GPIO_Init+0x334>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001892:	693b      	ldr	r3, [r7, #16]
 8001894:	43db      	mvns	r3, r3
 8001896:	69ba      	ldr	r2, [r7, #24]
 8001898:	4013      	ands	r3, r2
 800189a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800189c:	683b      	ldr	r3, [r7, #0]
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80018a4:	2b00      	cmp	r3, #0
 80018a6:	d003      	beq.n	80018b0 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80018a8:	69ba      	ldr	r2, [r7, #24]
 80018aa:	693b      	ldr	r3, [r7, #16]
 80018ac:	4313      	orrs	r3, r2
 80018ae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80018b0:	4a12      	ldr	r2, [pc, #72]	; (80018fc <HAL_GPIO_Init+0x334>)
 80018b2:	69bb      	ldr	r3, [r7, #24]
 80018b4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018b6:	69fb      	ldr	r3, [r7, #28]
 80018b8:	3301      	adds	r3, #1
 80018ba:	61fb      	str	r3, [r7, #28]
 80018bc:	69fb      	ldr	r3, [r7, #28]
 80018be:	2b0f      	cmp	r3, #15
 80018c0:	f67f ae90 	bls.w	80015e4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80018c4:	bf00      	nop
 80018c6:	bf00      	nop
 80018c8:	3724      	adds	r7, #36	; 0x24
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr
 80018d2:	bf00      	nop
 80018d4:	40023800 	.word	0x40023800
 80018d8:	40013800 	.word	0x40013800
 80018dc:	40020000 	.word	0x40020000
 80018e0:	40020400 	.word	0x40020400
 80018e4:	40020800 	.word	0x40020800
 80018e8:	40020c00 	.word	0x40020c00
 80018ec:	40021000 	.word	0x40021000
 80018f0:	40021400 	.word	0x40021400
 80018f4:	40021800 	.word	0x40021800
 80018f8:	40021c00 	.word	0x40021c00
 80018fc:	40013c00 	.word	0x40013c00

08001900 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	6078      	str	r0, [r7, #4]
 8001908:	460b      	mov	r3, r1
 800190a:	807b      	strh	r3, [r7, #2]
 800190c:	4613      	mov	r3, r2
 800190e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001910:	787b      	ldrb	r3, [r7, #1]
 8001912:	2b00      	cmp	r3, #0
 8001914:	d003      	beq.n	800191e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001916:	887a      	ldrh	r2, [r7, #2]
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800191c:	e003      	b.n	8001926 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800191e:	887b      	ldrh	r3, [r7, #2]
 8001920:	041a      	lsls	r2, r3, #16
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	619a      	str	r2, [r3, #24]
}
 8001926:	bf00      	nop
 8001928:	370c      	adds	r7, #12
 800192a:	46bd      	mov	sp, r7
 800192c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001930:	4770      	bx	lr

08001932 <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 8001932:	b580      	push	{r7, lr}
 8001934:	b086      	sub	sp, #24
 8001936:	af02      	add	r7, sp, #8
 8001938:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d101      	bne.n	8001944 <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 8001940:	2301      	movs	r3, #1
 8001942:	e059      	b.n	80019f8 <HAL_HCD_Init+0xc6>

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hhcd->Instance;
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  if (hhcd->State == HAL_HCD_STATE_RESET)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	f893 33d5 	ldrb.w	r3, [r3, #981]	; 0x3d5
 8001950:	b2db      	uxtb	r3, r3
 8001952:	2b00      	cmp	r3, #0
 8001954:	d106      	bne.n	8001964 <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	2200      	movs	r2, #0
 800195a:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 800195e:	6878      	ldr	r0, [r7, #4]
 8001960:	f006 ff90 	bl	8008884 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2203      	movs	r2, #3
 8001968:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001972:	d102      	bne.n	800197a <HAL_HCD_Init+0x48>
  {
    hhcd->Init.dma_enable = 0U;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	2200      	movs	r2, #0
 8001978:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	4618      	mov	r0, r3
 8001980:	f003 fd9a 	bl	80054b8 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  if (USB_CoreInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	6818      	ldr	r0, [r3, #0]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	7c1a      	ldrb	r2, [r3, #16]
 800198c:	f88d 2000 	strb.w	r2, [sp]
 8001990:	3304      	adds	r3, #4
 8001992:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001994:	f003 fd1b 	bl	80053ce <USB_CoreInit>
 8001998:	4603      	mov	r3, r0
 800199a:	2b00      	cmp	r3, #0
 800199c:	d005      	beq.n	80019aa <HAL_HCD_Init+0x78>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2202      	movs	r2, #2
 80019a2:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5
    return HAL_ERROR;
 80019a6:	2301      	movs	r3, #1
 80019a8:	e026      	b.n	80019f8 <HAL_HCD_Init+0xc6>
  }

  /* Force Host Mode */
  if (USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE) != HAL_OK)
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	681b      	ldr	r3, [r3, #0]
 80019ae:	2101      	movs	r1, #1
 80019b0:	4618      	mov	r0, r3
 80019b2:	f003 fd92 	bl	80054da <USB_SetCurrentMode>
 80019b6:	4603      	mov	r3, r0
 80019b8:	2b00      	cmp	r3, #0
 80019ba:	d005      	beq.n	80019c8 <HAL_HCD_Init+0x96>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2202      	movs	r2, #2
 80019c0:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5
    return HAL_ERROR;
 80019c4:	2301      	movs	r3, #1
 80019c6:	e017      	b.n	80019f8 <HAL_HCD_Init+0xc6>
  }

  /* Init Host */
  if (USB_HostInit(hhcd->Instance, hhcd->Init) != HAL_OK)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6818      	ldr	r0, [r3, #0]
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	7c1a      	ldrb	r2, [r3, #16]
 80019d0:	f88d 2000 	strb.w	r2, [sp]
 80019d4:	3304      	adds	r3, #4
 80019d6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80019d8:	f003 ff34 	bl	8005844 <USB_HostInit>
 80019dc:	4603      	mov	r3, r0
 80019de:	2b00      	cmp	r3, #0
 80019e0:	d005      	beq.n	80019ee <HAL_HCD_Init+0xbc>
  {
    hhcd->State = HAL_HCD_STATE_ERROR;
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	2202      	movs	r2, #2
 80019e6:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5
    return HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	e004      	b.n	80019f8 <HAL_HCD_Init+0xc6>
  }

  hhcd->State = HAL_HCD_STATE_READY;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2201      	movs	r2, #1
 80019f2:	f883 23d5 	strb.w	r2, [r3, #981]	; 0x3d5

  return HAL_OK;
 80019f6:	2300      	movs	r3, #0
}
 80019f8:	4618      	mov	r0, r3
 80019fa:	3710      	adds	r7, #16
 80019fc:	46bd      	mov	sp, r7
 80019fe:	bd80      	pop	{r7, pc}

08001a00 <HAL_HCD_HC_Init>:
  *          This parameter can be a value from 0 to32K
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Init(HCD_HandleTypeDef *hhcd, uint8_t ch_num, uint8_t epnum,
                                  uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8001a00:	b590      	push	{r4, r7, lr}
 8001a02:	b08b      	sub	sp, #44	; 0x2c
 8001a04:	af04      	add	r7, sp, #16
 8001a06:	6078      	str	r0, [r7, #4]
 8001a08:	4608      	mov	r0, r1
 8001a0a:	4611      	mov	r1, r2
 8001a0c:	461a      	mov	r2, r3
 8001a0e:	4603      	mov	r3, r0
 8001a10:	70fb      	strb	r3, [r7, #3]
 8001a12:	460b      	mov	r3, r1
 8001a14:	70bb      	strb	r3, [r7, #2]
 8001a16:	4613      	mov	r3, r2
 8001a18:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;
  uint32_t HostCoreSpeed;
  uint32_t HCcharMps = mps;
 8001a1a:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8001a1c:	617b      	str	r3, [r7, #20]

  __HAL_LOCK(hhcd);
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	f893 33d4 	ldrb.w	r3, [r3, #980]	; 0x3d4
 8001a24:	2b01      	cmp	r3, #1
 8001a26:	d101      	bne.n	8001a2c <HAL_HCD_HC_Init+0x2c>
 8001a28:	2302      	movs	r3, #2
 8001a2a:	e09d      	b.n	8001b68 <HAL_HCD_HC_Init+0x168>
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	2201      	movs	r2, #1
 8001a30:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4
  hhcd->hc[ch_num].do_ping = 0U;
 8001a34:	78fa      	ldrb	r2, [r7, #3]
 8001a36:	6879      	ldr	r1, [r7, #4]
 8001a38:	4613      	mov	r3, r2
 8001a3a:	011b      	lsls	r3, r3, #4
 8001a3c:	1a9b      	subs	r3, r3, r2
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	440b      	add	r3, r1
 8001a42:	3319      	adds	r3, #25
 8001a44:	2200      	movs	r2, #0
 8001a46:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 8001a48:	78fa      	ldrb	r2, [r7, #3]
 8001a4a:	6879      	ldr	r1, [r7, #4]
 8001a4c:	4613      	mov	r3, r2
 8001a4e:	011b      	lsls	r3, r3, #4
 8001a50:	1a9b      	subs	r3, r3, r2
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	440b      	add	r3, r1
 8001a56:	3314      	adds	r3, #20
 8001a58:	787a      	ldrb	r2, [r7, #1]
 8001a5a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001a5c:	78fa      	ldrb	r2, [r7, #3]
 8001a5e:	6879      	ldr	r1, [r7, #4]
 8001a60:	4613      	mov	r3, r2
 8001a62:	011b      	lsls	r3, r3, #4
 8001a64:	1a9b      	subs	r3, r3, r2
 8001a66:	009b      	lsls	r3, r3, #2
 8001a68:	440b      	add	r3, r1
 8001a6a:	3315      	adds	r3, #21
 8001a6c:	78fa      	ldrb	r2, [r7, #3]
 8001a6e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 8001a70:	78fa      	ldrb	r2, [r7, #3]
 8001a72:	6879      	ldr	r1, [r7, #4]
 8001a74:	4613      	mov	r3, r2
 8001a76:	011b      	lsls	r3, r3, #4
 8001a78:	1a9b      	subs	r3, r3, r2
 8001a7a:	009b      	lsls	r3, r3, #2
 8001a7c:	440b      	add	r3, r1
 8001a7e:	3326      	adds	r3, #38	; 0x26
 8001a80:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001a84:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 8001a86:	78fa      	ldrb	r2, [r7, #3]
 8001a88:	78bb      	ldrb	r3, [r7, #2]
 8001a8a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001a8e:	b2d8      	uxtb	r0, r3
 8001a90:	6879      	ldr	r1, [r7, #4]
 8001a92:	4613      	mov	r3, r2
 8001a94:	011b      	lsls	r3, r3, #4
 8001a96:	1a9b      	subs	r3, r3, r2
 8001a98:	009b      	lsls	r3, r3, #2
 8001a9a:	440b      	add	r3, r1
 8001a9c:	3316      	adds	r3, #22
 8001a9e:	4602      	mov	r2, r0
 8001aa0:	701a      	strb	r2, [r3, #0]

  (void)HAL_HCD_HC_ClearHubInfo(hhcd, ch_num);
 8001aa2:	78fb      	ldrb	r3, [r7, #3]
 8001aa4:	4619      	mov	r1, r3
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	f000 fbc8 	bl	800223c <HAL_HCD_HC_ClearHubInfo>

  if ((epnum & 0x80U) == 0x80U)
 8001aac:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001ab0:	2b00      	cmp	r3, #0
 8001ab2:	da0a      	bge.n	8001aca <HAL_HCD_HC_Init+0xca>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 8001ab4:	78fa      	ldrb	r2, [r7, #3]
 8001ab6:	6879      	ldr	r1, [r7, #4]
 8001ab8:	4613      	mov	r3, r2
 8001aba:	011b      	lsls	r3, r3, #4
 8001abc:	1a9b      	subs	r3, r3, r2
 8001abe:	009b      	lsls	r3, r3, #2
 8001ac0:	440b      	add	r3, r1
 8001ac2:	3317      	adds	r3, #23
 8001ac4:	2201      	movs	r2, #1
 8001ac6:	701a      	strb	r2, [r3, #0]
 8001ac8:	e009      	b.n	8001ade <HAL_HCD_HC_Init+0xde>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001aca:	78fa      	ldrb	r2, [r7, #3]
 8001acc:	6879      	ldr	r1, [r7, #4]
 8001ace:	4613      	mov	r3, r2
 8001ad0:	011b      	lsls	r3, r3, #4
 8001ad2:	1a9b      	subs	r3, r3, r2
 8001ad4:	009b      	lsls	r3, r3, #2
 8001ad6:	440b      	add	r3, r1
 8001ad8:	3317      	adds	r3, #23
 8001ada:	2200      	movs	r2, #0
 8001adc:	701a      	strb	r2, [r3, #0]
  }

  HostCoreSpeed = USB_GetHostSpeed(hhcd->Instance);
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	4618      	mov	r0, r3
 8001ae4:	f004 f812 	bl	8005b0c <USB_GetHostSpeed>
 8001ae8:	6138      	str	r0, [r7, #16]

  if (ep_type == EP_TYPE_ISOC)
 8001aea:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001aee:	2b01      	cmp	r3, #1
 8001af0:	d10b      	bne.n	8001b0a <HAL_HCD_HC_Init+0x10a>
  {
    /* FS device plugged to HS HUB */
    if ((speed == HCD_DEVICE_SPEED_FULL) && (HostCoreSpeed == HPRT0_PRTSPD_HIGH_SPEED))
 8001af2:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001af6:	2b01      	cmp	r3, #1
 8001af8:	d107      	bne.n	8001b0a <HAL_HCD_HC_Init+0x10a>
 8001afa:	693b      	ldr	r3, [r7, #16]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d104      	bne.n	8001b0a <HAL_HCD_HC_Init+0x10a>
    {
      if (HCcharMps > ISO_SPLT_MPS)
 8001b00:	697b      	ldr	r3, [r7, #20]
 8001b02:	2bbc      	cmp	r3, #188	; 0xbc
 8001b04:	d901      	bls.n	8001b0a <HAL_HCD_HC_Init+0x10a>
      {
        /* ISO Max Packet Size for Split mode */
        HCcharMps = ISO_SPLT_MPS;
 8001b06:	23bc      	movs	r3, #188	; 0xbc
 8001b08:	617b      	str	r3, [r7, #20]
      }
    }
  }

  hhcd->hc[ch_num].speed = speed;
 8001b0a:	78fa      	ldrb	r2, [r7, #3]
 8001b0c:	6879      	ldr	r1, [r7, #4]
 8001b0e:	4613      	mov	r3, r2
 8001b10:	011b      	lsls	r3, r3, #4
 8001b12:	1a9b      	subs	r3, r3, r2
 8001b14:	009b      	lsls	r3, r3, #2
 8001b16:	440b      	add	r3, r1
 8001b18:	3318      	adds	r3, #24
 8001b1a:	f897 2028 	ldrb.w	r2, [r7, #40]	; 0x28
 8001b1e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = (uint16_t)HCcharMps;
 8001b20:	78fa      	ldrb	r2, [r7, #3]
 8001b22:	697b      	ldr	r3, [r7, #20]
 8001b24:	b298      	uxth	r0, r3
 8001b26:	6879      	ldr	r1, [r7, #4]
 8001b28:	4613      	mov	r3, r2
 8001b2a:	011b      	lsls	r3, r3, #4
 8001b2c:	1a9b      	subs	r3, r3, r2
 8001b2e:	009b      	lsls	r3, r3, #2
 8001b30:	440b      	add	r3, r1
 8001b32:	3328      	adds	r3, #40	; 0x28
 8001b34:	4602      	mov	r2, r0
 8001b36:	801a      	strh	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance, ch_num, epnum,
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	6818      	ldr	r0, [r3, #0]
 8001b3c:	697b      	ldr	r3, [r7, #20]
 8001b3e:	b29b      	uxth	r3, r3
 8001b40:	787c      	ldrb	r4, [r7, #1]
 8001b42:	78ba      	ldrb	r2, [r7, #2]
 8001b44:	78f9      	ldrb	r1, [r7, #3]
 8001b46:	9302      	str	r3, [sp, #8]
 8001b48:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001b4c:	9301      	str	r3, [sp, #4]
 8001b4e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001b52:	9300      	str	r3, [sp, #0]
 8001b54:	4623      	mov	r3, r4
 8001b56:	f004 f801 	bl	8005b5c <USB_HC_Init>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	73fb      	strb	r3, [r7, #15]
                        dev_address, speed, ep_type, (uint16_t)HCcharMps);

  __HAL_UNLOCK(hhcd);
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	2200      	movs	r2, #0
 8001b62:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

  return status;
 8001b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b68:	4618      	mov	r0, r3
 8001b6a:	371c      	adds	r7, #28
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	bd90      	pop	{r4, r7, pc}

08001b70 <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
 8001b78:	460b      	mov	r3, r1
 8001b7a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8001b7c:	2300      	movs	r3, #0
 8001b7e:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	f893 33d4 	ldrb.w	r3, [r3, #980]	; 0x3d4
 8001b86:	2b01      	cmp	r3, #1
 8001b88:	d101      	bne.n	8001b8e <HAL_HCD_HC_Halt+0x1e>
 8001b8a:	2302      	movs	r3, #2
 8001b8c:	e00f      	b.n	8001bae <HAL_HCD_HC_Halt+0x3e>
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	2201      	movs	r2, #1
 8001b92:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4
  (void)USB_HC_Halt(hhcd->Instance, ch_num);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	78fa      	ldrb	r2, [r7, #3]
 8001b9c:	4611      	mov	r1, r2
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	f004 fb93 	bl	80062ca <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

  return status;
 8001bac:	7bfb      	ldrb	r3, [r7, #15]
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3710      	adds	r7, #16
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
	...

08001bb8 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 8001bb8:	b580      	push	{r7, lr}
 8001bba:	b082      	sub	sp, #8
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	4608      	mov	r0, r1
 8001bc2:	4611      	mov	r1, r2
 8001bc4:	461a      	mov	r2, r3
 8001bc6:	4603      	mov	r3, r0
 8001bc8:	70fb      	strb	r3, [r7, #3]
 8001bca:	460b      	mov	r3, r1
 8001bcc:	70bb      	strb	r3, [r7, #2]
 8001bce:	4613      	mov	r3, r2
 8001bd0:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 8001bd2:	78fa      	ldrb	r2, [r7, #3]
 8001bd4:	6879      	ldr	r1, [r7, #4]
 8001bd6:	4613      	mov	r3, r2
 8001bd8:	011b      	lsls	r3, r3, #4
 8001bda:	1a9b      	subs	r3, r3, r2
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	440b      	add	r3, r1
 8001be0:	3317      	adds	r3, #23
 8001be2:	78ba      	ldrb	r2, [r7, #2]
 8001be4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001be6:	78fa      	ldrb	r2, [r7, #3]
 8001be8:	6879      	ldr	r1, [r7, #4]
 8001bea:	4613      	mov	r3, r2
 8001bec:	011b      	lsls	r3, r3, #4
 8001bee:	1a9b      	subs	r3, r3, r2
 8001bf0:	009b      	lsls	r3, r3, #2
 8001bf2:	440b      	add	r3, r1
 8001bf4:	3326      	adds	r3, #38	; 0x26
 8001bf6:	787a      	ldrb	r2, [r7, #1]
 8001bf8:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001bfa:	7c3b      	ldrb	r3, [r7, #16]
 8001bfc:	2b00      	cmp	r3, #0
 8001bfe:	d114      	bne.n	8001c2a <HAL_HCD_HC_SubmitRequest+0x72>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001c00:	78fa      	ldrb	r2, [r7, #3]
 8001c02:	6879      	ldr	r1, [r7, #4]
 8001c04:	4613      	mov	r3, r2
 8001c06:	011b      	lsls	r3, r3, #4
 8001c08:	1a9b      	subs	r3, r3, r2
 8001c0a:	009b      	lsls	r3, r3, #2
 8001c0c:	440b      	add	r3, r1
 8001c0e:	332a      	adds	r3, #42	; 0x2a
 8001c10:	2203      	movs	r2, #3
 8001c12:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 8001c14:	78fa      	ldrb	r2, [r7, #3]
 8001c16:	6879      	ldr	r1, [r7, #4]
 8001c18:	4613      	mov	r3, r2
 8001c1a:	011b      	lsls	r3, r3, #4
 8001c1c:	1a9b      	subs	r3, r3, r2
 8001c1e:	009b      	lsls	r3, r3, #2
 8001c20:	440b      	add	r3, r1
 8001c22:	3319      	adds	r3, #25
 8001c24:	7f3a      	ldrb	r2, [r7, #28]
 8001c26:	701a      	strb	r2, [r3, #0]
 8001c28:	e009      	b.n	8001c3e <HAL_HCD_HC_SubmitRequest+0x86>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001c2a:	78fa      	ldrb	r2, [r7, #3]
 8001c2c:	6879      	ldr	r1, [r7, #4]
 8001c2e:	4613      	mov	r3, r2
 8001c30:	011b      	lsls	r3, r3, #4
 8001c32:	1a9b      	subs	r3, r3, r2
 8001c34:	009b      	lsls	r3, r3, #2
 8001c36:	440b      	add	r3, r1
 8001c38:	332a      	adds	r3, #42	; 0x2a
 8001c3a:	2202      	movs	r2, #2
 8001c3c:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001c3e:	787b      	ldrb	r3, [r7, #1]
 8001c40:	2b03      	cmp	r3, #3
 8001c42:	f200 8102 	bhi.w	8001e4a <HAL_HCD_HC_SubmitRequest+0x292>
 8001c46:	a201      	add	r2, pc, #4	; (adr r2, 8001c4c <HAL_HCD_HC_SubmitRequest+0x94>)
 8001c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c4c:	08001c5d 	.word	0x08001c5d
 8001c50:	08001e35 	.word	0x08001e35
 8001c54:	08001d21 	.word	0x08001d21
 8001c58:	08001dab 	.word	0x08001dab
  {
    case EP_TYPE_CTRL:
      if (token == 1U) /* send data */
 8001c5c:	7c3b      	ldrb	r3, [r7, #16]
 8001c5e:	2b01      	cmp	r3, #1
 8001c60:	f040 80f5 	bne.w	8001e4e <HAL_HCD_HC_SubmitRequest+0x296>
      {
        if (direction == 0U)
 8001c64:	78bb      	ldrb	r3, [r7, #2]
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d12d      	bne.n	8001cc6 <HAL_HCD_HC_SubmitRequest+0x10e>
        {
          if (length == 0U)
 8001c6a:	8b3b      	ldrh	r3, [r7, #24]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d109      	bne.n	8001c84 <HAL_HCD_HC_SubmitRequest+0xcc>
          {
            /* For Status OUT stage, Length == 0U, Status Out PID = 1 */
            hhcd->hc[ch_num].toggle_out = 1U;
 8001c70:	78fa      	ldrb	r2, [r7, #3]
 8001c72:	6879      	ldr	r1, [r7, #4]
 8001c74:	4613      	mov	r3, r2
 8001c76:	011b      	lsls	r3, r3, #4
 8001c78:	1a9b      	subs	r3, r3, r2
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	440b      	add	r3, r1
 8001c7e:	333d      	adds	r3, #61	; 0x3d
 8001c80:	2201      	movs	r2, #1
 8001c82:	701a      	strb	r2, [r3, #0]
          }

          /* Set the Data Toggle bit as per the Flag */
          if (hhcd->hc[ch_num].toggle_out == 0U)
 8001c84:	78fa      	ldrb	r2, [r7, #3]
 8001c86:	6879      	ldr	r1, [r7, #4]
 8001c88:	4613      	mov	r3, r2
 8001c8a:	011b      	lsls	r3, r3, #4
 8001c8c:	1a9b      	subs	r3, r3, r2
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	440b      	add	r3, r1
 8001c92:	333d      	adds	r3, #61	; 0x3d
 8001c94:	781b      	ldrb	r3, [r3, #0]
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d10a      	bne.n	8001cb0 <HAL_HCD_HC_SubmitRequest+0xf8>
          {
            /* Put the PID 0 */
            hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001c9a:	78fa      	ldrb	r2, [r7, #3]
 8001c9c:	6879      	ldr	r1, [r7, #4]
 8001c9e:	4613      	mov	r3, r2
 8001ca0:	011b      	lsls	r3, r3, #4
 8001ca2:	1a9b      	subs	r3, r3, r2
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	440b      	add	r3, r1
 8001ca8:	332a      	adds	r3, #42	; 0x2a
 8001caa:	2200      	movs	r2, #0
 8001cac:	701a      	strb	r2, [r3, #0]
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
            }
          }
        }
      }
      break;
 8001cae:	e0ce      	b.n	8001e4e <HAL_HCD_HC_SubmitRequest+0x296>
            hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001cb0:	78fa      	ldrb	r2, [r7, #3]
 8001cb2:	6879      	ldr	r1, [r7, #4]
 8001cb4:	4613      	mov	r3, r2
 8001cb6:	011b      	lsls	r3, r3, #4
 8001cb8:	1a9b      	subs	r3, r3, r2
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	440b      	add	r3, r1
 8001cbe:	332a      	adds	r3, #42	; 0x2a
 8001cc0:	2202      	movs	r2, #2
 8001cc2:	701a      	strb	r2, [r3, #0]
      break;
 8001cc4:	e0c3      	b.n	8001e4e <HAL_HCD_HC_SubmitRequest+0x296>
          if (hhcd->hc[ch_num].do_ssplit == 1U)
 8001cc6:	78fa      	ldrb	r2, [r7, #3]
 8001cc8:	6879      	ldr	r1, [r7, #4]
 8001cca:	4613      	mov	r3, r2
 8001ccc:	011b      	lsls	r3, r3, #4
 8001cce:	1a9b      	subs	r3, r3, r2
 8001cd0:	009b      	lsls	r3, r3, #2
 8001cd2:	440b      	add	r3, r1
 8001cd4:	331a      	adds	r3, #26
 8001cd6:	781b      	ldrb	r3, [r3, #0]
 8001cd8:	2b01      	cmp	r3, #1
 8001cda:	f040 80b8 	bne.w	8001e4e <HAL_HCD_HC_SubmitRequest+0x296>
            if (hhcd->hc[ch_num].toggle_in == 0U)
 8001cde:	78fa      	ldrb	r2, [r7, #3]
 8001ce0:	6879      	ldr	r1, [r7, #4]
 8001ce2:	4613      	mov	r3, r2
 8001ce4:	011b      	lsls	r3, r3, #4
 8001ce6:	1a9b      	subs	r3, r3, r2
 8001ce8:	009b      	lsls	r3, r3, #2
 8001cea:	440b      	add	r3, r1
 8001cec:	333c      	adds	r3, #60	; 0x3c
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d10a      	bne.n	8001d0a <HAL_HCD_HC_SubmitRequest+0x152>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001cf4:	78fa      	ldrb	r2, [r7, #3]
 8001cf6:	6879      	ldr	r1, [r7, #4]
 8001cf8:	4613      	mov	r3, r2
 8001cfa:	011b      	lsls	r3, r3, #4
 8001cfc:	1a9b      	subs	r3, r3, r2
 8001cfe:	009b      	lsls	r3, r3, #2
 8001d00:	440b      	add	r3, r1
 8001d02:	332a      	adds	r3, #42	; 0x2a
 8001d04:	2200      	movs	r2, #0
 8001d06:	701a      	strb	r2, [r3, #0]
      break;
 8001d08:	e0a1      	b.n	8001e4e <HAL_HCD_HC_SubmitRequest+0x296>
              hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001d0a:	78fa      	ldrb	r2, [r7, #3]
 8001d0c:	6879      	ldr	r1, [r7, #4]
 8001d0e:	4613      	mov	r3, r2
 8001d10:	011b      	lsls	r3, r3, #4
 8001d12:	1a9b      	subs	r3, r3, r2
 8001d14:	009b      	lsls	r3, r3, #2
 8001d16:	440b      	add	r3, r1
 8001d18:	332a      	adds	r3, #42	; 0x2a
 8001d1a:	2202      	movs	r2, #2
 8001d1c:	701a      	strb	r2, [r3, #0]
      break;
 8001d1e:	e096      	b.n	8001e4e <HAL_HCD_HC_SubmitRequest+0x296>

    case EP_TYPE_BULK:
      if (direction == 0U)
 8001d20:	78bb      	ldrb	r3, [r7, #2]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d120      	bne.n	8001d68 <HAL_HCD_HC_SubmitRequest+0x1b0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001d26:	78fa      	ldrb	r2, [r7, #3]
 8001d28:	6879      	ldr	r1, [r7, #4]
 8001d2a:	4613      	mov	r3, r2
 8001d2c:	011b      	lsls	r3, r3, #4
 8001d2e:	1a9b      	subs	r3, r3, r2
 8001d30:	009b      	lsls	r3, r3, #2
 8001d32:	440b      	add	r3, r1
 8001d34:	333d      	adds	r3, #61	; 0x3d
 8001d36:	781b      	ldrb	r3, [r3, #0]
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d10a      	bne.n	8001d52 <HAL_HCD_HC_SubmitRequest+0x19a>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001d3c:	78fa      	ldrb	r2, [r7, #3]
 8001d3e:	6879      	ldr	r1, [r7, #4]
 8001d40:	4613      	mov	r3, r2
 8001d42:	011b      	lsls	r3, r3, #4
 8001d44:	1a9b      	subs	r3, r3, r2
 8001d46:	009b      	lsls	r3, r3, #2
 8001d48:	440b      	add	r3, r1
 8001d4a:	332a      	adds	r3, #42	; 0x2a
 8001d4c:	2200      	movs	r2, #0
 8001d4e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001d50:	e07e      	b.n	8001e50 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001d52:	78fa      	ldrb	r2, [r7, #3]
 8001d54:	6879      	ldr	r1, [r7, #4]
 8001d56:	4613      	mov	r3, r2
 8001d58:	011b      	lsls	r3, r3, #4
 8001d5a:	1a9b      	subs	r3, r3, r2
 8001d5c:	009b      	lsls	r3, r3, #2
 8001d5e:	440b      	add	r3, r1
 8001d60:	332a      	adds	r3, #42	; 0x2a
 8001d62:	2202      	movs	r2, #2
 8001d64:	701a      	strb	r2, [r3, #0]
      break;
 8001d66:	e073      	b.n	8001e50 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001d68:	78fa      	ldrb	r2, [r7, #3]
 8001d6a:	6879      	ldr	r1, [r7, #4]
 8001d6c:	4613      	mov	r3, r2
 8001d6e:	011b      	lsls	r3, r3, #4
 8001d70:	1a9b      	subs	r3, r3, r2
 8001d72:	009b      	lsls	r3, r3, #2
 8001d74:	440b      	add	r3, r1
 8001d76:	333c      	adds	r3, #60	; 0x3c
 8001d78:	781b      	ldrb	r3, [r3, #0]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d10a      	bne.n	8001d94 <HAL_HCD_HC_SubmitRequest+0x1dc>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001d7e:	78fa      	ldrb	r2, [r7, #3]
 8001d80:	6879      	ldr	r1, [r7, #4]
 8001d82:	4613      	mov	r3, r2
 8001d84:	011b      	lsls	r3, r3, #4
 8001d86:	1a9b      	subs	r3, r3, r2
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	440b      	add	r3, r1
 8001d8c:	332a      	adds	r3, #42	; 0x2a
 8001d8e:	2200      	movs	r2, #0
 8001d90:	701a      	strb	r2, [r3, #0]
      break;
 8001d92:	e05d      	b.n	8001e50 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001d94:	78fa      	ldrb	r2, [r7, #3]
 8001d96:	6879      	ldr	r1, [r7, #4]
 8001d98:	4613      	mov	r3, r2
 8001d9a:	011b      	lsls	r3, r3, #4
 8001d9c:	1a9b      	subs	r3, r3, r2
 8001d9e:	009b      	lsls	r3, r3, #2
 8001da0:	440b      	add	r3, r1
 8001da2:	332a      	adds	r3, #42	; 0x2a
 8001da4:	2202      	movs	r2, #2
 8001da6:	701a      	strb	r2, [r3, #0]
      break;
 8001da8:	e052      	b.n	8001e50 <HAL_HCD_HC_SubmitRequest+0x298>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001daa:	78bb      	ldrb	r3, [r7, #2]
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d120      	bne.n	8001df2 <HAL_HCD_HC_SubmitRequest+0x23a>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001db0:	78fa      	ldrb	r2, [r7, #3]
 8001db2:	6879      	ldr	r1, [r7, #4]
 8001db4:	4613      	mov	r3, r2
 8001db6:	011b      	lsls	r3, r3, #4
 8001db8:	1a9b      	subs	r3, r3, r2
 8001dba:	009b      	lsls	r3, r3, #2
 8001dbc:	440b      	add	r3, r1
 8001dbe:	333d      	adds	r3, #61	; 0x3d
 8001dc0:	781b      	ldrb	r3, [r3, #0]
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d10a      	bne.n	8001ddc <HAL_HCD_HC_SubmitRequest+0x224>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001dc6:	78fa      	ldrb	r2, [r7, #3]
 8001dc8:	6879      	ldr	r1, [r7, #4]
 8001dca:	4613      	mov	r3, r2
 8001dcc:	011b      	lsls	r3, r3, #4
 8001dce:	1a9b      	subs	r3, r3, r2
 8001dd0:	009b      	lsls	r3, r3, #2
 8001dd2:	440b      	add	r3, r1
 8001dd4:	332a      	adds	r3, #42	; 0x2a
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 8001dda:	e039      	b.n	8001e50 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001ddc:	78fa      	ldrb	r2, [r7, #3]
 8001dde:	6879      	ldr	r1, [r7, #4]
 8001de0:	4613      	mov	r3, r2
 8001de2:	011b      	lsls	r3, r3, #4
 8001de4:	1a9b      	subs	r3, r3, r2
 8001de6:	009b      	lsls	r3, r3, #2
 8001de8:	440b      	add	r3, r1
 8001dea:	332a      	adds	r3, #42	; 0x2a
 8001dec:	2202      	movs	r2, #2
 8001dee:	701a      	strb	r2, [r3, #0]
      break;
 8001df0:	e02e      	b.n	8001e50 <HAL_HCD_HC_SubmitRequest+0x298>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001df2:	78fa      	ldrb	r2, [r7, #3]
 8001df4:	6879      	ldr	r1, [r7, #4]
 8001df6:	4613      	mov	r3, r2
 8001df8:	011b      	lsls	r3, r3, #4
 8001dfa:	1a9b      	subs	r3, r3, r2
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	440b      	add	r3, r1
 8001e00:	333c      	adds	r3, #60	; 0x3c
 8001e02:	781b      	ldrb	r3, [r3, #0]
 8001e04:	2b00      	cmp	r3, #0
 8001e06:	d10a      	bne.n	8001e1e <HAL_HCD_HC_SubmitRequest+0x266>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001e08:	78fa      	ldrb	r2, [r7, #3]
 8001e0a:	6879      	ldr	r1, [r7, #4]
 8001e0c:	4613      	mov	r3, r2
 8001e0e:	011b      	lsls	r3, r3, #4
 8001e10:	1a9b      	subs	r3, r3, r2
 8001e12:	009b      	lsls	r3, r3, #2
 8001e14:	440b      	add	r3, r1
 8001e16:	332a      	adds	r3, #42	; 0x2a
 8001e18:	2200      	movs	r2, #0
 8001e1a:	701a      	strb	r2, [r3, #0]
      break;
 8001e1c:	e018      	b.n	8001e50 <HAL_HCD_HC_SubmitRequest+0x298>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001e1e:	78fa      	ldrb	r2, [r7, #3]
 8001e20:	6879      	ldr	r1, [r7, #4]
 8001e22:	4613      	mov	r3, r2
 8001e24:	011b      	lsls	r3, r3, #4
 8001e26:	1a9b      	subs	r3, r3, r2
 8001e28:	009b      	lsls	r3, r3, #2
 8001e2a:	440b      	add	r3, r1
 8001e2c:	332a      	adds	r3, #42	; 0x2a
 8001e2e:	2202      	movs	r2, #2
 8001e30:	701a      	strb	r2, [r3, #0]
      break;
 8001e32:	e00d      	b.n	8001e50 <HAL_HCD_HC_SubmitRequest+0x298>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 8001e34:	78fa      	ldrb	r2, [r7, #3]
 8001e36:	6879      	ldr	r1, [r7, #4]
 8001e38:	4613      	mov	r3, r2
 8001e3a:	011b      	lsls	r3, r3, #4
 8001e3c:	1a9b      	subs	r3, r3, r2
 8001e3e:	009b      	lsls	r3, r3, #2
 8001e40:	440b      	add	r3, r1
 8001e42:	332a      	adds	r3, #42	; 0x2a
 8001e44:	2200      	movs	r2, #0
 8001e46:	701a      	strb	r2, [r3, #0]
      break;
 8001e48:	e002      	b.n	8001e50 <HAL_HCD_HC_SubmitRequest+0x298>

    default:
      break;
 8001e4a:	bf00      	nop
 8001e4c:	e000      	b.n	8001e50 <HAL_HCD_HC_SubmitRequest+0x298>
      break;
 8001e4e:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 8001e50:	78fa      	ldrb	r2, [r7, #3]
 8001e52:	6879      	ldr	r1, [r7, #4]
 8001e54:	4613      	mov	r3, r2
 8001e56:	011b      	lsls	r3, r3, #4
 8001e58:	1a9b      	subs	r3, r3, r2
 8001e5a:	009b      	lsls	r3, r3, #2
 8001e5c:	440b      	add	r3, r1
 8001e5e:	332c      	adds	r3, #44	; 0x2c
 8001e60:	697a      	ldr	r2, [r7, #20]
 8001e62:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 8001e64:	78fa      	ldrb	r2, [r7, #3]
 8001e66:	8b39      	ldrh	r1, [r7, #24]
 8001e68:	6878      	ldr	r0, [r7, #4]
 8001e6a:	4613      	mov	r3, r2
 8001e6c:	011b      	lsls	r3, r3, #4
 8001e6e:	1a9b      	subs	r3, r3, r2
 8001e70:	009b      	lsls	r3, r3, #2
 8001e72:	4403      	add	r3, r0
 8001e74:	3334      	adds	r3, #52	; 0x34
 8001e76:	6019      	str	r1, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 8001e78:	78fa      	ldrb	r2, [r7, #3]
 8001e7a:	6879      	ldr	r1, [r7, #4]
 8001e7c:	4613      	mov	r3, r2
 8001e7e:	011b      	lsls	r3, r3, #4
 8001e80:	1a9b      	subs	r3, r3, r2
 8001e82:	009b      	lsls	r3, r3, #2
 8001e84:	440b      	add	r3, r1
 8001e86:	334c      	adds	r3, #76	; 0x4c
 8001e88:	2200      	movs	r2, #0
 8001e8a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001e8c:	78fa      	ldrb	r2, [r7, #3]
 8001e8e:	6879      	ldr	r1, [r7, #4]
 8001e90:	4613      	mov	r3, r2
 8001e92:	011b      	lsls	r3, r3, #4
 8001e94:	1a9b      	subs	r3, r3, r2
 8001e96:	009b      	lsls	r3, r3, #2
 8001e98:	440b      	add	r3, r1
 8001e9a:	3338      	adds	r3, #56	; 0x38
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001ea0:	78fa      	ldrb	r2, [r7, #3]
 8001ea2:	6879      	ldr	r1, [r7, #4]
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	011b      	lsls	r3, r3, #4
 8001ea8:	1a9b      	subs	r3, r3, r2
 8001eaa:	009b      	lsls	r3, r3, #2
 8001eac:	440b      	add	r3, r1
 8001eae:	3315      	adds	r3, #21
 8001eb0:	78fa      	ldrb	r2, [r7, #3]
 8001eb2:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001eb4:	78fa      	ldrb	r2, [r7, #3]
 8001eb6:	6879      	ldr	r1, [r7, #4]
 8001eb8:	4613      	mov	r3, r2
 8001eba:	011b      	lsls	r3, r3, #4
 8001ebc:	1a9b      	subs	r3, r3, r2
 8001ebe:	009b      	lsls	r3, r3, #2
 8001ec0:	440b      	add	r3, r1
 8001ec2:	334d      	adds	r3, #77	; 0x4d
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	6818      	ldr	r0, [r3, #0]
 8001ecc:	78fa      	ldrb	r2, [r7, #3]
 8001ece:	4613      	mov	r3, r2
 8001ed0:	011b      	lsls	r3, r3, #4
 8001ed2:	1a9b      	subs	r3, r3, r2
 8001ed4:	009b      	lsls	r3, r3, #2
 8001ed6:	3310      	adds	r3, #16
 8001ed8:	687a      	ldr	r2, [r7, #4]
 8001eda:	4413      	add	r3, r2
 8001edc:	1d19      	adds	r1, r3, #4
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	799b      	ldrb	r3, [r3, #6]
 8001ee2:	461a      	mov	r2, r3
 8001ee4:	f003 ff66 	bl	8005db4 <USB_HC_StartXfer>
 8001ee8:	4603      	mov	r3, r0
}
 8001eea:	4618      	mov	r0, r3
 8001eec:	3708      	adds	r7, #8
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	bd80      	pop	{r7, pc}
 8001ef2:	bf00      	nop

08001ef4 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b086      	sub	sp, #24
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f003 fc5b 	bl	80057c6 <USB_GetMode>
 8001f10:	4603      	mov	r3, r0
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	f040 80fb 	bne.w	800210e <HAL_HCD_IRQHandler+0x21a>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 8001f18:	687b      	ldr	r3, [r7, #4]
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	f003 fc1e 	bl	800575e <USB_ReadInterrupts>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	f000 80f1 	beq.w	800210c <HAL_HCD_IRQHandler+0x218>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	681b      	ldr	r3, [r3, #0]
 8001f2e:	4618      	mov	r0, r3
 8001f30:	f003 fc15 	bl	800575e <USB_ReadInterrupts>
 8001f34:	4603      	mov	r3, r0
 8001f36:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f3a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001f3e:	d104      	bne.n	8001f4a <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8001f48:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	4618      	mov	r0, r3
 8001f50:	f003 fc05 	bl	800575e <USB_ReadInterrupts>
 8001f54:	4603      	mov	r3, r0
 8001f56:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001f5a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001f5e:	d104      	bne.n	8001f6a <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001f68:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f003 fbf5 	bl	800575e <USB_ReadInterrupts>
 8001f74:	4603      	mov	r3, r0
 8001f76:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001f7a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8001f7e:	d104      	bne.n	8001f8a <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001f88:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	4618      	mov	r0, r3
 8001f90:	f003 fbe5 	bl	800575e <USB_ReadInterrupts>
 8001f94:	4603      	mov	r3, r0
 8001f96:	f003 0302 	and.w	r3, r3, #2
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d103      	bne.n	8001fa6 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	2202      	movs	r2, #2
 8001fa4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4618      	mov	r0, r3
 8001fac:	f003 fbd7 	bl	800575e <USB_ReadInterrupts>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001fb6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001fba:	d120      	bne.n	8001ffe <HAL_HCD_IRQHandler+0x10a>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	681b      	ldr	r3, [r3, #0]
 8001fc0:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001fc4:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001fc6:	68fb      	ldr	r3, [r7, #12]
 8001fc8:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	f003 0301 	and.w	r3, r3, #1
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d113      	bne.n	8001ffe <HAL_HCD_IRQHandler+0x10a>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001fd6:	2110      	movs	r1, #16
 8001fd8:	6938      	ldr	r0, [r7, #16]
 8001fda:	f003 faca 	bl	8005572 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 8001fde:	6938      	ldr	r0, [r7, #16]
 8001fe0:	f003 faf9 	bl	80055d6 <USB_FlushRxFifo>

        if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	7a5b      	ldrb	r3, [r3, #9]
 8001fe8:	2b02      	cmp	r3, #2
 8001fea:	d105      	bne.n	8001ff8 <HAL_HCD_IRQHandler+0x104>
        {
          /* Restore FS Clock */
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	2101      	movs	r1, #1
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	f003 fcea 	bl	80059cc <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 8001ff8:	6878      	ldr	r0, [r7, #4]
 8001ffa:	f006 fcc1 	bl	8008980 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4618      	mov	r0, r3
 8002004:	f003 fbab 	bl	800575e <USB_ReadInterrupts>
 8002008:	4603      	mov	r3, r0
 800200a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800200e:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002012:	d102      	bne.n	800201a <HAL_HCD_IRQHandler+0x126>
    {
      HCD_Port_IRQHandler(hhcd);
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f001 fd33 	bl	8003a80 <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4618      	mov	r0, r3
 8002020:	f003 fb9d 	bl	800575e <USB_ReadInterrupts>
 8002024:	4603      	mov	r3, r0
 8002026:	f003 0308 	and.w	r3, r3, #8
 800202a:	2b08      	cmp	r3, #8
 800202c:	d106      	bne.n	800203c <HAL_HCD_IRQHandler+0x148>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 800202e:	6878      	ldr	r0, [r7, #4]
 8002030:	f006 fc8a 	bl	8008948 <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	2208      	movs	r2, #8
 800203a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	4618      	mov	r0, r3
 8002042:	f003 fb8c 	bl	800575e <USB_ReadInterrupts>
 8002046:	4603      	mov	r3, r0
 8002048:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800204c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002050:	d139      	bne.n	80020c6 <HAL_HCD_IRQHandler+0x1d2>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	4618      	mov	r0, r3
 8002058:	f004 f926 	bl	80062a8 <USB_HC_ReadInterrupt>
 800205c:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 800205e:	2300      	movs	r3, #0
 8002060:	617b      	str	r3, [r7, #20]
 8002062:	e025      	b.n	80020b0 <HAL_HCD_IRQHandler+0x1bc>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 8002064:	697b      	ldr	r3, [r7, #20]
 8002066:	f003 030f 	and.w	r3, r3, #15
 800206a:	68ba      	ldr	r2, [r7, #8]
 800206c:	fa22 f303 	lsr.w	r3, r2, r3
 8002070:	f003 0301 	and.w	r3, r3, #1
 8002074:	2b00      	cmp	r3, #0
 8002076:	d018      	beq.n	80020aa <HAL_HCD_IRQHandler+0x1b6>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	015a      	lsls	r2, r3, #5
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	4413      	add	r3, r2
 8002080:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800208a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800208e:	d106      	bne.n	800209e <HAL_HCD_IRQHandler+0x1aa>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8002090:	697b      	ldr	r3, [r7, #20]
 8002092:	b2db      	uxtb	r3, r3
 8002094:	4619      	mov	r1, r3
 8002096:	6878      	ldr	r0, [r7, #4]
 8002098:	f000 f905 	bl	80022a6 <HCD_HC_IN_IRQHandler>
 800209c:	e005      	b.n	80020aa <HAL_HCD_IRQHandler+0x1b6>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	4619      	mov	r1, r3
 80020a4:	6878      	ldr	r0, [r7, #4]
 80020a6:	f000 ff67 	bl	8002f78 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	3301      	adds	r3, #1
 80020ae:	617b      	str	r3, [r7, #20]
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	795b      	ldrb	r3, [r3, #5]
 80020b4:	461a      	mov	r2, r3
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	4293      	cmp	r3, r2
 80020ba:	d3d3      	bcc.n	8002064 <HAL_HCD_IRQHandler+0x170>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80020c4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4618      	mov	r0, r3
 80020cc:	f003 fb47 	bl	800575e <USB_ReadInterrupts>
 80020d0:	4603      	mov	r3, r0
 80020d2:	f003 0310 	and.w	r3, r3, #16
 80020d6:	2b10      	cmp	r3, #16
 80020d8:	d101      	bne.n	80020de <HAL_HCD_IRQHandler+0x1ea>
 80020da:	2301      	movs	r3, #1
 80020dc:	e000      	b.n	80020e0 <HAL_HCD_IRQHandler+0x1ec>
 80020de:	2300      	movs	r3, #0
 80020e0:	2b00      	cmp	r3, #0
 80020e2:	d014      	beq.n	800210e <HAL_HCD_IRQHandler+0x21a>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	699a      	ldr	r2, [r3, #24]
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f022 0210 	bic.w	r2, r2, #16
 80020f2:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80020f4:	6878      	ldr	r0, [r7, #4]
 80020f6:	f001 fbe4 	bl	80038c2 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	699a      	ldr	r2, [r3, #24]
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f042 0210 	orr.w	r2, r2, #16
 8002108:	619a      	str	r2, [r3, #24]
 800210a:	e000      	b.n	800210e <HAL_HCD_IRQHandler+0x21a>
      return;
 800210c:	bf00      	nop
    }
  }
}
 800210e:	3718      	adds	r7, #24
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}

08002114 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b082      	sub	sp, #8
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	f893 33d4 	ldrb.w	r3, [r3, #980]	; 0x3d4
 8002122:	2b01      	cmp	r3, #1
 8002124:	d101      	bne.n	800212a <HAL_HCD_Start+0x16>
 8002126:	2302      	movs	r3, #2
 8002128:	e013      	b.n	8002152 <HAL_HCD_Start+0x3e>
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	2201      	movs	r2, #1
 800212e:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	2101      	movs	r1, #1
 8002138:	4618      	mov	r0, r3
 800213a:	f003 fcae 	bl	8005a9a <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	4618      	mov	r0, r3
 8002144:	f003 f9a7 	bl	8005496 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2200      	movs	r2, #0
 800214c:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

  return HAL_OK;
 8002150:	2300      	movs	r3, #0
}
 8002152:	4618      	mov	r0, r3
 8002154:	3708      	adds	r7, #8
 8002156:	46bd      	mov	sp, r7
 8002158:	bd80      	pop	{r7, pc}

0800215a <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 800215a:	b580      	push	{r7, lr}
 800215c:	b082      	sub	sp, #8
 800215e:	af00      	add	r7, sp, #0
 8002160:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	f893 33d4 	ldrb.w	r3, [r3, #980]	; 0x3d4
 8002168:	2b01      	cmp	r3, #1
 800216a:	d101      	bne.n	8002170 <HAL_HCD_Stop+0x16>
 800216c:	2302      	movs	r3, #2
 800216e:	e00d      	b.n	800218c <HAL_HCD_Stop+0x32>
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	2201      	movs	r2, #1
 8002174:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4
  (void)USB_StopHost(hhcd->Instance);
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	4618      	mov	r0, r3
 800217e:	f004 fa01 	bl	8006584 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2200      	movs	r2, #0
 8002186:	f883 23d4 	strb.w	r2, [r3, #980]	; 0x3d4

  return HAL_OK;
 800218a:	2300      	movs	r3, #0
}
 800218c:	4618      	mov	r0, r3
 800218e:	3708      	adds	r7, #8
 8002190:	46bd      	mov	sp, r7
 8002192:	bd80      	pop	{r7, pc}

08002194 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8002194:	b580      	push	{r7, lr}
 8002196:	b082      	sub	sp, #8
 8002198:	af00      	add	r7, sp, #0
 800219a:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	4618      	mov	r0, r3
 80021a2:	f003 fc50 	bl	8005a46 <USB_ResetPort>
 80021a6:	4603      	mov	r3, r0
}
 80021a8:	4618      	mov	r0, r3
 80021aa:	3708      	adds	r7, #8
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}

080021b0 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
 80021b8:	460b      	mov	r3, r1
 80021ba:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 80021bc:	78fa      	ldrb	r2, [r7, #3]
 80021be:	6879      	ldr	r1, [r7, #4]
 80021c0:	4613      	mov	r3, r2
 80021c2:	011b      	lsls	r3, r3, #4
 80021c4:	1a9b      	subs	r3, r3, r2
 80021c6:	009b      	lsls	r3, r3, #2
 80021c8:	440b      	add	r3, r1
 80021ca:	334c      	adds	r3, #76	; 0x4c
 80021cc:	781b      	ldrb	r3, [r3, #0]
}
 80021ce:	4618      	mov	r0, r3
 80021d0:	370c      	adds	r7, #12
 80021d2:	46bd      	mov	sp, r7
 80021d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d8:	4770      	bx	lr

080021da <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef const *hhcd, uint8_t chnum)
{
 80021da:	b480      	push	{r7}
 80021dc:	b083      	sub	sp, #12
 80021de:	af00      	add	r7, sp, #0
 80021e0:	6078      	str	r0, [r7, #4]
 80021e2:	460b      	mov	r3, r1
 80021e4:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 80021e6:	78fa      	ldrb	r2, [r7, #3]
 80021e8:	6879      	ldr	r1, [r7, #4]
 80021ea:	4613      	mov	r3, r2
 80021ec:	011b      	lsls	r3, r3, #4
 80021ee:	1a9b      	subs	r3, r3, r2
 80021f0:	009b      	lsls	r3, r3, #2
 80021f2:	440b      	add	r3, r1
 80021f4:	3338      	adds	r3, #56	; 0x38
 80021f6:	681b      	ldr	r3, [r3, #0]
}
 80021f8:	4618      	mov	r0, r3
 80021fa:	370c      	adds	r7, #12
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr

08002204 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	b082      	sub	sp, #8
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	4618      	mov	r0, r3
 8002212:	f003 fc92 	bl	8005b3a <USB_GetCurrentFrame>
 8002216:	4603      	mov	r3, r0
}
 8002218:	4618      	mov	r0, r3
 800221a:	3708      	adds	r7, #8
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}

08002220 <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b082      	sub	sp, #8
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	4618      	mov	r0, r3
 800222e:	f003 fc6d 	bl	8005b0c <USB_GetHostSpeed>
 8002232:	4603      	mov	r3, r0
}
 8002234:	4618      	mov	r0, r3
 8002236:	3708      	adds	r7, #8
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}

0800223c <HAL_HCD_HC_ClearHubInfo>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_ClearHubInfo(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
 8002244:	460b      	mov	r3, r1
 8002246:	70fb      	strb	r3, [r7, #3]
  hhcd->hc[ch_num].do_ssplit = 0U;
 8002248:	78fa      	ldrb	r2, [r7, #3]
 800224a:	6879      	ldr	r1, [r7, #4]
 800224c:	4613      	mov	r3, r2
 800224e:	011b      	lsls	r3, r3, #4
 8002250:	1a9b      	subs	r3, r3, r2
 8002252:	009b      	lsls	r3, r3, #2
 8002254:	440b      	add	r3, r1
 8002256:	331a      	adds	r3, #26
 8002258:	2200      	movs	r2, #0
 800225a:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].do_csplit = 0U;
 800225c:	78fa      	ldrb	r2, [r7, #3]
 800225e:	6879      	ldr	r1, [r7, #4]
 8002260:	4613      	mov	r3, r2
 8002262:	011b      	lsls	r3, r3, #4
 8002264:	1a9b      	subs	r3, r3, r2
 8002266:	009b      	lsls	r3, r3, #2
 8002268:	440b      	add	r3, r1
 800226a:	331b      	adds	r3, #27
 800226c:	2200      	movs	r2, #0
 800226e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_addr = 0U;
 8002270:	78fa      	ldrb	r2, [r7, #3]
 8002272:	6879      	ldr	r1, [r7, #4]
 8002274:	4613      	mov	r3, r2
 8002276:	011b      	lsls	r3, r3, #4
 8002278:	1a9b      	subs	r3, r3, r2
 800227a:	009b      	lsls	r3, r3, #2
 800227c:	440b      	add	r3, r1
 800227e:	3325      	adds	r3, #37	; 0x25
 8002280:	2200      	movs	r2, #0
 8002282:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].hub_port_nbr = 0U;
 8002284:	78fa      	ldrb	r2, [r7, #3]
 8002286:	6879      	ldr	r1, [r7, #4]
 8002288:	4613      	mov	r3, r2
 800228a:	011b      	lsls	r3, r3, #4
 800228c:	1a9b      	subs	r3, r3, r2
 800228e:	009b      	lsls	r3, r3, #2
 8002290:	440b      	add	r3, r1
 8002292:	3324      	adds	r3, #36	; 0x24
 8002294:	2200      	movs	r2, #0
 8002296:	701a      	strb	r2, [r3, #0]

  return HAL_OK;
 8002298:	2300      	movs	r3, #0
}
 800229a:	4618      	mov	r0, r3
 800229c:	370c      	adds	r7, #12
 800229e:	46bd      	mov	sp, r7
 80022a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a4:	4770      	bx	lr

080022a6 <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 80022a6:	b580      	push	{r7, lr}
 80022a8:	b086      	sub	sp, #24
 80022aa:	af00      	add	r7, sp, #0
 80022ac:	6078      	str	r0, [r7, #4]
 80022ae:	460b      	mov	r3, r1
 80022b0:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80022b8:	697b      	ldr	r3, [r7, #20]
 80022ba:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	78fa      	ldrb	r2, [r7, #3]
 80022c2:	4611      	mov	r1, r2
 80022c4:	4618      	mov	r0, r3
 80022c6:	f003 fa5d 	bl	8005784 <USB_ReadChInterrupts>
 80022ca:	4603      	mov	r3, r0
 80022cc:	f003 0304 	and.w	r3, r3, #4
 80022d0:	2b04      	cmp	r3, #4
 80022d2:	d11a      	bne.n	800230a <HCD_HC_IN_IRQHandler+0x64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 80022d4:	78fb      	ldrb	r3, [r7, #3]
 80022d6:	015a      	lsls	r2, r3, #5
 80022d8:	693b      	ldr	r3, [r7, #16]
 80022da:	4413      	add	r3, r2
 80022dc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022e0:	461a      	mov	r2, r3
 80022e2:	2304      	movs	r3, #4
 80022e4:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 80022e6:	78fa      	ldrb	r2, [r7, #3]
 80022e8:	6879      	ldr	r1, [r7, #4]
 80022ea:	4613      	mov	r3, r2
 80022ec:	011b      	lsls	r3, r3, #4
 80022ee:	1a9b      	subs	r3, r3, r2
 80022f0:	009b      	lsls	r3, r3, #2
 80022f2:	440b      	add	r3, r1
 80022f4:	334d      	adds	r3, #77	; 0x4d
 80022f6:	2207      	movs	r2, #7
 80022f8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	78fa      	ldrb	r2, [r7, #3]
 8002300:	4611      	mov	r1, r2
 8002302:	4618      	mov	r0, r3
 8002304:	f003 ffe1 	bl	80062ca <USB_HC_Halt>
 8002308:	e09e      	b.n	8002448 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_BBERR))
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	78fa      	ldrb	r2, [r7, #3]
 8002310:	4611      	mov	r1, r2
 8002312:	4618      	mov	r0, r3
 8002314:	f003 fa36 	bl	8005784 <USB_ReadChInterrupts>
 8002318:	4603      	mov	r3, r0
 800231a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800231e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002322:	d11b      	bne.n	800235c <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_BBERR);
 8002324:	78fb      	ldrb	r3, [r7, #3]
 8002326:	015a      	lsls	r2, r3, #5
 8002328:	693b      	ldr	r3, [r7, #16]
 800232a:	4413      	add	r3, r2
 800232c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002330:	461a      	mov	r2, r3
 8002332:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002336:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_BBLERR;
 8002338:	78fa      	ldrb	r2, [r7, #3]
 800233a:	6879      	ldr	r1, [r7, #4]
 800233c:	4613      	mov	r3, r2
 800233e:	011b      	lsls	r3, r3, #4
 8002340:	1a9b      	subs	r3, r3, r2
 8002342:	009b      	lsls	r3, r3, #2
 8002344:	440b      	add	r3, r1
 8002346:	334d      	adds	r3, #77	; 0x4d
 8002348:	2208      	movs	r2, #8
 800234a:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	78fa      	ldrb	r2, [r7, #3]
 8002352:	4611      	mov	r1, r2
 8002354:	4618      	mov	r0, r3
 8002356:	f003 ffb8 	bl	80062ca <USB_HC_Halt>
 800235a:	e075      	b.n	8002448 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	78fa      	ldrb	r2, [r7, #3]
 8002362:	4611      	mov	r1, r2
 8002364:	4618      	mov	r0, r3
 8002366:	f003 fa0d 	bl	8005784 <USB_ReadChInterrupts>
 800236a:	4603      	mov	r3, r0
 800236c:	f003 0308 	and.w	r3, r3, #8
 8002370:	2b08      	cmp	r3, #8
 8002372:	d11a      	bne.n	80023aa <HCD_HC_IN_IRQHandler+0x104>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 8002374:	78fb      	ldrb	r3, [r7, #3]
 8002376:	015a      	lsls	r2, r3, #5
 8002378:	693b      	ldr	r3, [r7, #16]
 800237a:	4413      	add	r3, r2
 800237c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002380:	461a      	mov	r2, r3
 8002382:	2308      	movs	r3, #8
 8002384:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 8002386:	78fa      	ldrb	r2, [r7, #3]
 8002388:	6879      	ldr	r1, [r7, #4]
 800238a:	4613      	mov	r3, r2
 800238c:	011b      	lsls	r3, r3, #4
 800238e:	1a9b      	subs	r3, r3, r2
 8002390:	009b      	lsls	r3, r3, #2
 8002392:	440b      	add	r3, r1
 8002394:	334d      	adds	r3, #77	; 0x4d
 8002396:	2206      	movs	r2, #6
 8002398:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	78fa      	ldrb	r2, [r7, #3]
 80023a0:	4611      	mov	r1, r2
 80023a2:	4618      	mov	r0, r3
 80023a4:	f003 ff91 	bl	80062ca <USB_HC_Halt>
 80023a8:	e04e      	b.n	8002448 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	78fa      	ldrb	r2, [r7, #3]
 80023b0:	4611      	mov	r1, r2
 80023b2:	4618      	mov	r0, r3
 80023b4:	f003 f9e6 	bl	8005784 <USB_ReadChInterrupts>
 80023b8:	4603      	mov	r3, r0
 80023ba:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023be:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023c2:	d11b      	bne.n	80023fc <HCD_HC_IN_IRQHandler+0x156>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80023c4:	78fb      	ldrb	r3, [r7, #3]
 80023c6:	015a      	lsls	r2, r3, #5
 80023c8:	693b      	ldr	r3, [r7, #16]
 80023ca:	4413      	add	r3, r2
 80023cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023d0:	461a      	mov	r2, r3
 80023d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80023d6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80023d8:	78fa      	ldrb	r2, [r7, #3]
 80023da:	6879      	ldr	r1, [r7, #4]
 80023dc:	4613      	mov	r3, r2
 80023de:	011b      	lsls	r3, r3, #4
 80023e0:	1a9b      	subs	r3, r3, r2
 80023e2:	009b      	lsls	r3, r3, #2
 80023e4:	440b      	add	r3, r1
 80023e6:	334d      	adds	r3, #77	; 0x4d
 80023e8:	2209      	movs	r2, #9
 80023ea:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	78fa      	ldrb	r2, [r7, #3]
 80023f2:	4611      	mov	r1, r2
 80023f4:	4618      	mov	r0, r3
 80023f6:	f003 ff68 	bl	80062ca <USB_HC_Halt>
 80023fa:	e025      	b.n	8002448 <HCD_HC_IN_IRQHandler+0x1a2>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	78fa      	ldrb	r2, [r7, #3]
 8002402:	4611      	mov	r1, r2
 8002404:	4618      	mov	r0, r3
 8002406:	f003 f9bd 	bl	8005784 <USB_ReadChInterrupts>
 800240a:	4603      	mov	r3, r0
 800240c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002410:	2b80      	cmp	r3, #128	; 0x80
 8002412:	d119      	bne.n	8002448 <HCD_HC_IN_IRQHandler+0x1a2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8002414:	78fb      	ldrb	r3, [r7, #3]
 8002416:	015a      	lsls	r2, r3, #5
 8002418:	693b      	ldr	r3, [r7, #16]
 800241a:	4413      	add	r3, r2
 800241c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002420:	461a      	mov	r2, r3
 8002422:	2380      	movs	r3, #128	; 0x80
 8002424:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002426:	78fa      	ldrb	r2, [r7, #3]
 8002428:	6879      	ldr	r1, [r7, #4]
 800242a:	4613      	mov	r3, r2
 800242c:	011b      	lsls	r3, r3, #4
 800242e:	1a9b      	subs	r3, r3, r2
 8002430:	009b      	lsls	r3, r3, #2
 8002432:	440b      	add	r3, r1
 8002434:	334d      	adds	r3, #77	; 0x4d
 8002436:	2207      	movs	r2, #7
 8002438:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	681b      	ldr	r3, [r3, #0]
 800243e:	78fa      	ldrb	r2, [r7, #3]
 8002440:	4611      	mov	r1, r2
 8002442:	4618      	mov	r0, r3
 8002444:	f003 ff41 	bl	80062ca <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	78fa      	ldrb	r2, [r7, #3]
 800244e:	4611      	mov	r1, r2
 8002450:	4618      	mov	r0, r3
 8002452:	f003 f997 	bl	8005784 <USB_ReadChInterrupts>
 8002456:	4603      	mov	r3, r0
 8002458:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800245c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002460:	d112      	bne.n	8002488 <HCD_HC_IN_IRQHandler+0x1e2>
  {
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	78fa      	ldrb	r2, [r7, #3]
 8002468:	4611      	mov	r1, r2
 800246a:	4618      	mov	r0, r3
 800246c:	f003 ff2d 	bl	80062ca <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8002470:	78fb      	ldrb	r3, [r7, #3]
 8002472:	015a      	lsls	r2, r3, #5
 8002474:	693b      	ldr	r3, [r7, #16]
 8002476:	4413      	add	r3, r2
 8002478:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800247c:	461a      	mov	r2, r3
 800247e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002482:	6093      	str	r3, [r2, #8]
 8002484:	f000 bd75 	b.w	8002f72 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	78fa      	ldrb	r2, [r7, #3]
 800248e:	4611      	mov	r1, r2
 8002490:	4618      	mov	r0, r3
 8002492:	f003 f977 	bl	8005784 <USB_ReadChInterrupts>
 8002496:	4603      	mov	r3, r0
 8002498:	f003 0301 	and.w	r3, r3, #1
 800249c:	2b01      	cmp	r3, #1
 800249e:	f040 8128 	bne.w	80026f2 <HCD_HC_IN_IRQHandler+0x44c>
  {
    /* Clear any pending ACK IT */
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 80024a2:	78fb      	ldrb	r3, [r7, #3]
 80024a4:	015a      	lsls	r2, r3, #5
 80024a6:	693b      	ldr	r3, [r7, #16]
 80024a8:	4413      	add	r3, r2
 80024aa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024ae:	461a      	mov	r2, r3
 80024b0:	2320      	movs	r3, #32
 80024b2:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_csplit == 1U)
 80024b4:	78fa      	ldrb	r2, [r7, #3]
 80024b6:	6879      	ldr	r1, [r7, #4]
 80024b8:	4613      	mov	r3, r2
 80024ba:	011b      	lsls	r3, r3, #4
 80024bc:	1a9b      	subs	r3, r3, r2
 80024be:	009b      	lsls	r3, r3, #2
 80024c0:	440b      	add	r3, r1
 80024c2:	331b      	adds	r3, #27
 80024c4:	781b      	ldrb	r3, [r3, #0]
 80024c6:	2b01      	cmp	r3, #1
 80024c8:	d119      	bne.n	80024fe <HCD_HC_IN_IRQHandler+0x258>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80024ca:	78fa      	ldrb	r2, [r7, #3]
 80024cc:	6879      	ldr	r1, [r7, #4]
 80024ce:	4613      	mov	r3, r2
 80024d0:	011b      	lsls	r3, r3, #4
 80024d2:	1a9b      	subs	r3, r3, r2
 80024d4:	009b      	lsls	r3, r3, #2
 80024d6:	440b      	add	r3, r1
 80024d8:	331b      	adds	r3, #27
 80024da:	2200      	movs	r2, #0
 80024dc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80024de:	78fb      	ldrb	r3, [r7, #3]
 80024e0:	015a      	lsls	r2, r3, #5
 80024e2:	693b      	ldr	r3, [r7, #16]
 80024e4:	4413      	add	r3, r2
 80024e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	78fa      	ldrb	r2, [r7, #3]
 80024ee:	0151      	lsls	r1, r2, #5
 80024f0:	693a      	ldr	r2, [r7, #16]
 80024f2:	440a      	add	r2, r1
 80024f4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80024f8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024fc:	6053      	str	r3, [r2, #4]
    }

    if (hhcd->Init.dma_enable != 0U)
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	799b      	ldrb	r3, [r3, #6]
 8002502:	2b00      	cmp	r3, #0
 8002504:	d01b      	beq.n	800253e <HCD_HC_IN_IRQHandler+0x298>
    {
      hhcd->hc[chnum].xfer_count = hhcd->hc[chnum].XferSize - (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8002506:	78fa      	ldrb	r2, [r7, #3]
 8002508:	6879      	ldr	r1, [r7, #4]
 800250a:	4613      	mov	r3, r2
 800250c:	011b      	lsls	r3, r3, #4
 800250e:	1a9b      	subs	r3, r3, r2
 8002510:	009b      	lsls	r3, r3, #2
 8002512:	440b      	add	r3, r1
 8002514:	3330      	adds	r3, #48	; 0x30
 8002516:	6819      	ldr	r1, [r3, #0]
 8002518:	78fb      	ldrb	r3, [r7, #3]
 800251a:	015a      	lsls	r2, r3, #5
 800251c:	693b      	ldr	r3, [r7, #16]
 800251e:	4413      	add	r3, r2
 8002520:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002524:	691b      	ldr	r3, [r3, #16]
 8002526:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800252a:	78fa      	ldrb	r2, [r7, #3]
 800252c:	1ac9      	subs	r1, r1, r3
 800252e:	6878      	ldr	r0, [r7, #4]
 8002530:	4613      	mov	r3, r2
 8002532:	011b      	lsls	r3, r3, #4
 8002534:	1a9b      	subs	r3, r3, r2
 8002536:	009b      	lsls	r3, r3, #2
 8002538:	4403      	add	r3, r0
 800253a:	3338      	adds	r3, #56	; 0x38
 800253c:	6019      	str	r1, [r3, #0]
    }

    hhcd->hc[chnum].state = HC_XFRC;
 800253e:	78fa      	ldrb	r2, [r7, #3]
 8002540:	6879      	ldr	r1, [r7, #4]
 8002542:	4613      	mov	r3, r2
 8002544:	011b      	lsls	r3, r3, #4
 8002546:	1a9b      	subs	r3, r3, r2
 8002548:	009b      	lsls	r3, r3, #2
 800254a:	440b      	add	r3, r1
 800254c:	334d      	adds	r3, #77	; 0x4d
 800254e:	2201      	movs	r2, #1
 8002550:	701a      	strb	r2, [r3, #0]
    hhcd->hc[chnum].ErrCnt = 0U;
 8002552:	78fa      	ldrb	r2, [r7, #3]
 8002554:	6879      	ldr	r1, [r7, #4]
 8002556:	4613      	mov	r3, r2
 8002558:	011b      	lsls	r3, r3, #4
 800255a:	1a9b      	subs	r3, r3, r2
 800255c:	009b      	lsls	r3, r3, #2
 800255e:	440b      	add	r3, r1
 8002560:	3344      	adds	r3, #68	; 0x44
 8002562:	2200      	movs	r2, #0
 8002564:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 8002566:	78fb      	ldrb	r3, [r7, #3]
 8002568:	015a      	lsls	r2, r3, #5
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	4413      	add	r3, r2
 800256e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002572:	461a      	mov	r2, r3
 8002574:	2301      	movs	r3, #1
 8002576:	6093      	str	r3, [r2, #8]

    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002578:	78fa      	ldrb	r2, [r7, #3]
 800257a:	6879      	ldr	r1, [r7, #4]
 800257c:	4613      	mov	r3, r2
 800257e:	011b      	lsls	r3, r3, #4
 8002580:	1a9b      	subs	r3, r3, r2
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	440b      	add	r3, r1
 8002586:	3326      	adds	r3, #38	; 0x26
 8002588:	781b      	ldrb	r3, [r3, #0]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d00a      	beq.n	80025a4 <HCD_HC_IN_IRQHandler+0x2fe>
        (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 800258e:	78fa      	ldrb	r2, [r7, #3]
 8002590:	6879      	ldr	r1, [r7, #4]
 8002592:	4613      	mov	r3, r2
 8002594:	011b      	lsls	r3, r3, #4
 8002596:	1a9b      	subs	r3, r3, r2
 8002598:	009b      	lsls	r3, r3, #2
 800259a:	440b      	add	r3, r1
 800259c:	3326      	adds	r3, #38	; 0x26
 800259e:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 80025a0:	2b02      	cmp	r3, #2
 80025a2:	d110      	bne.n	80025c6 <HCD_HC_IN_IRQHandler+0x320>
    {
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	78fa      	ldrb	r2, [r7, #3]
 80025aa:	4611      	mov	r1, r2
 80025ac:	4618      	mov	r0, r3
 80025ae:	f003 fe8c 	bl	80062ca <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 80025b2:	78fb      	ldrb	r3, [r7, #3]
 80025b4:	015a      	lsls	r2, r3, #5
 80025b6:	693b      	ldr	r3, [r7, #16]
 80025b8:	4413      	add	r3, r2
 80025ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025be:	461a      	mov	r2, r3
 80025c0:	2310      	movs	r3, #16
 80025c2:	6093      	str	r3, [r2, #8]
 80025c4:	e03d      	b.n	8002642 <HCD_HC_IN_IRQHandler+0x39c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80025c6:	78fa      	ldrb	r2, [r7, #3]
 80025c8:	6879      	ldr	r1, [r7, #4]
 80025ca:	4613      	mov	r3, r2
 80025cc:	011b      	lsls	r3, r3, #4
 80025ce:	1a9b      	subs	r3, r3, r2
 80025d0:	009b      	lsls	r3, r3, #2
 80025d2:	440b      	add	r3, r1
 80025d4:	3326      	adds	r3, #38	; 0x26
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	2b03      	cmp	r3, #3
 80025da:	d00a      	beq.n	80025f2 <HCD_HC_IN_IRQHandler+0x34c>
             (hhcd->hc[chnum].ep_type == EP_TYPE_ISOC))
 80025dc:	78fa      	ldrb	r2, [r7, #3]
 80025de:	6879      	ldr	r1, [r7, #4]
 80025e0:	4613      	mov	r3, r2
 80025e2:	011b      	lsls	r3, r3, #4
 80025e4:	1a9b      	subs	r3, r3, r2
 80025e6:	009b      	lsls	r3, r3, #2
 80025e8:	440b      	add	r3, r1
 80025ea:	3326      	adds	r3, #38	; 0x26
 80025ec:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_INTR) ||
 80025ee:	2b01      	cmp	r3, #1
 80025f0:	d127      	bne.n	8002642 <HCD_HC_IN_IRQHandler+0x39c>
    {
      USBx_HC(chnum)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 80025f2:	78fb      	ldrb	r3, [r7, #3]
 80025f4:	015a      	lsls	r2, r3, #5
 80025f6:	693b      	ldr	r3, [r7, #16]
 80025f8:	4413      	add	r3, r2
 80025fa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	78fa      	ldrb	r2, [r7, #3]
 8002602:	0151      	lsls	r1, r2, #5
 8002604:	693a      	ldr	r2, [r7, #16]
 8002606:	440a      	add	r2, r1
 8002608:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800260c:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8002610:	6013      	str	r3, [r2, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8002612:	78fa      	ldrb	r2, [r7, #3]
 8002614:	6879      	ldr	r1, [r7, #4]
 8002616:	4613      	mov	r3, r2
 8002618:	011b      	lsls	r3, r3, #4
 800261a:	1a9b      	subs	r3, r3, r2
 800261c:	009b      	lsls	r3, r3, #2
 800261e:	440b      	add	r3, r1
 8002620:	334c      	adds	r3, #76	; 0x4c
 8002622:	2201      	movs	r2, #1
 8002624:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002626:	78fa      	ldrb	r2, [r7, #3]
 8002628:	6879      	ldr	r1, [r7, #4]
 800262a:	4613      	mov	r3, r2
 800262c:	011b      	lsls	r3, r3, #4
 800262e:	1a9b      	subs	r3, r3, r2
 8002630:	009b      	lsls	r3, r3, #2
 8002632:	440b      	add	r3, r1
 8002634:	334c      	adds	r3, #76	; 0x4c
 8002636:	781a      	ldrb	r2, [r3, #0]
 8002638:	78fb      	ldrb	r3, [r7, #3]
 800263a:	4619      	mov	r1, r3
 800263c:	6878      	ldr	r0, [r7, #4]
 800263e:	f006 f9ad 	bl	800899c <HAL_HCD_HC_NotifyURBChange_Callback>
    else
    {
      /* ... */
    }

    if (hhcd->Init.dma_enable == 1U)
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	799b      	ldrb	r3, [r3, #6]
 8002646:	2b01      	cmp	r3, #1
 8002648:	d13b      	bne.n	80026c2 <HCD_HC_IN_IRQHandler+0x41c>
    {
      if ((((hhcd->hc[chnum].xfer_count + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet) & 1U) != 0U)
 800264a:	78fa      	ldrb	r2, [r7, #3]
 800264c:	6879      	ldr	r1, [r7, #4]
 800264e:	4613      	mov	r3, r2
 8002650:	011b      	lsls	r3, r3, #4
 8002652:	1a9b      	subs	r3, r3, r2
 8002654:	009b      	lsls	r3, r3, #2
 8002656:	440b      	add	r3, r1
 8002658:	3338      	adds	r3, #56	; 0x38
 800265a:	6819      	ldr	r1, [r3, #0]
 800265c:	78fa      	ldrb	r2, [r7, #3]
 800265e:	6878      	ldr	r0, [r7, #4]
 8002660:	4613      	mov	r3, r2
 8002662:	011b      	lsls	r3, r3, #4
 8002664:	1a9b      	subs	r3, r3, r2
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	4403      	add	r3, r0
 800266a:	3328      	adds	r3, #40	; 0x28
 800266c:	881b      	ldrh	r3, [r3, #0]
 800266e:	440b      	add	r3, r1
 8002670:	1e59      	subs	r1, r3, #1
 8002672:	78fa      	ldrb	r2, [r7, #3]
 8002674:	6878      	ldr	r0, [r7, #4]
 8002676:	4613      	mov	r3, r2
 8002678:	011b      	lsls	r3, r3, #4
 800267a:	1a9b      	subs	r3, r3, r2
 800267c:	009b      	lsls	r3, r3, #2
 800267e:	4403      	add	r3, r0
 8002680:	3328      	adds	r3, #40	; 0x28
 8002682:	881b      	ldrh	r3, [r3, #0]
 8002684:	fbb1 f3f3 	udiv	r3, r1, r3
 8002688:	f003 0301 	and.w	r3, r3, #1
 800268c:	2b00      	cmp	r3, #0
 800268e:	f000 8470 	beq.w	8002f72 <HCD_HC_IN_IRQHandler+0xccc>
      {
        hhcd->hc[chnum].toggle_in ^= 1U;
 8002692:	78fa      	ldrb	r2, [r7, #3]
 8002694:	6879      	ldr	r1, [r7, #4]
 8002696:	4613      	mov	r3, r2
 8002698:	011b      	lsls	r3, r3, #4
 800269a:	1a9b      	subs	r3, r3, r2
 800269c:	009b      	lsls	r3, r3, #2
 800269e:	440b      	add	r3, r1
 80026a0:	333c      	adds	r3, #60	; 0x3c
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	78fa      	ldrb	r2, [r7, #3]
 80026a6:	f083 0301 	eor.w	r3, r3, #1
 80026aa:	b2d8      	uxtb	r0, r3
 80026ac:	6879      	ldr	r1, [r7, #4]
 80026ae:	4613      	mov	r3, r2
 80026b0:	011b      	lsls	r3, r3, #4
 80026b2:	1a9b      	subs	r3, r3, r2
 80026b4:	009b      	lsls	r3, r3, #2
 80026b6:	440b      	add	r3, r1
 80026b8:	333c      	adds	r3, #60	; 0x3c
 80026ba:	4602      	mov	r2, r0
 80026bc:	701a      	strb	r2, [r3, #0]
 80026be:	f000 bc58 	b.w	8002f72 <HCD_HC_IN_IRQHandler+0xccc>
      }
    }
    else
    {
      hhcd->hc[chnum].toggle_in ^= 1U;
 80026c2:	78fa      	ldrb	r2, [r7, #3]
 80026c4:	6879      	ldr	r1, [r7, #4]
 80026c6:	4613      	mov	r3, r2
 80026c8:	011b      	lsls	r3, r3, #4
 80026ca:	1a9b      	subs	r3, r3, r2
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	440b      	add	r3, r1
 80026d0:	333c      	adds	r3, #60	; 0x3c
 80026d2:	781b      	ldrb	r3, [r3, #0]
 80026d4:	78fa      	ldrb	r2, [r7, #3]
 80026d6:	f083 0301 	eor.w	r3, r3, #1
 80026da:	b2d8      	uxtb	r0, r3
 80026dc:	6879      	ldr	r1, [r7, #4]
 80026de:	4613      	mov	r3, r2
 80026e0:	011b      	lsls	r3, r3, #4
 80026e2:	1a9b      	subs	r3, r3, r2
 80026e4:	009b      	lsls	r3, r3, #2
 80026e6:	440b      	add	r3, r1
 80026e8:	333c      	adds	r3, #60	; 0x3c
 80026ea:	4602      	mov	r2, r0
 80026ec:	701a      	strb	r2, [r3, #0]
 80026ee:	f000 bc40 	b.w	8002f72 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	681b      	ldr	r3, [r3, #0]
 80026f6:	78fa      	ldrb	r2, [r7, #3]
 80026f8:	4611      	mov	r1, r2
 80026fa:	4618      	mov	r0, r3
 80026fc:	f003 f842 	bl	8005784 <USB_ReadChInterrupts>
 8002700:	4603      	mov	r3, r0
 8002702:	f003 0320 	and.w	r3, r3, #32
 8002706:	2b20      	cmp	r3, #32
 8002708:	d131      	bne.n	800276e <HCD_HC_IN_IRQHandler+0x4c8>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 800270a:	78fb      	ldrb	r3, [r7, #3]
 800270c:	015a      	lsls	r2, r3, #5
 800270e:	693b      	ldr	r3, [r7, #16]
 8002710:	4413      	add	r3, r2
 8002712:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002716:	461a      	mov	r2, r3
 8002718:	2320      	movs	r3, #32
 800271a:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ssplit == 1U)
 800271c:	78fa      	ldrb	r2, [r7, #3]
 800271e:	6879      	ldr	r1, [r7, #4]
 8002720:	4613      	mov	r3, r2
 8002722:	011b      	lsls	r3, r3, #4
 8002724:	1a9b      	subs	r3, r3, r2
 8002726:	009b      	lsls	r3, r3, #2
 8002728:	440b      	add	r3, r1
 800272a:	331a      	adds	r3, #26
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	2b01      	cmp	r3, #1
 8002730:	f040 841f 	bne.w	8002f72 <HCD_HC_IN_IRQHandler+0xccc>
    {
      hhcd->hc[chnum].do_csplit = 1U;
 8002734:	78fa      	ldrb	r2, [r7, #3]
 8002736:	6879      	ldr	r1, [r7, #4]
 8002738:	4613      	mov	r3, r2
 800273a:	011b      	lsls	r3, r3, #4
 800273c:	1a9b      	subs	r3, r3, r2
 800273e:	009b      	lsls	r3, r3, #2
 8002740:	440b      	add	r3, r1
 8002742:	331b      	adds	r3, #27
 8002744:	2201      	movs	r2, #1
 8002746:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8002748:	78fa      	ldrb	r2, [r7, #3]
 800274a:	6879      	ldr	r1, [r7, #4]
 800274c:	4613      	mov	r3, r2
 800274e:	011b      	lsls	r3, r3, #4
 8002750:	1a9b      	subs	r3, r3, r2
 8002752:	009b      	lsls	r3, r3, #2
 8002754:	440b      	add	r3, r1
 8002756:	334d      	adds	r3, #77	; 0x4d
 8002758:	2203      	movs	r2, #3
 800275a:	701a      	strb	r2, [r3, #0]

      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	78fa      	ldrb	r2, [r7, #3]
 8002762:	4611      	mov	r1, r2
 8002764:	4618      	mov	r0, r3
 8002766:	f003 fdb0 	bl	80062ca <USB_HC_Halt>
 800276a:	f000 bc02 	b.w	8002f72 <HCD_HC_IN_IRQHandler+0xccc>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	78fa      	ldrb	r2, [r7, #3]
 8002774:	4611      	mov	r1, r2
 8002776:	4618      	mov	r0, r3
 8002778:	f003 f804 	bl	8005784 <USB_ReadChInterrupts>
 800277c:	4603      	mov	r3, r0
 800277e:	f003 0302 	and.w	r3, r3, #2
 8002782:	2b02      	cmp	r3, #2
 8002784:	f040 8305 	bne.w	8002d92 <HCD_HC_IN_IRQHandler+0xaec>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 8002788:	78fb      	ldrb	r3, [r7, #3]
 800278a:	015a      	lsls	r2, r3, #5
 800278c:	693b      	ldr	r3, [r7, #16]
 800278e:	4413      	add	r3, r2
 8002790:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002794:	461a      	mov	r2, r3
 8002796:	2302      	movs	r3, #2
 8002798:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800279a:	78fa      	ldrb	r2, [r7, #3]
 800279c:	6879      	ldr	r1, [r7, #4]
 800279e:	4613      	mov	r3, r2
 80027a0:	011b      	lsls	r3, r3, #4
 80027a2:	1a9b      	subs	r3, r3, r2
 80027a4:	009b      	lsls	r3, r3, #2
 80027a6:	440b      	add	r3, r1
 80027a8:	334d      	adds	r3, #77	; 0x4d
 80027aa:	781b      	ldrb	r3, [r3, #0]
 80027ac:	2b01      	cmp	r3, #1
 80027ae:	d114      	bne.n	80027da <HCD_HC_IN_IRQHandler+0x534>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80027b0:	78fa      	ldrb	r2, [r7, #3]
 80027b2:	6879      	ldr	r1, [r7, #4]
 80027b4:	4613      	mov	r3, r2
 80027b6:	011b      	lsls	r3, r3, #4
 80027b8:	1a9b      	subs	r3, r3, r2
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	440b      	add	r3, r1
 80027be:	334d      	adds	r3, #77	; 0x4d
 80027c0:	2202      	movs	r2, #2
 80027c2:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 80027c4:	78fa      	ldrb	r2, [r7, #3]
 80027c6:	6879      	ldr	r1, [r7, #4]
 80027c8:	4613      	mov	r3, r2
 80027ca:	011b      	lsls	r3, r3, #4
 80027cc:	1a9b      	subs	r3, r3, r2
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	440b      	add	r3, r1
 80027d2:	334c      	adds	r3, #76	; 0x4c
 80027d4:	2201      	movs	r2, #1
 80027d6:	701a      	strb	r2, [r3, #0]
 80027d8:	e2cc      	b.n	8002d74 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 80027da:	78fa      	ldrb	r2, [r7, #3]
 80027dc:	6879      	ldr	r1, [r7, #4]
 80027de:	4613      	mov	r3, r2
 80027e0:	011b      	lsls	r3, r3, #4
 80027e2:	1a9b      	subs	r3, r3, r2
 80027e4:	009b      	lsls	r3, r3, #2
 80027e6:	440b      	add	r3, r1
 80027e8:	334d      	adds	r3, #77	; 0x4d
 80027ea:	781b      	ldrb	r3, [r3, #0]
 80027ec:	2b06      	cmp	r3, #6
 80027ee:	d114      	bne.n	800281a <HCD_HC_IN_IRQHandler+0x574>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80027f0:	78fa      	ldrb	r2, [r7, #3]
 80027f2:	6879      	ldr	r1, [r7, #4]
 80027f4:	4613      	mov	r3, r2
 80027f6:	011b      	lsls	r3, r3, #4
 80027f8:	1a9b      	subs	r3, r3, r2
 80027fa:	009b      	lsls	r3, r3, #2
 80027fc:	440b      	add	r3, r1
 80027fe:	334d      	adds	r3, #77	; 0x4d
 8002800:	2202      	movs	r2, #2
 8002802:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_STALL;
 8002804:	78fa      	ldrb	r2, [r7, #3]
 8002806:	6879      	ldr	r1, [r7, #4]
 8002808:	4613      	mov	r3, r2
 800280a:	011b      	lsls	r3, r3, #4
 800280c:	1a9b      	subs	r3, r3, r2
 800280e:	009b      	lsls	r3, r3, #2
 8002810:	440b      	add	r3, r1
 8002812:	334c      	adds	r3, #76	; 0x4c
 8002814:	2205      	movs	r2, #5
 8002816:	701a      	strb	r2, [r3, #0]
 8002818:	e2ac      	b.n	8002d74 <HCD_HC_IN_IRQHandler+0xace>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 800281a:	78fa      	ldrb	r2, [r7, #3]
 800281c:	6879      	ldr	r1, [r7, #4]
 800281e:	4613      	mov	r3, r2
 8002820:	011b      	lsls	r3, r3, #4
 8002822:	1a9b      	subs	r3, r3, r2
 8002824:	009b      	lsls	r3, r3, #2
 8002826:	440b      	add	r3, r1
 8002828:	334d      	adds	r3, #77	; 0x4d
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	2b07      	cmp	r3, #7
 800282e:	d00b      	beq.n	8002848 <HCD_HC_IN_IRQHandler+0x5a2>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 8002830:	78fa      	ldrb	r2, [r7, #3]
 8002832:	6879      	ldr	r1, [r7, #4]
 8002834:	4613      	mov	r3, r2
 8002836:	011b      	lsls	r3, r3, #4
 8002838:	1a9b      	subs	r3, r3, r2
 800283a:	009b      	lsls	r3, r3, #2
 800283c:	440b      	add	r3, r1
 800283e:	334d      	adds	r3, #77	; 0x4d
 8002840:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 8002842:	2b09      	cmp	r3, #9
 8002844:	f040 80a6 	bne.w	8002994 <HCD_HC_IN_IRQHandler+0x6ee>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002848:	78fa      	ldrb	r2, [r7, #3]
 800284a:	6879      	ldr	r1, [r7, #4]
 800284c:	4613      	mov	r3, r2
 800284e:	011b      	lsls	r3, r3, #4
 8002850:	1a9b      	subs	r3, r3, r2
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	440b      	add	r3, r1
 8002856:	334d      	adds	r3, #77	; 0x4d
 8002858:	2202      	movs	r2, #2
 800285a:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 800285c:	78fa      	ldrb	r2, [r7, #3]
 800285e:	6879      	ldr	r1, [r7, #4]
 8002860:	4613      	mov	r3, r2
 8002862:	011b      	lsls	r3, r3, #4
 8002864:	1a9b      	subs	r3, r3, r2
 8002866:	009b      	lsls	r3, r3, #2
 8002868:	440b      	add	r3, r1
 800286a:	3344      	adds	r3, #68	; 0x44
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	1c59      	adds	r1, r3, #1
 8002870:	6878      	ldr	r0, [r7, #4]
 8002872:	4613      	mov	r3, r2
 8002874:	011b      	lsls	r3, r3, #4
 8002876:	1a9b      	subs	r3, r3, r2
 8002878:	009b      	lsls	r3, r3, #2
 800287a:	4403      	add	r3, r0
 800287c:	3344      	adds	r3, #68	; 0x44
 800287e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002880:	78fa      	ldrb	r2, [r7, #3]
 8002882:	6879      	ldr	r1, [r7, #4]
 8002884:	4613      	mov	r3, r2
 8002886:	011b      	lsls	r3, r3, #4
 8002888:	1a9b      	subs	r3, r3, r2
 800288a:	009b      	lsls	r3, r3, #2
 800288c:	440b      	add	r3, r1
 800288e:	3344      	adds	r3, #68	; 0x44
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	2b02      	cmp	r3, #2
 8002894:	d943      	bls.n	800291e <HCD_HC_IN_IRQHandler+0x678>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8002896:	78fa      	ldrb	r2, [r7, #3]
 8002898:	6879      	ldr	r1, [r7, #4]
 800289a:	4613      	mov	r3, r2
 800289c:	011b      	lsls	r3, r3, #4
 800289e:	1a9b      	subs	r3, r3, r2
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	440b      	add	r3, r1
 80028a4:	3344      	adds	r3, #68	; 0x44
 80028a6:	2200      	movs	r2, #0
 80028a8:	601a      	str	r2, [r3, #0]

        if (hhcd->hc[chnum].do_ssplit == 1U)
 80028aa:	78fa      	ldrb	r2, [r7, #3]
 80028ac:	6879      	ldr	r1, [r7, #4]
 80028ae:	4613      	mov	r3, r2
 80028b0:	011b      	lsls	r3, r3, #4
 80028b2:	1a9b      	subs	r3, r3, r2
 80028b4:	009b      	lsls	r3, r3, #2
 80028b6:	440b      	add	r3, r1
 80028b8:	331a      	adds	r3, #26
 80028ba:	781b      	ldrb	r3, [r3, #0]
 80028bc:	2b01      	cmp	r3, #1
 80028be:	d123      	bne.n	8002908 <HCD_HC_IN_IRQHandler+0x662>
        {
          hhcd->hc[chnum].do_csplit = 0U;
 80028c0:	78fa      	ldrb	r2, [r7, #3]
 80028c2:	6879      	ldr	r1, [r7, #4]
 80028c4:	4613      	mov	r3, r2
 80028c6:	011b      	lsls	r3, r3, #4
 80028c8:	1a9b      	subs	r3, r3, r2
 80028ca:	009b      	lsls	r3, r3, #2
 80028cc:	440b      	add	r3, r1
 80028ce:	331b      	adds	r3, #27
 80028d0:	2200      	movs	r2, #0
 80028d2:	701a      	strb	r2, [r3, #0]
          hhcd->hc[chnum].ep_ss_schedule = 0U;
 80028d4:	78fa      	ldrb	r2, [r7, #3]
 80028d6:	6879      	ldr	r1, [r7, #4]
 80028d8:	4613      	mov	r3, r2
 80028da:	011b      	lsls	r3, r3, #4
 80028dc:	1a9b      	subs	r3, r3, r2
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	440b      	add	r3, r1
 80028e2:	331c      	adds	r3, #28
 80028e4:	2200      	movs	r2, #0
 80028e6:	701a      	strb	r2, [r3, #0]
          __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80028e8:	78fb      	ldrb	r3, [r7, #3]
 80028ea:	015a      	lsls	r2, r3, #5
 80028ec:	693b      	ldr	r3, [r7, #16]
 80028ee:	4413      	add	r3, r2
 80028f0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80028f4:	685b      	ldr	r3, [r3, #4]
 80028f6:	78fa      	ldrb	r2, [r7, #3]
 80028f8:	0151      	lsls	r1, r2, #5
 80028fa:	693a      	ldr	r2, [r7, #16]
 80028fc:	440a      	add	r2, r1
 80028fe:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002902:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002906:	6053      	str	r3, [r2, #4]
        }

        hhcd->hc[chnum].urb_state = URB_ERROR;
 8002908:	78fa      	ldrb	r2, [r7, #3]
 800290a:	6879      	ldr	r1, [r7, #4]
 800290c:	4613      	mov	r3, r2
 800290e:	011b      	lsls	r3, r3, #4
 8002910:	1a9b      	subs	r3, r3, r2
 8002912:	009b      	lsls	r3, r3, #2
 8002914:	440b      	add	r3, r1
 8002916:	334c      	adds	r3, #76	; 0x4c
 8002918:	2204      	movs	r2, #4
 800291a:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800291c:	e229      	b.n	8002d72 <HCD_HC_IN_IRQHandler+0xacc>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800291e:	78fa      	ldrb	r2, [r7, #3]
 8002920:	6879      	ldr	r1, [r7, #4]
 8002922:	4613      	mov	r3, r2
 8002924:	011b      	lsls	r3, r3, #4
 8002926:	1a9b      	subs	r3, r3, r2
 8002928:	009b      	lsls	r3, r3, #2
 800292a:	440b      	add	r3, r1
 800292c:	334c      	adds	r3, #76	; 0x4c
 800292e:	2202      	movs	r2, #2
 8002930:	701a      	strb	r2, [r3, #0]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002932:	78fa      	ldrb	r2, [r7, #3]
 8002934:	6879      	ldr	r1, [r7, #4]
 8002936:	4613      	mov	r3, r2
 8002938:	011b      	lsls	r3, r3, #4
 800293a:	1a9b      	subs	r3, r3, r2
 800293c:	009b      	lsls	r3, r3, #2
 800293e:	440b      	add	r3, r1
 8002940:	3326      	adds	r3, #38	; 0x26
 8002942:	781b      	ldrb	r3, [r3, #0]
 8002944:	2b00      	cmp	r3, #0
 8002946:	d00b      	beq.n	8002960 <HCD_HC_IN_IRQHandler+0x6ba>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002948:	78fa      	ldrb	r2, [r7, #3]
 800294a:	6879      	ldr	r1, [r7, #4]
 800294c:	4613      	mov	r3, r2
 800294e:	011b      	lsls	r3, r3, #4
 8002950:	1a9b      	subs	r3, r3, r2
 8002952:	009b      	lsls	r3, r3, #2
 8002954:	440b      	add	r3, r1
 8002956:	3326      	adds	r3, #38	; 0x26
 8002958:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 800295a:	2b02      	cmp	r3, #2
 800295c:	f040 8209 	bne.w	8002d72 <HCD_HC_IN_IRQHandler+0xacc>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002960:	78fb      	ldrb	r3, [r7, #3]
 8002962:	015a      	lsls	r2, r3, #5
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	4413      	add	r3, r2
 8002968:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002976:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800297e:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002980:	78fb      	ldrb	r3, [r7, #3]
 8002982:	015a      	lsls	r2, r3, #5
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	4413      	add	r3, r2
 8002988:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800298c:	461a      	mov	r2, r3
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002992:	e1ee      	b.n	8002d72 <HCD_HC_IN_IRQHandler+0xacc>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 8002994:	78fa      	ldrb	r2, [r7, #3]
 8002996:	6879      	ldr	r1, [r7, #4]
 8002998:	4613      	mov	r3, r2
 800299a:	011b      	lsls	r3, r3, #4
 800299c:	1a9b      	subs	r3, r3, r2
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	440b      	add	r3, r1
 80029a2:	334d      	adds	r3, #77	; 0x4d
 80029a4:	781b      	ldrb	r3, [r3, #0]
 80029a6:	2b05      	cmp	r3, #5
 80029a8:	f040 80c8 	bne.w	8002b3c <HCD_HC_IN_IRQHandler+0x896>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80029ac:	78fa      	ldrb	r2, [r7, #3]
 80029ae:	6879      	ldr	r1, [r7, #4]
 80029b0:	4613      	mov	r3, r2
 80029b2:	011b      	lsls	r3, r3, #4
 80029b4:	1a9b      	subs	r3, r3, r2
 80029b6:	009b      	lsls	r3, r3, #2
 80029b8:	440b      	add	r3, r1
 80029ba:	334d      	adds	r3, #77	; 0x4d
 80029bc:	2202      	movs	r2, #2
 80029be:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80029c0:	78fa      	ldrb	r2, [r7, #3]
 80029c2:	6879      	ldr	r1, [r7, #4]
 80029c4:	4613      	mov	r3, r2
 80029c6:	011b      	lsls	r3, r3, #4
 80029c8:	1a9b      	subs	r3, r3, r2
 80029ca:	009b      	lsls	r3, r3, #2
 80029cc:	440b      	add	r3, r1
 80029ce:	331b      	adds	r3, #27
 80029d0:	781b      	ldrb	r3, [r3, #0]
 80029d2:	2b01      	cmp	r3, #1
 80029d4:	f040 81ce 	bne.w	8002d74 <HCD_HC_IN_IRQHandler+0xace>
      {
        if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 80029d8:	78fa      	ldrb	r2, [r7, #3]
 80029da:	6879      	ldr	r1, [r7, #4]
 80029dc:	4613      	mov	r3, r2
 80029de:	011b      	lsls	r3, r3, #4
 80029e0:	1a9b      	subs	r3, r3, r2
 80029e2:	009b      	lsls	r3, r3, #2
 80029e4:	440b      	add	r3, r1
 80029e6:	3326      	adds	r3, #38	; 0x26
 80029e8:	781b      	ldrb	r3, [r3, #0]
 80029ea:	2b03      	cmp	r3, #3
 80029ec:	d16b      	bne.n	8002ac6 <HCD_HC_IN_IRQHandler+0x820>
        {
          hhcd->hc[chnum].NyetErrCnt++;
 80029ee:	78fa      	ldrb	r2, [r7, #3]
 80029f0:	6879      	ldr	r1, [r7, #4]
 80029f2:	4613      	mov	r3, r2
 80029f4:	011b      	lsls	r3, r3, #4
 80029f6:	1a9b      	subs	r3, r3, r2
 80029f8:	009b      	lsls	r3, r3, #2
 80029fa:	440b      	add	r3, r1
 80029fc:	3348      	adds	r3, #72	; 0x48
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	1c59      	adds	r1, r3, #1
 8002a02:	6878      	ldr	r0, [r7, #4]
 8002a04:	4613      	mov	r3, r2
 8002a06:	011b      	lsls	r3, r3, #4
 8002a08:	1a9b      	subs	r3, r3, r2
 8002a0a:	009b      	lsls	r3, r3, #2
 8002a0c:	4403      	add	r3, r0
 8002a0e:	3348      	adds	r3, #72	; 0x48
 8002a10:	6019      	str	r1, [r3, #0]
          if (hhcd->hc[chnum].NyetErrCnt > 2U)
 8002a12:	78fa      	ldrb	r2, [r7, #3]
 8002a14:	6879      	ldr	r1, [r7, #4]
 8002a16:	4613      	mov	r3, r2
 8002a18:	011b      	lsls	r3, r3, #4
 8002a1a:	1a9b      	subs	r3, r3, r2
 8002a1c:	009b      	lsls	r3, r3, #2
 8002a1e:	440b      	add	r3, r1
 8002a20:	3348      	adds	r3, #72	; 0x48
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	2b02      	cmp	r3, #2
 8002a26:	d943      	bls.n	8002ab0 <HCD_HC_IN_IRQHandler+0x80a>
          {
            hhcd->hc[chnum].NyetErrCnt = 0U;
 8002a28:	78fa      	ldrb	r2, [r7, #3]
 8002a2a:	6879      	ldr	r1, [r7, #4]
 8002a2c:	4613      	mov	r3, r2
 8002a2e:	011b      	lsls	r3, r3, #4
 8002a30:	1a9b      	subs	r3, r3, r2
 8002a32:	009b      	lsls	r3, r3, #2
 8002a34:	440b      	add	r3, r1
 8002a36:	3348      	adds	r3, #72	; 0x48
 8002a38:	2200      	movs	r2, #0
 8002a3a:	601a      	str	r2, [r3, #0]
            hhcd->hc[chnum].do_csplit = 0U;
 8002a3c:	78fa      	ldrb	r2, [r7, #3]
 8002a3e:	6879      	ldr	r1, [r7, #4]
 8002a40:	4613      	mov	r3, r2
 8002a42:	011b      	lsls	r3, r3, #4
 8002a44:	1a9b      	subs	r3, r3, r2
 8002a46:	009b      	lsls	r3, r3, #2
 8002a48:	440b      	add	r3, r1
 8002a4a:	331b      	adds	r3, #27
 8002a4c:	2200      	movs	r2, #0
 8002a4e:	701a      	strb	r2, [r3, #0]

            if (hhcd->hc[chnum].ErrCnt < 3U)
 8002a50:	78fa      	ldrb	r2, [r7, #3]
 8002a52:	6879      	ldr	r1, [r7, #4]
 8002a54:	4613      	mov	r3, r2
 8002a56:	011b      	lsls	r3, r3, #4
 8002a58:	1a9b      	subs	r3, r3, r2
 8002a5a:	009b      	lsls	r3, r3, #2
 8002a5c:	440b      	add	r3, r1
 8002a5e:	3344      	adds	r3, #68	; 0x44
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	2b02      	cmp	r3, #2
 8002a64:	d809      	bhi.n	8002a7a <HCD_HC_IN_IRQHandler+0x7d4>
            {
              hhcd->hc[chnum].ep_ss_schedule = 1U;
 8002a66:	78fa      	ldrb	r2, [r7, #3]
 8002a68:	6879      	ldr	r1, [r7, #4]
 8002a6a:	4613      	mov	r3, r2
 8002a6c:	011b      	lsls	r3, r3, #4
 8002a6e:	1a9b      	subs	r3, r3, r2
 8002a70:	009b      	lsls	r3, r3, #2
 8002a72:	440b      	add	r3, r1
 8002a74:	331c      	adds	r3, #28
 8002a76:	2201      	movs	r2, #1
 8002a78:	701a      	strb	r2, [r3, #0]
            }
            __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002a7a:	78fb      	ldrb	r3, [r7, #3]
 8002a7c:	015a      	lsls	r2, r3, #5
 8002a7e:	693b      	ldr	r3, [r7, #16]
 8002a80:	4413      	add	r3, r2
 8002a82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002a86:	685b      	ldr	r3, [r3, #4]
 8002a88:	78fa      	ldrb	r2, [r7, #3]
 8002a8a:	0151      	lsls	r1, r2, #5
 8002a8c:	693a      	ldr	r2, [r7, #16]
 8002a8e:	440a      	add	r2, r1
 8002a90:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002a94:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002a98:	6053      	str	r3, [r2, #4]
            hhcd->hc[chnum].urb_state = URB_ERROR;
 8002a9a:	78fa      	ldrb	r2, [r7, #3]
 8002a9c:	6879      	ldr	r1, [r7, #4]
 8002a9e:	4613      	mov	r3, r2
 8002aa0:	011b      	lsls	r3, r3, #4
 8002aa2:	1a9b      	subs	r3, r3, r2
 8002aa4:	009b      	lsls	r3, r3, #2
 8002aa6:	440b      	add	r3, r1
 8002aa8:	334c      	adds	r3, #76	; 0x4c
 8002aaa:	2204      	movs	r2, #4
 8002aac:	701a      	strb	r2, [r3, #0]
 8002aae:	e014      	b.n	8002ada <HCD_HC_IN_IRQHandler+0x834>
          }
          else
          {
            hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002ab0:	78fa      	ldrb	r2, [r7, #3]
 8002ab2:	6879      	ldr	r1, [r7, #4]
 8002ab4:	4613      	mov	r3, r2
 8002ab6:	011b      	lsls	r3, r3, #4
 8002ab8:	1a9b      	subs	r3, r3, r2
 8002aba:	009b      	lsls	r3, r3, #2
 8002abc:	440b      	add	r3, r1
 8002abe:	334c      	adds	r3, #76	; 0x4c
 8002ac0:	2202      	movs	r2, #2
 8002ac2:	701a      	strb	r2, [r3, #0]
 8002ac4:	e009      	b.n	8002ada <HCD_HC_IN_IRQHandler+0x834>
          }
        }
        else
        {
          hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002ac6:	78fa      	ldrb	r2, [r7, #3]
 8002ac8:	6879      	ldr	r1, [r7, #4]
 8002aca:	4613      	mov	r3, r2
 8002acc:	011b      	lsls	r3, r3, #4
 8002ace:	1a9b      	subs	r3, r3, r2
 8002ad0:	009b      	lsls	r3, r3, #2
 8002ad2:	440b      	add	r3, r1
 8002ad4:	334c      	adds	r3, #76	; 0x4c
 8002ad6:	2202      	movs	r2, #2
 8002ad8:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002ada:	78fa      	ldrb	r2, [r7, #3]
 8002adc:	6879      	ldr	r1, [r7, #4]
 8002ade:	4613      	mov	r3, r2
 8002ae0:	011b      	lsls	r3, r3, #4
 8002ae2:	1a9b      	subs	r3, r3, r2
 8002ae4:	009b      	lsls	r3, r3, #2
 8002ae6:	440b      	add	r3, r1
 8002ae8:	3326      	adds	r3, #38	; 0x26
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d00b      	beq.n	8002b08 <HCD_HC_IN_IRQHandler+0x862>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002af0:	78fa      	ldrb	r2, [r7, #3]
 8002af2:	6879      	ldr	r1, [r7, #4]
 8002af4:	4613      	mov	r3, r2
 8002af6:	011b      	lsls	r3, r3, #4
 8002af8:	1a9b      	subs	r3, r3, r2
 8002afa:	009b      	lsls	r3, r3, #2
 8002afc:	440b      	add	r3, r1
 8002afe:	3326      	adds	r3, #38	; 0x26
 8002b00:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002b02:	2b02      	cmp	r3, #2
 8002b04:	f040 8136 	bne.w	8002d74 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002b08:	78fb      	ldrb	r3, [r7, #3]
 8002b0a:	015a      	lsls	r2, r3, #5
 8002b0c:	693b      	ldr	r3, [r7, #16]
 8002b0e:	4413      	add	r3, r2
 8002b10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002b18:	68fb      	ldr	r3, [r7, #12]
 8002b1a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002b1e:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002b26:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002b28:	78fb      	ldrb	r3, [r7, #3]
 8002b2a:	015a      	lsls	r2, r3, #5
 8002b2c:	693b      	ldr	r3, [r7, #16]
 8002b2e:	4413      	add	r3, r2
 8002b30:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002b34:	461a      	mov	r2, r3
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	6013      	str	r3, [r2, #0]
 8002b3a:	e11b      	b.n	8002d74 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8002b3c:	78fa      	ldrb	r2, [r7, #3]
 8002b3e:	6879      	ldr	r1, [r7, #4]
 8002b40:	4613      	mov	r3, r2
 8002b42:	011b      	lsls	r3, r3, #4
 8002b44:	1a9b      	subs	r3, r3, r2
 8002b46:	009b      	lsls	r3, r3, #2
 8002b48:	440b      	add	r3, r1
 8002b4a:	334d      	adds	r3, #77	; 0x4d
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	2b03      	cmp	r3, #3
 8002b50:	f040 8081 	bne.w	8002c56 <HCD_HC_IN_IRQHandler+0x9b0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002b54:	78fa      	ldrb	r2, [r7, #3]
 8002b56:	6879      	ldr	r1, [r7, #4]
 8002b58:	4613      	mov	r3, r2
 8002b5a:	011b      	lsls	r3, r3, #4
 8002b5c:	1a9b      	subs	r3, r3, r2
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	440b      	add	r3, r1
 8002b62:	334d      	adds	r3, #77	; 0x4d
 8002b64:	2202      	movs	r2, #2
 8002b66:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8002b68:	78fa      	ldrb	r2, [r7, #3]
 8002b6a:	6879      	ldr	r1, [r7, #4]
 8002b6c:	4613      	mov	r3, r2
 8002b6e:	011b      	lsls	r3, r3, #4
 8002b70:	1a9b      	subs	r3, r3, r2
 8002b72:	009b      	lsls	r3, r3, #2
 8002b74:	440b      	add	r3, r1
 8002b76:	331b      	adds	r3, #27
 8002b78:	781b      	ldrb	r3, [r3, #0]
 8002b7a:	2b01      	cmp	r3, #1
 8002b7c:	f040 80fa 	bne.w	8002d74 <HCD_HC_IN_IRQHandler+0xace>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002b80:	78fa      	ldrb	r2, [r7, #3]
 8002b82:	6879      	ldr	r1, [r7, #4]
 8002b84:	4613      	mov	r3, r2
 8002b86:	011b      	lsls	r3, r3, #4
 8002b88:	1a9b      	subs	r3, r3, r2
 8002b8a:	009b      	lsls	r3, r3, #2
 8002b8c:	440b      	add	r3, r1
 8002b8e:	334c      	adds	r3, #76	; 0x4c
 8002b90:	2202      	movs	r2, #2
 8002b92:	701a      	strb	r2, [r3, #0]

        /* Set Complete split and re-activate the channel */
        USBx_HC(chnum)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8002b94:	78fb      	ldrb	r3, [r7, #3]
 8002b96:	015a      	lsls	r2, r3, #5
 8002b98:	693b      	ldr	r3, [r7, #16]
 8002b9a:	4413      	add	r3, r2
 8002b9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ba0:	685b      	ldr	r3, [r3, #4]
 8002ba2:	78fa      	ldrb	r2, [r7, #3]
 8002ba4:	0151      	lsls	r1, r2, #5
 8002ba6:	693a      	ldr	r2, [r7, #16]
 8002ba8:	440a      	add	r2, r1
 8002baa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002bae:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bb2:	6053      	str	r3, [r2, #4]
        USBx_HC(chnum)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8002bb4:	78fb      	ldrb	r3, [r7, #3]
 8002bb6:	015a      	lsls	r2, r3, #5
 8002bb8:	693b      	ldr	r3, [r7, #16]
 8002bba:	4413      	add	r3, r2
 8002bbc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	78fa      	ldrb	r2, [r7, #3]
 8002bc4:	0151      	lsls	r1, r2, #5
 8002bc6:	693a      	ldr	r2, [r7, #16]
 8002bc8:	440a      	add	r2, r1
 8002bca:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002bce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002bd2:	60d3      	str	r3, [r2, #12]
        USBx_HC(chnum)->HCINTMSK &= ~USB_OTG_HCINT_ACK;
 8002bd4:	78fb      	ldrb	r3, [r7, #3]
 8002bd6:	015a      	lsls	r2, r3, #5
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	4413      	add	r3, r2
 8002bdc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002be0:	68db      	ldr	r3, [r3, #12]
 8002be2:	78fa      	ldrb	r2, [r7, #3]
 8002be4:	0151      	lsls	r1, r2, #5
 8002be6:	693a      	ldr	r2, [r7, #16]
 8002be8:	440a      	add	r2, r1
 8002bea:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002bee:	f023 0320 	bic.w	r3, r3, #32
 8002bf2:	60d3      	str	r3, [r2, #12]

        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002bf4:	78fa      	ldrb	r2, [r7, #3]
 8002bf6:	6879      	ldr	r1, [r7, #4]
 8002bf8:	4613      	mov	r3, r2
 8002bfa:	011b      	lsls	r3, r3, #4
 8002bfc:	1a9b      	subs	r3, r3, r2
 8002bfe:	009b      	lsls	r3, r3, #2
 8002c00:	440b      	add	r3, r1
 8002c02:	3326      	adds	r3, #38	; 0x26
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d00b      	beq.n	8002c22 <HCD_HC_IN_IRQHandler+0x97c>
            (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002c0a:	78fa      	ldrb	r2, [r7, #3]
 8002c0c:	6879      	ldr	r1, [r7, #4]
 8002c0e:	4613      	mov	r3, r2
 8002c10:	011b      	lsls	r3, r3, #4
 8002c12:	1a9b      	subs	r3, r3, r2
 8002c14:	009b      	lsls	r3, r3, #2
 8002c16:	440b      	add	r3, r1
 8002c18:	3326      	adds	r3, #38	; 0x26
 8002c1a:	781b      	ldrb	r3, [r3, #0]
        if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	f040 80a9 	bne.w	8002d74 <HCD_HC_IN_IRQHandler+0xace>
        {
          /* re-activate the channel */
          tmpreg = USBx_HC(chnum)->HCCHAR;
 8002c22:	78fb      	ldrb	r3, [r7, #3]
 8002c24:	015a      	lsls	r2, r3, #5
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	4413      	add	r3, r2
 8002c2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	60fb      	str	r3, [r7, #12]
          tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002c38:	60fb      	str	r3, [r7, #12]
          tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002c40:	60fb      	str	r3, [r7, #12]
          USBx_HC(chnum)->HCCHAR = tmpreg;
 8002c42:	78fb      	ldrb	r3, [r7, #3]
 8002c44:	015a      	lsls	r2, r3, #5
 8002c46:	693b      	ldr	r3, [r7, #16]
 8002c48:	4413      	add	r3, r2
 8002c4a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002c4e:	461a      	mov	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	6013      	str	r3, [r2, #0]
 8002c54:	e08e      	b.n	8002d74 <HCD_HC_IN_IRQHandler+0xace>
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 8002c56:	78fa      	ldrb	r2, [r7, #3]
 8002c58:	6879      	ldr	r1, [r7, #4]
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	011b      	lsls	r3, r3, #4
 8002c5e:	1a9b      	subs	r3, r3, r2
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	440b      	add	r3, r1
 8002c64:	334d      	adds	r3, #77	; 0x4d
 8002c66:	781b      	ldrb	r3, [r3, #0]
 8002c68:	2b04      	cmp	r3, #4
 8002c6a:	d143      	bne.n	8002cf4 <HCD_HC_IN_IRQHandler+0xa4e>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002c6c:	78fa      	ldrb	r2, [r7, #3]
 8002c6e:	6879      	ldr	r1, [r7, #4]
 8002c70:	4613      	mov	r3, r2
 8002c72:	011b      	lsls	r3, r3, #4
 8002c74:	1a9b      	subs	r3, r3, r2
 8002c76:	009b      	lsls	r3, r3, #2
 8002c78:	440b      	add	r3, r1
 8002c7a:	334d      	adds	r3, #77	; 0x4d
 8002c7c:	2202      	movs	r2, #2
 8002c7e:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8002c80:	78fa      	ldrb	r2, [r7, #3]
 8002c82:	6879      	ldr	r1, [r7, #4]
 8002c84:	4613      	mov	r3, r2
 8002c86:	011b      	lsls	r3, r3, #4
 8002c88:	1a9b      	subs	r3, r3, r2
 8002c8a:	009b      	lsls	r3, r3, #2
 8002c8c:	440b      	add	r3, r1
 8002c8e:	334c      	adds	r3, #76	; 0x4c
 8002c90:	2202      	movs	r2, #2
 8002c92:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002c94:	78fa      	ldrb	r2, [r7, #3]
 8002c96:	6879      	ldr	r1, [r7, #4]
 8002c98:	4613      	mov	r3, r2
 8002c9a:	011b      	lsls	r3, r3, #4
 8002c9c:	1a9b      	subs	r3, r3, r2
 8002c9e:	009b      	lsls	r3, r3, #2
 8002ca0:	440b      	add	r3, r1
 8002ca2:	3326      	adds	r3, #38	; 0x26
 8002ca4:	781b      	ldrb	r3, [r3, #0]
 8002ca6:	2b00      	cmp	r3, #0
 8002ca8:	d00a      	beq.n	8002cc0 <HCD_HC_IN_IRQHandler+0xa1a>
          (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002caa:	78fa      	ldrb	r2, [r7, #3]
 8002cac:	6879      	ldr	r1, [r7, #4]
 8002cae:	4613      	mov	r3, r2
 8002cb0:	011b      	lsls	r3, r3, #4
 8002cb2:	1a9b      	subs	r3, r3, r2
 8002cb4:	009b      	lsls	r3, r3, #2
 8002cb6:	440b      	add	r3, r1
 8002cb8:	3326      	adds	r3, #38	; 0x26
 8002cba:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002cbc:	2b02      	cmp	r3, #2
 8002cbe:	d159      	bne.n	8002d74 <HCD_HC_IN_IRQHandler+0xace>
      {
        /* re-activate the channel */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8002cc0:	78fb      	ldrb	r3, [r7, #3]
 8002cc2:	015a      	lsls	r2, r3, #5
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002cd6:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002cde:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8002ce0:	78fb      	ldrb	r3, [r7, #3]
 8002ce2:	015a      	lsls	r2, r3, #5
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	4413      	add	r3, r2
 8002ce8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002cec:	461a      	mov	r2, r3
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	6013      	str	r3, [r2, #0]
 8002cf2:	e03f      	b.n	8002d74 <HCD_HC_IN_IRQHandler+0xace>
      }
    }
    else if (hhcd->hc[chnum].state == HC_BBLERR)
 8002cf4:	78fa      	ldrb	r2, [r7, #3]
 8002cf6:	6879      	ldr	r1, [r7, #4]
 8002cf8:	4613      	mov	r3, r2
 8002cfa:	011b      	lsls	r3, r3, #4
 8002cfc:	1a9b      	subs	r3, r3, r2
 8002cfe:	009b      	lsls	r3, r3, #2
 8002d00:	440b      	add	r3, r1
 8002d02:	334d      	adds	r3, #77	; 0x4d
 8002d04:	781b      	ldrb	r3, [r3, #0]
 8002d06:	2b08      	cmp	r3, #8
 8002d08:	d126      	bne.n	8002d58 <HCD_HC_IN_IRQHandler+0xab2>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8002d0a:	78fa      	ldrb	r2, [r7, #3]
 8002d0c:	6879      	ldr	r1, [r7, #4]
 8002d0e:	4613      	mov	r3, r2
 8002d10:	011b      	lsls	r3, r3, #4
 8002d12:	1a9b      	subs	r3, r3, r2
 8002d14:	009b      	lsls	r3, r3, #2
 8002d16:	440b      	add	r3, r1
 8002d18:	334d      	adds	r3, #77	; 0x4d
 8002d1a:	2202      	movs	r2, #2
 8002d1c:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 8002d1e:	78fa      	ldrb	r2, [r7, #3]
 8002d20:	6879      	ldr	r1, [r7, #4]
 8002d22:	4613      	mov	r3, r2
 8002d24:	011b      	lsls	r3, r3, #4
 8002d26:	1a9b      	subs	r3, r3, r2
 8002d28:	009b      	lsls	r3, r3, #2
 8002d2a:	440b      	add	r3, r1
 8002d2c:	3344      	adds	r3, #68	; 0x44
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	1c59      	adds	r1, r3, #1
 8002d32:	6878      	ldr	r0, [r7, #4]
 8002d34:	4613      	mov	r3, r2
 8002d36:	011b      	lsls	r3, r3, #4
 8002d38:	1a9b      	subs	r3, r3, r2
 8002d3a:	009b      	lsls	r3, r3, #2
 8002d3c:	4403      	add	r3, r0
 8002d3e:	3344      	adds	r3, #68	; 0x44
 8002d40:	6019      	str	r1, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_ERROR;
 8002d42:	78fa      	ldrb	r2, [r7, #3]
 8002d44:	6879      	ldr	r1, [r7, #4]
 8002d46:	4613      	mov	r3, r2
 8002d48:	011b      	lsls	r3, r3, #4
 8002d4a:	1a9b      	subs	r3, r3, r2
 8002d4c:	009b      	lsls	r3, r3, #2
 8002d4e:	440b      	add	r3, r1
 8002d50:	334c      	adds	r3, #76	; 0x4c
 8002d52:	2204      	movs	r2, #4
 8002d54:	701a      	strb	r2, [r3, #0]
 8002d56:	e00d      	b.n	8002d74 <HCD_HC_IN_IRQHandler+0xace>
    }
    else
    {
      if (hhcd->hc[chnum].state == HC_HALTED)
 8002d58:	78fa      	ldrb	r2, [r7, #3]
 8002d5a:	6879      	ldr	r1, [r7, #4]
 8002d5c:	4613      	mov	r3, r2
 8002d5e:	011b      	lsls	r3, r3, #4
 8002d60:	1a9b      	subs	r3, r3, r2
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	440b      	add	r3, r1
 8002d66:	334d      	adds	r3, #77	; 0x4d
 8002d68:	781b      	ldrb	r3, [r3, #0]
 8002d6a:	2b02      	cmp	r3, #2
 8002d6c:	f000 8100 	beq.w	8002f70 <HCD_HC_IN_IRQHandler+0xcca>
 8002d70:	e000      	b.n	8002d74 <HCD_HC_IN_IRQHandler+0xace>
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8002d72:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8002d74:	78fa      	ldrb	r2, [r7, #3]
 8002d76:	6879      	ldr	r1, [r7, #4]
 8002d78:	4613      	mov	r3, r2
 8002d7a:	011b      	lsls	r3, r3, #4
 8002d7c:	1a9b      	subs	r3, r3, r2
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	440b      	add	r3, r1
 8002d82:	334c      	adds	r3, #76	; 0x4c
 8002d84:	781a      	ldrb	r2, [r3, #0]
 8002d86:	78fb      	ldrb	r3, [r7, #3]
 8002d88:	4619      	mov	r1, r3
 8002d8a:	6878      	ldr	r0, [r7, #4]
 8002d8c:	f005 fe06 	bl	800899c <HAL_HCD_HC_NotifyURBChange_Callback>
 8002d90:	e0ef      	b.n	8002f72 <HCD_HC_IN_IRQHandler+0xccc>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	78fa      	ldrb	r2, [r7, #3]
 8002d98:	4611      	mov	r1, r2
 8002d9a:	4618      	mov	r0, r3
 8002d9c:	f002 fcf2 	bl	8005784 <USB_ReadChInterrupts>
 8002da0:	4603      	mov	r3, r0
 8002da2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002da6:	2b40      	cmp	r3, #64	; 0x40
 8002da8:	d12f      	bne.n	8002e0a <HCD_HC_IN_IRQHandler+0xb64>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8002daa:	78fb      	ldrb	r3, [r7, #3]
 8002dac:	015a      	lsls	r2, r3, #5
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	4413      	add	r3, r2
 8002db2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002db6:	461a      	mov	r2, r3
 8002db8:	2340      	movs	r3, #64	; 0x40
 8002dba:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_NYET;
 8002dbc:	78fa      	ldrb	r2, [r7, #3]
 8002dbe:	6879      	ldr	r1, [r7, #4]
 8002dc0:	4613      	mov	r3, r2
 8002dc2:	011b      	lsls	r3, r3, #4
 8002dc4:	1a9b      	subs	r3, r3, r2
 8002dc6:	009b      	lsls	r3, r3, #2
 8002dc8:	440b      	add	r3, r1
 8002dca:	334d      	adds	r3, #77	; 0x4d
 8002dcc:	2205      	movs	r2, #5
 8002dce:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8002dd0:	78fa      	ldrb	r2, [r7, #3]
 8002dd2:	6879      	ldr	r1, [r7, #4]
 8002dd4:	4613      	mov	r3, r2
 8002dd6:	011b      	lsls	r3, r3, #4
 8002dd8:	1a9b      	subs	r3, r3, r2
 8002dda:	009b      	lsls	r3, r3, #2
 8002ddc:	440b      	add	r3, r1
 8002dde:	331a      	adds	r3, #26
 8002de0:	781b      	ldrb	r3, [r3, #0]
 8002de2:	2b00      	cmp	r3, #0
 8002de4:	d109      	bne.n	8002dfa <HCD_HC_IN_IRQHandler+0xb54>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002de6:	78fa      	ldrb	r2, [r7, #3]
 8002de8:	6879      	ldr	r1, [r7, #4]
 8002dea:	4613      	mov	r3, r2
 8002dec:	011b      	lsls	r3, r3, #4
 8002dee:	1a9b      	subs	r3, r3, r2
 8002df0:	009b      	lsls	r3, r3, #2
 8002df2:	440b      	add	r3, r1
 8002df4:	3344      	adds	r3, #68	; 0x44
 8002df6:	2200      	movs	r2, #0
 8002df8:	601a      	str	r2, [r3, #0]
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	78fa      	ldrb	r2, [r7, #3]
 8002e00:	4611      	mov	r1, r2
 8002e02:	4618      	mov	r0, r3
 8002e04:	f003 fa61 	bl	80062ca <USB_HC_Halt>
 8002e08:	e0b3      	b.n	8002f72 <HCD_HC_IN_IRQHandler+0xccc>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	78fa      	ldrb	r2, [r7, #3]
 8002e10:	4611      	mov	r1, r2
 8002e12:	4618      	mov	r0, r3
 8002e14:	f002 fcb6 	bl	8005784 <USB_ReadChInterrupts>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	f003 0310 	and.w	r3, r3, #16
 8002e1e:	2b10      	cmp	r3, #16
 8002e20:	f040 80a7 	bne.w	8002f72 <HCD_HC_IN_IRQHandler+0xccc>
  {
    if (hhcd->hc[chnum].ep_type == EP_TYPE_INTR)
 8002e24:	78fa      	ldrb	r2, [r7, #3]
 8002e26:	6879      	ldr	r1, [r7, #4]
 8002e28:	4613      	mov	r3, r2
 8002e2a:	011b      	lsls	r3, r3, #4
 8002e2c:	1a9b      	subs	r3, r3, r2
 8002e2e:	009b      	lsls	r3, r3, #2
 8002e30:	440b      	add	r3, r1
 8002e32:	3326      	adds	r3, #38	; 0x26
 8002e34:	781b      	ldrb	r3, [r3, #0]
 8002e36:	2b03      	cmp	r3, #3
 8002e38:	d11b      	bne.n	8002e72 <HCD_HC_IN_IRQHandler+0xbcc>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002e3a:	78fa      	ldrb	r2, [r7, #3]
 8002e3c:	6879      	ldr	r1, [r7, #4]
 8002e3e:	4613      	mov	r3, r2
 8002e40:	011b      	lsls	r3, r3, #4
 8002e42:	1a9b      	subs	r3, r3, r2
 8002e44:	009b      	lsls	r3, r3, #2
 8002e46:	440b      	add	r3, r1
 8002e48:	3344      	adds	r3, #68	; 0x44
 8002e4a:	2200      	movs	r2, #0
 8002e4c:	601a      	str	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_NAK;
 8002e4e:	78fa      	ldrb	r2, [r7, #3]
 8002e50:	6879      	ldr	r1, [r7, #4]
 8002e52:	4613      	mov	r3, r2
 8002e54:	011b      	lsls	r3, r3, #4
 8002e56:	1a9b      	subs	r3, r3, r2
 8002e58:	009b      	lsls	r3, r3, #2
 8002e5a:	440b      	add	r3, r1
 8002e5c:	334d      	adds	r3, #77	; 0x4d
 8002e5e:	2204      	movs	r2, #4
 8002e60:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	78fa      	ldrb	r2, [r7, #3]
 8002e68:	4611      	mov	r1, r2
 8002e6a:	4618      	mov	r0, r3
 8002e6c:	f003 fa2d 	bl	80062ca <USB_HC_Halt>
 8002e70:	e03f      	b.n	8002ef2 <HCD_HC_IN_IRQHandler+0xc4c>
    }
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002e72:	78fa      	ldrb	r2, [r7, #3]
 8002e74:	6879      	ldr	r1, [r7, #4]
 8002e76:	4613      	mov	r3, r2
 8002e78:	011b      	lsls	r3, r3, #4
 8002e7a:	1a9b      	subs	r3, r3, r2
 8002e7c:	009b      	lsls	r3, r3, #2
 8002e7e:	440b      	add	r3, r1
 8002e80:	3326      	adds	r3, #38	; 0x26
 8002e82:	781b      	ldrb	r3, [r3, #0]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d00a      	beq.n	8002e9e <HCD_HC_IN_IRQHandler+0xbf8>
             (hhcd->hc[chnum].ep_type == EP_TYPE_BULK))
 8002e88:	78fa      	ldrb	r2, [r7, #3]
 8002e8a:	6879      	ldr	r1, [r7, #4]
 8002e8c:	4613      	mov	r3, r2
 8002e8e:	011b      	lsls	r3, r3, #4
 8002e90:	1a9b      	subs	r3, r3, r2
 8002e92:	009b      	lsls	r3, r3, #2
 8002e94:	440b      	add	r3, r1
 8002e96:	3326      	adds	r3, #38	; 0x26
 8002e98:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].ep_type == EP_TYPE_CTRL) ||
 8002e9a:	2b02      	cmp	r3, #2
 8002e9c:	d129      	bne.n	8002ef2 <HCD_HC_IN_IRQHandler+0xc4c>
    {
      hhcd->hc[chnum].ErrCnt = 0U;
 8002e9e:	78fa      	ldrb	r2, [r7, #3]
 8002ea0:	6879      	ldr	r1, [r7, #4]
 8002ea2:	4613      	mov	r3, r2
 8002ea4:	011b      	lsls	r3, r3, #4
 8002ea6:	1a9b      	subs	r3, r3, r2
 8002ea8:	009b      	lsls	r3, r3, #2
 8002eaa:	440b      	add	r3, r1
 8002eac:	3344      	adds	r3, #68	; 0x44
 8002eae:	2200      	movs	r2, #0
 8002eb0:	601a      	str	r2, [r3, #0]

      if ((hhcd->Init.dma_enable == 0U) || (hhcd->hc[chnum].do_csplit == 1U))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	799b      	ldrb	r3, [r3, #6]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d00a      	beq.n	8002ed0 <HCD_HC_IN_IRQHandler+0xc2a>
 8002eba:	78fa      	ldrb	r2, [r7, #3]
 8002ebc:	6879      	ldr	r1, [r7, #4]
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	011b      	lsls	r3, r3, #4
 8002ec2:	1a9b      	subs	r3, r3, r2
 8002ec4:	009b      	lsls	r3, r3, #2
 8002ec6:	440b      	add	r3, r1
 8002ec8:	331b      	adds	r3, #27
 8002eca:	781b      	ldrb	r3, [r3, #0]
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d110      	bne.n	8002ef2 <HCD_HC_IN_IRQHandler+0xc4c>
      {
        hhcd->hc[chnum].state = HC_NAK;
 8002ed0:	78fa      	ldrb	r2, [r7, #3]
 8002ed2:	6879      	ldr	r1, [r7, #4]
 8002ed4:	4613      	mov	r3, r2
 8002ed6:	011b      	lsls	r3, r3, #4
 8002ed8:	1a9b      	subs	r3, r3, r2
 8002eda:	009b      	lsls	r3, r3, #2
 8002edc:	440b      	add	r3, r1
 8002ede:	334d      	adds	r3, #77	; 0x4d
 8002ee0:	2204      	movs	r2, #4
 8002ee2:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	78fa      	ldrb	r2, [r7, #3]
 8002eea:	4611      	mov	r1, r2
 8002eec:	4618      	mov	r0, r3
 8002eee:	f003 f9ec 	bl	80062ca <USB_HC_Halt>
    else
    {
      /* ... */
    }

    if (hhcd->hc[chnum].do_csplit == 1U)
 8002ef2:	78fa      	ldrb	r2, [r7, #3]
 8002ef4:	6879      	ldr	r1, [r7, #4]
 8002ef6:	4613      	mov	r3, r2
 8002ef8:	011b      	lsls	r3, r3, #4
 8002efa:	1a9b      	subs	r3, r3, r2
 8002efc:	009b      	lsls	r3, r3, #2
 8002efe:	440b      	add	r3, r1
 8002f00:	331b      	adds	r3, #27
 8002f02:	781b      	ldrb	r3, [r3, #0]
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d129      	bne.n	8002f5c <HCD_HC_IN_IRQHandler+0xcb6>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 8002f08:	78fa      	ldrb	r2, [r7, #3]
 8002f0a:	6879      	ldr	r1, [r7, #4]
 8002f0c:	4613      	mov	r3, r2
 8002f0e:	011b      	lsls	r3, r3, #4
 8002f10:	1a9b      	subs	r3, r3, r2
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	440b      	add	r3, r1
 8002f16:	331b      	adds	r3, #27
 8002f18:	2200      	movs	r2, #0
 8002f1a:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 8002f1c:	78fb      	ldrb	r3, [r7, #3]
 8002f1e:	015a      	lsls	r2, r3, #5
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	4413      	add	r3, r2
 8002f24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f28:	685b      	ldr	r3, [r3, #4]
 8002f2a:	78fa      	ldrb	r2, [r7, #3]
 8002f2c:	0151      	lsls	r1, r2, #5
 8002f2e:	693a      	ldr	r2, [r7, #16]
 8002f30:	440a      	add	r2, r1
 8002f32:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002f36:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f3a:	6053      	str	r3, [r2, #4]
      __HAL_HCD_UNMASK_ACK_HC_INT(chnum);
 8002f3c:	78fb      	ldrb	r3, [r7, #3]
 8002f3e:	015a      	lsls	r2, r3, #5
 8002f40:	693b      	ldr	r3, [r7, #16]
 8002f42:	4413      	add	r3, r2
 8002f44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f48:	68db      	ldr	r3, [r3, #12]
 8002f4a:	78fa      	ldrb	r2, [r7, #3]
 8002f4c:	0151      	lsls	r1, r2, #5
 8002f4e:	693a      	ldr	r2, [r7, #16]
 8002f50:	440a      	add	r2, r1
 8002f52:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8002f56:	f043 0320 	orr.w	r3, r3, #32
 8002f5a:	60d3      	str	r3, [r2, #12]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 8002f5c:	78fb      	ldrb	r3, [r7, #3]
 8002f5e:	015a      	lsls	r2, r3, #5
 8002f60:	693b      	ldr	r3, [r7, #16]
 8002f62:	4413      	add	r3, r2
 8002f64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002f68:	461a      	mov	r2, r3
 8002f6a:	2310      	movs	r3, #16
 8002f6c:	6093      	str	r3, [r2, #8]
 8002f6e:	e000      	b.n	8002f72 <HCD_HC_IN_IRQHandler+0xccc>
        return;
 8002f70:	bf00      	nop
  }
  else
  {
    /* ... */
  }
}
 8002f72:	3718      	adds	r7, #24
 8002f74:	46bd      	mov	sp, r7
 8002f76:	bd80      	pop	{r7, pc}

08002f78 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002f78:	b580      	push	{r7, lr}
 8002f7a:	b086      	sub	sp, #24
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
 8002f80:	460b      	mov	r3, r1
 8002f82:	70fb      	strb	r3, [r7, #3]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002f8a:	697b      	ldr	r3, [r7, #20]
 8002f8c:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg;
  uint32_t num_packets;

  if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_AHBERR))
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	78fa      	ldrb	r2, [r7, #3]
 8002f94:	4611      	mov	r1, r2
 8002f96:	4618      	mov	r0, r3
 8002f98:	f002 fbf4 	bl	8005784 <USB_ReadChInterrupts>
 8002f9c:	4603      	mov	r3, r0
 8002f9e:	f003 0304 	and.w	r3, r3, #4
 8002fa2:	2b04      	cmp	r3, #4
 8002fa4:	d11b      	bne.n	8002fde <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_AHBERR);
 8002fa6:	78fb      	ldrb	r3, [r7, #3]
 8002fa8:	015a      	lsls	r2, r3, #5
 8002faa:	693b      	ldr	r3, [r7, #16]
 8002fac:	4413      	add	r3, r2
 8002fae:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002fb2:	461a      	mov	r2, r3
 8002fb4:	2304      	movs	r3, #4
 8002fb6:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XACTERR;
 8002fb8:	78fa      	ldrb	r2, [r7, #3]
 8002fba:	6879      	ldr	r1, [r7, #4]
 8002fbc:	4613      	mov	r3, r2
 8002fbe:	011b      	lsls	r3, r3, #4
 8002fc0:	1a9b      	subs	r3, r3, r2
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	440b      	add	r3, r1
 8002fc6:	334d      	adds	r3, #77	; 0x4d
 8002fc8:	2207      	movs	r2, #7
 8002fca:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	78fa      	ldrb	r2, [r7, #3]
 8002fd2:	4611      	mov	r1, r2
 8002fd4:	4618      	mov	r0, r3
 8002fd6:	f003 f978 	bl	80062ca <USB_HC_Halt>
 8002fda:	f000 bc6f 	b.w	80038bc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_ACK))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	78fa      	ldrb	r2, [r7, #3]
 8002fe4:	4611      	mov	r1, r2
 8002fe6:	4618      	mov	r0, r3
 8002fe8:	f002 fbcc 	bl	8005784 <USB_ReadChInterrupts>
 8002fec:	4603      	mov	r3, r0
 8002fee:	f003 0320 	and.w	r3, r3, #32
 8002ff2:	2b20      	cmp	r3, #32
 8002ff4:	f040 8082 	bne.w	80030fc <HCD_HC_OUT_IRQHandler+0x184>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_ACK);
 8002ff8:	78fb      	ldrb	r3, [r7, #3]
 8002ffa:	015a      	lsls	r2, r3, #5
 8002ffc:	693b      	ldr	r3, [r7, #16]
 8002ffe:	4413      	add	r3, r2
 8003000:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003004:	461a      	mov	r2, r3
 8003006:	2320      	movs	r3, #32
 8003008:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].do_ping == 1U)
 800300a:	78fa      	ldrb	r2, [r7, #3]
 800300c:	6879      	ldr	r1, [r7, #4]
 800300e:	4613      	mov	r3, r2
 8003010:	011b      	lsls	r3, r3, #4
 8003012:	1a9b      	subs	r3, r3, r2
 8003014:	009b      	lsls	r3, r3, #2
 8003016:	440b      	add	r3, r1
 8003018:	3319      	adds	r3, #25
 800301a:	781b      	ldrb	r3, [r3, #0]
 800301c:	2b01      	cmp	r3, #1
 800301e:	d124      	bne.n	800306a <HCD_HC_OUT_IRQHandler+0xf2>
    {
      hhcd->hc[chnum].do_ping = 0U;
 8003020:	78fa      	ldrb	r2, [r7, #3]
 8003022:	6879      	ldr	r1, [r7, #4]
 8003024:	4613      	mov	r3, r2
 8003026:	011b      	lsls	r3, r3, #4
 8003028:	1a9b      	subs	r3, r3, r2
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	440b      	add	r3, r1
 800302e:	3319      	adds	r3, #25
 8003030:	2200      	movs	r2, #0
 8003032:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003034:	78fa      	ldrb	r2, [r7, #3]
 8003036:	6879      	ldr	r1, [r7, #4]
 8003038:	4613      	mov	r3, r2
 800303a:	011b      	lsls	r3, r3, #4
 800303c:	1a9b      	subs	r3, r3, r2
 800303e:	009b      	lsls	r3, r3, #2
 8003040:	440b      	add	r3, r1
 8003042:	334c      	adds	r3, #76	; 0x4c
 8003044:	2202      	movs	r2, #2
 8003046:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].state = HC_ACK;
 8003048:	78fa      	ldrb	r2, [r7, #3]
 800304a:	6879      	ldr	r1, [r7, #4]
 800304c:	4613      	mov	r3, r2
 800304e:	011b      	lsls	r3, r3, #4
 8003050:	1a9b      	subs	r3, r3, r2
 8003052:	009b      	lsls	r3, r3, #2
 8003054:	440b      	add	r3, r1
 8003056:	334d      	adds	r3, #77	; 0x4d
 8003058:	2203      	movs	r2, #3
 800305a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	78fa      	ldrb	r2, [r7, #3]
 8003062:	4611      	mov	r1, r2
 8003064:	4618      	mov	r0, r3
 8003066:	f003 f930 	bl	80062ca <USB_HC_Halt>
    }

    if ((hhcd->hc[chnum].do_ssplit == 1U) && (hhcd->hc[chnum].do_csplit == 0U))
 800306a:	78fa      	ldrb	r2, [r7, #3]
 800306c:	6879      	ldr	r1, [r7, #4]
 800306e:	4613      	mov	r3, r2
 8003070:	011b      	lsls	r3, r3, #4
 8003072:	1a9b      	subs	r3, r3, r2
 8003074:	009b      	lsls	r3, r3, #2
 8003076:	440b      	add	r3, r1
 8003078:	331a      	adds	r3, #26
 800307a:	781b      	ldrb	r3, [r3, #0]
 800307c:	2b01      	cmp	r3, #1
 800307e:	f040 841d 	bne.w	80038bc <HCD_HC_OUT_IRQHandler+0x944>
 8003082:	78fa      	ldrb	r2, [r7, #3]
 8003084:	6879      	ldr	r1, [r7, #4]
 8003086:	4613      	mov	r3, r2
 8003088:	011b      	lsls	r3, r3, #4
 800308a:	1a9b      	subs	r3, r3, r2
 800308c:	009b      	lsls	r3, r3, #2
 800308e:	440b      	add	r3, r1
 8003090:	331b      	adds	r3, #27
 8003092:	781b      	ldrb	r3, [r3, #0]
 8003094:	2b00      	cmp	r3, #0
 8003096:	f040 8411 	bne.w	80038bc <HCD_HC_OUT_IRQHandler+0x944>
    {
      if (hhcd->hc[chnum].ep_type != EP_TYPE_ISOC)
 800309a:	78fa      	ldrb	r2, [r7, #3]
 800309c:	6879      	ldr	r1, [r7, #4]
 800309e:	4613      	mov	r3, r2
 80030a0:	011b      	lsls	r3, r3, #4
 80030a2:	1a9b      	subs	r3, r3, r2
 80030a4:	009b      	lsls	r3, r3, #2
 80030a6:	440b      	add	r3, r1
 80030a8:	3326      	adds	r3, #38	; 0x26
 80030aa:	781b      	ldrb	r3, [r3, #0]
 80030ac:	2b01      	cmp	r3, #1
 80030ae:	d009      	beq.n	80030c4 <HCD_HC_OUT_IRQHandler+0x14c>
      {
        hhcd->hc[chnum].do_csplit = 1U;
 80030b0:	78fa      	ldrb	r2, [r7, #3]
 80030b2:	6879      	ldr	r1, [r7, #4]
 80030b4:	4613      	mov	r3, r2
 80030b6:	011b      	lsls	r3, r3, #4
 80030b8:	1a9b      	subs	r3, r3, r2
 80030ba:	009b      	lsls	r3, r3, #2
 80030bc:	440b      	add	r3, r1
 80030be:	331b      	adds	r3, #27
 80030c0:	2201      	movs	r2, #1
 80030c2:	701a      	strb	r2, [r3, #0]
      }

      hhcd->hc[chnum].state = HC_ACK;
 80030c4:	78fa      	ldrb	r2, [r7, #3]
 80030c6:	6879      	ldr	r1, [r7, #4]
 80030c8:	4613      	mov	r3, r2
 80030ca:	011b      	lsls	r3, r3, #4
 80030cc:	1a9b      	subs	r3, r3, r2
 80030ce:	009b      	lsls	r3, r3, #2
 80030d0:	440b      	add	r3, r1
 80030d2:	334d      	adds	r3, #77	; 0x4d
 80030d4:	2203      	movs	r2, #3
 80030d6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	681b      	ldr	r3, [r3, #0]
 80030dc:	78fa      	ldrb	r2, [r7, #3]
 80030de:	4611      	mov	r1, r2
 80030e0:	4618      	mov	r0, r3
 80030e2:	f003 f8f2 	bl	80062ca <USB_HC_Halt>

      /* reset error_count */
      hhcd->hc[chnum].ErrCnt = 0U;
 80030e6:	78fa      	ldrb	r2, [r7, #3]
 80030e8:	6879      	ldr	r1, [r7, #4]
 80030ea:	4613      	mov	r3, r2
 80030ec:	011b      	lsls	r3, r3, #4
 80030ee:	1a9b      	subs	r3, r3, r2
 80030f0:	009b      	lsls	r3, r3, #2
 80030f2:	440b      	add	r3, r1
 80030f4:	3344      	adds	r3, #68	; 0x44
 80030f6:	2200      	movs	r2, #0
 80030f8:	601a      	str	r2, [r3, #0]
 80030fa:	e3df      	b.n	80038bc <HCD_HC_OUT_IRQHandler+0x944>
    }
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_FRMOR))
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	78fa      	ldrb	r2, [r7, #3]
 8003102:	4611      	mov	r1, r2
 8003104:	4618      	mov	r0, r3
 8003106:	f002 fb3d 	bl	8005784 <USB_ReadChInterrupts>
 800310a:	4603      	mov	r3, r0
 800310c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003110:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003114:	d111      	bne.n	800313a <HCD_HC_OUT_IRQHandler+0x1c2>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_FRMOR);
 8003116:	78fb      	ldrb	r3, [r7, #3]
 8003118:	015a      	lsls	r2, r3, #5
 800311a:	693b      	ldr	r3, [r7, #16]
 800311c:	4413      	add	r3, r2
 800311e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003122:	461a      	mov	r2, r3
 8003124:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003128:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	78fa      	ldrb	r2, [r7, #3]
 8003130:	4611      	mov	r1, r2
 8003132:	4618      	mov	r0, r3
 8003134:	f003 f8c9 	bl	80062ca <USB_HC_Halt>
 8003138:	e3c0      	b.n	80038bc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_XFRC))
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	78fa      	ldrb	r2, [r7, #3]
 8003140:	4611      	mov	r1, r2
 8003142:	4618      	mov	r0, r3
 8003144:	f002 fb1e 	bl	8005784 <USB_ReadChInterrupts>
 8003148:	4603      	mov	r3, r0
 800314a:	f003 0301 	and.w	r3, r3, #1
 800314e:	2b01      	cmp	r3, #1
 8003150:	d168      	bne.n	8003224 <HCD_HC_OUT_IRQHandler+0x2ac>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003152:	78fa      	ldrb	r2, [r7, #3]
 8003154:	6879      	ldr	r1, [r7, #4]
 8003156:	4613      	mov	r3, r2
 8003158:	011b      	lsls	r3, r3, #4
 800315a:	1a9b      	subs	r3, r3, r2
 800315c:	009b      	lsls	r3, r3, #2
 800315e:	440b      	add	r3, r1
 8003160:	3344      	adds	r3, #68	; 0x44
 8003162:	2200      	movs	r2, #0
 8003164:	601a      	str	r2, [r3, #0]

    /* transaction completed with NYET state, update do ping state */
    if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	78fa      	ldrb	r2, [r7, #3]
 800316c:	4611      	mov	r1, r2
 800316e:	4618      	mov	r0, r3
 8003170:	f002 fb08 	bl	8005784 <USB_ReadChInterrupts>
 8003174:	4603      	mov	r3, r0
 8003176:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800317a:	2b40      	cmp	r3, #64	; 0x40
 800317c:	d112      	bne.n	80031a4 <HCD_HC_OUT_IRQHandler+0x22c>
    {
      hhcd->hc[chnum].do_ping = 1U;
 800317e:	78fa      	ldrb	r2, [r7, #3]
 8003180:	6879      	ldr	r1, [r7, #4]
 8003182:	4613      	mov	r3, r2
 8003184:	011b      	lsls	r3, r3, #4
 8003186:	1a9b      	subs	r3, r3, r2
 8003188:	009b      	lsls	r3, r3, #2
 800318a:	440b      	add	r3, r1
 800318c:	3319      	adds	r3, #25
 800318e:	2201      	movs	r2, #1
 8003190:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 8003192:	78fb      	ldrb	r3, [r7, #3]
 8003194:	015a      	lsls	r2, r3, #5
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	4413      	add	r3, r2
 800319a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800319e:	461a      	mov	r2, r3
 80031a0:	2340      	movs	r3, #64	; 0x40
 80031a2:	6093      	str	r3, [r2, #8]
    }

    if (hhcd->hc[chnum].do_csplit != 0U)
 80031a4:	78fa      	ldrb	r2, [r7, #3]
 80031a6:	6879      	ldr	r1, [r7, #4]
 80031a8:	4613      	mov	r3, r2
 80031aa:	011b      	lsls	r3, r3, #4
 80031ac:	1a9b      	subs	r3, r3, r2
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	440b      	add	r3, r1
 80031b2:	331b      	adds	r3, #27
 80031b4:	781b      	ldrb	r3, [r3, #0]
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	d019      	beq.n	80031ee <HCD_HC_OUT_IRQHandler+0x276>
    {
      hhcd->hc[chnum].do_csplit = 0U;
 80031ba:	78fa      	ldrb	r2, [r7, #3]
 80031bc:	6879      	ldr	r1, [r7, #4]
 80031be:	4613      	mov	r3, r2
 80031c0:	011b      	lsls	r3, r3, #4
 80031c2:	1a9b      	subs	r3, r3, r2
 80031c4:	009b      	lsls	r3, r3, #2
 80031c6:	440b      	add	r3, r1
 80031c8:	331b      	adds	r3, #27
 80031ca:	2200      	movs	r2, #0
 80031cc:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 80031ce:	78fb      	ldrb	r3, [r7, #3]
 80031d0:	015a      	lsls	r2, r3, #5
 80031d2:	693b      	ldr	r3, [r7, #16]
 80031d4:	4413      	add	r3, r2
 80031d6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031da:	685b      	ldr	r3, [r3, #4]
 80031dc:	78fa      	ldrb	r2, [r7, #3]
 80031de:	0151      	lsls	r1, r2, #5
 80031e0:	693a      	ldr	r2, [r7, #16]
 80031e2:	440a      	add	r2, r1
 80031e4:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80031e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80031ec:	6053      	str	r3, [r2, #4]
    }

    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_XFRC);
 80031ee:	78fb      	ldrb	r3, [r7, #3]
 80031f0:	015a      	lsls	r2, r3, #5
 80031f2:	693b      	ldr	r3, [r7, #16]
 80031f4:	4413      	add	r3, r2
 80031f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80031fa:	461a      	mov	r2, r3
 80031fc:	2301      	movs	r3, #1
 80031fe:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_XFRC;
 8003200:	78fa      	ldrb	r2, [r7, #3]
 8003202:	6879      	ldr	r1, [r7, #4]
 8003204:	4613      	mov	r3, r2
 8003206:	011b      	lsls	r3, r3, #4
 8003208:	1a9b      	subs	r3, r3, r2
 800320a:	009b      	lsls	r3, r3, #2
 800320c:	440b      	add	r3, r1
 800320e:	334d      	adds	r3, #77	; 0x4d
 8003210:	2201      	movs	r2, #1
 8003212:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	78fa      	ldrb	r2, [r7, #3]
 800321a:	4611      	mov	r1, r2
 800321c:	4618      	mov	r0, r3
 800321e:	f003 f854 	bl	80062ca <USB_HC_Halt>
 8003222:	e34b      	b.n	80038bc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NYET))
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	681b      	ldr	r3, [r3, #0]
 8003228:	78fa      	ldrb	r2, [r7, #3]
 800322a:	4611      	mov	r1, r2
 800322c:	4618      	mov	r0, r3
 800322e:	f002 faa9 	bl	8005784 <USB_ReadChInterrupts>
 8003232:	4603      	mov	r3, r0
 8003234:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003238:	2b40      	cmp	r3, #64	; 0x40
 800323a:	d139      	bne.n	80032b0 <HCD_HC_OUT_IRQHandler+0x338>
  {
    hhcd->hc[chnum].state = HC_NYET;
 800323c:	78fa      	ldrb	r2, [r7, #3]
 800323e:	6879      	ldr	r1, [r7, #4]
 8003240:	4613      	mov	r3, r2
 8003242:	011b      	lsls	r3, r3, #4
 8003244:	1a9b      	subs	r3, r3, r2
 8003246:	009b      	lsls	r3, r3, #2
 8003248:	440b      	add	r3, r1
 800324a:	334d      	adds	r3, #77	; 0x4d
 800324c:	2205      	movs	r2, #5
 800324e:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ssplit == 0U)
 8003250:	78fa      	ldrb	r2, [r7, #3]
 8003252:	6879      	ldr	r1, [r7, #4]
 8003254:	4613      	mov	r3, r2
 8003256:	011b      	lsls	r3, r3, #4
 8003258:	1a9b      	subs	r3, r3, r2
 800325a:	009b      	lsls	r3, r3, #2
 800325c:	440b      	add	r3, r1
 800325e:	331a      	adds	r3, #26
 8003260:	781b      	ldrb	r3, [r3, #0]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d109      	bne.n	800327a <HCD_HC_OUT_IRQHandler+0x302>
    {
      hhcd->hc[chnum].do_ping = 1U;
 8003266:	78fa      	ldrb	r2, [r7, #3]
 8003268:	6879      	ldr	r1, [r7, #4]
 800326a:	4613      	mov	r3, r2
 800326c:	011b      	lsls	r3, r3, #4
 800326e:	1a9b      	subs	r3, r3, r2
 8003270:	009b      	lsls	r3, r3, #2
 8003272:	440b      	add	r3, r1
 8003274:	3319      	adds	r3, #25
 8003276:	2201      	movs	r2, #1
 8003278:	701a      	strb	r2, [r3, #0]
    }

    hhcd->hc[chnum].ErrCnt = 0U;
 800327a:	78fa      	ldrb	r2, [r7, #3]
 800327c:	6879      	ldr	r1, [r7, #4]
 800327e:	4613      	mov	r3, r2
 8003280:	011b      	lsls	r3, r3, #4
 8003282:	1a9b      	subs	r3, r3, r2
 8003284:	009b      	lsls	r3, r3, #2
 8003286:	440b      	add	r3, r1
 8003288:	3344      	adds	r3, #68	; 0x44
 800328a:	2200      	movs	r2, #0
 800328c:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	78fa      	ldrb	r2, [r7, #3]
 8003294:	4611      	mov	r1, r2
 8003296:	4618      	mov	r0, r3
 8003298:	f003 f817 	bl	80062ca <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NYET);
 800329c:	78fb      	ldrb	r3, [r7, #3]
 800329e:	015a      	lsls	r2, r3, #5
 80032a0:	693b      	ldr	r3, [r7, #16]
 80032a2:	4413      	add	r3, r2
 80032a4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032a8:	461a      	mov	r2, r3
 80032aa:	2340      	movs	r3, #64	; 0x40
 80032ac:	6093      	str	r3, [r2, #8]
 80032ae:	e305      	b.n	80038bc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_STALL))
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	78fa      	ldrb	r2, [r7, #3]
 80032b6:	4611      	mov	r1, r2
 80032b8:	4618      	mov	r0, r3
 80032ba:	f002 fa63 	bl	8005784 <USB_ReadChInterrupts>
 80032be:	4603      	mov	r3, r0
 80032c0:	f003 0308 	and.w	r3, r3, #8
 80032c4:	2b08      	cmp	r3, #8
 80032c6:	d11a      	bne.n	80032fe <HCD_HC_OUT_IRQHandler+0x386>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_STALL);
 80032c8:	78fb      	ldrb	r3, [r7, #3]
 80032ca:	015a      	lsls	r2, r3, #5
 80032cc:	693b      	ldr	r3, [r7, #16]
 80032ce:	4413      	add	r3, r2
 80032d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80032d4:	461a      	mov	r2, r3
 80032d6:	2308      	movs	r3, #8
 80032d8:	6093      	str	r3, [r2, #8]
    hhcd->hc[chnum].state = HC_STALL;
 80032da:	78fa      	ldrb	r2, [r7, #3]
 80032dc:	6879      	ldr	r1, [r7, #4]
 80032de:	4613      	mov	r3, r2
 80032e0:	011b      	lsls	r3, r3, #4
 80032e2:	1a9b      	subs	r3, r3, r2
 80032e4:	009b      	lsls	r3, r3, #2
 80032e6:	440b      	add	r3, r1
 80032e8:	334d      	adds	r3, #77	; 0x4d
 80032ea:	2206      	movs	r2, #6
 80032ec:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	681b      	ldr	r3, [r3, #0]
 80032f2:	78fa      	ldrb	r2, [r7, #3]
 80032f4:	4611      	mov	r1, r2
 80032f6:	4618      	mov	r0, r3
 80032f8:	f002 ffe7 	bl	80062ca <USB_HC_Halt>
 80032fc:	e2de      	b.n	80038bc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_NAK))
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	78fa      	ldrb	r2, [r7, #3]
 8003304:	4611      	mov	r1, r2
 8003306:	4618      	mov	r0, r3
 8003308:	f002 fa3c 	bl	8005784 <USB_ReadChInterrupts>
 800330c:	4603      	mov	r3, r0
 800330e:	f003 0310 	and.w	r3, r3, #16
 8003312:	2b10      	cmp	r3, #16
 8003314:	d144      	bne.n	80033a0 <HCD_HC_OUT_IRQHandler+0x428>
  {
    hhcd->hc[chnum].ErrCnt = 0U;
 8003316:	78fa      	ldrb	r2, [r7, #3]
 8003318:	6879      	ldr	r1, [r7, #4]
 800331a:	4613      	mov	r3, r2
 800331c:	011b      	lsls	r3, r3, #4
 800331e:	1a9b      	subs	r3, r3, r2
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	440b      	add	r3, r1
 8003324:	3344      	adds	r3, #68	; 0x44
 8003326:	2200      	movs	r2, #0
 8003328:	601a      	str	r2, [r3, #0]
    hhcd->hc[chnum].state = HC_NAK;
 800332a:	78fa      	ldrb	r2, [r7, #3]
 800332c:	6879      	ldr	r1, [r7, #4]
 800332e:	4613      	mov	r3, r2
 8003330:	011b      	lsls	r3, r3, #4
 8003332:	1a9b      	subs	r3, r3, r2
 8003334:	009b      	lsls	r3, r3, #2
 8003336:	440b      	add	r3, r1
 8003338:	334d      	adds	r3, #77	; 0x4d
 800333a:	2204      	movs	r2, #4
 800333c:	701a      	strb	r2, [r3, #0]

    if (hhcd->hc[chnum].do_ping == 0U)
 800333e:	78fa      	ldrb	r2, [r7, #3]
 8003340:	6879      	ldr	r1, [r7, #4]
 8003342:	4613      	mov	r3, r2
 8003344:	011b      	lsls	r3, r3, #4
 8003346:	1a9b      	subs	r3, r3, r2
 8003348:	009b      	lsls	r3, r3, #2
 800334a:	440b      	add	r3, r1
 800334c:	3319      	adds	r3, #25
 800334e:	781b      	ldrb	r3, [r3, #0]
 8003350:	2b00      	cmp	r3, #0
 8003352:	d114      	bne.n	800337e <HCD_HC_OUT_IRQHandler+0x406>
    {
      if (hhcd->hc[chnum].speed == HCD_DEVICE_SPEED_HIGH)
 8003354:	78fa      	ldrb	r2, [r7, #3]
 8003356:	6879      	ldr	r1, [r7, #4]
 8003358:	4613      	mov	r3, r2
 800335a:	011b      	lsls	r3, r3, #4
 800335c:	1a9b      	subs	r3, r3, r2
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	440b      	add	r3, r1
 8003362:	3318      	adds	r3, #24
 8003364:	781b      	ldrb	r3, [r3, #0]
 8003366:	2b00      	cmp	r3, #0
 8003368:	d109      	bne.n	800337e <HCD_HC_OUT_IRQHandler+0x406>
      {
        hhcd->hc[chnum].do_ping = 1U;
 800336a:	78fa      	ldrb	r2, [r7, #3]
 800336c:	6879      	ldr	r1, [r7, #4]
 800336e:	4613      	mov	r3, r2
 8003370:	011b      	lsls	r3, r3, #4
 8003372:	1a9b      	subs	r3, r3, r2
 8003374:	009b      	lsls	r3, r3, #2
 8003376:	440b      	add	r3, r1
 8003378:	3319      	adds	r3, #25
 800337a:	2201      	movs	r2, #1
 800337c:	701a      	strb	r2, [r3, #0]
      }
    }

    (void)USB_HC_Halt(hhcd->Instance, chnum);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	78fa      	ldrb	r2, [r7, #3]
 8003384:	4611      	mov	r1, r2
 8003386:	4618      	mov	r0, r3
 8003388:	f002 ff9f 	bl	80062ca <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_NAK);
 800338c:	78fb      	ldrb	r3, [r7, #3]
 800338e:	015a      	lsls	r2, r3, #5
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	4413      	add	r3, r2
 8003394:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003398:	461a      	mov	r2, r3
 800339a:	2310      	movs	r3, #16
 800339c:	6093      	str	r3, [r2, #8]
 800339e:	e28d      	b.n	80038bc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_TXERR))
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	78fa      	ldrb	r2, [r7, #3]
 80033a6:	4611      	mov	r1, r2
 80033a8:	4618      	mov	r0, r3
 80033aa:	f002 f9eb 	bl	8005784 <USB_ReadChInterrupts>
 80033ae:	4603      	mov	r3, r0
 80033b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033b4:	2b80      	cmp	r3, #128	; 0x80
 80033b6:	d169      	bne.n	800348c <HCD_HC_OUT_IRQHandler+0x514>
  {
    if (hhcd->Init.dma_enable == 0U)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	799b      	ldrb	r3, [r3, #6]
 80033bc:	2b00      	cmp	r3, #0
 80033be:	d111      	bne.n	80033e4 <HCD_HC_OUT_IRQHandler+0x46c>
    {
      hhcd->hc[chnum].state = HC_XACTERR;
 80033c0:	78fa      	ldrb	r2, [r7, #3]
 80033c2:	6879      	ldr	r1, [r7, #4]
 80033c4:	4613      	mov	r3, r2
 80033c6:	011b      	lsls	r3, r3, #4
 80033c8:	1a9b      	subs	r3, r3, r2
 80033ca:	009b      	lsls	r3, r3, #2
 80033cc:	440b      	add	r3, r1
 80033ce:	334d      	adds	r3, #77	; 0x4d
 80033d0:	2207      	movs	r2, #7
 80033d2:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, chnum);
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	78fa      	ldrb	r2, [r7, #3]
 80033da:	4611      	mov	r1, r2
 80033dc:	4618      	mov	r0, r3
 80033de:	f002 ff74 	bl	80062ca <USB_HC_Halt>
 80033e2:	e049      	b.n	8003478 <HCD_HC_OUT_IRQHandler+0x500>
    }
    else
    {
      hhcd->hc[chnum].ErrCnt++;
 80033e4:	78fa      	ldrb	r2, [r7, #3]
 80033e6:	6879      	ldr	r1, [r7, #4]
 80033e8:	4613      	mov	r3, r2
 80033ea:	011b      	lsls	r3, r3, #4
 80033ec:	1a9b      	subs	r3, r3, r2
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	440b      	add	r3, r1
 80033f2:	3344      	adds	r3, #68	; 0x44
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	1c59      	adds	r1, r3, #1
 80033f8:	6878      	ldr	r0, [r7, #4]
 80033fa:	4613      	mov	r3, r2
 80033fc:	011b      	lsls	r3, r3, #4
 80033fe:	1a9b      	subs	r3, r3, r2
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	4403      	add	r3, r0
 8003404:	3344      	adds	r3, #68	; 0x44
 8003406:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003408:	78fa      	ldrb	r2, [r7, #3]
 800340a:	6879      	ldr	r1, [r7, #4]
 800340c:	4613      	mov	r3, r2
 800340e:	011b      	lsls	r3, r3, #4
 8003410:	1a9b      	subs	r3, r3, r2
 8003412:	009b      	lsls	r3, r3, #2
 8003414:	440b      	add	r3, r1
 8003416:	3344      	adds	r3, #68	; 0x44
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	2b02      	cmp	r3, #2
 800341c:	d922      	bls.n	8003464 <HCD_HC_OUT_IRQHandler+0x4ec>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 800341e:	78fa      	ldrb	r2, [r7, #3]
 8003420:	6879      	ldr	r1, [r7, #4]
 8003422:	4613      	mov	r3, r2
 8003424:	011b      	lsls	r3, r3, #4
 8003426:	1a9b      	subs	r3, r3, r2
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	440b      	add	r3, r1
 800342c:	3344      	adds	r3, #68	; 0x44
 800342e:	2200      	movs	r2, #0
 8003430:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 8003432:	78fa      	ldrb	r2, [r7, #3]
 8003434:	6879      	ldr	r1, [r7, #4]
 8003436:	4613      	mov	r3, r2
 8003438:	011b      	lsls	r3, r3, #4
 800343a:	1a9b      	subs	r3, r3, r2
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	440b      	add	r3, r1
 8003440:	334c      	adds	r3, #76	; 0x4c
 8003442:	2204      	movs	r2, #4
 8003444:	701a      	strb	r2, [r3, #0]

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003446:	78fa      	ldrb	r2, [r7, #3]
 8003448:	6879      	ldr	r1, [r7, #4]
 800344a:	4613      	mov	r3, r2
 800344c:	011b      	lsls	r3, r3, #4
 800344e:	1a9b      	subs	r3, r3, r2
 8003450:	009b      	lsls	r3, r3, #2
 8003452:	440b      	add	r3, r1
 8003454:	334c      	adds	r3, #76	; 0x4c
 8003456:	781a      	ldrb	r2, [r3, #0]
 8003458:	78fb      	ldrb	r3, [r7, #3]
 800345a:	4619      	mov	r1, r3
 800345c:	6878      	ldr	r0, [r7, #4]
 800345e:	f005 fa9d 	bl	800899c <HAL_HCD_HC_NotifyURBChange_Callback>
 8003462:	e009      	b.n	8003478 <HCD_HC_OUT_IRQHandler+0x500>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003464:	78fa      	ldrb	r2, [r7, #3]
 8003466:	6879      	ldr	r1, [r7, #4]
 8003468:	4613      	mov	r3, r2
 800346a:	011b      	lsls	r3, r3, #4
 800346c:	1a9b      	subs	r3, r3, r2
 800346e:	009b      	lsls	r3, r3, #2
 8003470:	440b      	add	r3, r1
 8003472:	334c      	adds	r3, #76	; 0x4c
 8003474:	2202      	movs	r2, #2
 8003476:	701a      	strb	r2, [r3, #0]
      }
    }
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_TXERR);
 8003478:	78fb      	ldrb	r3, [r7, #3]
 800347a:	015a      	lsls	r2, r3, #5
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	4413      	add	r3, r2
 8003480:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003484:	461a      	mov	r2, r3
 8003486:	2380      	movs	r3, #128	; 0x80
 8003488:	6093      	str	r3, [r2, #8]
 800348a:	e217      	b.n	80038bc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_DTERR))
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	78fa      	ldrb	r2, [r7, #3]
 8003492:	4611      	mov	r1, r2
 8003494:	4618      	mov	r0, r3
 8003496:	f002 f975 	bl	8005784 <USB_ReadChInterrupts>
 800349a:	4603      	mov	r3, r0
 800349c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034a0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80034a4:	d11b      	bne.n	80034de <HCD_HC_OUT_IRQHandler+0x566>
  {
    hhcd->hc[chnum].state = HC_DATATGLERR;
 80034a6:	78fa      	ldrb	r2, [r7, #3]
 80034a8:	6879      	ldr	r1, [r7, #4]
 80034aa:	4613      	mov	r3, r2
 80034ac:	011b      	lsls	r3, r3, #4
 80034ae:	1a9b      	subs	r3, r3, r2
 80034b0:	009b      	lsls	r3, r3, #2
 80034b2:	440b      	add	r3, r1
 80034b4:	334d      	adds	r3, #77	; 0x4d
 80034b6:	2209      	movs	r2, #9
 80034b8:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, chnum);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	78fa      	ldrb	r2, [r7, #3]
 80034c0:	4611      	mov	r1, r2
 80034c2:	4618      	mov	r0, r3
 80034c4:	f002 ff01 	bl	80062ca <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_DTERR);
 80034c8:	78fb      	ldrb	r3, [r7, #3]
 80034ca:	015a      	lsls	r2, r3, #5
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	4413      	add	r3, r2
 80034d0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80034d4:	461a      	mov	r2, r3
 80034d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80034da:	6093      	str	r3, [r2, #8]
 80034dc:	e1ee      	b.n	80038bc <HCD_HC_OUT_IRQHandler+0x944>
  }
  else if (__HAL_HCD_GET_CH_FLAG(hhcd, chnum, USB_OTG_HCINT_CHH))
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	78fa      	ldrb	r2, [r7, #3]
 80034e4:	4611      	mov	r1, r2
 80034e6:	4618      	mov	r0, r3
 80034e8:	f002 f94c 	bl	8005784 <USB_ReadChInterrupts>
 80034ec:	4603      	mov	r3, r0
 80034ee:	f003 0302 	and.w	r3, r3, #2
 80034f2:	2b02      	cmp	r3, #2
 80034f4:	f040 81df 	bne.w	80038b6 <HCD_HC_OUT_IRQHandler+0x93e>
  {
    __HAL_HCD_CLEAR_HC_INT(chnum, USB_OTG_HCINT_CHH);
 80034f8:	78fb      	ldrb	r3, [r7, #3]
 80034fa:	015a      	lsls	r2, r3, #5
 80034fc:	693b      	ldr	r3, [r7, #16]
 80034fe:	4413      	add	r3, r2
 8003500:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003504:	461a      	mov	r2, r3
 8003506:	2302      	movs	r3, #2
 8003508:	6093      	str	r3, [r2, #8]

    if (hhcd->hc[chnum].state == HC_XFRC)
 800350a:	78fa      	ldrb	r2, [r7, #3]
 800350c:	6879      	ldr	r1, [r7, #4]
 800350e:	4613      	mov	r3, r2
 8003510:	011b      	lsls	r3, r3, #4
 8003512:	1a9b      	subs	r3, r3, r2
 8003514:	009b      	lsls	r3, r3, #2
 8003516:	440b      	add	r3, r1
 8003518:	334d      	adds	r3, #77	; 0x4d
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	2b01      	cmp	r3, #1
 800351e:	f040 8093 	bne.w	8003648 <HCD_HC_OUT_IRQHandler+0x6d0>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003522:	78fa      	ldrb	r2, [r7, #3]
 8003524:	6879      	ldr	r1, [r7, #4]
 8003526:	4613      	mov	r3, r2
 8003528:	011b      	lsls	r3, r3, #4
 800352a:	1a9b      	subs	r3, r3, r2
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	440b      	add	r3, r1
 8003530:	334d      	adds	r3, #77	; 0x4d
 8003532:	2202      	movs	r2, #2
 8003534:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_DONE;
 8003536:	78fa      	ldrb	r2, [r7, #3]
 8003538:	6879      	ldr	r1, [r7, #4]
 800353a:	4613      	mov	r3, r2
 800353c:	011b      	lsls	r3, r3, #4
 800353e:	1a9b      	subs	r3, r3, r2
 8003540:	009b      	lsls	r3, r3, #2
 8003542:	440b      	add	r3, r1
 8003544:	334c      	adds	r3, #76	; 0x4c
 8003546:	2201      	movs	r2, #1
 8003548:	701a      	strb	r2, [r3, #0]

      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 800354a:	78fa      	ldrb	r2, [r7, #3]
 800354c:	6879      	ldr	r1, [r7, #4]
 800354e:	4613      	mov	r3, r2
 8003550:	011b      	lsls	r3, r3, #4
 8003552:	1a9b      	subs	r3, r3, r2
 8003554:	009b      	lsls	r3, r3, #2
 8003556:	440b      	add	r3, r1
 8003558:	3326      	adds	r3, #38	; 0x26
 800355a:	781b      	ldrb	r3, [r3, #0]
 800355c:	2b02      	cmp	r3, #2
 800355e:	d00b      	beq.n	8003578 <HCD_HC_OUT_IRQHandler+0x600>
          (hhcd->hc[chnum].ep_type == EP_TYPE_INTR))
 8003560:	78fa      	ldrb	r2, [r7, #3]
 8003562:	6879      	ldr	r1, [r7, #4]
 8003564:	4613      	mov	r3, r2
 8003566:	011b      	lsls	r3, r3, #4
 8003568:	1a9b      	subs	r3, r3, r2
 800356a:	009b      	lsls	r3, r3, #2
 800356c:	440b      	add	r3, r1
 800356e:	3326      	adds	r3, #38	; 0x26
 8003570:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[chnum].ep_type == EP_TYPE_BULK) ||
 8003572:	2b03      	cmp	r3, #3
 8003574:	f040 8190 	bne.w	8003898 <HCD_HC_OUT_IRQHandler+0x920>
      {
        if (hhcd->Init.dma_enable == 0U)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	799b      	ldrb	r3, [r3, #6]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d115      	bne.n	80035ac <HCD_HC_OUT_IRQHandler+0x634>
        {
          hhcd->hc[chnum].toggle_out ^= 1U;
 8003580:	78fa      	ldrb	r2, [r7, #3]
 8003582:	6879      	ldr	r1, [r7, #4]
 8003584:	4613      	mov	r3, r2
 8003586:	011b      	lsls	r3, r3, #4
 8003588:	1a9b      	subs	r3, r3, r2
 800358a:	009b      	lsls	r3, r3, #2
 800358c:	440b      	add	r3, r1
 800358e:	333d      	adds	r3, #61	; 0x3d
 8003590:	781b      	ldrb	r3, [r3, #0]
 8003592:	78fa      	ldrb	r2, [r7, #3]
 8003594:	f083 0301 	eor.w	r3, r3, #1
 8003598:	b2d8      	uxtb	r0, r3
 800359a:	6879      	ldr	r1, [r7, #4]
 800359c:	4613      	mov	r3, r2
 800359e:	011b      	lsls	r3, r3, #4
 80035a0:	1a9b      	subs	r3, r3, r2
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	440b      	add	r3, r1
 80035a6:	333d      	adds	r3, #61	; 0x3d
 80035a8:	4602      	mov	r2, r0
 80035aa:	701a      	strb	r2, [r3, #0]
        }

        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[chnum].xfer_len > 0U))
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	799b      	ldrb	r3, [r3, #6]
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	f040 8171 	bne.w	8003898 <HCD_HC_OUT_IRQHandler+0x920>
 80035b6:	78fa      	ldrb	r2, [r7, #3]
 80035b8:	6879      	ldr	r1, [r7, #4]
 80035ba:	4613      	mov	r3, r2
 80035bc:	011b      	lsls	r3, r3, #4
 80035be:	1a9b      	subs	r3, r3, r2
 80035c0:	009b      	lsls	r3, r3, #2
 80035c2:	440b      	add	r3, r1
 80035c4:	3334      	adds	r3, #52	; 0x34
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	f000 8165 	beq.w	8003898 <HCD_HC_OUT_IRQHandler+0x920>
        {
          num_packets = (hhcd->hc[chnum].xfer_len + hhcd->hc[chnum].max_packet - 1U) / hhcd->hc[chnum].max_packet;
 80035ce:	78fa      	ldrb	r2, [r7, #3]
 80035d0:	6879      	ldr	r1, [r7, #4]
 80035d2:	4613      	mov	r3, r2
 80035d4:	011b      	lsls	r3, r3, #4
 80035d6:	1a9b      	subs	r3, r3, r2
 80035d8:	009b      	lsls	r3, r3, #2
 80035da:	440b      	add	r3, r1
 80035dc:	3334      	adds	r3, #52	; 0x34
 80035de:	6819      	ldr	r1, [r3, #0]
 80035e0:	78fa      	ldrb	r2, [r7, #3]
 80035e2:	6878      	ldr	r0, [r7, #4]
 80035e4:	4613      	mov	r3, r2
 80035e6:	011b      	lsls	r3, r3, #4
 80035e8:	1a9b      	subs	r3, r3, r2
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	4403      	add	r3, r0
 80035ee:	3328      	adds	r3, #40	; 0x28
 80035f0:	881b      	ldrh	r3, [r3, #0]
 80035f2:	440b      	add	r3, r1
 80035f4:	1e59      	subs	r1, r3, #1
 80035f6:	78fa      	ldrb	r2, [r7, #3]
 80035f8:	6878      	ldr	r0, [r7, #4]
 80035fa:	4613      	mov	r3, r2
 80035fc:	011b      	lsls	r3, r3, #4
 80035fe:	1a9b      	subs	r3, r3, r2
 8003600:	009b      	lsls	r3, r3, #2
 8003602:	4403      	add	r3, r0
 8003604:	3328      	adds	r3, #40	; 0x28
 8003606:	881b      	ldrh	r3, [r3, #0]
 8003608:	fbb1 f3f3 	udiv	r3, r1, r3
 800360c:	60bb      	str	r3, [r7, #8]

          if ((num_packets & 1U) != 0U)
 800360e:	68bb      	ldr	r3, [r7, #8]
 8003610:	f003 0301 	and.w	r3, r3, #1
 8003614:	2b00      	cmp	r3, #0
 8003616:	f000 813f 	beq.w	8003898 <HCD_HC_OUT_IRQHandler+0x920>
          {
            hhcd->hc[chnum].toggle_out ^= 1U;
 800361a:	78fa      	ldrb	r2, [r7, #3]
 800361c:	6879      	ldr	r1, [r7, #4]
 800361e:	4613      	mov	r3, r2
 8003620:	011b      	lsls	r3, r3, #4
 8003622:	1a9b      	subs	r3, r3, r2
 8003624:	009b      	lsls	r3, r3, #2
 8003626:	440b      	add	r3, r1
 8003628:	333d      	adds	r3, #61	; 0x3d
 800362a:	781b      	ldrb	r3, [r3, #0]
 800362c:	78fa      	ldrb	r2, [r7, #3]
 800362e:	f083 0301 	eor.w	r3, r3, #1
 8003632:	b2d8      	uxtb	r0, r3
 8003634:	6879      	ldr	r1, [r7, #4]
 8003636:	4613      	mov	r3, r2
 8003638:	011b      	lsls	r3, r3, #4
 800363a:	1a9b      	subs	r3, r3, r2
 800363c:	009b      	lsls	r3, r3, #2
 800363e:	440b      	add	r3, r1
 8003640:	333d      	adds	r3, #61	; 0x3d
 8003642:	4602      	mov	r2, r0
 8003644:	701a      	strb	r2, [r3, #0]
 8003646:	e127      	b.n	8003898 <HCD_HC_OUT_IRQHandler+0x920>
          }
        }
      }
    }
    else if (hhcd->hc[chnum].state == HC_ACK)
 8003648:	78fa      	ldrb	r2, [r7, #3]
 800364a:	6879      	ldr	r1, [r7, #4]
 800364c:	4613      	mov	r3, r2
 800364e:	011b      	lsls	r3, r3, #4
 8003650:	1a9b      	subs	r3, r3, r2
 8003652:	009b      	lsls	r3, r3, #2
 8003654:	440b      	add	r3, r1
 8003656:	334d      	adds	r3, #77	; 0x4d
 8003658:	781b      	ldrb	r3, [r3, #0]
 800365a:	2b03      	cmp	r3, #3
 800365c:	d120      	bne.n	80036a0 <HCD_HC_OUT_IRQHandler+0x728>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 800365e:	78fa      	ldrb	r2, [r7, #3]
 8003660:	6879      	ldr	r1, [r7, #4]
 8003662:	4613      	mov	r3, r2
 8003664:	011b      	lsls	r3, r3, #4
 8003666:	1a9b      	subs	r3, r3, r2
 8003668:	009b      	lsls	r3, r3, #2
 800366a:	440b      	add	r3, r1
 800366c:	334d      	adds	r3, #77	; 0x4d
 800366e:	2202      	movs	r2, #2
 8003670:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 8003672:	78fa      	ldrb	r2, [r7, #3]
 8003674:	6879      	ldr	r1, [r7, #4]
 8003676:	4613      	mov	r3, r2
 8003678:	011b      	lsls	r3, r3, #4
 800367a:	1a9b      	subs	r3, r3, r2
 800367c:	009b      	lsls	r3, r3, #2
 800367e:	440b      	add	r3, r1
 8003680:	331b      	adds	r3, #27
 8003682:	781b      	ldrb	r3, [r3, #0]
 8003684:	2b01      	cmp	r3, #1
 8003686:	f040 8107 	bne.w	8003898 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 800368a:	78fa      	ldrb	r2, [r7, #3]
 800368c:	6879      	ldr	r1, [r7, #4]
 800368e:	4613      	mov	r3, r2
 8003690:	011b      	lsls	r3, r3, #4
 8003692:	1a9b      	subs	r3, r3, r2
 8003694:	009b      	lsls	r3, r3, #2
 8003696:	440b      	add	r3, r1
 8003698:	334c      	adds	r3, #76	; 0x4c
 800369a:	2202      	movs	r2, #2
 800369c:	701a      	strb	r2, [r3, #0]
 800369e:	e0fb      	b.n	8003898 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NAK)
 80036a0:	78fa      	ldrb	r2, [r7, #3]
 80036a2:	6879      	ldr	r1, [r7, #4]
 80036a4:	4613      	mov	r3, r2
 80036a6:	011b      	lsls	r3, r3, #4
 80036a8:	1a9b      	subs	r3, r3, r2
 80036aa:	009b      	lsls	r3, r3, #2
 80036ac:	440b      	add	r3, r1
 80036ae:	334d      	adds	r3, #77	; 0x4d
 80036b0:	781b      	ldrb	r3, [r3, #0]
 80036b2:	2b04      	cmp	r3, #4
 80036b4:	d13a      	bne.n	800372c <HCD_HC_OUT_IRQHandler+0x7b4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80036b6:	78fa      	ldrb	r2, [r7, #3]
 80036b8:	6879      	ldr	r1, [r7, #4]
 80036ba:	4613      	mov	r3, r2
 80036bc:	011b      	lsls	r3, r3, #4
 80036be:	1a9b      	subs	r3, r3, r2
 80036c0:	009b      	lsls	r3, r3, #2
 80036c2:	440b      	add	r3, r1
 80036c4:	334d      	adds	r3, #77	; 0x4d
 80036c6:	2202      	movs	r2, #2
 80036c8:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state = URB_NOTREADY;
 80036ca:	78fa      	ldrb	r2, [r7, #3]
 80036cc:	6879      	ldr	r1, [r7, #4]
 80036ce:	4613      	mov	r3, r2
 80036d0:	011b      	lsls	r3, r3, #4
 80036d2:	1a9b      	subs	r3, r3, r2
 80036d4:	009b      	lsls	r3, r3, #2
 80036d6:	440b      	add	r3, r1
 80036d8:	334c      	adds	r3, #76	; 0x4c
 80036da:	2202      	movs	r2, #2
 80036dc:	701a      	strb	r2, [r3, #0]

      if (hhcd->hc[chnum].do_csplit == 1U)
 80036de:	78fa      	ldrb	r2, [r7, #3]
 80036e0:	6879      	ldr	r1, [r7, #4]
 80036e2:	4613      	mov	r3, r2
 80036e4:	011b      	lsls	r3, r3, #4
 80036e6:	1a9b      	subs	r3, r3, r2
 80036e8:	009b      	lsls	r3, r3, #2
 80036ea:	440b      	add	r3, r1
 80036ec:	331b      	adds	r3, #27
 80036ee:	781b      	ldrb	r3, [r3, #0]
 80036f0:	2b01      	cmp	r3, #1
 80036f2:	f040 80d1 	bne.w	8003898 <HCD_HC_OUT_IRQHandler+0x920>
      {
        hhcd->hc[chnum].do_csplit = 0U;
 80036f6:	78fa      	ldrb	r2, [r7, #3]
 80036f8:	6879      	ldr	r1, [r7, #4]
 80036fa:	4613      	mov	r3, r2
 80036fc:	011b      	lsls	r3, r3, #4
 80036fe:	1a9b      	subs	r3, r3, r2
 8003700:	009b      	lsls	r3, r3, #2
 8003702:	440b      	add	r3, r1
 8003704:	331b      	adds	r3, #27
 8003706:	2200      	movs	r2, #0
 8003708:	701a      	strb	r2, [r3, #0]
        __HAL_HCD_CLEAR_HC_CSPLT(chnum);
 800370a:	78fb      	ldrb	r3, [r7, #3]
 800370c:	015a      	lsls	r2, r3, #5
 800370e:	693b      	ldr	r3, [r7, #16]
 8003710:	4413      	add	r3, r2
 8003712:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	78fa      	ldrb	r2, [r7, #3]
 800371a:	0151      	lsls	r1, r2, #5
 800371c:	693a      	ldr	r2, [r7, #16]
 800371e:	440a      	add	r2, r1
 8003720:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8003724:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003728:	6053      	str	r3, [r2, #4]
 800372a:	e0b5      	b.n	8003898 <HCD_HC_OUT_IRQHandler+0x920>
      }
    }
    else if (hhcd->hc[chnum].state == HC_NYET)
 800372c:	78fa      	ldrb	r2, [r7, #3]
 800372e:	6879      	ldr	r1, [r7, #4]
 8003730:	4613      	mov	r3, r2
 8003732:	011b      	lsls	r3, r3, #4
 8003734:	1a9b      	subs	r3, r3, r2
 8003736:	009b      	lsls	r3, r3, #2
 8003738:	440b      	add	r3, r1
 800373a:	334d      	adds	r3, #77	; 0x4d
 800373c:	781b      	ldrb	r3, [r3, #0]
 800373e:	2b05      	cmp	r3, #5
 8003740:	d114      	bne.n	800376c <HCD_HC_OUT_IRQHandler+0x7f4>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003742:	78fa      	ldrb	r2, [r7, #3]
 8003744:	6879      	ldr	r1, [r7, #4]
 8003746:	4613      	mov	r3, r2
 8003748:	011b      	lsls	r3, r3, #4
 800374a:	1a9b      	subs	r3, r3, r2
 800374c:	009b      	lsls	r3, r3, #2
 800374e:	440b      	add	r3, r1
 8003750:	334d      	adds	r3, #77	; 0x4d
 8003752:	2202      	movs	r2, #2
 8003754:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_NOTREADY;
 8003756:	78fa      	ldrb	r2, [r7, #3]
 8003758:	6879      	ldr	r1, [r7, #4]
 800375a:	4613      	mov	r3, r2
 800375c:	011b      	lsls	r3, r3, #4
 800375e:	1a9b      	subs	r3, r3, r2
 8003760:	009b      	lsls	r3, r3, #2
 8003762:	440b      	add	r3, r1
 8003764:	334c      	adds	r3, #76	; 0x4c
 8003766:	2202      	movs	r2, #2
 8003768:	701a      	strb	r2, [r3, #0]
 800376a:	e095      	b.n	8003898 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if (hhcd->hc[chnum].state == HC_STALL)
 800376c:	78fa      	ldrb	r2, [r7, #3]
 800376e:	6879      	ldr	r1, [r7, #4]
 8003770:	4613      	mov	r3, r2
 8003772:	011b      	lsls	r3, r3, #4
 8003774:	1a9b      	subs	r3, r3, r2
 8003776:	009b      	lsls	r3, r3, #2
 8003778:	440b      	add	r3, r1
 800377a:	334d      	adds	r3, #77	; 0x4d
 800377c:	781b      	ldrb	r3, [r3, #0]
 800377e:	2b06      	cmp	r3, #6
 8003780:	d114      	bne.n	80037ac <HCD_HC_OUT_IRQHandler+0x834>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 8003782:	78fa      	ldrb	r2, [r7, #3]
 8003784:	6879      	ldr	r1, [r7, #4]
 8003786:	4613      	mov	r3, r2
 8003788:	011b      	lsls	r3, r3, #4
 800378a:	1a9b      	subs	r3, r3, r2
 800378c:	009b      	lsls	r3, r3, #2
 800378e:	440b      	add	r3, r1
 8003790:	334d      	adds	r3, #77	; 0x4d
 8003792:	2202      	movs	r2, #2
 8003794:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].urb_state  = URB_STALL;
 8003796:	78fa      	ldrb	r2, [r7, #3]
 8003798:	6879      	ldr	r1, [r7, #4]
 800379a:	4613      	mov	r3, r2
 800379c:	011b      	lsls	r3, r3, #4
 800379e:	1a9b      	subs	r3, r3, r2
 80037a0:	009b      	lsls	r3, r3, #2
 80037a2:	440b      	add	r3, r1
 80037a4:	334c      	adds	r3, #76	; 0x4c
 80037a6:	2205      	movs	r2, #5
 80037a8:	701a      	strb	r2, [r3, #0]
 80037aa:	e075      	b.n	8003898 <HCD_HC_OUT_IRQHandler+0x920>
    }
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80037ac:	78fa      	ldrb	r2, [r7, #3]
 80037ae:	6879      	ldr	r1, [r7, #4]
 80037b0:	4613      	mov	r3, r2
 80037b2:	011b      	lsls	r3, r3, #4
 80037b4:	1a9b      	subs	r3, r3, r2
 80037b6:	009b      	lsls	r3, r3, #2
 80037b8:	440b      	add	r3, r1
 80037ba:	334d      	adds	r3, #77	; 0x4d
 80037bc:	781b      	ldrb	r3, [r3, #0]
 80037be:	2b07      	cmp	r3, #7
 80037c0:	d00a      	beq.n	80037d8 <HCD_HC_OUT_IRQHandler+0x860>
             (hhcd->hc[chnum].state == HC_DATATGLERR))
 80037c2:	78fa      	ldrb	r2, [r7, #3]
 80037c4:	6879      	ldr	r1, [r7, #4]
 80037c6:	4613      	mov	r3, r2
 80037c8:	011b      	lsls	r3, r3, #4
 80037ca:	1a9b      	subs	r3, r3, r2
 80037cc:	009b      	lsls	r3, r3, #2
 80037ce:	440b      	add	r3, r1
 80037d0:	334d      	adds	r3, #77	; 0x4d
 80037d2:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[chnum].state == HC_XACTERR) ||
 80037d4:	2b09      	cmp	r3, #9
 80037d6:	d170      	bne.n	80038ba <HCD_HC_OUT_IRQHandler+0x942>
    {
      hhcd->hc[chnum].state = HC_HALTED;
 80037d8:	78fa      	ldrb	r2, [r7, #3]
 80037da:	6879      	ldr	r1, [r7, #4]
 80037dc:	4613      	mov	r3, r2
 80037de:	011b      	lsls	r3, r3, #4
 80037e0:	1a9b      	subs	r3, r3, r2
 80037e2:	009b      	lsls	r3, r3, #2
 80037e4:	440b      	add	r3, r1
 80037e6:	334d      	adds	r3, #77	; 0x4d
 80037e8:	2202      	movs	r2, #2
 80037ea:	701a      	strb	r2, [r3, #0]
      hhcd->hc[chnum].ErrCnt++;
 80037ec:	78fa      	ldrb	r2, [r7, #3]
 80037ee:	6879      	ldr	r1, [r7, #4]
 80037f0:	4613      	mov	r3, r2
 80037f2:	011b      	lsls	r3, r3, #4
 80037f4:	1a9b      	subs	r3, r3, r2
 80037f6:	009b      	lsls	r3, r3, #2
 80037f8:	440b      	add	r3, r1
 80037fa:	3344      	adds	r3, #68	; 0x44
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	1c59      	adds	r1, r3, #1
 8003800:	6878      	ldr	r0, [r7, #4]
 8003802:	4613      	mov	r3, r2
 8003804:	011b      	lsls	r3, r3, #4
 8003806:	1a9b      	subs	r3, r3, r2
 8003808:	009b      	lsls	r3, r3, #2
 800380a:	4403      	add	r3, r0
 800380c:	3344      	adds	r3, #68	; 0x44
 800380e:	6019      	str	r1, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003810:	78fa      	ldrb	r2, [r7, #3]
 8003812:	6879      	ldr	r1, [r7, #4]
 8003814:	4613      	mov	r3, r2
 8003816:	011b      	lsls	r3, r3, #4
 8003818:	1a9b      	subs	r3, r3, r2
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	440b      	add	r3, r1
 800381e:	3344      	adds	r3, #68	; 0x44
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	2b02      	cmp	r3, #2
 8003824:	d914      	bls.n	8003850 <HCD_HC_OUT_IRQHandler+0x8d8>
      {
        hhcd->hc[chnum].ErrCnt = 0U;
 8003826:	78fa      	ldrb	r2, [r7, #3]
 8003828:	6879      	ldr	r1, [r7, #4]
 800382a:	4613      	mov	r3, r2
 800382c:	011b      	lsls	r3, r3, #4
 800382e:	1a9b      	subs	r3, r3, r2
 8003830:	009b      	lsls	r3, r3, #2
 8003832:	440b      	add	r3, r1
 8003834:	3344      	adds	r3, #68	; 0x44
 8003836:	2200      	movs	r2, #0
 8003838:	601a      	str	r2, [r3, #0]
        hhcd->hc[chnum].urb_state = URB_ERROR;
 800383a:	78fa      	ldrb	r2, [r7, #3]
 800383c:	6879      	ldr	r1, [r7, #4]
 800383e:	4613      	mov	r3, r2
 8003840:	011b      	lsls	r3, r3, #4
 8003842:	1a9b      	subs	r3, r3, r2
 8003844:	009b      	lsls	r3, r3, #2
 8003846:	440b      	add	r3, r1
 8003848:	334c      	adds	r3, #76	; 0x4c
 800384a:	2204      	movs	r2, #4
 800384c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 800384e:	e022      	b.n	8003896 <HCD_HC_OUT_IRQHandler+0x91e>
      }
      else
      {
        hhcd->hc[chnum].urb_state = URB_NOTREADY;
 8003850:	78fa      	ldrb	r2, [r7, #3]
 8003852:	6879      	ldr	r1, [r7, #4]
 8003854:	4613      	mov	r3, r2
 8003856:	011b      	lsls	r3, r3, #4
 8003858:	1a9b      	subs	r3, r3, r2
 800385a:	009b      	lsls	r3, r3, #2
 800385c:	440b      	add	r3, r1
 800385e:	334c      	adds	r3, #76	; 0x4c
 8003860:	2202      	movs	r2, #2
 8003862:	701a      	strb	r2, [r3, #0]

        /* re-activate the channel  */
        tmpreg = USBx_HC(chnum)->HCCHAR;
 8003864:	78fb      	ldrb	r3, [r7, #3]
 8003866:	015a      	lsls	r2, r3, #5
 8003868:	693b      	ldr	r3, [r7, #16]
 800386a:	4413      	add	r3, r2
 800386c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	60fb      	str	r3, [r7, #12]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003874:	68fb      	ldr	r3, [r7, #12]
 8003876:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800387a:	60fb      	str	r3, [r7, #12]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003882:	60fb      	str	r3, [r7, #12]
        USBx_HC(chnum)->HCCHAR = tmpreg;
 8003884:	78fb      	ldrb	r3, [r7, #3]
 8003886:	015a      	lsls	r2, r3, #5
 8003888:	693b      	ldr	r3, [r7, #16]
 800388a:	4413      	add	r3, r2
 800388c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003890:	461a      	mov	r2, r3
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[chnum].ErrCnt > 2U)
 8003896:	bf00      	nop
    }

#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
    hhcd->HC_NotifyURBChangeCallback(hhcd, chnum, hhcd->hc[chnum].urb_state);
#else
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, chnum, hhcd->hc[chnum].urb_state);
 8003898:	78fa      	ldrb	r2, [r7, #3]
 800389a:	6879      	ldr	r1, [r7, #4]
 800389c:	4613      	mov	r3, r2
 800389e:	011b      	lsls	r3, r3, #4
 80038a0:	1a9b      	subs	r3, r3, r2
 80038a2:	009b      	lsls	r3, r3, #2
 80038a4:	440b      	add	r3, r1
 80038a6:	334c      	adds	r3, #76	; 0x4c
 80038a8:	781a      	ldrb	r2, [r3, #0]
 80038aa:	78fb      	ldrb	r3, [r7, #3]
 80038ac:	4619      	mov	r1, r3
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f005 f874 	bl	800899c <HAL_HCD_HC_NotifyURBChange_Callback>
 80038b4:	e002      	b.n	80038bc <HCD_HC_OUT_IRQHandler+0x944>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
  }
  else
  {
    return;
 80038b6:	bf00      	nop
 80038b8:	e000      	b.n	80038bc <HCD_HC_OUT_IRQHandler+0x944>
      return;
 80038ba:	bf00      	nop
  }
}
 80038bc:	3718      	adds	r7, #24
 80038be:	46bd      	mov	sp, r7
 80038c0:	bd80      	pop	{r7, pc}

080038c2 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80038c2:	b580      	push	{r7, lr}
 80038c4:	b08a      	sub	sp, #40	; 0x28
 80038c6:	af00      	add	r7, sp, #0
 80038c8:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 80038d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038d2:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t chnum;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	6a1b      	ldr	r3, [r3, #32]
 80038da:	61fb      	str	r3, [r7, #28]
  chnum = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 80038dc:	69fb      	ldr	r3, [r7, #28]
 80038de:	f003 030f 	and.w	r3, r3, #15
 80038e2:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 80038e4:	69fb      	ldr	r3, [r7, #28]
 80038e6:	0c5b      	lsrs	r3, r3, #17
 80038e8:	f003 030f 	and.w	r3, r3, #15
 80038ec:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 80038ee:	69fb      	ldr	r3, [r7, #28]
 80038f0:	091b      	lsrs	r3, r3, #4
 80038f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80038f6:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 80038f8:	697b      	ldr	r3, [r7, #20]
 80038fa:	2b02      	cmp	r3, #2
 80038fc:	d004      	beq.n	8003908 <HCD_RXQLVL_IRQHandler+0x46>
 80038fe:	697b      	ldr	r3, [r7, #20]
 8003900:	2b05      	cmp	r3, #5
 8003902:	f000 80b6 	beq.w	8003a72 <HCD_RXQLVL_IRQHandler+0x1b0>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 8003906:	e0b7      	b.n	8003a78 <HCD_RXQLVL_IRQHandler+0x1b6>
      if ((pktcnt > 0U) && (hhcd->hc[chnum].xfer_buff != (void *)0))
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	2b00      	cmp	r3, #0
 800390c:	f000 80b3 	beq.w	8003a76 <HCD_RXQLVL_IRQHandler+0x1b4>
 8003910:	6879      	ldr	r1, [r7, #4]
 8003912:	69ba      	ldr	r2, [r7, #24]
 8003914:	4613      	mov	r3, r2
 8003916:	011b      	lsls	r3, r3, #4
 8003918:	1a9b      	subs	r3, r3, r2
 800391a:	009b      	lsls	r3, r3, #2
 800391c:	440b      	add	r3, r1
 800391e:	332c      	adds	r3, #44	; 0x2c
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2b00      	cmp	r3, #0
 8003924:	f000 80a7 	beq.w	8003a76 <HCD_RXQLVL_IRQHandler+0x1b4>
        if ((hhcd->hc[chnum].xfer_count + pktcnt) <= hhcd->hc[chnum].xfer_len)
 8003928:	6879      	ldr	r1, [r7, #4]
 800392a:	69ba      	ldr	r2, [r7, #24]
 800392c:	4613      	mov	r3, r2
 800392e:	011b      	lsls	r3, r3, #4
 8003930:	1a9b      	subs	r3, r3, r2
 8003932:	009b      	lsls	r3, r3, #2
 8003934:	440b      	add	r3, r1
 8003936:	3338      	adds	r3, #56	; 0x38
 8003938:	681a      	ldr	r2, [r3, #0]
 800393a:	693b      	ldr	r3, [r7, #16]
 800393c:	18d1      	adds	r1, r2, r3
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	69ba      	ldr	r2, [r7, #24]
 8003942:	4613      	mov	r3, r2
 8003944:	011b      	lsls	r3, r3, #4
 8003946:	1a9b      	subs	r3, r3, r2
 8003948:	009b      	lsls	r3, r3, #2
 800394a:	4403      	add	r3, r0
 800394c:	3334      	adds	r3, #52	; 0x34
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4299      	cmp	r1, r3
 8003952:	f200 8083 	bhi.w	8003a5c <HCD_RXQLVL_IRQHandler+0x19a>
          (void)USB_ReadPacket(hhcd->Instance,
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6818      	ldr	r0, [r3, #0]
 800395a:	6879      	ldr	r1, [r7, #4]
 800395c:	69ba      	ldr	r2, [r7, #24]
 800395e:	4613      	mov	r3, r2
 8003960:	011b      	lsls	r3, r3, #4
 8003962:	1a9b      	subs	r3, r3, r2
 8003964:	009b      	lsls	r3, r3, #2
 8003966:	440b      	add	r3, r1
 8003968:	332c      	adds	r3, #44	; 0x2c
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	693a      	ldr	r2, [r7, #16]
 800396e:	b292      	uxth	r2, r2
 8003970:	4619      	mov	r1, r3
 8003972:	f001 fe9c 	bl	80056ae <USB_ReadPacket>
          hhcd->hc[chnum].xfer_buff += pktcnt;
 8003976:	6879      	ldr	r1, [r7, #4]
 8003978:	69ba      	ldr	r2, [r7, #24]
 800397a:	4613      	mov	r3, r2
 800397c:	011b      	lsls	r3, r3, #4
 800397e:	1a9b      	subs	r3, r3, r2
 8003980:	009b      	lsls	r3, r3, #2
 8003982:	440b      	add	r3, r1
 8003984:	332c      	adds	r3, #44	; 0x2c
 8003986:	681a      	ldr	r2, [r3, #0]
 8003988:	693b      	ldr	r3, [r7, #16]
 800398a:	18d1      	adds	r1, r2, r3
 800398c:	6878      	ldr	r0, [r7, #4]
 800398e:	69ba      	ldr	r2, [r7, #24]
 8003990:	4613      	mov	r3, r2
 8003992:	011b      	lsls	r3, r3, #4
 8003994:	1a9b      	subs	r3, r3, r2
 8003996:	009b      	lsls	r3, r3, #2
 8003998:	4403      	add	r3, r0
 800399a:	332c      	adds	r3, #44	; 0x2c
 800399c:	6019      	str	r1, [r3, #0]
          hhcd->hc[chnum].xfer_count += pktcnt;
 800399e:	6879      	ldr	r1, [r7, #4]
 80039a0:	69ba      	ldr	r2, [r7, #24]
 80039a2:	4613      	mov	r3, r2
 80039a4:	011b      	lsls	r3, r3, #4
 80039a6:	1a9b      	subs	r3, r3, r2
 80039a8:	009b      	lsls	r3, r3, #2
 80039aa:	440b      	add	r3, r1
 80039ac:	3338      	adds	r3, #56	; 0x38
 80039ae:	681a      	ldr	r2, [r3, #0]
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	18d1      	adds	r1, r2, r3
 80039b4:	6878      	ldr	r0, [r7, #4]
 80039b6:	69ba      	ldr	r2, [r7, #24]
 80039b8:	4613      	mov	r3, r2
 80039ba:	011b      	lsls	r3, r3, #4
 80039bc:	1a9b      	subs	r3, r3, r2
 80039be:	009b      	lsls	r3, r3, #2
 80039c0:	4403      	add	r3, r0
 80039c2:	3338      	adds	r3, #56	; 0x38
 80039c4:	6019      	str	r1, [r3, #0]
          xferSizePktCnt = (USBx_HC(chnum)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 80039c6:	69bb      	ldr	r3, [r7, #24]
 80039c8:	015a      	lsls	r2, r3, #5
 80039ca:	6a3b      	ldr	r3, [r7, #32]
 80039cc:	4413      	add	r3, r2
 80039ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80039d2:	691b      	ldr	r3, [r3, #16]
 80039d4:	0cdb      	lsrs	r3, r3, #19
 80039d6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80039da:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[chnum].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 80039dc:	6879      	ldr	r1, [r7, #4]
 80039de:	69ba      	ldr	r2, [r7, #24]
 80039e0:	4613      	mov	r3, r2
 80039e2:	011b      	lsls	r3, r3, #4
 80039e4:	1a9b      	subs	r3, r3, r2
 80039e6:	009b      	lsls	r3, r3, #2
 80039e8:	440b      	add	r3, r1
 80039ea:	3328      	adds	r3, #40	; 0x28
 80039ec:	881b      	ldrh	r3, [r3, #0]
 80039ee:	461a      	mov	r2, r3
 80039f0:	693b      	ldr	r3, [r7, #16]
 80039f2:	4293      	cmp	r3, r2
 80039f4:	d13f      	bne.n	8003a76 <HCD_RXQLVL_IRQHandler+0x1b4>
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d03c      	beq.n	8003a76 <HCD_RXQLVL_IRQHandler+0x1b4>
            tmpreg = USBx_HC(chnum)->HCCHAR;
 80039fc:	69bb      	ldr	r3, [r7, #24]
 80039fe:	015a      	lsls	r2, r3, #5
 8003a00:	6a3b      	ldr	r3, [r7, #32]
 8003a02:	4413      	add	r3, r2
 8003a04:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8003a0c:	68bb      	ldr	r3, [r7, #8]
 8003a0e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8003a12:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8003a14:	68bb      	ldr	r3, [r7, #8]
 8003a16:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003a1a:	60bb      	str	r3, [r7, #8]
            USBx_HC(chnum)->HCCHAR = tmpreg;
 8003a1c:	69bb      	ldr	r3, [r7, #24]
 8003a1e:	015a      	lsls	r2, r3, #5
 8003a20:	6a3b      	ldr	r3, [r7, #32]
 8003a22:	4413      	add	r3, r2
 8003a24:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8003a28:	461a      	mov	r2, r3
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	6013      	str	r3, [r2, #0]
            hhcd->hc[chnum].toggle_in ^= 1U;
 8003a2e:	6879      	ldr	r1, [r7, #4]
 8003a30:	69ba      	ldr	r2, [r7, #24]
 8003a32:	4613      	mov	r3, r2
 8003a34:	011b      	lsls	r3, r3, #4
 8003a36:	1a9b      	subs	r3, r3, r2
 8003a38:	009b      	lsls	r3, r3, #2
 8003a3a:	440b      	add	r3, r1
 8003a3c:	333c      	adds	r3, #60	; 0x3c
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	f083 0301 	eor.w	r3, r3, #1
 8003a44:	b2d8      	uxtb	r0, r3
 8003a46:	6879      	ldr	r1, [r7, #4]
 8003a48:	69ba      	ldr	r2, [r7, #24]
 8003a4a:	4613      	mov	r3, r2
 8003a4c:	011b      	lsls	r3, r3, #4
 8003a4e:	1a9b      	subs	r3, r3, r2
 8003a50:	009b      	lsls	r3, r3, #2
 8003a52:	440b      	add	r3, r1
 8003a54:	333c      	adds	r3, #60	; 0x3c
 8003a56:	4602      	mov	r2, r0
 8003a58:	701a      	strb	r2, [r3, #0]
      break;
 8003a5a:	e00c      	b.n	8003a76 <HCD_RXQLVL_IRQHandler+0x1b4>
          hhcd->hc[chnum].urb_state = URB_ERROR;
 8003a5c:	6879      	ldr	r1, [r7, #4]
 8003a5e:	69ba      	ldr	r2, [r7, #24]
 8003a60:	4613      	mov	r3, r2
 8003a62:	011b      	lsls	r3, r3, #4
 8003a64:	1a9b      	subs	r3, r3, r2
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	440b      	add	r3, r1
 8003a6a:	334c      	adds	r3, #76	; 0x4c
 8003a6c:	2204      	movs	r2, #4
 8003a6e:	701a      	strb	r2, [r3, #0]
      break;
 8003a70:	e001      	b.n	8003a76 <HCD_RXQLVL_IRQHandler+0x1b4>
      break;
 8003a72:	bf00      	nop
 8003a74:	e000      	b.n	8003a78 <HCD_RXQLVL_IRQHandler+0x1b6>
      break;
 8003a76:	bf00      	nop
  }
}
 8003a78:	bf00      	nop
 8003a7a:	3728      	adds	r7, #40	; 0x28
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b086      	sub	sp, #24
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003a8e:	697b      	ldr	r3, [r7, #20]
 8003a90:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 8003a92:	693b      	ldr	r3, [r7, #16]
 8003a94:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8003a9c:	693b      	ldr	r3, [r7, #16]
 8003a9e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8003aac:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	f003 0302 	and.w	r3, r3, #2
 8003ab4:	2b02      	cmp	r3, #2
 8003ab6:	d10b      	bne.n	8003ad0 <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	f003 0301 	and.w	r3, r3, #1
 8003abe:	2b01      	cmp	r3, #1
 8003ac0:	d102      	bne.n	8003ac8 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8003ac2:	6878      	ldr	r0, [r7, #4]
 8003ac4:	f004 ff4e 	bl	8008964 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	f043 0302 	orr.w	r3, r3, #2
 8003ace:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	f003 0308 	and.w	r3, r3, #8
 8003ad6:	2b08      	cmp	r3, #8
 8003ad8:	d132      	bne.n	8003b40 <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	f043 0308 	orr.w	r3, r3, #8
 8003ae0:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	f003 0304 	and.w	r3, r3, #4
 8003ae8:	2b04      	cmp	r3, #4
 8003aea:	d126      	bne.n	8003b3a <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface == USB_OTG_EMBEDDED_PHY)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	7a5b      	ldrb	r3, [r3, #9]
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	d113      	bne.n	8003b1c <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8003af4:	68fb      	ldr	r3, [r7, #12]
 8003af6:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8003afa:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8003afe:	d106      	bne.n	8003b0e <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2102      	movs	r1, #2
 8003b06:	4618      	mov	r0, r3
 8003b08:	f001 ff60 	bl	80059cc <USB_InitFSLSPClkSel>
 8003b0c:	e011      	b.n	8003b32 <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	2101      	movs	r1, #1
 8003b14:	4618      	mov	r0, r3
 8003b16:	f001 ff59 	bl	80059cc <USB_InitFSLSPClkSel>
 8003b1a:	e00a      	b.n	8003b32 <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	79db      	ldrb	r3, [r3, #7]
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d106      	bne.n	8003b32 <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = HFIR_60_MHZ;
 8003b24:	693b      	ldr	r3, [r7, #16]
 8003b26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003b2a:	461a      	mov	r2, r3
 8003b2c:	f64e 2360 	movw	r3, #60000	; 0xea60
 8003b30:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f004 ff40 	bl	80089b8 <HAL_HCD_PortEnabled_Callback>
 8003b38:	e002      	b.n	8003b40 <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8003b3a:	6878      	ldr	r0, [r7, #4]
 8003b3c:	f004 ff4a 	bl	80089d4 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f003 0320 	and.w	r3, r3, #32
 8003b46:	2b20      	cmp	r3, #32
 8003b48:	d103      	bne.n	8003b52 <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8003b4a:	68bb      	ldr	r3, [r7, #8]
 8003b4c:	f043 0320 	orr.w	r3, r3, #32
 8003b50:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8003b52:	693b      	ldr	r3, [r7, #16]
 8003b54:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8003b58:	461a      	mov	r2, r3
 8003b5a:	68bb      	ldr	r3, [r7, #8]
 8003b5c:	6013      	str	r3, [r2, #0]
}
 8003b5e:	bf00      	nop
 8003b60:	3718      	adds	r7, #24
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bd80      	pop	{r7, pc}
	...

08003b68 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003b68:	b580      	push	{r7, lr}
 8003b6a:	b084      	sub	sp, #16
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d101      	bne.n	8003b7a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003b76:	2301      	movs	r3, #1
 8003b78:	e12b      	b.n	8003dd2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b80:	b2db      	uxtb	r3, r3
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d106      	bne.n	8003b94 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8003b8e:	6878      	ldr	r0, [r7, #4]
 8003b90:	f7fc fe44 	bl	800081c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	2224      	movs	r2, #36	; 0x24
 8003b98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	681a      	ldr	r2, [r3, #0]
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	681b      	ldr	r3, [r3, #0]
 8003ba6:	f022 0201 	bic.w	r2, r2, #1
 8003baa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	681a      	ldr	r2, [r3, #0]
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003bba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	681a      	ldr	r2, [r3, #0]
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003bca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003bcc:	f001 fa20 	bl	8005010 <HAL_RCC_GetPCLK1Freq>
 8003bd0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	685b      	ldr	r3, [r3, #4]
 8003bd6:	4a81      	ldr	r2, [pc, #516]	; (8003ddc <HAL_I2C_Init+0x274>)
 8003bd8:	4293      	cmp	r3, r2
 8003bda:	d807      	bhi.n	8003bec <HAL_I2C_Init+0x84>
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	4a80      	ldr	r2, [pc, #512]	; (8003de0 <HAL_I2C_Init+0x278>)
 8003be0:	4293      	cmp	r3, r2
 8003be2:	bf94      	ite	ls
 8003be4:	2301      	movls	r3, #1
 8003be6:	2300      	movhi	r3, #0
 8003be8:	b2db      	uxtb	r3, r3
 8003bea:	e006      	b.n	8003bfa <HAL_I2C_Init+0x92>
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	4a7d      	ldr	r2, [pc, #500]	; (8003de4 <HAL_I2C_Init+0x27c>)
 8003bf0:	4293      	cmp	r3, r2
 8003bf2:	bf94      	ite	ls
 8003bf4:	2301      	movls	r3, #1
 8003bf6:	2300      	movhi	r3, #0
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d001      	beq.n	8003c02 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	e0e7      	b.n	8003dd2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	4a78      	ldr	r2, [pc, #480]	; (8003de8 <HAL_I2C_Init+0x280>)
 8003c06:	fba2 2303 	umull	r2, r3, r2, r3
 8003c0a:	0c9b      	lsrs	r3, r3, #18
 8003c0c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	685b      	ldr	r3, [r3, #4]
 8003c14:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	68ba      	ldr	r2, [r7, #8]
 8003c1e:	430a      	orrs	r2, r1
 8003c20:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	6a1b      	ldr	r3, [r3, #32]
 8003c28:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	685b      	ldr	r3, [r3, #4]
 8003c30:	4a6a      	ldr	r2, [pc, #424]	; (8003ddc <HAL_I2C_Init+0x274>)
 8003c32:	4293      	cmp	r3, r2
 8003c34:	d802      	bhi.n	8003c3c <HAL_I2C_Init+0xd4>
 8003c36:	68bb      	ldr	r3, [r7, #8]
 8003c38:	3301      	adds	r3, #1
 8003c3a:	e009      	b.n	8003c50 <HAL_I2C_Init+0xe8>
 8003c3c:	68bb      	ldr	r3, [r7, #8]
 8003c3e:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8003c42:	fb02 f303 	mul.w	r3, r2, r3
 8003c46:	4a69      	ldr	r2, [pc, #420]	; (8003dec <HAL_I2C_Init+0x284>)
 8003c48:	fba2 2303 	umull	r2, r3, r2, r3
 8003c4c:	099b      	lsrs	r3, r3, #6
 8003c4e:	3301      	adds	r3, #1
 8003c50:	687a      	ldr	r2, [r7, #4]
 8003c52:	6812      	ldr	r2, [r2, #0]
 8003c54:	430b      	orrs	r3, r1
 8003c56:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	69db      	ldr	r3, [r3, #28]
 8003c5e:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8003c62:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	495c      	ldr	r1, [pc, #368]	; (8003ddc <HAL_I2C_Init+0x274>)
 8003c6c:	428b      	cmp	r3, r1
 8003c6e:	d819      	bhi.n	8003ca4 <HAL_I2C_Init+0x13c>
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	1e59      	subs	r1, r3, #1
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	005b      	lsls	r3, r3, #1
 8003c7a:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c7e:	1c59      	adds	r1, r3, #1
 8003c80:	f640 73fc 	movw	r3, #4092	; 0xffc
 8003c84:	400b      	ands	r3, r1
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d00a      	beq.n	8003ca0 <HAL_I2C_Init+0x138>
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	1e59      	subs	r1, r3, #1
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	005b      	lsls	r3, r3, #1
 8003c94:	fbb1 f3f3 	udiv	r3, r1, r3
 8003c98:	3301      	adds	r3, #1
 8003c9a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003c9e:	e051      	b.n	8003d44 <HAL_I2C_Init+0x1dc>
 8003ca0:	2304      	movs	r3, #4
 8003ca2:	e04f      	b.n	8003d44 <HAL_I2C_Init+0x1dc>
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	689b      	ldr	r3, [r3, #8]
 8003ca8:	2b00      	cmp	r3, #0
 8003caa:	d111      	bne.n	8003cd0 <HAL_I2C_Init+0x168>
 8003cac:	68fb      	ldr	r3, [r7, #12]
 8003cae:	1e58      	subs	r0, r3, #1
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6859      	ldr	r1, [r3, #4]
 8003cb4:	460b      	mov	r3, r1
 8003cb6:	005b      	lsls	r3, r3, #1
 8003cb8:	440b      	add	r3, r1
 8003cba:	fbb0 f3f3 	udiv	r3, r0, r3
 8003cbe:	3301      	adds	r3, #1
 8003cc0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cc4:	2b00      	cmp	r3, #0
 8003cc6:	bf0c      	ite	eq
 8003cc8:	2301      	moveq	r3, #1
 8003cca:	2300      	movne	r3, #0
 8003ccc:	b2db      	uxtb	r3, r3
 8003cce:	e012      	b.n	8003cf6 <HAL_I2C_Init+0x18e>
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	1e58      	subs	r0, r3, #1
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	6859      	ldr	r1, [r3, #4]
 8003cd8:	460b      	mov	r3, r1
 8003cda:	009b      	lsls	r3, r3, #2
 8003cdc:	440b      	add	r3, r1
 8003cde:	0099      	lsls	r1, r3, #2
 8003ce0:	440b      	add	r3, r1
 8003ce2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ce6:	3301      	adds	r3, #1
 8003ce8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	bf0c      	ite	eq
 8003cf0:	2301      	moveq	r3, #1
 8003cf2:	2300      	movne	r3, #0
 8003cf4:	b2db      	uxtb	r3, r3
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d001      	beq.n	8003cfe <HAL_I2C_Init+0x196>
 8003cfa:	2301      	movs	r3, #1
 8003cfc:	e022      	b.n	8003d44 <HAL_I2C_Init+0x1dc>
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	689b      	ldr	r3, [r3, #8]
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d10e      	bne.n	8003d24 <HAL_I2C_Init+0x1bc>
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	1e58      	subs	r0, r3, #1
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6859      	ldr	r1, [r3, #4]
 8003d0e:	460b      	mov	r3, r1
 8003d10:	005b      	lsls	r3, r3, #1
 8003d12:	440b      	add	r3, r1
 8003d14:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d18:	3301      	adds	r3, #1
 8003d1a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d1e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003d22:	e00f      	b.n	8003d44 <HAL_I2C_Init+0x1dc>
 8003d24:	68fb      	ldr	r3, [r7, #12]
 8003d26:	1e58      	subs	r0, r3, #1
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6859      	ldr	r1, [r3, #4]
 8003d2c:	460b      	mov	r3, r1
 8003d2e:	009b      	lsls	r3, r3, #2
 8003d30:	440b      	add	r3, r1
 8003d32:	0099      	lsls	r1, r3, #2
 8003d34:	440b      	add	r3, r1
 8003d36:	fbb0 f3f3 	udiv	r3, r0, r3
 8003d3a:	3301      	adds	r3, #1
 8003d3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003d40:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003d44:	6879      	ldr	r1, [r7, #4]
 8003d46:	6809      	ldr	r1, [r1, #0]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	69da      	ldr	r2, [r3, #28]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6a1b      	ldr	r3, [r3, #32]
 8003d5e:	431a      	orrs	r2, r3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	430a      	orrs	r2, r1
 8003d66:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	689b      	ldr	r3, [r3, #8]
 8003d6e:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8003d72:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8003d76:	687a      	ldr	r2, [r7, #4]
 8003d78:	6911      	ldr	r1, [r2, #16]
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	68d2      	ldr	r2, [r2, #12]
 8003d7e:	4311      	orrs	r1, r2
 8003d80:	687a      	ldr	r2, [r7, #4]
 8003d82:	6812      	ldr	r2, [r2, #0]
 8003d84:	430b      	orrs	r3, r1
 8003d86:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	68db      	ldr	r3, [r3, #12]
 8003d8e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	695a      	ldr	r2, [r3, #20]
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	699b      	ldr	r3, [r3, #24]
 8003d9a:	431a      	orrs	r2, r3
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	430a      	orrs	r2, r1
 8003da2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	681a      	ldr	r2, [r3, #0]
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	f042 0201 	orr.w	r2, r2, #1
 8003db2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	2220      	movs	r2, #32
 8003dbe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	2200      	movs	r2, #0
 8003dc6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2200      	movs	r2, #0
 8003dcc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003dd0:	2300      	movs	r3, #0
}
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	3710      	adds	r7, #16
 8003dd6:	46bd      	mov	sp, r7
 8003dd8:	bd80      	pop	{r7, pc}
 8003dda:	bf00      	nop
 8003ddc:	000186a0 	.word	0x000186a0
 8003de0:	001e847f 	.word	0x001e847f
 8003de4:	003d08ff 	.word	0x003d08ff
 8003de8:	431bde83 	.word	0x431bde83
 8003dec:	10624dd3 	.word	0x10624dd3

08003df0 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8003df0:	b580      	push	{r7, lr}
 8003df2:	b088      	sub	sp, #32
 8003df4:	af00      	add	r7, sp, #0
 8003df6:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	2b00      	cmp	r3, #0
 8003dfc:	d101      	bne.n	8003e02 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	e128      	b.n	8004054 <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003e08:	b2db      	uxtb	r3, r3
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d109      	bne.n	8003e22 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	2200      	movs	r2, #0
 8003e12:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	4a90      	ldr	r2, [pc, #576]	; (800405c <HAL_I2S_Init+0x26c>)
 8003e1a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8003e1c:	6878      	ldr	r0, [r7, #4]
 8003e1e:	f7fc fd75 	bl	800090c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	2202      	movs	r2, #2
 8003e26:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	69db      	ldr	r3, [r3, #28]
 8003e30:	687a      	ldr	r2, [r7, #4]
 8003e32:	6812      	ldr	r2, [r2, #0]
 8003e34:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003e38:	f023 030f 	bic.w	r3, r3, #15
 8003e3c:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	2202      	movs	r2, #2
 8003e44:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	695b      	ldr	r3, [r3, #20]
 8003e4a:	2b02      	cmp	r3, #2
 8003e4c:	d060      	beq.n	8003f10 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	68db      	ldr	r3, [r3, #12]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d102      	bne.n	8003e5c <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8003e56:	2310      	movs	r3, #16
 8003e58:	617b      	str	r3, [r7, #20]
 8003e5a:	e001      	b.n	8003e60 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8003e5c:	2320      	movs	r3, #32
 8003e5e:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	689b      	ldr	r3, [r3, #8]
 8003e64:	2b20      	cmp	r3, #32
 8003e66:	d802      	bhi.n	8003e6e <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8003e68:	697b      	ldr	r3, [r7, #20]
 8003e6a:	005b      	lsls	r3, r3, #1
 8003e6c:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8003e6e:	2001      	movs	r0, #1
 8003e70:	f001 f9c4 	bl	80051fc <HAL_RCCEx_GetPeriphCLKFreq>
 8003e74:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	691b      	ldr	r3, [r3, #16]
 8003e7a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e7e:	d125      	bne.n	8003ecc <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d010      	beq.n	8003eaa <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003e88:	697b      	ldr	r3, [r7, #20]
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	68fa      	ldr	r2, [r7, #12]
 8003e8e:	fbb2 f2f3 	udiv	r2, r2, r3
 8003e92:	4613      	mov	r3, r2
 8003e94:	009b      	lsls	r3, r3, #2
 8003e96:	4413      	add	r3, r2
 8003e98:	005b      	lsls	r3, r3, #1
 8003e9a:	461a      	mov	r2, r3
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	695b      	ldr	r3, [r3, #20]
 8003ea0:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ea4:	3305      	adds	r3, #5
 8003ea6:	613b      	str	r3, [r7, #16]
 8003ea8:	e01f      	b.n	8003eea <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	00db      	lsls	r3, r3, #3
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003eb4:	4613      	mov	r3, r2
 8003eb6:	009b      	lsls	r3, r3, #2
 8003eb8:	4413      	add	r3, r2
 8003eba:	005b      	lsls	r3, r3, #1
 8003ebc:	461a      	mov	r2, r3
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	695b      	ldr	r3, [r3, #20]
 8003ec2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ec6:	3305      	adds	r3, #5
 8003ec8:	613b      	str	r3, [r7, #16]
 8003eca:	e00e      	b.n	8003eea <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8003ecc:	68fa      	ldr	r2, [r7, #12]
 8003ece:	697b      	ldr	r3, [r7, #20]
 8003ed0:	fbb2 f2f3 	udiv	r2, r2, r3
 8003ed4:	4613      	mov	r3, r2
 8003ed6:	009b      	lsls	r3, r3, #2
 8003ed8:	4413      	add	r3, r2
 8003eda:	005b      	lsls	r3, r3, #1
 8003edc:	461a      	mov	r2, r3
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	695b      	ldr	r3, [r3, #20]
 8003ee2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ee6:	3305      	adds	r3, #5
 8003ee8:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8003eea:	693b      	ldr	r3, [r7, #16]
 8003eec:	4a5c      	ldr	r2, [pc, #368]	; (8004060 <HAL_I2S_Init+0x270>)
 8003eee:	fba2 2303 	umull	r2, r3, r2, r3
 8003ef2:	08db      	lsrs	r3, r3, #3
 8003ef4:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	f003 0301 	and.w	r3, r3, #1
 8003efc:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8003efe:	693a      	ldr	r2, [r7, #16]
 8003f00:	69bb      	ldr	r3, [r7, #24]
 8003f02:	1ad3      	subs	r3, r2, r3
 8003f04:	085b      	lsrs	r3, r3, #1
 8003f06:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8003f08:	69bb      	ldr	r3, [r7, #24]
 8003f0a:	021b      	lsls	r3, r3, #8
 8003f0c:	61bb      	str	r3, [r7, #24]
 8003f0e:	e003      	b.n	8003f18 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8003f10:	2302      	movs	r3, #2
 8003f12:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8003f14:	2300      	movs	r3, #0
 8003f16:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8003f18:	69fb      	ldr	r3, [r7, #28]
 8003f1a:	2b01      	cmp	r3, #1
 8003f1c:	d902      	bls.n	8003f24 <HAL_I2S_Init+0x134>
 8003f1e:	69fb      	ldr	r3, [r7, #28]
 8003f20:	2bff      	cmp	r3, #255	; 0xff
 8003f22:	d907      	bls.n	8003f34 <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f28:	f043 0210 	orr.w	r2, r3, #16
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	e08f      	b.n	8004054 <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	691a      	ldr	r2, [r3, #16]
 8003f38:	69bb      	ldr	r3, [r7, #24]
 8003f3a:	ea42 0103 	orr.w	r1, r2, r3
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	69fa      	ldr	r2, [r7, #28]
 8003f44:	430a      	orrs	r2, r1
 8003f46:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	69db      	ldr	r3, [r3, #28]
 8003f4e:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003f52:	f023 030f 	bic.w	r3, r3, #15
 8003f56:	687a      	ldr	r2, [r7, #4]
 8003f58:	6851      	ldr	r1, [r2, #4]
 8003f5a:	687a      	ldr	r2, [r7, #4]
 8003f5c:	6892      	ldr	r2, [r2, #8]
 8003f5e:	4311      	orrs	r1, r2
 8003f60:	687a      	ldr	r2, [r7, #4]
 8003f62:	68d2      	ldr	r2, [r2, #12]
 8003f64:	4311      	orrs	r1, r2
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	6992      	ldr	r2, [r2, #24]
 8003f6a:	430a      	orrs	r2, r1
 8003f6c:	431a      	orrs	r2, r3
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003f76:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	6a1b      	ldr	r3, [r3, #32]
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d161      	bne.n	8004044 <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	4a38      	ldr	r2, [pc, #224]	; (8004064 <HAL_I2S_Init+0x274>)
 8003f84:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	4a37      	ldr	r2, [pc, #220]	; (8004068 <HAL_I2S_Init+0x278>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d101      	bne.n	8003f94 <HAL_I2S_Init+0x1a4>
 8003f90:	4b36      	ldr	r3, [pc, #216]	; (800406c <HAL_I2S_Init+0x27c>)
 8003f92:	e001      	b.n	8003f98 <HAL_I2S_Init+0x1a8>
 8003f94:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003f98:	69db      	ldr	r3, [r3, #28]
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	6812      	ldr	r2, [r2, #0]
 8003f9e:	4932      	ldr	r1, [pc, #200]	; (8004068 <HAL_I2S_Init+0x278>)
 8003fa0:	428a      	cmp	r2, r1
 8003fa2:	d101      	bne.n	8003fa8 <HAL_I2S_Init+0x1b8>
 8003fa4:	4a31      	ldr	r2, [pc, #196]	; (800406c <HAL_I2S_Init+0x27c>)
 8003fa6:	e001      	b.n	8003fac <HAL_I2S_Init+0x1bc>
 8003fa8:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8003fac:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8003fb0:	f023 030f 	bic.w	r3, r3, #15
 8003fb4:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	4a2b      	ldr	r2, [pc, #172]	; (8004068 <HAL_I2S_Init+0x278>)
 8003fbc:	4293      	cmp	r3, r2
 8003fbe:	d101      	bne.n	8003fc4 <HAL_I2S_Init+0x1d4>
 8003fc0:	4b2a      	ldr	r3, [pc, #168]	; (800406c <HAL_I2S_Init+0x27c>)
 8003fc2:	e001      	b.n	8003fc8 <HAL_I2S_Init+0x1d8>
 8003fc4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003fc8:	2202      	movs	r2, #2
 8003fca:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4a25      	ldr	r2, [pc, #148]	; (8004068 <HAL_I2S_Init+0x278>)
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d101      	bne.n	8003fda <HAL_I2S_Init+0x1ea>
 8003fd6:	4b25      	ldr	r3, [pc, #148]	; (800406c <HAL_I2S_Init+0x27c>)
 8003fd8:	e001      	b.n	8003fde <HAL_I2S_Init+0x1ee>
 8003fda:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003fde:	69db      	ldr	r3, [r3, #28]
 8003fe0:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003fea:	d003      	beq.n	8003ff4 <HAL_I2S_Init+0x204>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	685b      	ldr	r3, [r3, #4]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d103      	bne.n	8003ffc <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8003ff4:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003ff8:	613b      	str	r3, [r7, #16]
 8003ffa:	e001      	b.n	8004000 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8003ffc:	2300      	movs	r3, #0
 8003ffe:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8004000:	693b      	ldr	r3, [r7, #16]
 8004002:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	689b      	ldr	r3, [r3, #8]
 8004008:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800400a:	4313      	orrs	r3, r2
 800400c:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	68db      	ldr	r3, [r3, #12]
 8004012:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8004014:	4313      	orrs	r3, r2
 8004016:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	699b      	ldr	r3, [r3, #24]
 800401c:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 800401e:	4313      	orrs	r3, r2
 8004020:	b29a      	uxth	r2, r3
 8004022:	897b      	ldrh	r3, [r7, #10]
 8004024:	4313      	orrs	r3, r2
 8004026:	b29b      	uxth	r3, r3
 8004028:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800402c:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	4a0d      	ldr	r2, [pc, #52]	; (8004068 <HAL_I2S_Init+0x278>)
 8004034:	4293      	cmp	r3, r2
 8004036:	d101      	bne.n	800403c <HAL_I2S_Init+0x24c>
 8004038:	4b0c      	ldr	r3, [pc, #48]	; (800406c <HAL_I2S_Init+0x27c>)
 800403a:	e001      	b.n	8004040 <HAL_I2S_Init+0x250>
 800403c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004040:	897a      	ldrh	r2, [r7, #10]
 8004042:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	2200      	movs	r2, #0
 8004048:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2201      	movs	r2, #1
 800404e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8004052:	2300      	movs	r3, #0
}
 8004054:	4618      	mov	r0, r3
 8004056:	3720      	adds	r7, #32
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}
 800405c:	08004167 	.word	0x08004167
 8004060:	cccccccd 	.word	0xcccccccd
 8004064:	0800427d 	.word	0x0800427d
 8004068:	40003800 	.word	0x40003800
 800406c:	40003400 	.word	0x40003400

08004070 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004070:	b480      	push	{r7}
 8004072:	b083      	sub	sp, #12
 8004074:	af00      	add	r7, sp, #0
 8004076:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8004078:	bf00      	nop
 800407a:	370c      	adds	r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004084:	b480      	push	{r7}
 8004086:	b083      	sub	sp, #12
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 800408c:	bf00      	nop
 800408e:	370c      	adds	r7, #12
 8004090:	46bd      	mov	sp, r7
 8004092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004096:	4770      	bx	lr

08004098 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8004098:	b480      	push	{r7}
 800409a:	b083      	sub	sp, #12
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 80040a0:	bf00      	nop
 80040a2:	370c      	adds	r7, #12
 80040a4:	46bd      	mov	sp, r7
 80040a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040aa:	4770      	bx	lr

080040ac <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040b8:	881a      	ldrh	r2, [r3, #0]
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80040c4:	1c9a      	adds	r2, r3, #2
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040ce:	b29b      	uxth	r3, r3
 80040d0:	3b01      	subs	r3, #1
 80040d2:	b29a      	uxth	r2, r3
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80040dc:	b29b      	uxth	r3, r3
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d10e      	bne.n	8004100 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	685a      	ldr	r2, [r3, #4]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80040f0:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2201      	movs	r2, #1
 80040f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 80040fa:	6878      	ldr	r0, [r7, #4]
 80040fc:	f7ff ffb8 	bl	8004070 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8004100:	bf00      	nop
 8004102:	3708      	adds	r7, #8
 8004104:	46bd      	mov	sp, r7
 8004106:	bd80      	pop	{r7, pc}

08004108 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8004108:	b580      	push	{r7, lr}
 800410a:	b082      	sub	sp, #8
 800410c:	af00      	add	r7, sp, #0
 800410e:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	68da      	ldr	r2, [r3, #12]
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800411a:	b292      	uxth	r2, r2
 800411c:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004122:	1c9a      	adds	r2, r3, #2
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800412c:	b29b      	uxth	r3, r3
 800412e:	3b01      	subs	r3, #1
 8004130:	b29a      	uxth	r2, r3
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800413a:	b29b      	uxth	r3, r3
 800413c:	2b00      	cmp	r3, #0
 800413e:	d10e      	bne.n	800415e <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	685a      	ldr	r2, [r3, #4]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800414e:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	2201      	movs	r2, #1
 8004154:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8004158:	6878      	ldr	r0, [r7, #4]
 800415a:	f7ff ff93 	bl	8004084 <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 800415e:	bf00      	nop
 8004160:	3708      	adds	r7, #8
 8004162:	46bd      	mov	sp, r7
 8004164:	bd80      	pop	{r7, pc}

08004166 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8004166:	b580      	push	{r7, lr}
 8004168:	b086      	sub	sp, #24
 800416a:	af00      	add	r7, sp, #0
 800416c:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800417c:	b2db      	uxtb	r3, r3
 800417e:	2b04      	cmp	r3, #4
 8004180:	d13a      	bne.n	80041f8 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8004182:	697b      	ldr	r3, [r7, #20]
 8004184:	f003 0301 	and.w	r3, r3, #1
 8004188:	2b01      	cmp	r3, #1
 800418a:	d109      	bne.n	80041a0 <I2S_IRQHandler+0x3a>
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	685b      	ldr	r3, [r3, #4]
 8004192:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004196:	2b40      	cmp	r3, #64	; 0x40
 8004198:	d102      	bne.n	80041a0 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f7ff ffb4 	bl	8004108 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041a6:	2b40      	cmp	r3, #64	; 0x40
 80041a8:	d126      	bne.n	80041f8 <I2S_IRQHandler+0x92>
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f003 0320 	and.w	r3, r3, #32
 80041b4:	2b20      	cmp	r3, #32
 80041b6:	d11f      	bne.n	80041f8 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	685a      	ldr	r2, [r3, #4]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80041c6:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80041c8:	2300      	movs	r3, #0
 80041ca:	613b      	str	r3, [r7, #16]
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	68db      	ldr	r3, [r3, #12]
 80041d2:	613b      	str	r3, [r7, #16]
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	681b      	ldr	r3, [r3, #0]
 80041d8:	689b      	ldr	r3, [r3, #8]
 80041da:	613b      	str	r3, [r7, #16]
 80041dc:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	2201      	movs	r2, #1
 80041e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041ea:	f043 0202 	orr.w	r2, r3, #2
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80041f2:	6878      	ldr	r0, [r7, #4]
 80041f4:	f7ff ff50 	bl	8004098 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80041fe:	b2db      	uxtb	r3, r3
 8004200:	2b03      	cmp	r3, #3
 8004202:	d136      	bne.n	8004272 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	f003 0302 	and.w	r3, r3, #2
 800420a:	2b02      	cmp	r3, #2
 800420c:	d109      	bne.n	8004222 <I2S_IRQHandler+0xbc>
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	685b      	ldr	r3, [r3, #4]
 8004214:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004218:	2b80      	cmp	r3, #128	; 0x80
 800421a:	d102      	bne.n	8004222 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 800421c:	6878      	ldr	r0, [r7, #4]
 800421e:	f7ff ff45 	bl	80040ac <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8004222:	697b      	ldr	r3, [r7, #20]
 8004224:	f003 0308 	and.w	r3, r3, #8
 8004228:	2b08      	cmp	r3, #8
 800422a:	d122      	bne.n	8004272 <I2S_IRQHandler+0x10c>
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	f003 0320 	and.w	r3, r3, #32
 8004236:	2b20      	cmp	r3, #32
 8004238:	d11b      	bne.n	8004272 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	685a      	ldr	r2, [r3, #4]
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004248:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 800424a:	2300      	movs	r3, #0
 800424c:	60fb      	str	r3, [r7, #12]
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	689b      	ldr	r3, [r3, #8]
 8004254:	60fb      	str	r3, [r7, #12]
 8004256:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2201      	movs	r2, #1
 800425c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004264:	f043 0204 	orr.w	r2, r3, #4
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	f7ff ff13 	bl	8004098 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004272:	bf00      	nop
 8004274:	3718      	adds	r7, #24
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}
	...

0800427c <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b088      	sub	sp, #32
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	689b      	ldr	r3, [r3, #8]
 800428a:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	4a92      	ldr	r2, [pc, #584]	; (80044dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004292:	4293      	cmp	r3, r2
 8004294:	d101      	bne.n	800429a <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 8004296:	4b92      	ldr	r3, [pc, #584]	; (80044e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004298:	e001      	b.n	800429e <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 800429a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800429e:	689b      	ldr	r3, [r3, #8]
 80042a0:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	685b      	ldr	r3, [r3, #4]
 80042a8:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	4a8b      	ldr	r2, [pc, #556]	; (80044dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80042b0:	4293      	cmp	r3, r2
 80042b2:	d101      	bne.n	80042b8 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 80042b4:	4b8a      	ldr	r3, [pc, #552]	; (80044e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80042b6:	e001      	b.n	80042bc <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 80042b8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	685b      	ldr	r3, [r3, #4]
 80042c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80042c8:	d004      	beq.n	80042d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	685b      	ldr	r3, [r3, #4]
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	f040 8099 	bne.w	8004406 <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 80042d4:	69fb      	ldr	r3, [r7, #28]
 80042d6:	f003 0302 	and.w	r3, r3, #2
 80042da:	2b02      	cmp	r3, #2
 80042dc:	d107      	bne.n	80042ee <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 80042de:	697b      	ldr	r3, [r7, #20]
 80042e0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042e4:	2b00      	cmp	r3, #0
 80042e6:	d002      	beq.n	80042ee <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 80042e8:	6878      	ldr	r0, [r7, #4]
 80042ea:	f000 f925 	bl	8004538 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 80042ee:	69bb      	ldr	r3, [r7, #24]
 80042f0:	f003 0301 	and.w	r3, r3, #1
 80042f4:	2b01      	cmp	r3, #1
 80042f6:	d107      	bne.n	8004308 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d002      	beq.n	8004308 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f000 f9c8 	bl	8004698 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8004308:	69bb      	ldr	r3, [r7, #24]
 800430a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800430e:	2b40      	cmp	r3, #64	; 0x40
 8004310:	d13a      	bne.n	8004388 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 8004312:	693b      	ldr	r3, [r7, #16]
 8004314:	f003 0320 	and.w	r3, r3, #32
 8004318:	2b00      	cmp	r3, #0
 800431a:	d035      	beq.n	8004388 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	681b      	ldr	r3, [r3, #0]
 8004320:	4a6e      	ldr	r2, [pc, #440]	; (80044dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004322:	4293      	cmp	r3, r2
 8004324:	d101      	bne.n	800432a <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 8004326:	4b6e      	ldr	r3, [pc, #440]	; (80044e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8004328:	e001      	b.n	800432e <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 800432a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800432e:	685a      	ldr	r2, [r3, #4]
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	4969      	ldr	r1, [pc, #420]	; (80044dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004336:	428b      	cmp	r3, r1
 8004338:	d101      	bne.n	800433e <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 800433a:	4b69      	ldr	r3, [pc, #420]	; (80044e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800433c:	e001      	b.n	8004342 <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 800433e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004342:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004346:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	685a      	ldr	r2, [r3, #4]
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004356:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8004358:	2300      	movs	r3, #0
 800435a:	60fb      	str	r3, [r7, #12]
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	68db      	ldr	r3, [r3, #12]
 8004362:	60fb      	str	r3, [r7, #12]
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	689b      	ldr	r3, [r3, #8]
 800436a:	60fb      	str	r3, [r7, #12]
 800436c:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	2201      	movs	r2, #1
 8004372:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800437a:	f043 0202 	orr.w	r2, r3, #2
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004382:	6878      	ldr	r0, [r7, #4]
 8004384:	f7ff fe88 	bl	8004098 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004388:	69fb      	ldr	r3, [r7, #28]
 800438a:	f003 0308 	and.w	r3, r3, #8
 800438e:	2b08      	cmp	r3, #8
 8004390:	f040 80c3 	bne.w	800451a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	f003 0320 	and.w	r3, r3, #32
 800439a:	2b00      	cmp	r3, #0
 800439c:	f000 80bd 	beq.w	800451a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	685a      	ldr	r2, [r3, #4]
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80043ae:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	4a49      	ldr	r2, [pc, #292]	; (80044dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d101      	bne.n	80043be <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 80043ba:	4b49      	ldr	r3, [pc, #292]	; (80044e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80043bc:	e001      	b.n	80043c2 <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 80043be:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80043c2:	685a      	ldr	r2, [r3, #4]
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	4944      	ldr	r1, [pc, #272]	; (80044dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80043ca:	428b      	cmp	r3, r1
 80043cc:	d101      	bne.n	80043d2 <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 80043ce:	4b44      	ldr	r3, [pc, #272]	; (80044e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80043d0:	e001      	b.n	80043d6 <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 80043d2:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80043d6:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80043da:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80043dc:	2300      	movs	r3, #0
 80043de:	60bb      	str	r3, [r7, #8]
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	60bb      	str	r3, [r7, #8]
 80043e8:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2201      	movs	r2, #1
 80043ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043f6:	f043 0204 	orr.w	r2, r3, #4
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f7ff fe4a 	bl	8004098 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8004404:	e089      	b.n	800451a <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 8004406:	69bb      	ldr	r3, [r7, #24]
 8004408:	f003 0302 	and.w	r3, r3, #2
 800440c:	2b02      	cmp	r3, #2
 800440e:	d107      	bne.n	8004420 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004416:	2b00      	cmp	r3, #0
 8004418:	d002      	beq.n	8004420 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f000 f8be 	bl	800459c <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8004420:	69fb      	ldr	r3, [r7, #28]
 8004422:	f003 0301 	and.w	r3, r3, #1
 8004426:	2b01      	cmp	r3, #1
 8004428:	d107      	bne.n	800443a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 800442a:	697b      	ldr	r3, [r7, #20]
 800442c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004430:	2b00      	cmp	r3, #0
 8004432:	d002      	beq.n	800443a <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	f000 f8fd 	bl	8004634 <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800443a:	69fb      	ldr	r3, [r7, #28]
 800443c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004440:	2b40      	cmp	r3, #64	; 0x40
 8004442:	d12f      	bne.n	80044a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 8004444:	697b      	ldr	r3, [r7, #20]
 8004446:	f003 0320 	and.w	r3, r3, #32
 800444a:	2b00      	cmp	r3, #0
 800444c:	d02a      	beq.n	80044a4 <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	685a      	ldr	r2, [r3, #4]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800445c:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a1e      	ldr	r2, [pc, #120]	; (80044dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d101      	bne.n	800446c <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 8004468:	4b1d      	ldr	r3, [pc, #116]	; (80044e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800446a:	e001      	b.n	8004470 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 800446c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004470:	685a      	ldr	r2, [r3, #4]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4919      	ldr	r1, [pc, #100]	; (80044dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8004478:	428b      	cmp	r3, r1
 800447a:	d101      	bne.n	8004480 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 800447c:	4b18      	ldr	r3, [pc, #96]	; (80044e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800447e:	e001      	b.n	8004484 <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 8004480:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004484:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004488:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	2201      	movs	r2, #1
 800448e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004496:	f043 0202 	orr.w	r2, r3, #2
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800449e:	6878      	ldr	r0, [r7, #4]
 80044a0:	f7ff fdfa 	bl	8004098 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 80044a4:	69bb      	ldr	r3, [r7, #24]
 80044a6:	f003 0308 	and.w	r3, r3, #8
 80044aa:	2b08      	cmp	r3, #8
 80044ac:	d136      	bne.n	800451c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 80044ae:	693b      	ldr	r3, [r7, #16]
 80044b0:	f003 0320 	and.w	r3, r3, #32
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d031      	beq.n	800451c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a07      	ldr	r2, [pc, #28]	; (80044dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d101      	bne.n	80044c6 <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 80044c2:	4b07      	ldr	r3, [pc, #28]	; (80044e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80044c4:	e001      	b.n	80044ca <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 80044c6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044ca:	685a      	ldr	r2, [r3, #4]
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4902      	ldr	r1, [pc, #8]	; (80044dc <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80044d2:	428b      	cmp	r3, r1
 80044d4:	d106      	bne.n	80044e4 <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 80044d6:	4b02      	ldr	r3, [pc, #8]	; (80044e0 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80044d8:	e006      	b.n	80044e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 80044da:	bf00      	nop
 80044dc:	40003800 	.word	0x40003800
 80044e0:	40003400 	.word	0x40003400
 80044e4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80044e8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80044ec:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	685a      	ldr	r2, [r3, #4]
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80044fc:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2201      	movs	r2, #1
 8004502:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800450a:	f043 0204 	orr.w	r2, r3, #4
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8004512:	6878      	ldr	r0, [r7, #4]
 8004514:	f7ff fdc0 	bl	8004098 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004518:	e000      	b.n	800451c <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800451a:	bf00      	nop
}
 800451c:	bf00      	nop
 800451e:	3720      	adds	r7, #32
 8004520:	46bd      	mov	sp, r7
 8004522:	bd80      	pop	{r7, pc}

08004524 <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8004524:	b480      	push	{r7}
 8004526:	b083      	sub	sp, #12
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 800452c:	bf00      	nop
 800452e:	370c      	adds	r7, #12
 8004530:	46bd      	mov	sp, r7
 8004532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004536:	4770      	bx	lr

08004538 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004538:	b580      	push	{r7, lr}
 800453a:	b082      	sub	sp, #8
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004544:	1c99      	adds	r1, r3, #2
 8004546:	687a      	ldr	r2, [r7, #4]
 8004548:	6251      	str	r1, [r2, #36]	; 0x24
 800454a:	881a      	ldrh	r2, [r3, #0]
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004556:	b29b      	uxth	r3, r3
 8004558:	3b01      	subs	r3, #1
 800455a:	b29a      	uxth	r2, r3
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004564:	b29b      	uxth	r3, r3
 8004566:	2b00      	cmp	r3, #0
 8004568:	d113      	bne.n	8004592 <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	685a      	ldr	r2, [r3, #4]
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004578:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800457e:	b29b      	uxth	r3, r3
 8004580:	2b00      	cmp	r3, #0
 8004582:	d106      	bne.n	8004592 <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800458c:	6878      	ldr	r0, [r7, #4]
 800458e:	f7ff ffc9 	bl	8004524 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004592:	bf00      	nop
 8004594:	3708      	adds	r7, #8
 8004596:	46bd      	mov	sp, r7
 8004598:	bd80      	pop	{r7, pc}
	...

0800459c <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 800459c:	b580      	push	{r7, lr}
 800459e:	b082      	sub	sp, #8
 80045a0:	af00      	add	r7, sp, #0
 80045a2:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045a8:	1c99      	adds	r1, r3, #2
 80045aa:	687a      	ldr	r2, [r7, #4]
 80045ac:	6251      	str	r1, [r2, #36]	; 0x24
 80045ae:	8819      	ldrh	r1, [r3, #0]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	4a1d      	ldr	r2, [pc, #116]	; (800462c <I2SEx_TxISR_I2SExt+0x90>)
 80045b6:	4293      	cmp	r3, r2
 80045b8:	d101      	bne.n	80045be <I2SEx_TxISR_I2SExt+0x22>
 80045ba:	4b1d      	ldr	r3, [pc, #116]	; (8004630 <I2SEx_TxISR_I2SExt+0x94>)
 80045bc:	e001      	b.n	80045c2 <I2SEx_TxISR_I2SExt+0x26>
 80045be:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80045c2:	460a      	mov	r2, r1
 80045c4:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	3b01      	subs	r3, #1
 80045ce:	b29a      	uxth	r2, r3
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80045d8:	b29b      	uxth	r3, r3
 80045da:	2b00      	cmp	r3, #0
 80045dc:	d121      	bne.n	8004622 <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a12      	ldr	r2, [pc, #72]	; (800462c <I2SEx_TxISR_I2SExt+0x90>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d101      	bne.n	80045ec <I2SEx_TxISR_I2SExt+0x50>
 80045e8:	4b11      	ldr	r3, [pc, #68]	; (8004630 <I2SEx_TxISR_I2SExt+0x94>)
 80045ea:	e001      	b.n	80045f0 <I2SEx_TxISR_I2SExt+0x54>
 80045ec:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80045f0:	685a      	ldr	r2, [r3, #4]
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	490d      	ldr	r1, [pc, #52]	; (800462c <I2SEx_TxISR_I2SExt+0x90>)
 80045f8:	428b      	cmp	r3, r1
 80045fa:	d101      	bne.n	8004600 <I2SEx_TxISR_I2SExt+0x64>
 80045fc:	4b0c      	ldr	r3, [pc, #48]	; (8004630 <I2SEx_TxISR_I2SExt+0x94>)
 80045fe:	e001      	b.n	8004604 <I2SEx_TxISR_I2SExt+0x68>
 8004600:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004604:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004608:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800460e:	b29b      	uxth	r3, r3
 8004610:	2b00      	cmp	r3, #0
 8004612:	d106      	bne.n	8004622 <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	2201      	movs	r2, #1
 8004618:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800461c:	6878      	ldr	r0, [r7, #4]
 800461e:	f7ff ff81 	bl	8004524 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004622:	bf00      	nop
 8004624:	3708      	adds	r7, #8
 8004626:	46bd      	mov	sp, r7
 8004628:	bd80      	pop	{r7, pc}
 800462a:	bf00      	nop
 800462c:	40003800 	.word	0x40003800
 8004630:	40003400 	.word	0x40003400

08004634 <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 8004634:	b580      	push	{r7, lr}
 8004636:	b082      	sub	sp, #8
 8004638:	af00      	add	r7, sp, #0
 800463a:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	681b      	ldr	r3, [r3, #0]
 8004640:	68d8      	ldr	r0, [r3, #12]
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004646:	1c99      	adds	r1, r3, #2
 8004648:	687a      	ldr	r2, [r7, #4]
 800464a:	62d1      	str	r1, [r2, #44]	; 0x2c
 800464c:	b282      	uxth	r2, r0
 800464e:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004654:	b29b      	uxth	r3, r3
 8004656:	3b01      	subs	r3, #1
 8004658:	b29a      	uxth	r2, r3
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8004662:	b29b      	uxth	r3, r3
 8004664:	2b00      	cmp	r3, #0
 8004666:	d113      	bne.n	8004690 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	685a      	ldr	r2, [r3, #4]
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004676:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800467c:	b29b      	uxth	r3, r3
 800467e:	2b00      	cmp	r3, #0
 8004680:	d106      	bne.n	8004690 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	2201      	movs	r2, #1
 8004686:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 800468a:	6878      	ldr	r0, [r7, #4]
 800468c:	f7ff ff4a 	bl	8004524 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8004690:	bf00      	nop
 8004692:	3708      	adds	r7, #8
 8004694:	46bd      	mov	sp, r7
 8004696:	bd80      	pop	{r7, pc}

08004698 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8004698:	b580      	push	{r7, lr}
 800469a:	b082      	sub	sp, #8
 800469c:	af00      	add	r7, sp, #0
 800469e:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a20      	ldr	r2, [pc, #128]	; (8004728 <I2SEx_RxISR_I2SExt+0x90>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d101      	bne.n	80046ae <I2SEx_RxISR_I2SExt+0x16>
 80046aa:	4b20      	ldr	r3, [pc, #128]	; (800472c <I2SEx_RxISR_I2SExt+0x94>)
 80046ac:	e001      	b.n	80046b2 <I2SEx_RxISR_I2SExt+0x1a>
 80046ae:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046b2:	68d8      	ldr	r0, [r3, #12]
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046b8:	1c99      	adds	r1, r3, #2
 80046ba:	687a      	ldr	r2, [r7, #4]
 80046bc:	62d1      	str	r1, [r2, #44]	; 0x2c
 80046be:	b282      	uxth	r2, r0
 80046c0:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80046c6:	b29b      	uxth	r3, r3
 80046c8:	3b01      	subs	r3, #1
 80046ca:	b29a      	uxth	r2, r3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d121      	bne.n	800471e <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	4a12      	ldr	r2, [pc, #72]	; (8004728 <I2SEx_RxISR_I2SExt+0x90>)
 80046e0:	4293      	cmp	r3, r2
 80046e2:	d101      	bne.n	80046e8 <I2SEx_RxISR_I2SExt+0x50>
 80046e4:	4b11      	ldr	r3, [pc, #68]	; (800472c <I2SEx_RxISR_I2SExt+0x94>)
 80046e6:	e001      	b.n	80046ec <I2SEx_RxISR_I2SExt+0x54>
 80046e8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80046ec:	685a      	ldr	r2, [r3, #4]
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	490d      	ldr	r1, [pc, #52]	; (8004728 <I2SEx_RxISR_I2SExt+0x90>)
 80046f4:	428b      	cmp	r3, r1
 80046f6:	d101      	bne.n	80046fc <I2SEx_RxISR_I2SExt+0x64>
 80046f8:	4b0c      	ldr	r3, [pc, #48]	; (800472c <I2SEx_RxISR_I2SExt+0x94>)
 80046fa:	e001      	b.n	8004700 <I2SEx_RxISR_I2SExt+0x68>
 80046fc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8004700:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004704:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800470a:	b29b      	uxth	r3, r3
 800470c:	2b00      	cmp	r3, #0
 800470e:	d106      	bne.n	800471e <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2201      	movs	r2, #1
 8004714:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8004718:	6878      	ldr	r0, [r7, #4]
 800471a:	f7ff ff03 	bl	8004524 <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800471e:	bf00      	nop
 8004720:	3708      	adds	r7, #8
 8004722:	46bd      	mov	sp, r7
 8004724:	bd80      	pop	{r7, pc}
 8004726:	bf00      	nop
 8004728:	40003800 	.word	0x40003800
 800472c:	40003400 	.word	0x40003400

08004730 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b086      	sub	sp, #24
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d101      	bne.n	8004742 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800473e:	2301      	movs	r3, #1
 8004740:	e267      	b.n	8004c12 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f003 0301 	and.w	r3, r3, #1
 800474a:	2b00      	cmp	r3, #0
 800474c:	d075      	beq.n	800483a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800474e:	4b88      	ldr	r3, [pc, #544]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 8004750:	689b      	ldr	r3, [r3, #8]
 8004752:	f003 030c 	and.w	r3, r3, #12
 8004756:	2b04      	cmp	r3, #4
 8004758:	d00c      	beq.n	8004774 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800475a:	4b85      	ldr	r3, [pc, #532]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 800475c:	689b      	ldr	r3, [r3, #8]
 800475e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8004762:	2b08      	cmp	r3, #8
 8004764:	d112      	bne.n	800478c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004766:	4b82      	ldr	r3, [pc, #520]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800476e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004772:	d10b      	bne.n	800478c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004774:	4b7e      	ldr	r3, [pc, #504]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800477c:	2b00      	cmp	r3, #0
 800477e:	d05b      	beq.n	8004838 <HAL_RCC_OscConfig+0x108>
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	685b      	ldr	r3, [r3, #4]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d157      	bne.n	8004838 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	e242      	b.n	8004c12 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	685b      	ldr	r3, [r3, #4]
 8004790:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004794:	d106      	bne.n	80047a4 <HAL_RCC_OscConfig+0x74>
 8004796:	4b76      	ldr	r3, [pc, #472]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	4a75      	ldr	r2, [pc, #468]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 800479c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047a0:	6013      	str	r3, [r2, #0]
 80047a2:	e01d      	b.n	80047e0 <HAL_RCC_OscConfig+0xb0>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	685b      	ldr	r3, [r3, #4]
 80047a8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80047ac:	d10c      	bne.n	80047c8 <HAL_RCC_OscConfig+0x98>
 80047ae:	4b70      	ldr	r3, [pc, #448]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a6f      	ldr	r2, [pc, #444]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 80047b4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80047b8:	6013      	str	r3, [r2, #0]
 80047ba:	4b6d      	ldr	r3, [pc, #436]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a6c      	ldr	r2, [pc, #432]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 80047c0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80047c4:	6013      	str	r3, [r2, #0]
 80047c6:	e00b      	b.n	80047e0 <HAL_RCC_OscConfig+0xb0>
 80047c8:	4b69      	ldr	r3, [pc, #420]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	4a68      	ldr	r2, [pc, #416]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 80047ce:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80047d2:	6013      	str	r3, [r2, #0]
 80047d4:	4b66      	ldr	r3, [pc, #408]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4a65      	ldr	r2, [pc, #404]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 80047da:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80047de:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	685b      	ldr	r3, [r3, #4]
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d013      	beq.n	8004810 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047e8:	f7fc fb78 	bl	8000edc <HAL_GetTick>
 80047ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80047ee:	e008      	b.n	8004802 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80047f0:	f7fc fb74 	bl	8000edc <HAL_GetTick>
 80047f4:	4602      	mov	r2, r0
 80047f6:	693b      	ldr	r3, [r7, #16]
 80047f8:	1ad3      	subs	r3, r2, r3
 80047fa:	2b64      	cmp	r3, #100	; 0x64
 80047fc:	d901      	bls.n	8004802 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80047fe:	2303      	movs	r3, #3
 8004800:	e207      	b.n	8004c12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004802:	4b5b      	ldr	r3, [pc, #364]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 8004804:	681b      	ldr	r3, [r3, #0]
 8004806:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d0f0      	beq.n	80047f0 <HAL_RCC_OscConfig+0xc0>
 800480e:	e014      	b.n	800483a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004810:	f7fc fb64 	bl	8000edc <HAL_GetTick>
 8004814:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004816:	e008      	b.n	800482a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004818:	f7fc fb60 	bl	8000edc <HAL_GetTick>
 800481c:	4602      	mov	r2, r0
 800481e:	693b      	ldr	r3, [r7, #16]
 8004820:	1ad3      	subs	r3, r2, r3
 8004822:	2b64      	cmp	r3, #100	; 0x64
 8004824:	d901      	bls.n	800482a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004826:	2303      	movs	r3, #3
 8004828:	e1f3      	b.n	8004c12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800482a:	4b51      	ldr	r3, [pc, #324]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004832:	2b00      	cmp	r3, #0
 8004834:	d1f0      	bne.n	8004818 <HAL_RCC_OscConfig+0xe8>
 8004836:	e000      	b.n	800483a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004838:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f003 0302 	and.w	r3, r3, #2
 8004842:	2b00      	cmp	r3, #0
 8004844:	d063      	beq.n	800490e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004846:	4b4a      	ldr	r3, [pc, #296]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 8004848:	689b      	ldr	r3, [r3, #8]
 800484a:	f003 030c 	and.w	r3, r3, #12
 800484e:	2b00      	cmp	r3, #0
 8004850:	d00b      	beq.n	800486a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004852:	4b47      	ldr	r3, [pc, #284]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 8004854:	689b      	ldr	r3, [r3, #8]
 8004856:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800485a:	2b08      	cmp	r3, #8
 800485c:	d11c      	bne.n	8004898 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800485e:	4b44      	ldr	r3, [pc, #272]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004866:	2b00      	cmp	r3, #0
 8004868:	d116      	bne.n	8004898 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800486a:	4b41      	ldr	r3, [pc, #260]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	f003 0302 	and.w	r3, r3, #2
 8004872:	2b00      	cmp	r3, #0
 8004874:	d005      	beq.n	8004882 <HAL_RCC_OscConfig+0x152>
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	68db      	ldr	r3, [r3, #12]
 800487a:	2b01      	cmp	r3, #1
 800487c:	d001      	beq.n	8004882 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800487e:	2301      	movs	r3, #1
 8004880:	e1c7      	b.n	8004c12 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004882:	4b3b      	ldr	r3, [pc, #236]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	691b      	ldr	r3, [r3, #16]
 800488e:	00db      	lsls	r3, r3, #3
 8004890:	4937      	ldr	r1, [pc, #220]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 8004892:	4313      	orrs	r3, r2
 8004894:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004896:	e03a      	b.n	800490e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	68db      	ldr	r3, [r3, #12]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d020      	beq.n	80048e2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80048a0:	4b34      	ldr	r3, [pc, #208]	; (8004974 <HAL_RCC_OscConfig+0x244>)
 80048a2:	2201      	movs	r2, #1
 80048a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048a6:	f7fc fb19 	bl	8000edc <HAL_GetTick>
 80048aa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048ac:	e008      	b.n	80048c0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048ae:	f7fc fb15 	bl	8000edc <HAL_GetTick>
 80048b2:	4602      	mov	r2, r0
 80048b4:	693b      	ldr	r3, [r7, #16]
 80048b6:	1ad3      	subs	r3, r2, r3
 80048b8:	2b02      	cmp	r3, #2
 80048ba:	d901      	bls.n	80048c0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80048bc:	2303      	movs	r3, #3
 80048be:	e1a8      	b.n	8004c12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048c0:	4b2b      	ldr	r3, [pc, #172]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	f003 0302 	and.w	r3, r3, #2
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d0f0      	beq.n	80048ae <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80048cc:	4b28      	ldr	r3, [pc, #160]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	691b      	ldr	r3, [r3, #16]
 80048d8:	00db      	lsls	r3, r3, #3
 80048da:	4925      	ldr	r1, [pc, #148]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 80048dc:	4313      	orrs	r3, r2
 80048de:	600b      	str	r3, [r1, #0]
 80048e0:	e015      	b.n	800490e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80048e2:	4b24      	ldr	r3, [pc, #144]	; (8004974 <HAL_RCC_OscConfig+0x244>)
 80048e4:	2200      	movs	r2, #0
 80048e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048e8:	f7fc faf8 	bl	8000edc <HAL_GetTick>
 80048ec:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80048ee:	e008      	b.n	8004902 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80048f0:	f7fc faf4 	bl	8000edc <HAL_GetTick>
 80048f4:	4602      	mov	r2, r0
 80048f6:	693b      	ldr	r3, [r7, #16]
 80048f8:	1ad3      	subs	r3, r2, r3
 80048fa:	2b02      	cmp	r3, #2
 80048fc:	d901      	bls.n	8004902 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80048fe:	2303      	movs	r3, #3
 8004900:	e187      	b.n	8004c12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004902:	4b1b      	ldr	r3, [pc, #108]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 8004904:	681b      	ldr	r3, [r3, #0]
 8004906:	f003 0302 	and.w	r3, r3, #2
 800490a:	2b00      	cmp	r3, #0
 800490c:	d1f0      	bne.n	80048f0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	f003 0308 	and.w	r3, r3, #8
 8004916:	2b00      	cmp	r3, #0
 8004918:	d036      	beq.n	8004988 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	695b      	ldr	r3, [r3, #20]
 800491e:	2b00      	cmp	r3, #0
 8004920:	d016      	beq.n	8004950 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004922:	4b15      	ldr	r3, [pc, #84]	; (8004978 <HAL_RCC_OscConfig+0x248>)
 8004924:	2201      	movs	r2, #1
 8004926:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004928:	f7fc fad8 	bl	8000edc <HAL_GetTick>
 800492c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800492e:	e008      	b.n	8004942 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004930:	f7fc fad4 	bl	8000edc <HAL_GetTick>
 8004934:	4602      	mov	r2, r0
 8004936:	693b      	ldr	r3, [r7, #16]
 8004938:	1ad3      	subs	r3, r2, r3
 800493a:	2b02      	cmp	r3, #2
 800493c:	d901      	bls.n	8004942 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800493e:	2303      	movs	r3, #3
 8004940:	e167      	b.n	8004c12 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004942:	4b0b      	ldr	r3, [pc, #44]	; (8004970 <HAL_RCC_OscConfig+0x240>)
 8004944:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004946:	f003 0302 	and.w	r3, r3, #2
 800494a:	2b00      	cmp	r3, #0
 800494c:	d0f0      	beq.n	8004930 <HAL_RCC_OscConfig+0x200>
 800494e:	e01b      	b.n	8004988 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004950:	4b09      	ldr	r3, [pc, #36]	; (8004978 <HAL_RCC_OscConfig+0x248>)
 8004952:	2200      	movs	r2, #0
 8004954:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004956:	f7fc fac1 	bl	8000edc <HAL_GetTick>
 800495a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800495c:	e00e      	b.n	800497c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800495e:	f7fc fabd 	bl	8000edc <HAL_GetTick>
 8004962:	4602      	mov	r2, r0
 8004964:	693b      	ldr	r3, [r7, #16]
 8004966:	1ad3      	subs	r3, r2, r3
 8004968:	2b02      	cmp	r3, #2
 800496a:	d907      	bls.n	800497c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800496c:	2303      	movs	r3, #3
 800496e:	e150      	b.n	8004c12 <HAL_RCC_OscConfig+0x4e2>
 8004970:	40023800 	.word	0x40023800
 8004974:	42470000 	.word	0x42470000
 8004978:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800497c:	4b88      	ldr	r3, [pc, #544]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 800497e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004980:	f003 0302 	and.w	r3, r3, #2
 8004984:	2b00      	cmp	r3, #0
 8004986:	d1ea      	bne.n	800495e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	f003 0304 	and.w	r3, r3, #4
 8004990:	2b00      	cmp	r3, #0
 8004992:	f000 8097 	beq.w	8004ac4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004996:	2300      	movs	r3, #0
 8004998:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800499a:	4b81      	ldr	r3, [pc, #516]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 800499c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800499e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d10f      	bne.n	80049c6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80049a6:	2300      	movs	r3, #0
 80049a8:	60bb      	str	r3, [r7, #8]
 80049aa:	4b7d      	ldr	r3, [pc, #500]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 80049ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ae:	4a7c      	ldr	r2, [pc, #496]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 80049b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049b4:	6413      	str	r3, [r2, #64]	; 0x40
 80049b6:	4b7a      	ldr	r3, [pc, #488]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 80049b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80049ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049be:	60bb      	str	r3, [r7, #8]
 80049c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80049c2:	2301      	movs	r3, #1
 80049c4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049c6:	4b77      	ldr	r3, [pc, #476]	; (8004ba4 <HAL_RCC_OscConfig+0x474>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d118      	bne.n	8004a04 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80049d2:	4b74      	ldr	r3, [pc, #464]	; (8004ba4 <HAL_RCC_OscConfig+0x474>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a73      	ldr	r2, [pc, #460]	; (8004ba4 <HAL_RCC_OscConfig+0x474>)
 80049d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80049dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80049de:	f7fc fa7d 	bl	8000edc <HAL_GetTick>
 80049e2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049e4:	e008      	b.n	80049f8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80049e6:	f7fc fa79 	bl	8000edc <HAL_GetTick>
 80049ea:	4602      	mov	r2, r0
 80049ec:	693b      	ldr	r3, [r7, #16]
 80049ee:	1ad3      	subs	r3, r2, r3
 80049f0:	2b02      	cmp	r3, #2
 80049f2:	d901      	bls.n	80049f8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80049f4:	2303      	movs	r3, #3
 80049f6:	e10c      	b.n	8004c12 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80049f8:	4b6a      	ldr	r3, [pc, #424]	; (8004ba4 <HAL_RCC_OscConfig+0x474>)
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004a00:	2b00      	cmp	r3, #0
 8004a02:	d0f0      	beq.n	80049e6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	689b      	ldr	r3, [r3, #8]
 8004a08:	2b01      	cmp	r3, #1
 8004a0a:	d106      	bne.n	8004a1a <HAL_RCC_OscConfig+0x2ea>
 8004a0c:	4b64      	ldr	r3, [pc, #400]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 8004a0e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a10:	4a63      	ldr	r2, [pc, #396]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 8004a12:	f043 0301 	orr.w	r3, r3, #1
 8004a16:	6713      	str	r3, [r2, #112]	; 0x70
 8004a18:	e01c      	b.n	8004a54 <HAL_RCC_OscConfig+0x324>
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	2b05      	cmp	r3, #5
 8004a20:	d10c      	bne.n	8004a3c <HAL_RCC_OscConfig+0x30c>
 8004a22:	4b5f      	ldr	r3, [pc, #380]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 8004a24:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a26:	4a5e      	ldr	r2, [pc, #376]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 8004a28:	f043 0304 	orr.w	r3, r3, #4
 8004a2c:	6713      	str	r3, [r2, #112]	; 0x70
 8004a2e:	4b5c      	ldr	r3, [pc, #368]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 8004a30:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a32:	4a5b      	ldr	r2, [pc, #364]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 8004a34:	f043 0301 	orr.w	r3, r3, #1
 8004a38:	6713      	str	r3, [r2, #112]	; 0x70
 8004a3a:	e00b      	b.n	8004a54 <HAL_RCC_OscConfig+0x324>
 8004a3c:	4b58      	ldr	r3, [pc, #352]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 8004a3e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a40:	4a57      	ldr	r2, [pc, #348]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 8004a42:	f023 0301 	bic.w	r3, r3, #1
 8004a46:	6713      	str	r3, [r2, #112]	; 0x70
 8004a48:	4b55      	ldr	r3, [pc, #340]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 8004a4a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a4c:	4a54      	ldr	r2, [pc, #336]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 8004a4e:	f023 0304 	bic.w	r3, r3, #4
 8004a52:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	689b      	ldr	r3, [r3, #8]
 8004a58:	2b00      	cmp	r3, #0
 8004a5a:	d015      	beq.n	8004a88 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004a5c:	f7fc fa3e 	bl	8000edc <HAL_GetTick>
 8004a60:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a62:	e00a      	b.n	8004a7a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a64:	f7fc fa3a 	bl	8000edc <HAL_GetTick>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	693b      	ldr	r3, [r7, #16]
 8004a6c:	1ad3      	subs	r3, r2, r3
 8004a6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a72:	4293      	cmp	r3, r2
 8004a74:	d901      	bls.n	8004a7a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004a76:	2303      	movs	r3, #3
 8004a78:	e0cb      	b.n	8004c12 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004a7a:	4b49      	ldr	r3, [pc, #292]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 8004a7c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004a7e:	f003 0302 	and.w	r3, r3, #2
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d0ee      	beq.n	8004a64 <HAL_RCC_OscConfig+0x334>
 8004a86:	e014      	b.n	8004ab2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004a88:	f7fc fa28 	bl	8000edc <HAL_GetTick>
 8004a8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004a8e:	e00a      	b.n	8004aa6 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004a90:	f7fc fa24 	bl	8000edc <HAL_GetTick>
 8004a94:	4602      	mov	r2, r0
 8004a96:	693b      	ldr	r3, [r7, #16]
 8004a98:	1ad3      	subs	r3, r2, r3
 8004a9a:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a9e:	4293      	cmp	r3, r2
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e0b5      	b.n	8004c12 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004aa6:	4b3e      	ldr	r3, [pc, #248]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 8004aa8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1ee      	bne.n	8004a90 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004ab2:	7dfb      	ldrb	r3, [r7, #23]
 8004ab4:	2b01      	cmp	r3, #1
 8004ab6:	d105      	bne.n	8004ac4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004ab8:	4b39      	ldr	r3, [pc, #228]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 8004aba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004abc:	4a38      	ldr	r2, [pc, #224]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 8004abe:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004ac2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	699b      	ldr	r3, [r3, #24]
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	f000 80a1 	beq.w	8004c10 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004ace:	4b34      	ldr	r3, [pc, #208]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 8004ad0:	689b      	ldr	r3, [r3, #8]
 8004ad2:	f003 030c 	and.w	r3, r3, #12
 8004ad6:	2b08      	cmp	r3, #8
 8004ad8:	d05c      	beq.n	8004b94 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	699b      	ldr	r3, [r3, #24]
 8004ade:	2b02      	cmp	r3, #2
 8004ae0:	d141      	bne.n	8004b66 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004ae2:	4b31      	ldr	r3, [pc, #196]	; (8004ba8 <HAL_RCC_OscConfig+0x478>)
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004ae8:	f7fc f9f8 	bl	8000edc <HAL_GetTick>
 8004aec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004aee:	e008      	b.n	8004b02 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004af0:	f7fc f9f4 	bl	8000edc <HAL_GetTick>
 8004af4:	4602      	mov	r2, r0
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	1ad3      	subs	r3, r2, r3
 8004afa:	2b02      	cmp	r3, #2
 8004afc:	d901      	bls.n	8004b02 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8004afe:	2303      	movs	r3, #3
 8004b00:	e087      	b.n	8004c12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b02:	4b27      	ldr	r3, [pc, #156]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d1f0      	bne.n	8004af0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	69da      	ldr	r2, [r3, #28]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	6a1b      	ldr	r3, [r3, #32]
 8004b16:	431a      	orrs	r2, r3
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004b1c:	019b      	lsls	r3, r3, #6
 8004b1e:	431a      	orrs	r2, r3
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b24:	085b      	lsrs	r3, r3, #1
 8004b26:	3b01      	subs	r3, #1
 8004b28:	041b      	lsls	r3, r3, #16
 8004b2a:	431a      	orrs	r2, r3
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b30:	061b      	lsls	r3, r3, #24
 8004b32:	491b      	ldr	r1, [pc, #108]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 8004b34:	4313      	orrs	r3, r2
 8004b36:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004b38:	4b1b      	ldr	r3, [pc, #108]	; (8004ba8 <HAL_RCC_OscConfig+0x478>)
 8004b3a:	2201      	movs	r2, #1
 8004b3c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b3e:	f7fc f9cd 	bl	8000edc <HAL_GetTick>
 8004b42:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b44:	e008      	b.n	8004b58 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b46:	f7fc f9c9 	bl	8000edc <HAL_GetTick>
 8004b4a:	4602      	mov	r2, r0
 8004b4c:	693b      	ldr	r3, [r7, #16]
 8004b4e:	1ad3      	subs	r3, r2, r3
 8004b50:	2b02      	cmp	r3, #2
 8004b52:	d901      	bls.n	8004b58 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8004b54:	2303      	movs	r3, #3
 8004b56:	e05c      	b.n	8004c12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004b58:	4b11      	ldr	r3, [pc, #68]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b60:	2b00      	cmp	r3, #0
 8004b62:	d0f0      	beq.n	8004b46 <HAL_RCC_OscConfig+0x416>
 8004b64:	e054      	b.n	8004c10 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004b66:	4b10      	ldr	r3, [pc, #64]	; (8004ba8 <HAL_RCC_OscConfig+0x478>)
 8004b68:	2200      	movs	r2, #0
 8004b6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004b6c:	f7fc f9b6 	bl	8000edc <HAL_GetTick>
 8004b70:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b72:	e008      	b.n	8004b86 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004b74:	f7fc f9b2 	bl	8000edc <HAL_GetTick>
 8004b78:	4602      	mov	r2, r0
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	1ad3      	subs	r3, r2, r3
 8004b7e:	2b02      	cmp	r3, #2
 8004b80:	d901      	bls.n	8004b86 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8004b82:	2303      	movs	r3, #3
 8004b84:	e045      	b.n	8004c12 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004b86:	4b06      	ldr	r3, [pc, #24]	; (8004ba0 <HAL_RCC_OscConfig+0x470>)
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d1f0      	bne.n	8004b74 <HAL_RCC_OscConfig+0x444>
 8004b92:	e03d      	b.n	8004c10 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	699b      	ldr	r3, [r3, #24]
 8004b98:	2b01      	cmp	r3, #1
 8004b9a:	d107      	bne.n	8004bac <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e038      	b.n	8004c12 <HAL_RCC_OscConfig+0x4e2>
 8004ba0:	40023800 	.word	0x40023800
 8004ba4:	40007000 	.word	0x40007000
 8004ba8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004bac:	4b1b      	ldr	r3, [pc, #108]	; (8004c1c <HAL_RCC_OscConfig+0x4ec>)
 8004bae:	685b      	ldr	r3, [r3, #4]
 8004bb0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	699b      	ldr	r3, [r3, #24]
 8004bb6:	2b01      	cmp	r3, #1
 8004bb8:	d028      	beq.n	8004c0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004bc4:	429a      	cmp	r2, r3
 8004bc6:	d121      	bne.n	8004c0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d11a      	bne.n	8004c0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004bd6:	68fa      	ldr	r2, [r7, #12]
 8004bd8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8004bdc:	4013      	ands	r3, r2
 8004bde:	687a      	ldr	r2, [r7, #4]
 8004be0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004be2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004be4:	4293      	cmp	r3, r2
 8004be6:	d111      	bne.n	8004c0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bf2:	085b      	lsrs	r3, r3, #1
 8004bf4:	3b01      	subs	r3, #1
 8004bf6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004bf8:	429a      	cmp	r2, r3
 8004bfa:	d107      	bne.n	8004c0c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c06:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004c08:	429a      	cmp	r2, r3
 8004c0a:	d001      	beq.n	8004c10 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8004c0c:	2301      	movs	r3, #1
 8004c0e:	e000      	b.n	8004c12 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004c10:	2300      	movs	r3, #0
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3718      	adds	r7, #24
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	40023800 	.word	0x40023800

08004c20 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
 8004c28:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d101      	bne.n	8004c34 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004c30:	2301      	movs	r3, #1
 8004c32:	e0cc      	b.n	8004dce <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004c34:	4b68      	ldr	r3, [pc, #416]	; (8004dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8004c36:	681b      	ldr	r3, [r3, #0]
 8004c38:	f003 0307 	and.w	r3, r3, #7
 8004c3c:	683a      	ldr	r2, [r7, #0]
 8004c3e:	429a      	cmp	r2, r3
 8004c40:	d90c      	bls.n	8004c5c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004c42:	4b65      	ldr	r3, [pc, #404]	; (8004dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8004c44:	683a      	ldr	r2, [r7, #0]
 8004c46:	b2d2      	uxtb	r2, r2
 8004c48:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004c4a:	4b63      	ldr	r3, [pc, #396]	; (8004dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	f003 0307 	and.w	r3, r3, #7
 8004c52:	683a      	ldr	r2, [r7, #0]
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d001      	beq.n	8004c5c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004c58:	2301      	movs	r3, #1
 8004c5a:	e0b8      	b.n	8004dce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	f003 0302 	and.w	r3, r3, #2
 8004c64:	2b00      	cmp	r3, #0
 8004c66:	d020      	beq.n	8004caa <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	f003 0304 	and.w	r3, r3, #4
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d005      	beq.n	8004c80 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004c74:	4b59      	ldr	r3, [pc, #356]	; (8004ddc <HAL_RCC_ClockConfig+0x1bc>)
 8004c76:	689b      	ldr	r3, [r3, #8]
 8004c78:	4a58      	ldr	r2, [pc, #352]	; (8004ddc <HAL_RCC_ClockConfig+0x1bc>)
 8004c7a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8004c7e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	f003 0308 	and.w	r3, r3, #8
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d005      	beq.n	8004c98 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004c8c:	4b53      	ldr	r3, [pc, #332]	; (8004ddc <HAL_RCC_ClockConfig+0x1bc>)
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	4a52      	ldr	r2, [pc, #328]	; (8004ddc <HAL_RCC_ClockConfig+0x1bc>)
 8004c92:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004c96:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004c98:	4b50      	ldr	r3, [pc, #320]	; (8004ddc <HAL_RCC_ClockConfig+0x1bc>)
 8004c9a:	689b      	ldr	r3, [r3, #8]
 8004c9c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	689b      	ldr	r3, [r3, #8]
 8004ca4:	494d      	ldr	r1, [pc, #308]	; (8004ddc <HAL_RCC_ClockConfig+0x1bc>)
 8004ca6:	4313      	orrs	r3, r2
 8004ca8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	f003 0301 	and.w	r3, r3, #1
 8004cb2:	2b00      	cmp	r3, #0
 8004cb4:	d044      	beq.n	8004d40 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	2b01      	cmp	r3, #1
 8004cbc:	d107      	bne.n	8004cce <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004cbe:	4b47      	ldr	r3, [pc, #284]	; (8004ddc <HAL_RCC_ClockConfig+0x1bc>)
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d119      	bne.n	8004cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cca:	2301      	movs	r3, #1
 8004ccc:	e07f      	b.n	8004dce <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	2b02      	cmp	r3, #2
 8004cd4:	d003      	beq.n	8004cde <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004cda:	2b03      	cmp	r3, #3
 8004cdc:	d107      	bne.n	8004cee <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004cde:	4b3f      	ldr	r3, [pc, #252]	; (8004ddc <HAL_RCC_ClockConfig+0x1bc>)
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d109      	bne.n	8004cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	e06f      	b.n	8004dce <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004cee:	4b3b      	ldr	r3, [pc, #236]	; (8004ddc <HAL_RCC_ClockConfig+0x1bc>)
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	f003 0302 	and.w	r3, r3, #2
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d101      	bne.n	8004cfe <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004cfa:	2301      	movs	r3, #1
 8004cfc:	e067      	b.n	8004dce <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004cfe:	4b37      	ldr	r3, [pc, #220]	; (8004ddc <HAL_RCC_ClockConfig+0x1bc>)
 8004d00:	689b      	ldr	r3, [r3, #8]
 8004d02:	f023 0203 	bic.w	r2, r3, #3
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	685b      	ldr	r3, [r3, #4]
 8004d0a:	4934      	ldr	r1, [pc, #208]	; (8004ddc <HAL_RCC_ClockConfig+0x1bc>)
 8004d0c:	4313      	orrs	r3, r2
 8004d0e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004d10:	f7fc f8e4 	bl	8000edc <HAL_GetTick>
 8004d14:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d16:	e00a      	b.n	8004d2e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004d18:	f7fc f8e0 	bl	8000edc <HAL_GetTick>
 8004d1c:	4602      	mov	r2, r0
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	1ad3      	subs	r3, r2, r3
 8004d22:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d26:	4293      	cmp	r3, r2
 8004d28:	d901      	bls.n	8004d2e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004d2a:	2303      	movs	r3, #3
 8004d2c:	e04f      	b.n	8004dce <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004d2e:	4b2b      	ldr	r3, [pc, #172]	; (8004ddc <HAL_RCC_ClockConfig+0x1bc>)
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	f003 020c 	and.w	r2, r3, #12
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	685b      	ldr	r3, [r3, #4]
 8004d3a:	009b      	lsls	r3, r3, #2
 8004d3c:	429a      	cmp	r2, r3
 8004d3e:	d1eb      	bne.n	8004d18 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004d40:	4b25      	ldr	r3, [pc, #148]	; (8004dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	f003 0307 	and.w	r3, r3, #7
 8004d48:	683a      	ldr	r2, [r7, #0]
 8004d4a:	429a      	cmp	r2, r3
 8004d4c:	d20c      	bcs.n	8004d68 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004d4e:	4b22      	ldr	r3, [pc, #136]	; (8004dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8004d50:	683a      	ldr	r2, [r7, #0]
 8004d52:	b2d2      	uxtb	r2, r2
 8004d54:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004d56:	4b20      	ldr	r3, [pc, #128]	; (8004dd8 <HAL_RCC_ClockConfig+0x1b8>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f003 0307 	and.w	r3, r3, #7
 8004d5e:	683a      	ldr	r2, [r7, #0]
 8004d60:	429a      	cmp	r2, r3
 8004d62:	d001      	beq.n	8004d68 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004d64:	2301      	movs	r3, #1
 8004d66:	e032      	b.n	8004dce <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f003 0304 	and.w	r3, r3, #4
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d008      	beq.n	8004d86 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004d74:	4b19      	ldr	r3, [pc, #100]	; (8004ddc <HAL_RCC_ClockConfig+0x1bc>)
 8004d76:	689b      	ldr	r3, [r3, #8]
 8004d78:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	68db      	ldr	r3, [r3, #12]
 8004d80:	4916      	ldr	r1, [pc, #88]	; (8004ddc <HAL_RCC_ClockConfig+0x1bc>)
 8004d82:	4313      	orrs	r3, r2
 8004d84:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f003 0308 	and.w	r3, r3, #8
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d009      	beq.n	8004da6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004d92:	4b12      	ldr	r3, [pc, #72]	; (8004ddc <HAL_RCC_ClockConfig+0x1bc>)
 8004d94:	689b      	ldr	r3, [r3, #8]
 8004d96:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	691b      	ldr	r3, [r3, #16]
 8004d9e:	00db      	lsls	r3, r3, #3
 8004da0:	490e      	ldr	r1, [pc, #56]	; (8004ddc <HAL_RCC_ClockConfig+0x1bc>)
 8004da2:	4313      	orrs	r3, r2
 8004da4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004da6:	f000 f821 	bl	8004dec <HAL_RCC_GetSysClockFreq>
 8004daa:	4602      	mov	r2, r0
 8004dac:	4b0b      	ldr	r3, [pc, #44]	; (8004ddc <HAL_RCC_ClockConfig+0x1bc>)
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	091b      	lsrs	r3, r3, #4
 8004db2:	f003 030f 	and.w	r3, r3, #15
 8004db6:	490a      	ldr	r1, [pc, #40]	; (8004de0 <HAL_RCC_ClockConfig+0x1c0>)
 8004db8:	5ccb      	ldrb	r3, [r1, r3]
 8004dba:	fa22 f303 	lsr.w	r3, r2, r3
 8004dbe:	4a09      	ldr	r2, [pc, #36]	; (8004de4 <HAL_RCC_ClockConfig+0x1c4>)
 8004dc0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004dc2:	4b09      	ldr	r3, [pc, #36]	; (8004de8 <HAL_RCC_ClockConfig+0x1c8>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4618      	mov	r0, r3
 8004dc8:	f7fc f844 	bl	8000e54 <HAL_InitTick>

  return HAL_OK;
 8004dcc:	2300      	movs	r3, #0
}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	3710      	adds	r7, #16
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}
 8004dd6:	bf00      	nop
 8004dd8:	40023c00 	.word	0x40023c00
 8004ddc:	40023800 	.word	0x40023800
 8004de0:	08009098 	.word	0x08009098
 8004de4:	20000000 	.word	0x20000000
 8004de8:	20000004 	.word	0x20000004

08004dec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004dec:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004df0:	b094      	sub	sp, #80	; 0x50
 8004df2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004df4:	2300      	movs	r3, #0
 8004df6:	647b      	str	r3, [r7, #68]	; 0x44
 8004df8:	2300      	movs	r3, #0
 8004dfa:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004e00:	2300      	movs	r3, #0
 8004e02:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004e04:	4b79      	ldr	r3, [pc, #484]	; (8004fec <HAL_RCC_GetSysClockFreq+0x200>)
 8004e06:	689b      	ldr	r3, [r3, #8]
 8004e08:	f003 030c 	and.w	r3, r3, #12
 8004e0c:	2b08      	cmp	r3, #8
 8004e0e:	d00d      	beq.n	8004e2c <HAL_RCC_GetSysClockFreq+0x40>
 8004e10:	2b08      	cmp	r3, #8
 8004e12:	f200 80e1 	bhi.w	8004fd8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d002      	beq.n	8004e20 <HAL_RCC_GetSysClockFreq+0x34>
 8004e1a:	2b04      	cmp	r3, #4
 8004e1c:	d003      	beq.n	8004e26 <HAL_RCC_GetSysClockFreq+0x3a>
 8004e1e:	e0db      	b.n	8004fd8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004e20:	4b73      	ldr	r3, [pc, #460]	; (8004ff0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004e22:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004e24:	e0db      	b.n	8004fde <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004e26:	4b73      	ldr	r3, [pc, #460]	; (8004ff4 <HAL_RCC_GetSysClockFreq+0x208>)
 8004e28:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004e2a:	e0d8      	b.n	8004fde <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004e2c:	4b6f      	ldr	r3, [pc, #444]	; (8004fec <HAL_RCC_GetSysClockFreq+0x200>)
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004e34:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004e36:	4b6d      	ldr	r3, [pc, #436]	; (8004fec <HAL_RCC_GetSysClockFreq+0x200>)
 8004e38:	685b      	ldr	r3, [r3, #4]
 8004e3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004e3e:	2b00      	cmp	r3, #0
 8004e40:	d063      	beq.n	8004f0a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004e42:	4b6a      	ldr	r3, [pc, #424]	; (8004fec <HAL_RCC_GetSysClockFreq+0x200>)
 8004e44:	685b      	ldr	r3, [r3, #4]
 8004e46:	099b      	lsrs	r3, r3, #6
 8004e48:	2200      	movs	r2, #0
 8004e4a:	63bb      	str	r3, [r7, #56]	; 0x38
 8004e4c:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004e4e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004e54:	633b      	str	r3, [r7, #48]	; 0x30
 8004e56:	2300      	movs	r3, #0
 8004e58:	637b      	str	r3, [r7, #52]	; 0x34
 8004e5a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8004e5e:	4622      	mov	r2, r4
 8004e60:	462b      	mov	r3, r5
 8004e62:	f04f 0000 	mov.w	r0, #0
 8004e66:	f04f 0100 	mov.w	r1, #0
 8004e6a:	0159      	lsls	r1, r3, #5
 8004e6c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004e70:	0150      	lsls	r0, r2, #5
 8004e72:	4602      	mov	r2, r0
 8004e74:	460b      	mov	r3, r1
 8004e76:	4621      	mov	r1, r4
 8004e78:	1a51      	subs	r1, r2, r1
 8004e7a:	6139      	str	r1, [r7, #16]
 8004e7c:	4629      	mov	r1, r5
 8004e7e:	eb63 0301 	sbc.w	r3, r3, r1
 8004e82:	617b      	str	r3, [r7, #20]
 8004e84:	f04f 0200 	mov.w	r2, #0
 8004e88:	f04f 0300 	mov.w	r3, #0
 8004e8c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e90:	4659      	mov	r1, fp
 8004e92:	018b      	lsls	r3, r1, #6
 8004e94:	4651      	mov	r1, sl
 8004e96:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004e9a:	4651      	mov	r1, sl
 8004e9c:	018a      	lsls	r2, r1, #6
 8004e9e:	4651      	mov	r1, sl
 8004ea0:	ebb2 0801 	subs.w	r8, r2, r1
 8004ea4:	4659      	mov	r1, fp
 8004ea6:	eb63 0901 	sbc.w	r9, r3, r1
 8004eaa:	f04f 0200 	mov.w	r2, #0
 8004eae:	f04f 0300 	mov.w	r3, #0
 8004eb2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004eb6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004eba:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004ebe:	4690      	mov	r8, r2
 8004ec0:	4699      	mov	r9, r3
 8004ec2:	4623      	mov	r3, r4
 8004ec4:	eb18 0303 	adds.w	r3, r8, r3
 8004ec8:	60bb      	str	r3, [r7, #8]
 8004eca:	462b      	mov	r3, r5
 8004ecc:	eb49 0303 	adc.w	r3, r9, r3
 8004ed0:	60fb      	str	r3, [r7, #12]
 8004ed2:	f04f 0200 	mov.w	r2, #0
 8004ed6:	f04f 0300 	mov.w	r3, #0
 8004eda:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004ede:	4629      	mov	r1, r5
 8004ee0:	024b      	lsls	r3, r1, #9
 8004ee2:	4621      	mov	r1, r4
 8004ee4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004ee8:	4621      	mov	r1, r4
 8004eea:	024a      	lsls	r2, r1, #9
 8004eec:	4610      	mov	r0, r2
 8004eee:	4619      	mov	r1, r3
 8004ef0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ef6:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004ef8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004efc:	f7fb f964 	bl	80001c8 <__aeabi_uldivmod>
 8004f00:	4602      	mov	r2, r0
 8004f02:	460b      	mov	r3, r1
 8004f04:	4613      	mov	r3, r2
 8004f06:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004f08:	e058      	b.n	8004fbc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004f0a:	4b38      	ldr	r3, [pc, #224]	; (8004fec <HAL_RCC_GetSysClockFreq+0x200>)
 8004f0c:	685b      	ldr	r3, [r3, #4]
 8004f0e:	099b      	lsrs	r3, r3, #6
 8004f10:	2200      	movs	r2, #0
 8004f12:	4618      	mov	r0, r3
 8004f14:	4611      	mov	r1, r2
 8004f16:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004f1a:	623b      	str	r3, [r7, #32]
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	627b      	str	r3, [r7, #36]	; 0x24
 8004f20:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004f24:	4642      	mov	r2, r8
 8004f26:	464b      	mov	r3, r9
 8004f28:	f04f 0000 	mov.w	r0, #0
 8004f2c:	f04f 0100 	mov.w	r1, #0
 8004f30:	0159      	lsls	r1, r3, #5
 8004f32:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004f36:	0150      	lsls	r0, r2, #5
 8004f38:	4602      	mov	r2, r0
 8004f3a:	460b      	mov	r3, r1
 8004f3c:	4641      	mov	r1, r8
 8004f3e:	ebb2 0a01 	subs.w	sl, r2, r1
 8004f42:	4649      	mov	r1, r9
 8004f44:	eb63 0b01 	sbc.w	fp, r3, r1
 8004f48:	f04f 0200 	mov.w	r2, #0
 8004f4c:	f04f 0300 	mov.w	r3, #0
 8004f50:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8004f54:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8004f58:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8004f5c:	ebb2 040a 	subs.w	r4, r2, sl
 8004f60:	eb63 050b 	sbc.w	r5, r3, fp
 8004f64:	f04f 0200 	mov.w	r2, #0
 8004f68:	f04f 0300 	mov.w	r3, #0
 8004f6c:	00eb      	lsls	r3, r5, #3
 8004f6e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f72:	00e2      	lsls	r2, r4, #3
 8004f74:	4614      	mov	r4, r2
 8004f76:	461d      	mov	r5, r3
 8004f78:	4643      	mov	r3, r8
 8004f7a:	18e3      	adds	r3, r4, r3
 8004f7c:	603b      	str	r3, [r7, #0]
 8004f7e:	464b      	mov	r3, r9
 8004f80:	eb45 0303 	adc.w	r3, r5, r3
 8004f84:	607b      	str	r3, [r7, #4]
 8004f86:	f04f 0200 	mov.w	r2, #0
 8004f8a:	f04f 0300 	mov.w	r3, #0
 8004f8e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004f92:	4629      	mov	r1, r5
 8004f94:	028b      	lsls	r3, r1, #10
 8004f96:	4621      	mov	r1, r4
 8004f98:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004f9c:	4621      	mov	r1, r4
 8004f9e:	028a      	lsls	r2, r1, #10
 8004fa0:	4610      	mov	r0, r2
 8004fa2:	4619      	mov	r1, r3
 8004fa4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	61bb      	str	r3, [r7, #24]
 8004faa:	61fa      	str	r2, [r7, #28]
 8004fac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004fb0:	f7fb f90a 	bl	80001c8 <__aeabi_uldivmod>
 8004fb4:	4602      	mov	r2, r0
 8004fb6:	460b      	mov	r3, r1
 8004fb8:	4613      	mov	r3, r2
 8004fba:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004fbc:	4b0b      	ldr	r3, [pc, #44]	; (8004fec <HAL_RCC_GetSysClockFreq+0x200>)
 8004fbe:	685b      	ldr	r3, [r3, #4]
 8004fc0:	0c1b      	lsrs	r3, r3, #16
 8004fc2:	f003 0303 	and.w	r3, r3, #3
 8004fc6:	3301      	adds	r3, #1
 8004fc8:	005b      	lsls	r3, r3, #1
 8004fca:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004fcc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004fce:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004fd0:	fbb2 f3f3 	udiv	r3, r2, r3
 8004fd4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004fd6:	e002      	b.n	8004fde <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004fd8:	4b05      	ldr	r3, [pc, #20]	; (8004ff0 <HAL_RCC_GetSysClockFreq+0x204>)
 8004fda:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004fdc:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004fde:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3750      	adds	r7, #80	; 0x50
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fea:	bf00      	nop
 8004fec:	40023800 	.word	0x40023800
 8004ff0:	00f42400 	.word	0x00f42400
 8004ff4:	007a1200 	.word	0x007a1200

08004ff8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004ff8:	b480      	push	{r7}
 8004ffa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ffc:	4b03      	ldr	r3, [pc, #12]	; (800500c <HAL_RCC_GetHCLKFreq+0x14>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
}
 8005000:	4618      	mov	r0, r3
 8005002:	46bd      	mov	sp, r7
 8005004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005008:	4770      	bx	lr
 800500a:	bf00      	nop
 800500c:	20000000 	.word	0x20000000

08005010 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005010:	b580      	push	{r7, lr}
 8005012:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005014:	f7ff fff0 	bl	8004ff8 <HAL_RCC_GetHCLKFreq>
 8005018:	4602      	mov	r2, r0
 800501a:	4b05      	ldr	r3, [pc, #20]	; (8005030 <HAL_RCC_GetPCLK1Freq+0x20>)
 800501c:	689b      	ldr	r3, [r3, #8]
 800501e:	0a9b      	lsrs	r3, r3, #10
 8005020:	f003 0307 	and.w	r3, r3, #7
 8005024:	4903      	ldr	r1, [pc, #12]	; (8005034 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005026:	5ccb      	ldrb	r3, [r1, r3]
 8005028:	fa22 f303 	lsr.w	r3, r2, r3
}
 800502c:	4618      	mov	r0, r3
 800502e:	bd80      	pop	{r7, pc}
 8005030:	40023800 	.word	0x40023800
 8005034:	080090a8 	.word	0x080090a8

08005038 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b086      	sub	sp, #24
 800503c:	af00      	add	r7, sp, #0
 800503e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005040:	2300      	movs	r3, #0
 8005042:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005044:	2300      	movs	r3, #0
 8005046:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	f003 0301 	and.w	r3, r3, #1
 8005050:	2b00      	cmp	r3, #0
 8005052:	d105      	bne.n	8005060 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800505c:	2b00      	cmp	r3, #0
 800505e:	d035      	beq.n	80050cc <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005060:	4b62      	ldr	r3, [pc, #392]	; (80051ec <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8005062:	2200      	movs	r2, #0
 8005064:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005066:	f7fb ff39 	bl	8000edc <HAL_GetTick>
 800506a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800506c:	e008      	b.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800506e:	f7fb ff35 	bl	8000edc <HAL_GetTick>
 8005072:	4602      	mov	r2, r0
 8005074:	697b      	ldr	r3, [r7, #20]
 8005076:	1ad3      	subs	r3, r2, r3
 8005078:	2b02      	cmp	r3, #2
 800507a:	d901      	bls.n	8005080 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800507c:	2303      	movs	r3, #3
 800507e:	e0b0      	b.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005080:	4b5b      	ldr	r3, [pc, #364]	; (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005088:	2b00      	cmp	r3, #0
 800508a:	d1f0      	bne.n	800506e <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	019a      	lsls	r2, r3, #6
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	689b      	ldr	r3, [r3, #8]
 8005096:	071b      	lsls	r3, r3, #28
 8005098:	4955      	ldr	r1, [pc, #340]	; (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800509a:	4313      	orrs	r3, r2
 800509c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80050a0:	4b52      	ldr	r3, [pc, #328]	; (80051ec <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 80050a2:	2201      	movs	r2, #1
 80050a4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80050a6:	f7fb ff19 	bl	8000edc <HAL_GetTick>
 80050aa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050ac:	e008      	b.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80050ae:	f7fb ff15 	bl	8000edc <HAL_GetTick>
 80050b2:	4602      	mov	r2, r0
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	1ad3      	subs	r3, r2, r3
 80050b8:	2b02      	cmp	r3, #2
 80050ba:	d901      	bls.n	80050c0 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80050bc:	2303      	movs	r3, #3
 80050be:	e090      	b.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80050c0:	4b4b      	ldr	r3, [pc, #300]	; (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d0f0      	beq.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	681b      	ldr	r3, [r3, #0]
 80050d0:	f003 0302 	and.w	r3, r3, #2
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	f000 8083 	beq.w	80051e0 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80050da:	2300      	movs	r3, #0
 80050dc:	60fb      	str	r3, [r7, #12]
 80050de:	4b44      	ldr	r3, [pc, #272]	; (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050e2:	4a43      	ldr	r2, [pc, #268]	; (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80050e8:	6413      	str	r3, [r2, #64]	; 0x40
 80050ea:	4b41      	ldr	r3, [pc, #260]	; (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80050ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80050f2:	60fb      	str	r3, [r7, #12]
 80050f4:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 80050f6:	4b3f      	ldr	r3, [pc, #252]	; (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	4a3e      	ldr	r2, [pc, #248]	; (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80050fc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005100:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005102:	f7fb feeb 	bl	8000edc <HAL_GetTick>
 8005106:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005108:	e008      	b.n	800511c <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800510a:	f7fb fee7 	bl	8000edc <HAL_GetTick>
 800510e:	4602      	mov	r2, r0
 8005110:	697b      	ldr	r3, [r7, #20]
 8005112:	1ad3      	subs	r3, r2, r3
 8005114:	2b02      	cmp	r3, #2
 8005116:	d901      	bls.n	800511c <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8005118:	2303      	movs	r3, #3
 800511a:	e062      	b.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800511c:	4b35      	ldr	r3, [pc, #212]	; (80051f4 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005124:	2b00      	cmp	r3, #0
 8005126:	d0f0      	beq.n	800510a <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005128:	4b31      	ldr	r3, [pc, #196]	; (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800512a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800512c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005130:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d02f      	beq.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005140:	693a      	ldr	r2, [r7, #16]
 8005142:	429a      	cmp	r2, r3
 8005144:	d028      	beq.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005146:	4b2a      	ldr	r3, [pc, #168]	; (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005148:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800514a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800514e:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005150:	4b29      	ldr	r3, [pc, #164]	; (80051f8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005152:	2201      	movs	r2, #1
 8005154:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005156:	4b28      	ldr	r3, [pc, #160]	; (80051f8 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8005158:	2200      	movs	r2, #0
 800515a:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800515c:	4a24      	ldr	r2, [pc, #144]	; (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005162:	4b23      	ldr	r3, [pc, #140]	; (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8005164:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005166:	f003 0301 	and.w	r3, r3, #1
 800516a:	2b01      	cmp	r3, #1
 800516c:	d114      	bne.n	8005198 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800516e:	f7fb feb5 	bl	8000edc <HAL_GetTick>
 8005172:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005174:	e00a      	b.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005176:	f7fb feb1 	bl	8000edc <HAL_GetTick>
 800517a:	4602      	mov	r2, r0
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	1ad3      	subs	r3, r2, r3
 8005180:	f241 3288 	movw	r2, #5000	; 0x1388
 8005184:	4293      	cmp	r3, r2
 8005186:	d901      	bls.n	800518c <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8005188:	2303      	movs	r3, #3
 800518a:	e02a      	b.n	80051e2 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800518c:	4b18      	ldr	r3, [pc, #96]	; (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800518e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005190:	f003 0302 	and.w	r3, r3, #2
 8005194:	2b00      	cmp	r3, #0
 8005196:	d0ee      	beq.n	8005176 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	68db      	ldr	r3, [r3, #12]
 800519c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80051a0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80051a4:	d10d      	bne.n	80051c2 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 80051a6:	4b12      	ldr	r3, [pc, #72]	; (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051a8:	689b      	ldr	r3, [r3, #8]
 80051aa:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	68db      	ldr	r3, [r3, #12]
 80051b2:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80051b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80051ba:	490d      	ldr	r1, [pc, #52]	; (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051bc:	4313      	orrs	r3, r2
 80051be:	608b      	str	r3, [r1, #8]
 80051c0:	e005      	b.n	80051ce <HAL_RCCEx_PeriphCLKConfig+0x196>
 80051c2:	4b0b      	ldr	r3, [pc, #44]	; (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051c4:	689b      	ldr	r3, [r3, #8]
 80051c6:	4a0a      	ldr	r2, [pc, #40]	; (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051c8:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80051cc:	6093      	str	r3, [r2, #8]
 80051ce:	4b08      	ldr	r3, [pc, #32]	; (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051d0:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	68db      	ldr	r3, [r3, #12]
 80051d6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80051da:	4905      	ldr	r1, [pc, #20]	; (80051f0 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80051dc:	4313      	orrs	r3, r2
 80051de:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 80051e0:	2300      	movs	r3, #0
}
 80051e2:	4618      	mov	r0, r3
 80051e4:	3718      	adds	r7, #24
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}
 80051ea:	bf00      	nop
 80051ec:	42470068 	.word	0x42470068
 80051f0:	40023800 	.word	0x40023800
 80051f4:	40007000 	.word	0x40007000
 80051f8:	42470e40 	.word	0x42470e40

080051fc <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80051fc:	b480      	push	{r7}
 80051fe:	b087      	sub	sp, #28
 8005200:	af00      	add	r7, sp, #0
 8005202:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8005204:	2300      	movs	r3, #0
 8005206:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8005208:	2300      	movs	r3, #0
 800520a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800520c:	2300      	movs	r3, #0
 800520e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8005210:	2300      	movs	r3, #0
 8005212:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	2b01      	cmp	r3, #1
 8005218:	d13f      	bne.n	800529a <HAL_RCCEx_GetPeriphCLKFreq+0x9e>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 800521a:	4b24      	ldr	r3, [pc, #144]	; (80052ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005222:	60fb      	str	r3, [r7, #12]
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	2b00      	cmp	r3, #0
 8005228:	d006      	beq.n	8005238 <HAL_RCCEx_GetPeriphCLKFreq+0x3c>
 800522a:	68fb      	ldr	r3, [r7, #12]
 800522c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8005230:	d12f      	bne.n	8005292 <HAL_RCCEx_GetPeriphCLKFreq+0x96>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8005232:	4b1f      	ldr	r3, [pc, #124]	; (80052b0 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 8005234:	617b      	str	r3, [r7, #20]
          break;
 8005236:	e02f      	b.n	8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8005238:	4b1c      	ldr	r3, [pc, #112]	; (80052ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005240:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005244:	d108      	bne.n	8005258 <HAL_RCCEx_GetPeriphCLKFreq+0x5c>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005246:	4b19      	ldr	r3, [pc, #100]	; (80052ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 8005248:	685b      	ldr	r3, [r3, #4]
 800524a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800524e:	4a19      	ldr	r2, [pc, #100]	; (80052b4 <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 8005250:	fbb2 f3f3 	udiv	r3, r2, r3
 8005254:	613b      	str	r3, [r7, #16]
 8005256:	e007      	b.n	8005268 <HAL_RCCEx_GetPeriphCLKFreq+0x6c>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8005258:	4b14      	ldr	r3, [pc, #80]	; (80052ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800525a:	685b      	ldr	r3, [r3, #4]
 800525c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005260:	4a15      	ldr	r2, [pc, #84]	; (80052b8 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>)
 8005262:	fbb2 f3f3 	udiv	r3, r2, r3
 8005266:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8005268:	4b10      	ldr	r3, [pc, #64]	; (80052ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800526a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800526e:	099b      	lsrs	r3, r3, #6
 8005270:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	fb02 f303 	mul.w	r3, r2, r3
 800527a:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 800527c:	4b0b      	ldr	r3, [pc, #44]	; (80052ac <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800527e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005282:	0f1b      	lsrs	r3, r3, #28
 8005284:	f003 0307 	and.w	r3, r3, #7
 8005288:	68ba      	ldr	r2, [r7, #8]
 800528a:	fbb2 f3f3 	udiv	r3, r2, r3
 800528e:	617b      	str	r3, [r7, #20]
          break;
 8005290:	e002      	b.n	8005298 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8005292:	2300      	movs	r3, #0
 8005294:	617b      	str	r3, [r7, #20]
          break;
 8005296:	bf00      	nop
        }
      }
      break;
 8005298:	e000      	b.n	800529c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
    }
  default:
    {
       break;
 800529a:	bf00      	nop
    }
  }
  return frequency;
 800529c:	697b      	ldr	r3, [r7, #20]
}
 800529e:	4618      	mov	r0, r3
 80052a0:	371c      	adds	r7, #28
 80052a2:	46bd      	mov	sp, r7
 80052a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052a8:	4770      	bx	lr
 80052aa:	bf00      	nop
 80052ac:	40023800 	.word	0x40023800
 80052b0:	00bb8000 	.word	0x00bb8000
 80052b4:	007a1200 	.word	0x007a1200
 80052b8:	00f42400 	.word	0x00f42400

080052bc <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b082      	sub	sp, #8
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d101      	bne.n	80052ce <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	e07b      	b.n	80053c6 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d108      	bne.n	80052e8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	685b      	ldr	r3, [r3, #4]
 80052da:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80052de:	d009      	beq.n	80052f4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	2200      	movs	r2, #0
 80052e4:	61da      	str	r2, [r3, #28]
 80052e6:	e005      	b.n	80052f4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2200      	movs	r2, #0
 80052ec:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	2200      	movs	r2, #0
 80052f2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2200      	movs	r2, #0
 80052f8:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005300:	b2db      	uxtb	r3, r3
 8005302:	2b00      	cmp	r3, #0
 8005304:	d106      	bne.n	8005314 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	2200      	movs	r2, #0
 800530a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800530e:	6878      	ldr	r0, [r7, #4]
 8005310:	f7fb fc68 	bl	8000be4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	2202      	movs	r2, #2
 8005318:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	681a      	ldr	r2, [r3, #0]
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800532a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	685b      	ldr	r3, [r3, #4]
 8005330:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800533c:	431a      	orrs	r2, r3
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	68db      	ldr	r3, [r3, #12]
 8005342:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005346:	431a      	orrs	r2, r3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	691b      	ldr	r3, [r3, #16]
 800534c:	f003 0302 	and.w	r3, r3, #2
 8005350:	431a      	orrs	r2, r3
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	695b      	ldr	r3, [r3, #20]
 8005356:	f003 0301 	and.w	r3, r3, #1
 800535a:	431a      	orrs	r2, r3
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	699b      	ldr	r3, [r3, #24]
 8005360:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005364:	431a      	orrs	r2, r3
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	69db      	ldr	r3, [r3, #28]
 800536a:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800536e:	431a      	orrs	r2, r3
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	6a1b      	ldr	r3, [r3, #32]
 8005374:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005378:	ea42 0103 	orr.w	r1, r2, r3
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005380:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	681b      	ldr	r3, [r3, #0]
 8005388:	430a      	orrs	r2, r1
 800538a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	699b      	ldr	r3, [r3, #24]
 8005390:	0c1b      	lsrs	r3, r3, #16
 8005392:	f003 0104 	and.w	r1, r3, #4
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800539a:	f003 0210 	and.w	r2, r3, #16
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	430a      	orrs	r2, r1
 80053a4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	69da      	ldr	r2, [r3, #28]
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80053b4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2200      	movs	r2, #0
 80053ba:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2201      	movs	r2, #1
 80053c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80053c4:	2300      	movs	r3, #0
}
 80053c6:	4618      	mov	r0, r3
 80053c8:	3708      	adds	r7, #8
 80053ca:	46bd      	mov	sp, r7
 80053cc:	bd80      	pop	{r7, pc}

080053ce <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80053ce:	b084      	sub	sp, #16
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b084      	sub	sp, #16
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	f107 001c 	add.w	r0, r7, #28
 80053dc:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80053e0:	f897 3021 	ldrb.w	r3, [r7, #33]	; 0x21
 80053e4:	2b01      	cmp	r3, #1
 80053e6:	d123      	bne.n	8005430 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80053ec:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	68db      	ldr	r3, [r3, #12]
 80053f8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 80053fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005400:	687a      	ldr	r2, [r7, #4]
 8005402:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	68db      	ldr	r3, [r3, #12]
 8005408:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8005410:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005414:	2b01      	cmp	r3, #1
 8005416:	d105      	bne.n	8005424 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	68db      	ldr	r3, [r3, #12]
 800541c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8005420:	687b      	ldr	r3, [r7, #4]
 8005422:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8005424:	6878      	ldr	r0, [r7, #4]
 8005426:	f000 f9dc 	bl	80057e2 <USB_CoreReset>
 800542a:	4603      	mov	r3, r0
 800542c:	73fb      	strb	r3, [r7, #15]
 800542e:	e01b      	b.n	8005468 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	68db      	ldr	r3, [r3, #12]
 8005434:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800543c:	6878      	ldr	r0, [r7, #4]
 800543e:	f000 f9d0 	bl	80057e2 <USB_CoreReset>
 8005442:	4603      	mov	r3, r0
 8005444:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8005446:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800544a:	2b00      	cmp	r3, #0
 800544c:	d106      	bne.n	800545c <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800544e:	687b      	ldr	r3, [r7, #4]
 8005450:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005452:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	639a      	str	r2, [r3, #56]	; 0x38
 800545a:	e005      	b.n	8005468 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005460:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8005468:	7fbb      	ldrb	r3, [r7, #30]
 800546a:	2b01      	cmp	r3, #1
 800546c:	d10b      	bne.n	8005486 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	689b      	ldr	r3, [r3, #8]
 8005472:	f043 0206 	orr.w	r2, r3, #6
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	689b      	ldr	r3, [r3, #8]
 800547e:	f043 0220 	orr.w	r2, r3, #32
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8005486:	7bfb      	ldrb	r3, [r7, #15]
}
 8005488:	4618      	mov	r0, r3
 800548a:	3710      	adds	r7, #16
 800548c:	46bd      	mov	sp, r7
 800548e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005492:	b004      	add	sp, #16
 8005494:	4770      	bx	lr

08005496 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8005496:	b480      	push	{r7}
 8005498:	b083      	sub	sp, #12
 800549a:	af00      	add	r7, sp, #0
 800549c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	f043 0201 	orr.w	r2, r3, #1
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80054aa:	2300      	movs	r3, #0
}
 80054ac:	4618      	mov	r0, r3
 80054ae:	370c      	adds	r7, #12
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr

080054b8 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80054b8:	b480      	push	{r7}
 80054ba:	b083      	sub	sp, #12
 80054bc:	af00      	add	r7, sp, #0
 80054be:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	f023 0201 	bic.w	r2, r3, #1
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 80054cc:	2300      	movs	r3, #0
}
 80054ce:	4618      	mov	r0, r3
 80054d0:	370c      	adds	r7, #12
 80054d2:	46bd      	mov	sp, r7
 80054d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d8:	4770      	bx	lr

080054da <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 80054da:	b580      	push	{r7, lr}
 80054dc:	b084      	sub	sp, #16
 80054de:	af00      	add	r7, sp, #0
 80054e0:	6078      	str	r0, [r7, #4]
 80054e2:	460b      	mov	r3, r1
 80054e4:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 80054e6:	2300      	movs	r3, #0
 80054e8:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	68db      	ldr	r3, [r3, #12]
 80054ee:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80054f6:	78fb      	ldrb	r3, [r7, #3]
 80054f8:	2b01      	cmp	r3, #1
 80054fa:	d115      	bne.n	8005528 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	68db      	ldr	r3, [r3, #12]
 8005500:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8005508:	200a      	movs	r0, #10
 800550a:	f7fb fcf3 	bl	8000ef4 <HAL_Delay>
      ms += 10U;
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	330a      	adds	r3, #10
 8005512:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005514:	6878      	ldr	r0, [r7, #4]
 8005516:	f000 f956 	bl	80057c6 <USB_GetMode>
 800551a:	4603      	mov	r3, r0
 800551c:	2b01      	cmp	r3, #1
 800551e:	d01e      	beq.n	800555e <USB_SetCurrentMode+0x84>
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	2bc7      	cmp	r3, #199	; 0xc7
 8005524:	d9f0      	bls.n	8005508 <USB_SetCurrentMode+0x2e>
 8005526:	e01a      	b.n	800555e <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8005528:	78fb      	ldrb	r3, [r7, #3]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d115      	bne.n	800555a <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	68db      	ldr	r3, [r3, #12]
 8005532:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800553a:	200a      	movs	r0, #10
 800553c:	f7fb fcda 	bl	8000ef4 <HAL_Delay>
      ms += 10U;
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	330a      	adds	r3, #10
 8005544:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8005546:	6878      	ldr	r0, [r7, #4]
 8005548:	f000 f93d 	bl	80057c6 <USB_GetMode>
 800554c:	4603      	mov	r3, r0
 800554e:	2b00      	cmp	r3, #0
 8005550:	d005      	beq.n	800555e <USB_SetCurrentMode+0x84>
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2bc7      	cmp	r3, #199	; 0xc7
 8005556:	d9f0      	bls.n	800553a <USB_SetCurrentMode+0x60>
 8005558:	e001      	b.n	800555e <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800555a:	2301      	movs	r3, #1
 800555c:	e005      	b.n	800556a <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2bc8      	cmp	r3, #200	; 0xc8
 8005562:	d101      	bne.n	8005568 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e000      	b.n	800556a <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8005568:	2300      	movs	r3, #0
}
 800556a:	4618      	mov	r0, r3
 800556c:	3710      	adds	r7, #16
 800556e:	46bd      	mov	sp, r7
 8005570:	bd80      	pop	{r7, pc}

08005572 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8005572:	b480      	push	{r7}
 8005574:	b085      	sub	sp, #20
 8005576:	af00      	add	r7, sp, #0
 8005578:	6078      	str	r0, [r7, #4]
 800557a:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800557c:	2300      	movs	r3, #0
 800557e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005580:	68fb      	ldr	r3, [r7, #12]
 8005582:	3301      	adds	r3, #1
 8005584:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 800558c:	d901      	bls.n	8005592 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800558e:	2303      	movs	r3, #3
 8005590:	e01b      	b.n	80055ca <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	691b      	ldr	r3, [r3, #16]
 8005596:	2b00      	cmp	r3, #0
 8005598:	daf2      	bge.n	8005580 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800559a:	2300      	movs	r3, #0
 800559c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800559e:	683b      	ldr	r3, [r7, #0]
 80055a0:	019b      	lsls	r3, r3, #6
 80055a2:	f043 0220 	orr.w	r2, r3, #32
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	3301      	adds	r3, #1
 80055ae:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80055b6:	d901      	bls.n	80055bc <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80055b8:	2303      	movs	r3, #3
 80055ba:	e006      	b.n	80055ca <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	691b      	ldr	r3, [r3, #16]
 80055c0:	f003 0320 	and.w	r3, r3, #32
 80055c4:	2b20      	cmp	r3, #32
 80055c6:	d0f0      	beq.n	80055aa <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80055c8:	2300      	movs	r3, #0
}
 80055ca:	4618      	mov	r0, r3
 80055cc:	3714      	adds	r7, #20
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr

080055d6 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 80055d6:	b480      	push	{r7}
 80055d8:	b085      	sub	sp, #20
 80055da:	af00      	add	r7, sp, #0
 80055dc:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80055de:	2300      	movs	r3, #0
 80055e0:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	3301      	adds	r3, #1
 80055e6:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80055ee:	d901      	bls.n	80055f4 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 80055f0:	2303      	movs	r3, #3
 80055f2:	e018      	b.n	8005626 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	691b      	ldr	r3, [r3, #16]
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	daf2      	bge.n	80055e2 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 80055fc:	2300      	movs	r3, #0
 80055fe:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	2210      	movs	r2, #16
 8005604:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	3301      	adds	r3, #1
 800560a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005612:	d901      	bls.n	8005618 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8005614:	2303      	movs	r3, #3
 8005616:	e006      	b.n	8005626 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	691b      	ldr	r3, [r3, #16]
 800561c:	f003 0310 	and.w	r3, r3, #16
 8005620:	2b10      	cmp	r3, #16
 8005622:	d0f0      	beq.n	8005606 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8005624:	2300      	movs	r3, #0
}
 8005626:	4618      	mov	r0, r3
 8005628:	3714      	adds	r7, #20
 800562a:	46bd      	mov	sp, r7
 800562c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005630:	4770      	bx	lr

08005632 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005632:	b480      	push	{r7}
 8005634:	b089      	sub	sp, #36	; 0x24
 8005636:	af00      	add	r7, sp, #0
 8005638:	60f8      	str	r0, [r7, #12]
 800563a:	60b9      	str	r1, [r7, #8]
 800563c:	4611      	mov	r1, r2
 800563e:	461a      	mov	r2, r3
 8005640:	460b      	mov	r3, r1
 8005642:	71fb      	strb	r3, [r7, #7]
 8005644:	4613      	mov	r3, r2
 8005646:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800564c:	68bb      	ldr	r3, [r7, #8]
 800564e:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005650:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005654:	2b00      	cmp	r3, #0
 8005656:	d123      	bne.n	80056a0 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005658:	88bb      	ldrh	r3, [r7, #4]
 800565a:	3303      	adds	r3, #3
 800565c:	089b      	lsrs	r3, r3, #2
 800565e:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005660:	2300      	movs	r3, #0
 8005662:	61bb      	str	r3, [r7, #24]
 8005664:	e018      	b.n	8005698 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005666:	79fb      	ldrb	r3, [r7, #7]
 8005668:	031a      	lsls	r2, r3, #12
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	4413      	add	r3, r2
 800566e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8005672:	461a      	mov	r2, r3
 8005674:	69fb      	ldr	r3, [r7, #28]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	6013      	str	r3, [r2, #0]
      pSrc++;
 800567a:	69fb      	ldr	r3, [r7, #28]
 800567c:	3301      	adds	r3, #1
 800567e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005680:	69fb      	ldr	r3, [r7, #28]
 8005682:	3301      	adds	r3, #1
 8005684:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	3301      	adds	r3, #1
 800568a:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800568c:	69fb      	ldr	r3, [r7, #28]
 800568e:	3301      	adds	r3, #1
 8005690:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005692:	69bb      	ldr	r3, [r7, #24]
 8005694:	3301      	adds	r3, #1
 8005696:	61bb      	str	r3, [r7, #24]
 8005698:	69ba      	ldr	r2, [r7, #24]
 800569a:	693b      	ldr	r3, [r7, #16]
 800569c:	429a      	cmp	r2, r3
 800569e:	d3e2      	bcc.n	8005666 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80056a0:	2300      	movs	r3, #0
}
 80056a2:	4618      	mov	r0, r3
 80056a4:	3724      	adds	r7, #36	; 0x24
 80056a6:	46bd      	mov	sp, r7
 80056a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ac:	4770      	bx	lr

080056ae <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80056ae:	b480      	push	{r7}
 80056b0:	b08b      	sub	sp, #44	; 0x2c
 80056b2:	af00      	add	r7, sp, #0
 80056b4:	60f8      	str	r0, [r7, #12]
 80056b6:	60b9      	str	r1, [r7, #8]
 80056b8:	4613      	mov	r3, r2
 80056ba:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80056c0:	68bb      	ldr	r3, [r7, #8]
 80056c2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80056c4:	88fb      	ldrh	r3, [r7, #6]
 80056c6:	089b      	lsrs	r3, r3, #2
 80056c8:	b29b      	uxth	r3, r3
 80056ca:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80056cc:	88fb      	ldrh	r3, [r7, #6]
 80056ce:	f003 0303 	and.w	r3, r3, #3
 80056d2:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80056d4:	2300      	movs	r3, #0
 80056d6:	623b      	str	r3, [r7, #32]
 80056d8:	e014      	b.n	8005704 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80056da:	69bb      	ldr	r3, [r7, #24]
 80056dc:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80056e0:	681a      	ldr	r2, [r3, #0]
 80056e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e4:	601a      	str	r2, [r3, #0]
    pDest++;
 80056e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e8:	3301      	adds	r3, #1
 80056ea:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80056ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056ee:	3301      	adds	r3, #1
 80056f0:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80056f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056f4:	3301      	adds	r3, #1
 80056f6:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80056f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056fa:	3301      	adds	r3, #1
 80056fc:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80056fe:	6a3b      	ldr	r3, [r7, #32]
 8005700:	3301      	adds	r3, #1
 8005702:	623b      	str	r3, [r7, #32]
 8005704:	6a3a      	ldr	r2, [r7, #32]
 8005706:	697b      	ldr	r3, [r7, #20]
 8005708:	429a      	cmp	r2, r3
 800570a:	d3e6      	bcc.n	80056da <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800570c:	8bfb      	ldrh	r3, [r7, #30]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d01e      	beq.n	8005750 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005712:	2300      	movs	r3, #0
 8005714:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005716:	69bb      	ldr	r3, [r7, #24]
 8005718:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800571c:	461a      	mov	r2, r3
 800571e:	f107 0310 	add.w	r3, r7, #16
 8005722:	6812      	ldr	r2, [r2, #0]
 8005724:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005726:	693a      	ldr	r2, [r7, #16]
 8005728:	6a3b      	ldr	r3, [r7, #32]
 800572a:	b2db      	uxtb	r3, r3
 800572c:	00db      	lsls	r3, r3, #3
 800572e:	fa22 f303 	lsr.w	r3, r2, r3
 8005732:	b2da      	uxtb	r2, r3
 8005734:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005736:	701a      	strb	r2, [r3, #0]
      i++;
 8005738:	6a3b      	ldr	r3, [r7, #32]
 800573a:	3301      	adds	r3, #1
 800573c:	623b      	str	r3, [r7, #32]
      pDest++;
 800573e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005740:	3301      	adds	r3, #1
 8005742:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8005744:	8bfb      	ldrh	r3, [r7, #30]
 8005746:	3b01      	subs	r3, #1
 8005748:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800574a:	8bfb      	ldrh	r3, [r7, #30]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d1ea      	bne.n	8005726 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005750:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8005752:	4618      	mov	r0, r3
 8005754:	372c      	adds	r7, #44	; 0x2c
 8005756:	46bd      	mov	sp, r7
 8005758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575c:	4770      	bx	lr

0800575e <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800575e:	b480      	push	{r7}
 8005760:	b085      	sub	sp, #20
 8005762:	af00      	add	r7, sp, #0
 8005764:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	695b      	ldr	r3, [r3, #20]
 800576a:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	699b      	ldr	r3, [r3, #24]
 8005770:	68fa      	ldr	r2, [r7, #12]
 8005772:	4013      	ands	r3, r2
 8005774:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8005776:	68fb      	ldr	r3, [r7, #12]
}
 8005778:	4618      	mov	r0, r3
 800577a:	3714      	adds	r7, #20
 800577c:	46bd      	mov	sp, r7
 800577e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005782:	4770      	bx	lr

08005784 <USB_ReadChInterrupts>:
  * @param  USBx  Selected device
  * @param  chnum Channel number
  * @retval USB Channel Interrupt status
  */
uint32_t USB_ReadChInterrupts(const USB_OTG_GlobalTypeDef *USBx, uint8_t chnum)
{
 8005784:	b480      	push	{r7}
 8005786:	b085      	sub	sp, #20
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
 800578c:	460b      	mov	r3, r1
 800578e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg = USBx_HC(chnum)->HCINT;
 8005794:	78fb      	ldrb	r3, [r7, #3]
 8005796:	015a      	lsls	r2, r3, #5
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	4413      	add	r3, r2
 800579c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057a0:	689b      	ldr	r3, [r3, #8]
 80057a2:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_HC(chnum)->HCINTMSK;
 80057a4:	78fb      	ldrb	r3, [r7, #3]
 80057a6:	015a      	lsls	r2, r3, #5
 80057a8:	68fb      	ldr	r3, [r7, #12]
 80057aa:	4413      	add	r3, r2
 80057ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80057b0:	68db      	ldr	r3, [r3, #12]
 80057b2:	68ba      	ldr	r2, [r7, #8]
 80057b4:	4013      	ands	r3, r2
 80057b6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80057b8:	68bb      	ldr	r3, [r7, #8]
}
 80057ba:	4618      	mov	r0, r3
 80057bc:	3714      	adds	r7, #20
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr

080057c6 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 80057c6:	b480      	push	{r7}
 80057c8:	b083      	sub	sp, #12
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	695b      	ldr	r3, [r3, #20]
 80057d2:	f003 0301 	and.w	r3, r3, #1
}
 80057d6:	4618      	mov	r0, r3
 80057d8:	370c      	adds	r7, #12
 80057da:	46bd      	mov	sp, r7
 80057dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057e0:	4770      	bx	lr

080057e2 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80057e2:	b480      	push	{r7}
 80057e4:	b085      	sub	sp, #20
 80057e6:	af00      	add	r7, sp, #0
 80057e8:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80057ea:	2300      	movs	r3, #0
 80057ec:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	3301      	adds	r3, #1
 80057f2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 80057fa:	d901      	bls.n	8005800 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80057fc:	2303      	movs	r3, #3
 80057fe:	e01b      	b.n	8005838 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	691b      	ldr	r3, [r3, #16]
 8005804:	2b00      	cmp	r3, #0
 8005806:	daf2      	bge.n	80057ee <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8005808:	2300      	movs	r3, #0
 800580a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	691b      	ldr	r3, [r3, #16]
 8005810:	f043 0201 	orr.w	r2, r3, #1
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	3301      	adds	r3, #1
 800581c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	f1b3 6f70 	cmp.w	r3, #251658240	; 0xf000000
 8005824:	d901      	bls.n	800582a <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8005826:	2303      	movs	r3, #3
 8005828:	e006      	b.n	8005838 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	691b      	ldr	r3, [r3, #16]
 800582e:	f003 0301 	and.w	r3, r3, #1
 8005832:	2b01      	cmp	r3, #1
 8005834:	d0f0      	beq.n	8005818 <USB_CoreReset+0x36>

  return HAL_OK;
 8005836:	2300      	movs	r3, #0
}
 8005838:	4618      	mov	r0, r3
 800583a:	3714      	adds	r7, #20
 800583c:	46bd      	mov	sp, r7
 800583e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005842:	4770      	bx	lr

08005844 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8005844:	b084      	sub	sp, #16
 8005846:	b580      	push	{r7, lr}
 8005848:	b086      	sub	sp, #24
 800584a:	af00      	add	r7, sp, #0
 800584c:	6078      	str	r0, [r7, #4]
 800584e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8005852:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8005856:	2300      	movs	r3, #0
 8005858:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8005864:	461a      	mov	r2, r3
 8005866:	2300      	movs	r3, #0
 8005868:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800586e:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800587a:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005886:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	639a      	str	r2, [r3, #56]	; 0x38
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) ||
          defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) == 0U)
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	68db      	ldr	r3, [r3, #12]
 8005892:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005896:	2b00      	cmp	r3, #0
 8005898:	d119      	bne.n	80058ce <USB_HostInit+0x8a>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 800589a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d10a      	bne.n	80058b8 <USB_HostInit+0x74>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80058a8:	681b      	ldr	r3, [r3, #0]
 80058aa:	68fa      	ldr	r2, [r7, #12]
 80058ac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80058b0:	f043 0304 	orr.w	r3, r3, #4
 80058b4:	6013      	str	r3, [r2, #0]
 80058b6:	e014      	b.n	80058e2 <USB_HostInit+0x9e>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	68fa      	ldr	r2, [r7, #12]
 80058c2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80058c6:	f023 0304 	bic.w	r3, r3, #4
 80058ca:	6013      	str	r3, [r2, #0]
 80058cc:	e009      	b.n	80058e2 <USB_HostInit+0x9e>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	68fa      	ldr	r2, [r7, #12]
 80058d8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80058dc:	f023 0304 	bic.w	r3, r3, #4
 80058e0:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80058e2:	2110      	movs	r1, #16
 80058e4:	6878      	ldr	r0, [r7, #4]
 80058e6:	f7ff fe44 	bl	8005572 <USB_FlushTxFifo>
 80058ea:	4603      	mov	r3, r0
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d001      	beq.n	80058f4 <USB_HostInit+0xb0>
  {
    ret = HAL_ERROR;
 80058f0:	2301      	movs	r3, #1
 80058f2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80058f4:	6878      	ldr	r0, [r7, #4]
 80058f6:	f7ff fe6e 	bl	80055d6 <USB_FlushRxFifo>
 80058fa:	4603      	mov	r3, r0
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d001      	beq.n	8005904 <USB_HostInit+0xc0>
  {
    ret = HAL_ERROR;
 8005900:	2301      	movs	r3, #1
 8005902:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 8005904:	2300      	movs	r3, #0
 8005906:	613b      	str	r3, [r7, #16]
 8005908:	e015      	b.n	8005936 <USB_HostInit+0xf2>
  {
    USBx_HC(i)->HCINT = CLEAR_INTERRUPT_MASK;
 800590a:	693b      	ldr	r3, [r7, #16]
 800590c:	015a      	lsls	r2, r3, #5
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	4413      	add	r3, r2
 8005912:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005916:	461a      	mov	r2, r3
 8005918:	f04f 33ff 	mov.w	r3, #4294967295
 800591c:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	015a      	lsls	r2, r3, #5
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	4413      	add	r3, r2
 8005926:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800592a:	461a      	mov	r2, r3
 800592c:	2300      	movs	r3, #0
 800592e:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	3301      	adds	r3, #1
 8005934:	613b      	str	r3, [r7, #16]
 8005936:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800593a:	461a      	mov	r2, r3
 800593c:	693b      	ldr	r3, [r7, #16]
 800593e:	4293      	cmp	r3, r2
 8005940:	d3e3      	bcc.n	800590a <USB_HostInit+0xc6>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	f04f 32ff 	mov.w	r2, #4294967295
 800594e:	615a      	str	r2, [r3, #20]
#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	4a18      	ldr	r2, [pc, #96]	; (80059b4 <USB_HostInit+0x170>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d10b      	bne.n	8005970 <USB_HostInit+0x12c>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800595e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	4a15      	ldr	r2, [pc, #84]	; (80059b8 <USB_HostInit+0x174>)
 8005964:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	4a14      	ldr	r2, [pc, #80]	; (80059bc <USB_HostInit+0x178>)
 800596a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 800596e:	e009      	b.n	8005984 <USB_HostInit+0x140>
  }
  else
#endif /* defined (USB_OTG_HS) */
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2280      	movs	r2, #128	; 0x80
 8005974:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	4a11      	ldr	r2, [pc, #68]	; (80059c0 <USB_HostInit+0x17c>)
 800597a:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	4a11      	ldr	r2, [pc, #68]	; (80059c4 <USB_HostInit+0x180>)
 8005980:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005984:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8005988:	2b00      	cmp	r3, #0
 800598a:	d105      	bne.n	8005998 <USB_HostInit+0x154>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	699b      	ldr	r3, [r3, #24]
 8005990:	f043 0210 	orr.w	r2, r3, #16
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	699a      	ldr	r2, [r3, #24]
 800599c:	4b0a      	ldr	r3, [pc, #40]	; (80059c8 <USB_HostInit+0x184>)
 800599e:	4313      	orrs	r3, r2
 80059a0:	687a      	ldr	r2, [r7, #4]
 80059a2:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80059a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	3718      	adds	r7, #24
 80059aa:	46bd      	mov	sp, r7
 80059ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80059b0:	b004      	add	sp, #16
 80059b2:	4770      	bx	lr
 80059b4:	40040000 	.word	0x40040000
 80059b8:	01000200 	.word	0x01000200
 80059bc:	00e00300 	.word	0x00e00300
 80059c0:	00600080 	.word	0x00600080
 80059c4:	004000e0 	.word	0x004000e0
 80059c8:	a3200008 	.word	0xa3200008

080059cc <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(const USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80059cc:	b480      	push	{r7}
 80059ce:	b085      	sub	sp, #20
 80059d0:	af00      	add	r7, sp, #0
 80059d2:	6078      	str	r0, [r7, #4]
 80059d4:	460b      	mov	r3, r1
 80059d6:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	68fa      	ldr	r2, [r7, #12]
 80059e6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80059ea:	f023 0303 	bic.w	r3, r3, #3
 80059ee:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80059f6:	681a      	ldr	r2, [r3, #0]
 80059f8:	78fb      	ldrb	r3, [r7, #3]
 80059fa:	f003 0303 	and.w	r3, r3, #3
 80059fe:	68f9      	ldr	r1, [r7, #12]
 8005a00:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005a04:	4313      	orrs	r3, r2
 8005a06:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 8005a08:	78fb      	ldrb	r3, [r7, #3]
 8005a0a:	2b01      	cmp	r3, #1
 8005a0c:	d107      	bne.n	8005a1e <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = HFIR_48_MHZ;
 8005a0e:	68fb      	ldr	r3, [r7, #12]
 8005a10:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a14:	461a      	mov	r2, r3
 8005a16:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8005a1a:	6053      	str	r3, [r2, #4]
 8005a1c:	e00c      	b.n	8005a38 <USB_InitFSLSPClkSel+0x6c>
  }
  else if (freq == HCFG_6_MHZ)
 8005a1e:	78fb      	ldrb	r3, [r7, #3]
 8005a20:	2b02      	cmp	r3, #2
 8005a22:	d107      	bne.n	8005a34 <USB_InitFSLSPClkSel+0x68>
  {
    USBx_HOST->HFIR = HFIR_6_MHZ;
 8005a24:	68fb      	ldr	r3, [r7, #12]
 8005a26:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	f241 7370 	movw	r3, #6000	; 0x1770
 8005a30:	6053      	str	r3, [r2, #4]
 8005a32:	e001      	b.n	8005a38 <USB_InitFSLSPClkSel+0x6c>
  }
  else
  {
    return HAL_ERROR;
 8005a34:	2301      	movs	r3, #1
 8005a36:	e000      	b.n	8005a3a <USB_InitFSLSPClkSel+0x6e>
  }

  return HAL_OK;
 8005a38:	2300      	movs	r3, #0
}
 8005a3a:	4618      	mov	r0, r3
 8005a3c:	3714      	adds	r7, #20
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a44:	4770      	bx	lr

08005a46 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(const USB_OTG_GlobalTypeDef *USBx)
{
 8005a46:	b580      	push	{r7, lr}
 8005a48:	b084      	sub	sp, #16
 8005a4a:	af00      	add	r7, sp, #0
 8005a4c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8005a52:	2300      	movs	r3, #0
 8005a54:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005a56:	68fb      	ldr	r3, [r7, #12]
 8005a58:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005a60:	68bb      	ldr	r3, [r7, #8]
 8005a62:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005a66:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	68fa      	ldr	r2, [r7, #12]
 8005a6c:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005a70:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a74:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8005a76:	2064      	movs	r0, #100	; 0x64
 8005a78:	f7fb fa3c 	bl	8000ef4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 8005a7c:	68bb      	ldr	r3, [r7, #8]
 8005a7e:	68fa      	ldr	r2, [r7, #12]
 8005a80:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005a84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005a88:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 8005a8a:	200a      	movs	r0, #10
 8005a8c:	f7fb fa32 	bl	8000ef4 <HAL_Delay>

  return HAL_OK;
 8005a90:	2300      	movs	r3, #0
}
 8005a92:	4618      	mov	r0, r3
 8005a94:	3710      	adds	r7, #16
 8005a96:	46bd      	mov	sp, r7
 8005a98:	bd80      	pop	{r7, pc}

08005a9a <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(const USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 8005a9a:	b480      	push	{r7}
 8005a9c:	b085      	sub	sp, #20
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	6078      	str	r0, [r7, #4]
 8005aa2:	460b      	mov	r3, r1
 8005aa4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005aaa:	2300      	movs	r3, #0
 8005aac:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005ab4:	681b      	ldr	r3, [r3, #0]
 8005ab6:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 8005ab8:	68bb      	ldr	r3, [r7, #8]
 8005aba:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8005abe:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 8005ac0:	68bb      	ldr	r3, [r7, #8]
 8005ac2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d109      	bne.n	8005ade <USB_DriveVbus+0x44>
 8005aca:	78fb      	ldrb	r3, [r7, #3]
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	d106      	bne.n	8005ade <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	68fa      	ldr	r2, [r7, #12]
 8005ad4:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005ad8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005adc:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 8005ade:	68bb      	ldr	r3, [r7, #8]
 8005ae0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005ae4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ae8:	d109      	bne.n	8005afe <USB_DriveVbus+0x64>
 8005aea:	78fb      	ldrb	r3, [r7, #3]
 8005aec:	2b00      	cmp	r3, #0
 8005aee:	d106      	bne.n	8005afe <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8005af0:	68bb      	ldr	r3, [r7, #8]
 8005af2:	68fa      	ldr	r2, [r7, #12]
 8005af4:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8005af8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005afc:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8005afe:	2300      	movs	r3, #0
}
 8005b00:	4618      	mov	r0, r3
 8005b02:	3714      	adds	r7, #20
 8005b04:	46bd      	mov	sp, r7
 8005b06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0a:	4770      	bx	lr

08005b0c <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef const *USBx)
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	b085      	sub	sp, #20
 8005b10:	af00      	add	r7, sp, #0
 8005b12:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8005b18:	2300      	movs	r3, #0
 8005b1a:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	0c5b      	lsrs	r3, r3, #17
 8005b2a:	f003 0303 	and.w	r3, r3, #3
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3714      	adds	r7, #20
 8005b32:	46bd      	mov	sp, r7
 8005b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b38:	4770      	bx	lr

08005b3a <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef const *USBx)
{
 8005b3a:	b480      	push	{r7}
 8005b3c:	b085      	sub	sp, #20
 8005b3e:	af00      	add	r7, sp, #0
 8005b40:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005b4c:	689b      	ldr	r3, [r3, #8]
 8005b4e:	b29b      	uxth	r3, r3
}
 8005b50:	4618      	mov	r0, r3
 8005b52:	3714      	adds	r7, #20
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b088      	sub	sp, #32
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	6078      	str	r0, [r7, #4]
 8005b64:	4608      	mov	r0, r1
 8005b66:	4611      	mov	r1, r2
 8005b68:	461a      	mov	r2, r3
 8005b6a:	4603      	mov	r3, r0
 8005b6c:	70fb      	strb	r3, [r7, #3]
 8005b6e:	460b      	mov	r3, r1
 8005b70:	70bb      	strb	r3, [r7, #2]
 8005b72:	4613      	mov	r3, r2
 8005b74:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8005b76:	2300      	movs	r3, #0
 8005b78:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = CLEAR_INTERRUPT_MASK;
 8005b7e:	78fb      	ldrb	r3, [r7, #3]
 8005b80:	015a      	lsls	r2, r3, #5
 8005b82:	693b      	ldr	r3, [r7, #16]
 8005b84:	4413      	add	r3, r2
 8005b86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005b8a:	461a      	mov	r2, r3
 8005b8c:	f04f 33ff 	mov.w	r3, #4294967295
 8005b90:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8005b92:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005b96:	2b03      	cmp	r3, #3
 8005b98:	d87c      	bhi.n	8005c94 <USB_HC_Init+0x138>
 8005b9a:	a201      	add	r2, pc, #4	; (adr r2, 8005ba0 <USB_HC_Init+0x44>)
 8005b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ba0:	08005bb1 	.word	0x08005bb1
 8005ba4:	08005c57 	.word	0x08005c57
 8005ba8:	08005bb1 	.word	0x08005bb1
 8005bac:	08005c19 	.word	0x08005c19
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005bb0:	78fb      	ldrb	r3, [r7, #3]
 8005bb2:	015a      	lsls	r2, r3, #5
 8005bb4:	693b      	ldr	r3, [r7, #16]
 8005bb6:	4413      	add	r3, r2
 8005bb8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bbc:	461a      	mov	r2, r3
 8005bbe:	f240 439d 	movw	r3, #1181	; 0x49d
 8005bc2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8005bc4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	da10      	bge.n	8005bee <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005bcc:	78fb      	ldrb	r3, [r7, #3]
 8005bce:	015a      	lsls	r2, r3, #5
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	4413      	add	r3, r2
 8005bd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005bd8:	68db      	ldr	r3, [r3, #12]
 8005bda:	78fa      	ldrb	r2, [r7, #3]
 8005bdc:	0151      	lsls	r1, r2, #5
 8005bde:	693a      	ldr	r2, [r7, #16]
 8005be0:	440a      	add	r2, r1
 8005be2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005be6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bea:	60d3      	str	r3, [r2, #12]
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
#endif /* defined (USB_OTG_HS) */
      }
      break;
 8005bec:	e055      	b.n	8005c9a <USB_HC_Init+0x13e>
        if (USBx == USB_OTG_HS)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	4a6f      	ldr	r2, [pc, #444]	; (8005db0 <USB_HC_Init+0x254>)
 8005bf2:	4293      	cmp	r3, r2
 8005bf4:	d151      	bne.n	8005c9a <USB_HC_Init+0x13e>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8005bf6:	78fb      	ldrb	r3, [r7, #3]
 8005bf8:	015a      	lsls	r2, r3, #5
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	4413      	add	r3, r2
 8005bfe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c02:	68db      	ldr	r3, [r3, #12]
 8005c04:	78fa      	ldrb	r2, [r7, #3]
 8005c06:	0151      	lsls	r1, r2, #5
 8005c08:	693a      	ldr	r2, [r7, #16]
 8005c0a:	440a      	add	r2, r1
 8005c0c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c10:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8005c14:	60d3      	str	r3, [r2, #12]
      break;
 8005c16:	e040      	b.n	8005c9a <USB_HC_Init+0x13e>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005c18:	78fb      	ldrb	r3, [r7, #3]
 8005c1a:	015a      	lsls	r2, r3, #5
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	4413      	add	r3, r2
 8005c20:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c24:	461a      	mov	r2, r3
 8005c26:	f240 639d 	movw	r3, #1693	; 0x69d
 8005c2a:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005c2c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005c30:	2b00      	cmp	r3, #0
 8005c32:	da34      	bge.n	8005c9e <USB_HC_Init+0x142>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8005c34:	78fb      	ldrb	r3, [r7, #3]
 8005c36:	015a      	lsls	r2, r3, #5
 8005c38:	693b      	ldr	r3, [r7, #16]
 8005c3a:	4413      	add	r3, r2
 8005c3c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c40:	68db      	ldr	r3, [r3, #12]
 8005c42:	78fa      	ldrb	r2, [r7, #3]
 8005c44:	0151      	lsls	r1, r2, #5
 8005c46:	693a      	ldr	r2, [r7, #16]
 8005c48:	440a      	add	r2, r1
 8005c4a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c52:	60d3      	str	r3, [r2, #12]
      }

      break;
 8005c54:	e023      	b.n	8005c9e <USB_HC_Init+0x142>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8005c56:	78fb      	ldrb	r3, [r7, #3]
 8005c58:	015a      	lsls	r2, r3, #5
 8005c5a:	693b      	ldr	r3, [r7, #16]
 8005c5c:	4413      	add	r3, r2
 8005c5e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c62:	461a      	mov	r2, r3
 8005c64:	f240 2325 	movw	r3, #549	; 0x225
 8005c68:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8005c6a:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	da17      	bge.n	8005ca2 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8005c72:	78fb      	ldrb	r3, [r7, #3]
 8005c74:	015a      	lsls	r2, r3, #5
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	4413      	add	r3, r2
 8005c7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005c7e:	68db      	ldr	r3, [r3, #12]
 8005c80:	78fa      	ldrb	r2, [r7, #3]
 8005c82:	0151      	lsls	r1, r2, #5
 8005c84:	693a      	ldr	r2, [r7, #16]
 8005c86:	440a      	add	r2, r1
 8005c88:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005c8c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8005c90:	60d3      	str	r3, [r2, #12]
      }
      break;
 8005c92:	e006      	b.n	8005ca2 <USB_HC_Init+0x146>

    default:
      ret = HAL_ERROR;
 8005c94:	2301      	movs	r3, #1
 8005c96:	77fb      	strb	r3, [r7, #31]
      break;
 8005c98:	e004      	b.n	8005ca4 <USB_HC_Init+0x148>
      break;
 8005c9a:	bf00      	nop
 8005c9c:	e002      	b.n	8005ca4 <USB_HC_Init+0x148>
      break;
 8005c9e:	bf00      	nop
 8005ca0:	e000      	b.n	8005ca4 <USB_HC_Init+0x148>
      break;
 8005ca2:	bf00      	nop
  }

  /* Clear Hub Start Split transaction */
  USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8005ca4:	78fb      	ldrb	r3, [r7, #3]
 8005ca6:	015a      	lsls	r2, r3, #5
 8005ca8:	693b      	ldr	r3, [r7, #16]
 8005caa:	4413      	add	r3, r2
 8005cac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cb0:	461a      	mov	r2, r3
 8005cb2:	2300      	movs	r3, #0
 8005cb4:	6053      	str	r3, [r2, #4]

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8005cb6:	78fb      	ldrb	r3, [r7, #3]
 8005cb8:	015a      	lsls	r2, r3, #5
 8005cba:	693b      	ldr	r3, [r7, #16]
 8005cbc:	4413      	add	r3, r2
 8005cbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005cc2:	68db      	ldr	r3, [r3, #12]
 8005cc4:	78fa      	ldrb	r2, [r7, #3]
 8005cc6:	0151      	lsls	r1, r2, #5
 8005cc8:	693a      	ldr	r2, [r7, #16]
 8005cca:	440a      	add	r2, r1
 8005ccc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005cd0:	f043 0302 	orr.w	r3, r3, #2
 8005cd4:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8005cd6:	693b      	ldr	r3, [r7, #16]
 8005cd8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005cdc:	699a      	ldr	r2, [r3, #24]
 8005cde:	78fb      	ldrb	r3, [r7, #3]
 8005ce0:	f003 030f 	and.w	r3, r3, #15
 8005ce4:	2101      	movs	r1, #1
 8005ce6:	fa01 f303 	lsl.w	r3, r1, r3
 8005cea:	6939      	ldr	r1, [r7, #16]
 8005cec:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8005cf0:	4313      	orrs	r3, r2
 8005cf2:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	699b      	ldr	r3, [r3, #24]
 8005cf8:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8005d00:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8005d04:	2b00      	cmp	r3, #0
 8005d06:	da03      	bge.n	8005d10 <USB_HC_Init+0x1b4>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8005d08:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005d0c:	61bb      	str	r3, [r7, #24]
 8005d0e:	e001      	b.n	8005d14 <USB_HC_Init+0x1b8>
  }
  else
  {
    HCcharEpDir = 0U;
 8005d10:	2300      	movs	r3, #0
 8005d12:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8005d14:	6878      	ldr	r0, [r7, #4]
 8005d16:	f7ff fef9 	bl	8005b0c <USB_GetHostSpeed>
 8005d1a:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8005d1c:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8005d20:	2b02      	cmp	r3, #2
 8005d22:	d106      	bne.n	8005d32 <USB_HC_Init+0x1d6>
 8005d24:	68fb      	ldr	r3, [r7, #12]
 8005d26:	2b02      	cmp	r3, #2
 8005d28:	d003      	beq.n	8005d32 <USB_HC_Init+0x1d6>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8005d2a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8005d2e:	617b      	str	r3, [r7, #20]
 8005d30:	e001      	b.n	8005d36 <USB_HC_Init+0x1da>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8005d32:	2300      	movs	r3, #0
 8005d34:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005d36:	787b      	ldrb	r3, [r7, #1]
 8005d38:	059b      	lsls	r3, r3, #22
 8005d3a:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005d3e:	78bb      	ldrb	r3, [r7, #2]
 8005d40:	02db      	lsls	r3, r3, #11
 8005d42:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005d46:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005d48:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005d4c:	049b      	lsls	r3, r3, #18
 8005d4e:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8005d52:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) |
 8005d54:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8005d56:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8005d5a:	431a      	orrs	r2, r3
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005d5c:	69bb      	ldr	r3, [r7, #24]
 8005d5e:	431a      	orrs	r2, r3
 8005d60:	697b      	ldr	r3, [r7, #20]
 8005d62:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005d64:	78fa      	ldrb	r2, [r7, #3]
 8005d66:	0151      	lsls	r1, r2, #5
 8005d68:	693a      	ldr	r2, [r7, #16]
 8005d6a:	440a      	add	r2, r1
 8005d6c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
                                      USB_OTG_HCCHAR_MC_0 | HCcharEpDir | HCcharLowSpeed;
 8005d70:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8005d74:	6013      	str	r3, [r2, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8005d76:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005d7a:	2b03      	cmp	r3, #3
 8005d7c:	d003      	beq.n	8005d86 <USB_HC_Init+0x22a>
 8005d7e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8005d82:	2b01      	cmp	r3, #1
 8005d84:	d10f      	bne.n	8005da6 <USB_HC_Init+0x24a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8005d86:	78fb      	ldrb	r3, [r7, #3]
 8005d88:	015a      	lsls	r2, r3, #5
 8005d8a:	693b      	ldr	r3, [r7, #16]
 8005d8c:	4413      	add	r3, r2
 8005d8e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	78fa      	ldrb	r2, [r7, #3]
 8005d96:	0151      	lsls	r1, r2, #5
 8005d98:	693a      	ldr	r2, [r7, #16]
 8005d9a:	440a      	add	r2, r1
 8005d9c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005da0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8005da4:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8005da6:	7ffb      	ldrb	r3, [r7, #31]
}
 8005da8:	4618      	mov	r0, r3
 8005daa:	3720      	adds	r7, #32
 8005dac:	46bd      	mov	sp, r7
 8005dae:	bd80      	pop	{r7, pc}
 8005db0:	40040000 	.word	0x40040000

08005db4 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8005db4:	b580      	push	{r7, lr}
 8005db6:	b08c      	sub	sp, #48	; 0x30
 8005db8:	af02      	add	r7, sp, #8
 8005dba:	60f8      	str	r0, [r7, #12]
 8005dbc:	60b9      	str	r1, [r7, #8]
 8005dbe:	4613      	mov	r3, r2
 8005dc0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005dc2:	68fb      	ldr	r3, [r7, #12]
 8005dc4:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8005dc6:	68bb      	ldr	r3, [r7, #8]
 8005dc8:	785b      	ldrb	r3, [r3, #1]
 8005dca:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = HC_MAX_PKT_CNT;
 8005dcc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005dd0:	837b      	strh	r3, [r7, #26]

#if defined (USB_OTG_HS)
  if (USBx == USB_OTG_HS)
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	4a5d      	ldr	r2, [pc, #372]	; (8005f4c <USB_HC_StartXfer+0x198>)
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	d12f      	bne.n	8005e3a <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping in case of NYET/NAK */
    if (dma == 1U)
 8005dda:	79fb      	ldrb	r3, [r7, #7]
 8005ddc:	2b01      	cmp	r3, #1
 8005dde:	d11c      	bne.n	8005e1a <USB_HC_StartXfer+0x66>
    {
      if (((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)) && (hc->do_ssplit == 0U))
 8005de0:	68bb      	ldr	r3, [r7, #8]
 8005de2:	7c9b      	ldrb	r3, [r3, #18]
 8005de4:	2b00      	cmp	r3, #0
 8005de6:	d003      	beq.n	8005df0 <USB_HC_StartXfer+0x3c>
 8005de8:	68bb      	ldr	r3, [r7, #8]
 8005dea:	7c9b      	ldrb	r3, [r3, #18]
 8005dec:	2b02      	cmp	r3, #2
 8005dee:	d124      	bne.n	8005e3a <USB_HC_StartXfer+0x86>
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	799b      	ldrb	r3, [r3, #6]
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d120      	bne.n	8005e3a <USB_HC_StartXfer+0x86>
      {

        USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8005df8:	69fb      	ldr	r3, [r7, #28]
 8005dfa:	015a      	lsls	r2, r3, #5
 8005dfc:	6a3b      	ldr	r3, [r7, #32]
 8005dfe:	4413      	add	r3, r2
 8005e00:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	69fa      	ldr	r2, [r7, #28]
 8005e08:	0151      	lsls	r1, r2, #5
 8005e0a:	6a3a      	ldr	r2, [r7, #32]
 8005e0c:	440a      	add	r2, r1
 8005e0e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005e12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e16:	60d3      	str	r3, [r2, #12]
 8005e18:	e00f      	b.n	8005e3a <USB_HC_StartXfer+0x86>
                                                 USB_OTG_HCINTMSK_NAKM);
      }
    }
    else
    {
      if ((hc->speed == USBH_HS_SPEED) && (hc->do_ping == 1U))
 8005e1a:	68bb      	ldr	r3, [r7, #8]
 8005e1c:	791b      	ldrb	r3, [r3, #4]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d10b      	bne.n	8005e3a <USB_HC_StartXfer+0x86>
 8005e22:	68bb      	ldr	r3, [r7, #8]
 8005e24:	795b      	ldrb	r3, [r3, #5]
 8005e26:	2b01      	cmp	r3, #1
 8005e28:	d107      	bne.n	8005e3a <USB_HC_StartXfer+0x86>
      {
        (void)USB_DoPing(USBx, hc->ch_num);
 8005e2a:	68bb      	ldr	r3, [r7, #8]
 8005e2c:	785b      	ldrb	r3, [r3, #1]
 8005e2e:	4619      	mov	r1, r3
 8005e30:	68f8      	ldr	r0, [r7, #12]
 8005e32:	f000 fb6b 	bl	800650c <USB_DoPing>
        return HAL_OK;
 8005e36:	2300      	movs	r3, #0
 8005e38:	e232      	b.n	80062a0 <USB_HC_StartXfer+0x4ec>
      }
    }
  }
#endif /* defined (USB_OTG_HS) */

  if (hc->do_ssplit == 1U)
 8005e3a:	68bb      	ldr	r3, [r7, #8]
 8005e3c:	799b      	ldrb	r3, [r3, #6]
 8005e3e:	2b01      	cmp	r3, #1
 8005e40:	d158      	bne.n	8005ef4 <USB_HC_StartXfer+0x140>
  {
    /* Set number of packet to 1 for Split transaction */
    num_packets = 1U;
 8005e42:	2301      	movs	r3, #1
 8005e44:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (hc->ep_is_in != 0U)
 8005e46:	68bb      	ldr	r3, [r7, #8]
 8005e48:	78db      	ldrb	r3, [r3, #3]
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d007      	beq.n	8005e5e <USB_HC_StartXfer+0xaa>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005e4e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005e50:	68ba      	ldr	r2, [r7, #8]
 8005e52:	8a92      	ldrh	r2, [r2, #20]
 8005e54:	fb03 f202 	mul.w	r2, r3, r2
 8005e58:	68bb      	ldr	r3, [r7, #8]
 8005e5a:	61da      	str	r2, [r3, #28]
 8005e5c:	e07c      	b.n	8005f58 <USB_HC_StartXfer+0x1a4>
    }
    else
    {
      if (hc->ep_type == EP_TYPE_ISOC)
 8005e5e:	68bb      	ldr	r3, [r7, #8]
 8005e60:	7c9b      	ldrb	r3, [r3, #18]
 8005e62:	2b01      	cmp	r3, #1
 8005e64:	d130      	bne.n	8005ec8 <USB_HC_StartXfer+0x114>
      {
        if (hc->xfer_len > ISO_SPLT_MPS)
 8005e66:	68bb      	ldr	r3, [r7, #8]
 8005e68:	6a1b      	ldr	r3, [r3, #32]
 8005e6a:	2bbc      	cmp	r3, #188	; 0xbc
 8005e6c:	d918      	bls.n	8005ea0 <USB_HC_StartXfer+0xec>
        {
          /* Isochrone Max Packet Size for Split mode */
          hc->XferSize = hc->max_packet;
 8005e6e:	68bb      	ldr	r3, [r7, #8]
 8005e70:	8a9b      	ldrh	r3, [r3, #20]
 8005e72:	461a      	mov	r2, r3
 8005e74:	68bb      	ldr	r3, [r7, #8]
 8005e76:	61da      	str	r2, [r3, #28]
          hc->xfer_len = hc->XferSize;
 8005e78:	68bb      	ldr	r3, [r7, #8]
 8005e7a:	69da      	ldr	r2, [r3, #28]
 8005e7c:	68bb      	ldr	r3, [r7, #8]
 8005e7e:	621a      	str	r2, [r3, #32]

          if ((hc->iso_splt_xactPos == HCSPLT_BEGIN) || (hc->iso_splt_xactPos == HCSPLT_MIDDLE))
 8005e80:	68bb      	ldr	r3, [r7, #8]
 8005e82:	68db      	ldr	r3, [r3, #12]
 8005e84:	2b01      	cmp	r3, #1
 8005e86:	d003      	beq.n	8005e90 <USB_HC_StartXfer+0xdc>
 8005e88:	68bb      	ldr	r3, [r7, #8]
 8005e8a:	68db      	ldr	r3, [r3, #12]
 8005e8c:	2b02      	cmp	r3, #2
 8005e8e:	d103      	bne.n	8005e98 <USB_HC_StartXfer+0xe4>
          {
            hc->iso_splt_xactPos = HCSPLT_MIDDLE;
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	2202      	movs	r2, #2
 8005e94:	60da      	str	r2, [r3, #12]
 8005e96:	e05f      	b.n	8005f58 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_BEGIN;
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	2201      	movs	r2, #1
 8005e9c:	60da      	str	r2, [r3, #12]
 8005e9e:	e05b      	b.n	8005f58 <USB_HC_StartXfer+0x1a4>
          }
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8005ea0:	68bb      	ldr	r3, [r7, #8]
 8005ea2:	6a1a      	ldr	r2, [r3, #32]
 8005ea4:	68bb      	ldr	r3, [r7, #8]
 8005ea6:	61da      	str	r2, [r3, #28]

          if ((hc->iso_splt_xactPos != HCSPLT_BEGIN) && (hc->iso_splt_xactPos != HCSPLT_MIDDLE))
 8005ea8:	68bb      	ldr	r3, [r7, #8]
 8005eaa:	68db      	ldr	r3, [r3, #12]
 8005eac:	2b01      	cmp	r3, #1
 8005eae:	d007      	beq.n	8005ec0 <USB_HC_StartXfer+0x10c>
 8005eb0:	68bb      	ldr	r3, [r7, #8]
 8005eb2:	68db      	ldr	r3, [r3, #12]
 8005eb4:	2b02      	cmp	r3, #2
 8005eb6:	d003      	beq.n	8005ec0 <USB_HC_StartXfer+0x10c>
          {
            hc->iso_splt_xactPos = HCSPLT_FULL;
 8005eb8:	68bb      	ldr	r3, [r7, #8]
 8005eba:	2204      	movs	r2, #4
 8005ebc:	60da      	str	r2, [r3, #12]
 8005ebe:	e04b      	b.n	8005f58 <USB_HC_StartXfer+0x1a4>
          }
          else
          {
            hc->iso_splt_xactPos = HCSPLT_END;
 8005ec0:	68bb      	ldr	r3, [r7, #8]
 8005ec2:	2203      	movs	r2, #3
 8005ec4:	60da      	str	r2, [r3, #12]
 8005ec6:	e047      	b.n	8005f58 <USB_HC_StartXfer+0x1a4>
          }
        }
      }
      else
      {
        if ((dma == 1U) && (hc->xfer_len > hc->max_packet))
 8005ec8:	79fb      	ldrb	r3, [r7, #7]
 8005eca:	2b01      	cmp	r3, #1
 8005ecc:	d10d      	bne.n	8005eea <USB_HC_StartXfer+0x136>
 8005ece:	68bb      	ldr	r3, [r7, #8]
 8005ed0:	6a1b      	ldr	r3, [r3, #32]
 8005ed2:	68ba      	ldr	r2, [r7, #8]
 8005ed4:	8a92      	ldrh	r2, [r2, #20]
 8005ed6:	4293      	cmp	r3, r2
 8005ed8:	d907      	bls.n	8005eea <USB_HC_StartXfer+0x136>
        {
          hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005eda:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005edc:	68ba      	ldr	r2, [r7, #8]
 8005ede:	8a92      	ldrh	r2, [r2, #20]
 8005ee0:	fb03 f202 	mul.w	r2, r3, r2
 8005ee4:	68bb      	ldr	r3, [r7, #8]
 8005ee6:	61da      	str	r2, [r3, #28]
 8005ee8:	e036      	b.n	8005f58 <USB_HC_StartXfer+0x1a4>
        }
        else
        {
          hc->XferSize = hc->xfer_len;
 8005eea:	68bb      	ldr	r3, [r7, #8]
 8005eec:	6a1a      	ldr	r2, [r3, #32]
 8005eee:	68bb      	ldr	r3, [r7, #8]
 8005ef0:	61da      	str	r2, [r3, #28]
 8005ef2:	e031      	b.n	8005f58 <USB_HC_StartXfer+0x1a4>
    }
  }
  else
  {
    /* Compute the expected number of packets associated to the transfer */
    if (hc->xfer_len > 0U)
 8005ef4:	68bb      	ldr	r3, [r7, #8]
 8005ef6:	6a1b      	ldr	r3, [r3, #32]
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d018      	beq.n	8005f2e <USB_HC_StartXfer+0x17a>
    {
      num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8005efc:	68bb      	ldr	r3, [r7, #8]
 8005efe:	6a1b      	ldr	r3, [r3, #32]
 8005f00:	68ba      	ldr	r2, [r7, #8]
 8005f02:	8a92      	ldrh	r2, [r2, #20]
 8005f04:	4413      	add	r3, r2
 8005f06:	3b01      	subs	r3, #1
 8005f08:	68ba      	ldr	r2, [r7, #8]
 8005f0a:	8a92      	ldrh	r2, [r2, #20]
 8005f0c:	fbb3 f3f2 	udiv	r3, r3, r2
 8005f10:	84fb      	strh	r3, [r7, #38]	; 0x26

      if (num_packets > max_hc_pkt_count)
 8005f12:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8005f14:	8b7b      	ldrh	r3, [r7, #26]
 8005f16:	429a      	cmp	r2, r3
 8005f18:	d90b      	bls.n	8005f32 <USB_HC_StartXfer+0x17e>
      {
        num_packets = max_hc_pkt_count;
 8005f1a:	8b7b      	ldrh	r3, [r7, #26]
 8005f1c:	84fb      	strh	r3, [r7, #38]	; 0x26
        hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005f1e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005f20:	68ba      	ldr	r2, [r7, #8]
 8005f22:	8a92      	ldrh	r2, [r2, #20]
 8005f24:	fb03 f202 	mul.w	r2, r3, r2
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	61da      	str	r2, [r3, #28]
 8005f2c:	e001      	b.n	8005f32 <USB_HC_StartXfer+0x17e>
      }
    }
    else
    {
      num_packets = 1U;
 8005f2e:	2301      	movs	r3, #1
 8005f30:	84fb      	strh	r3, [r7, #38]	; 0x26

    /*
    * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
    * max_packet size.
    */
    if (hc->ep_is_in != 0U)
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	78db      	ldrb	r3, [r3, #3]
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d00a      	beq.n	8005f50 <USB_HC_StartXfer+0x19c>
    {
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8005f3a:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005f3c:	68ba      	ldr	r2, [r7, #8]
 8005f3e:	8a92      	ldrh	r2, [r2, #20]
 8005f40:	fb03 f202 	mul.w	r2, r3, r2
 8005f44:	68bb      	ldr	r3, [r7, #8]
 8005f46:	61da      	str	r2, [r3, #28]
 8005f48:	e006      	b.n	8005f58 <USB_HC_StartXfer+0x1a4>
 8005f4a:	bf00      	nop
 8005f4c:	40040000 	.word	0x40040000
    }
    else
    {
      hc->XferSize = hc->xfer_len;
 8005f50:	68bb      	ldr	r3, [r7, #8]
 8005f52:	6a1a      	ldr	r2, [r3, #32]
 8005f54:	68bb      	ldr	r3, [r7, #8]
 8005f56:	61da      	str	r2, [r3, #28]
    }
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005f58:	68bb      	ldr	r3, [r7, #8]
 8005f5a:	69db      	ldr	r3, [r3, #28]
 8005f5c:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005f60:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8005f62:	04d9      	lsls	r1, r3, #19
 8005f64:	4ba3      	ldr	r3, [pc, #652]	; (80061f4 <USB_HC_StartXfer+0x440>)
 8005f66:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005f68:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8005f6a:	68bb      	ldr	r3, [r7, #8]
 8005f6c:	7d9b      	ldrb	r3, [r3, #22]
 8005f6e:	075b      	lsls	r3, r3, #29
 8005f70:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005f74:	69f9      	ldr	r1, [r7, #28]
 8005f76:	0148      	lsls	r0, r1, #5
 8005f78:	6a39      	ldr	r1, [r7, #32]
 8005f7a:	4401      	add	r1, r0
 8005f7c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005f80:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8005f82:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8005f84:	79fb      	ldrb	r3, [r7, #7]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d009      	beq.n	8005f9e <USB_HC_StartXfer+0x1ea>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8005f8a:	68bb      	ldr	r3, [r7, #8]
 8005f8c:	6999      	ldr	r1, [r3, #24]
 8005f8e:	69fb      	ldr	r3, [r7, #28]
 8005f90:	015a      	lsls	r2, r3, #5
 8005f92:	6a3b      	ldr	r3, [r7, #32]
 8005f94:	4413      	add	r3, r2
 8005f96:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005f9a:	460a      	mov	r2, r1
 8005f9c:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8005f9e:	6a3b      	ldr	r3, [r7, #32]
 8005fa0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005fa4:	689b      	ldr	r3, [r3, #8]
 8005fa6:	f003 0301 	and.w	r3, r3, #1
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	bf0c      	ite	eq
 8005fae:	2301      	moveq	r3, #1
 8005fb0:	2300      	movne	r3, #0
 8005fb2:	b2db      	uxtb	r3, r3
 8005fb4:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8005fb6:	69fb      	ldr	r3, [r7, #28]
 8005fb8:	015a      	lsls	r2, r3, #5
 8005fba:	6a3b      	ldr	r3, [r7, #32]
 8005fbc:	4413      	add	r3, r2
 8005fbe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	69fa      	ldr	r2, [r7, #28]
 8005fc6:	0151      	lsls	r1, r2, #5
 8005fc8:	6a3a      	ldr	r2, [r7, #32]
 8005fca:	440a      	add	r2, r1
 8005fcc:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005fd0:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005fd4:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8005fd6:	69fb      	ldr	r3, [r7, #28]
 8005fd8:	015a      	lsls	r2, r3, #5
 8005fda:	6a3b      	ldr	r3, [r7, #32]
 8005fdc:	4413      	add	r3, r2
 8005fde:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	7e7b      	ldrb	r3, [r7, #25]
 8005fe6:	075b      	lsls	r3, r3, #29
 8005fe8:	69f9      	ldr	r1, [r7, #28]
 8005fea:	0148      	lsls	r0, r1, #5
 8005fec:	6a39      	ldr	r1, [r7, #32]
 8005fee:	4401      	add	r1, r0
 8005ff0:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	600b      	str	r3, [r1, #0]

  if (hc->do_ssplit == 1U)
 8005ff8:	68bb      	ldr	r3, [r7, #8]
 8005ffa:	799b      	ldrb	r3, [r3, #6]
 8005ffc:	2b01      	cmp	r3, #1
 8005ffe:	f040 80c3 	bne.w	8006188 <USB_HC_StartXfer+0x3d4>
  {
    /* Set Hub start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 8006002:	68bb      	ldr	r3, [r7, #8]
 8006004:	7c5b      	ldrb	r3, [r3, #17]
 8006006:	01db      	lsls	r3, r3, #7
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 8006008:	68ba      	ldr	r2, [r7, #8]
 800600a:	7c12      	ldrb	r2, [r2, #16]
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800600c:	4313      	orrs	r3, r2
 800600e:	69fa      	ldr	r2, [r7, #28]
 8006010:	0151      	lsls	r1, r2, #5
 8006012:	6a3a      	ldr	r2, [r7, #32]
 8006014:	440a      	add	r2, r1
 8006016:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
                                        (uint32_t)hc->hub_port_nbr | USB_OTG_HCSPLT_SPLITEN;
 800601a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    USBx_HC((uint32_t)ch_num)->HCSPLT = ((uint32_t)hc->hub_addr << USB_OTG_HCSPLT_HUBADDR_Pos) |
 800601e:	6053      	str	r3, [r2, #4]

    /* unmask ack & nyet for IN/OUT transactions */
    USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_ACKM |
 8006020:	69fb      	ldr	r3, [r7, #28]
 8006022:	015a      	lsls	r2, r3, #5
 8006024:	6a3b      	ldr	r3, [r7, #32]
 8006026:	4413      	add	r3, r2
 8006028:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800602c:	68db      	ldr	r3, [r3, #12]
 800602e:	69fa      	ldr	r2, [r7, #28]
 8006030:	0151      	lsls	r1, r2, #5
 8006032:	6a3a      	ldr	r2, [r7, #32]
 8006034:	440a      	add	r2, r1
 8006036:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800603a:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 800603e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_NYET);

    if ((hc->do_csplit == 1U) && (hc->ep_is_in == 0U))
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	79db      	ldrb	r3, [r3, #7]
 8006044:	2b01      	cmp	r3, #1
 8006046:	d123      	bne.n	8006090 <USB_HC_StartXfer+0x2dc>
 8006048:	68bb      	ldr	r3, [r7, #8]
 800604a:	78db      	ldrb	r3, [r3, #3]
 800604c:	2b00      	cmp	r3, #0
 800604e:	d11f      	bne.n	8006090 <USB_HC_StartXfer+0x2dc>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 8006050:	69fb      	ldr	r3, [r7, #28]
 8006052:	015a      	lsls	r2, r3, #5
 8006054:	6a3b      	ldr	r3, [r7, #32]
 8006056:	4413      	add	r3, r2
 8006058:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800605c:	685b      	ldr	r3, [r3, #4]
 800605e:	69fa      	ldr	r2, [r7, #28]
 8006060:	0151      	lsls	r1, r2, #5
 8006062:	6a3a      	ldr	r2, [r7, #32]
 8006064:	440a      	add	r2, r1
 8006066:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800606a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800606e:	6053      	str	r3, [r2, #4]
      USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET;
 8006070:	69fb      	ldr	r3, [r7, #28]
 8006072:	015a      	lsls	r2, r3, #5
 8006074:	6a3b      	ldr	r3, [r7, #32]
 8006076:	4413      	add	r3, r2
 8006078:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800607c:	68db      	ldr	r3, [r3, #12]
 800607e:	69fa      	ldr	r2, [r7, #28]
 8006080:	0151      	lsls	r1, r2, #5
 8006082:	6a3a      	ldr	r2, [r7, #32]
 8006084:	440a      	add	r2, r1
 8006086:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800608a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800608e:	60d3      	str	r3, [r2, #12]
    }

    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 8006090:	68bb      	ldr	r3, [r7, #8]
 8006092:	7c9b      	ldrb	r3, [r3, #18]
 8006094:	2b01      	cmp	r3, #1
 8006096:	d003      	beq.n	80060a0 <USB_HC_StartXfer+0x2ec>
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	7c9b      	ldrb	r3, [r3, #18]
 800609c:	2b03      	cmp	r3, #3
 800609e:	d117      	bne.n	80060d0 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	79db      	ldrb	r3, [r3, #7]
    if (((hc->ep_type == EP_TYPE_ISOC) || (hc->ep_type == EP_TYPE_INTR)) &&
 80060a4:	2b01      	cmp	r3, #1
 80060a6:	d113      	bne.n	80060d0 <USB_HC_StartXfer+0x31c>
        (hc->do_csplit == 1U) && (hc->ep_is_in == 1U))
 80060a8:	68bb      	ldr	r3, [r7, #8]
 80060aa:	78db      	ldrb	r3, [r3, #3]
 80060ac:	2b01      	cmp	r3, #1
 80060ae:	d10f      	bne.n	80060d0 <USB_HC_StartXfer+0x31c>
    {
      USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_COMPLSPLT;
 80060b0:	69fb      	ldr	r3, [r7, #28]
 80060b2:	015a      	lsls	r2, r3, #5
 80060b4:	6a3b      	ldr	r3, [r7, #32]
 80060b6:	4413      	add	r3, r2
 80060b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80060bc:	685b      	ldr	r3, [r3, #4]
 80060be:	69fa      	ldr	r2, [r7, #28]
 80060c0:	0151      	lsls	r1, r2, #5
 80060c2:	6a3a      	ldr	r2, [r7, #32]
 80060c4:	440a      	add	r2, r1
 80060c6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80060ca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80060ce:	6053      	str	r3, [r2, #4]
    }

    /* Position management for iso out transaction on split mode */
    if ((hc->ep_type == EP_TYPE_ISOC) && (hc->ep_is_in == 0U))
 80060d0:	68bb      	ldr	r3, [r7, #8]
 80060d2:	7c9b      	ldrb	r3, [r3, #18]
 80060d4:	2b01      	cmp	r3, #1
 80060d6:	d162      	bne.n	800619e <USB_HC_StartXfer+0x3ea>
 80060d8:	68bb      	ldr	r3, [r7, #8]
 80060da:	78db      	ldrb	r3, [r3, #3]
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d15e      	bne.n	800619e <USB_HC_StartXfer+0x3ea>
    {
      /* Set data payload position */
      switch (hc->iso_splt_xactPos)
 80060e0:	68bb      	ldr	r3, [r7, #8]
 80060e2:	68db      	ldr	r3, [r3, #12]
 80060e4:	3b01      	subs	r3, #1
 80060e6:	2b03      	cmp	r3, #3
 80060e8:	d858      	bhi.n	800619c <USB_HC_StartXfer+0x3e8>
 80060ea:	a201      	add	r2, pc, #4	; (adr r2, 80060f0 <USB_HC_StartXfer+0x33c>)
 80060ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060f0:	08006101 	.word	0x08006101
 80060f4:	08006123 	.word	0x08006123
 80060f8:	08006145 	.word	0x08006145
 80060fc:	08006167 	.word	0x08006167
      {
        case HCSPLT_BEGIN:
          /* First data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_1;
 8006100:	69fb      	ldr	r3, [r7, #28]
 8006102:	015a      	lsls	r2, r3, #5
 8006104:	6a3b      	ldr	r3, [r7, #32]
 8006106:	4413      	add	r3, r2
 8006108:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800610c:	685b      	ldr	r3, [r3, #4]
 800610e:	69fa      	ldr	r2, [r7, #28]
 8006110:	0151      	lsls	r1, r2, #5
 8006112:	6a3a      	ldr	r2, [r7, #32]
 8006114:	440a      	add	r2, r1
 8006116:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800611a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800611e:	6053      	str	r3, [r2, #4]
          break;
 8006120:	e03d      	b.n	800619e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_MIDDLE:
          /* Middle data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_Pos;
 8006122:	69fb      	ldr	r3, [r7, #28]
 8006124:	015a      	lsls	r2, r3, #5
 8006126:	6a3b      	ldr	r3, [r7, #32]
 8006128:	4413      	add	r3, r2
 800612a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800612e:	685b      	ldr	r3, [r3, #4]
 8006130:	69fa      	ldr	r2, [r7, #28]
 8006132:	0151      	lsls	r1, r2, #5
 8006134:	6a3a      	ldr	r2, [r7, #32]
 8006136:	440a      	add	r2, r1
 8006138:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800613c:	f043 030e 	orr.w	r3, r3, #14
 8006140:	6053      	str	r3, [r2, #4]
          break;
 8006142:	e02c      	b.n	800619e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_END:
          /* End data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS_0;
 8006144:	69fb      	ldr	r3, [r7, #28]
 8006146:	015a      	lsls	r2, r3, #5
 8006148:	6a3b      	ldr	r3, [r7, #32]
 800614a:	4413      	add	r3, r2
 800614c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006150:	685b      	ldr	r3, [r3, #4]
 8006152:	69fa      	ldr	r2, [r7, #28]
 8006154:	0151      	lsls	r1, r2, #5
 8006156:	6a3a      	ldr	r2, [r7, #32]
 8006158:	440a      	add	r2, r1
 800615a:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800615e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006162:	6053      	str	r3, [r2, #4]
          break;
 8006164:	e01b      	b.n	800619e <USB_HC_StartXfer+0x3ea>

        case HCSPLT_FULL:
          /* Entire data payload for OUT Transaction */
          USBx_HC((uint32_t)ch_num)->HCSPLT |= USB_OTG_HCSPLT_XACTPOS;
 8006166:	69fb      	ldr	r3, [r7, #28]
 8006168:	015a      	lsls	r2, r3, #5
 800616a:	6a3b      	ldr	r3, [r7, #32]
 800616c:	4413      	add	r3, r2
 800616e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006172:	685b      	ldr	r3, [r3, #4]
 8006174:	69fa      	ldr	r2, [r7, #28]
 8006176:	0151      	lsls	r1, r2, #5
 8006178:	6a3a      	ldr	r2, [r7, #32]
 800617a:	440a      	add	r2, r1
 800617c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006180:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006184:	6053      	str	r3, [r2, #4]
          break;
 8006186:	e00a      	b.n	800619e <USB_HC_StartXfer+0x3ea>
    }
  }
  else
  {
    /* Clear Hub Start Split transaction */
    USBx_HC((uint32_t)ch_num)->HCSPLT = 0U;
 8006188:	69fb      	ldr	r3, [r7, #28]
 800618a:	015a      	lsls	r2, r3, #5
 800618c:	6a3b      	ldr	r3, [r7, #32]
 800618e:	4413      	add	r3, r2
 8006190:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006194:	461a      	mov	r2, r3
 8006196:	2300      	movs	r3, #0
 8006198:	6053      	str	r3, [r2, #4]
 800619a:	e000      	b.n	800619e <USB_HC_StartXfer+0x3ea>
          break;
 800619c:	bf00      	nop
  }

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 800619e:	69fb      	ldr	r3, [r7, #28]
 80061a0:	015a      	lsls	r2, r3, #5
 80061a2:	6a3b      	ldr	r3, [r7, #32]
 80061a4:	4413      	add	r3, r2
 80061a6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80061b4:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 80061b6:	68bb      	ldr	r3, [r7, #8]
 80061b8:	78db      	ldrb	r3, [r3, #3]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d004      	beq.n	80061c8 <USB_HC_StartXfer+0x414>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 80061be:	693b      	ldr	r3, [r7, #16]
 80061c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061c4:	613b      	str	r3, [r7, #16]
 80061c6:	e003      	b.n	80061d0 <USB_HC_StartXfer+0x41c>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 80061c8:	693b      	ldr	r3, [r7, #16]
 80061ca:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80061ce:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80061d0:	693b      	ldr	r3, [r7, #16]
 80061d2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80061d6:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 80061d8:	69fb      	ldr	r3, [r7, #28]
 80061da:	015a      	lsls	r2, r3, #5
 80061dc:	6a3b      	ldr	r3, [r7, #32]
 80061de:	4413      	add	r3, r2
 80061e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80061e4:	461a      	mov	r2, r3
 80061e6:	693b      	ldr	r3, [r7, #16]
 80061e8:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 80061ea:	79fb      	ldrb	r3, [r7, #7]
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d003      	beq.n	80061f8 <USB_HC_StartXfer+0x444>
  {
    return HAL_OK;
 80061f0:	2300      	movs	r3, #0
 80061f2:	e055      	b.n	80062a0 <USB_HC_StartXfer+0x4ec>
 80061f4:	1ff80000 	.word	0x1ff80000
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U) && (hc->do_csplit == 0U))
 80061f8:	68bb      	ldr	r3, [r7, #8]
 80061fa:	78db      	ldrb	r3, [r3, #3]
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d14e      	bne.n	800629e <USB_HC_StartXfer+0x4ea>
 8006200:	68bb      	ldr	r3, [r7, #8]
 8006202:	6a1b      	ldr	r3, [r3, #32]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d04a      	beq.n	800629e <USB_HC_StartXfer+0x4ea>
 8006208:	68bb      	ldr	r3, [r7, #8]
 800620a:	79db      	ldrb	r3, [r3, #7]
 800620c:	2b00      	cmp	r3, #0
 800620e:	d146      	bne.n	800629e <USB_HC_StartXfer+0x4ea>
  {
    switch (hc->ep_type)
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	7c9b      	ldrb	r3, [r3, #18]
 8006214:	2b03      	cmp	r3, #3
 8006216:	d831      	bhi.n	800627c <USB_HC_StartXfer+0x4c8>
 8006218:	a201      	add	r2, pc, #4	; (adr r2, 8006220 <USB_HC_StartXfer+0x46c>)
 800621a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800621e:	bf00      	nop
 8006220:	08006231 	.word	0x08006231
 8006224:	08006255 	.word	0x08006255
 8006228:	08006231 	.word	0x08006231
 800622c:	08006255 	.word	0x08006255
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006230:	68bb      	ldr	r3, [r7, #8]
 8006232:	6a1b      	ldr	r3, [r3, #32]
 8006234:	3303      	adds	r3, #3
 8006236:	089b      	lsrs	r3, r3, #2
 8006238:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 800623a:	8afa      	ldrh	r2, [r7, #22]
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006240:	b29b      	uxth	r3, r3
 8006242:	429a      	cmp	r2, r3
 8006244:	d91c      	bls.n	8006280 <USB_HC_StartXfer+0x4cc>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	699b      	ldr	r3, [r3, #24]
 800624a:	f043 0220 	orr.w	r2, r3, #32
 800624e:	68fb      	ldr	r3, [r7, #12]
 8006250:	619a      	str	r2, [r3, #24]
        }
        break;
 8006252:	e015      	b.n	8006280 <USB_HC_StartXfer+0x4cc>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	6a1b      	ldr	r3, [r3, #32]
 8006258:	3303      	adds	r3, #3
 800625a:	089b      	lsrs	r3, r3, #2
 800625c:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 800625e:	8afa      	ldrh	r2, [r7, #22]
 8006260:	6a3b      	ldr	r3, [r7, #32]
 8006262:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006266:	691b      	ldr	r3, [r3, #16]
 8006268:	b29b      	uxth	r3, r3
 800626a:	429a      	cmp	r2, r3
 800626c:	d90a      	bls.n	8006284 <USB_HC_StartXfer+0x4d0>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	699b      	ldr	r3, [r3, #24]
 8006272:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	619a      	str	r2, [r3, #24]
        }
        break;
 800627a:	e003      	b.n	8006284 <USB_HC_StartXfer+0x4d0>

      default:
        break;
 800627c:	bf00      	nop
 800627e:	e002      	b.n	8006286 <USB_HC_StartXfer+0x4d2>
        break;
 8006280:	bf00      	nop
 8006282:	e000      	b.n	8006286 <USB_HC_StartXfer+0x4d2>
        break;
 8006284:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8006286:	68bb      	ldr	r3, [r7, #8]
 8006288:	6999      	ldr	r1, [r3, #24]
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	785a      	ldrb	r2, [r3, #1]
 800628e:	68bb      	ldr	r3, [r7, #8]
 8006290:	6a1b      	ldr	r3, [r3, #32]
 8006292:	b29b      	uxth	r3, r3
 8006294:	2000      	movs	r0, #0
 8006296:	9000      	str	r0, [sp, #0]
 8006298:	68f8      	ldr	r0, [r7, #12]
 800629a:	f7ff f9ca 	bl	8005632 <USB_WritePacket>
  }

  return HAL_OK;
 800629e:	2300      	movs	r3, #0
}
 80062a0:	4618      	mov	r0, r3
 80062a2:	3728      	adds	r7, #40	; 0x28
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}

080062a8 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 80062a8:	b480      	push	{r7}
 80062aa:	b085      	sub	sp, #20
 80062ac:	af00      	add	r7, sp, #0
 80062ae:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 80062b4:	68fb      	ldr	r3, [r7, #12]
 80062b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80062ba:	695b      	ldr	r3, [r3, #20]
 80062bc:	b29b      	uxth	r3, r3
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3714      	adds	r7, #20
 80062c2:	46bd      	mov	sp, r7
 80062c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c8:	4770      	bx	lr

080062ca <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(const USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 80062ca:	b480      	push	{r7}
 80062cc:	b089      	sub	sp, #36	; 0x24
 80062ce:	af00      	add	r7, sp, #0
 80062d0:	6078      	str	r0, [r7, #4]
 80062d2:	460b      	mov	r3, r1
 80062d4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 80062da:	78fb      	ldrb	r3, [r7, #3]
 80062dc:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 80062de:	2300      	movs	r3, #0
 80062e0:	60bb      	str	r3, [r7, #8]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 80062e2:	69bb      	ldr	r3, [r7, #24]
 80062e4:	015a      	lsls	r2, r3, #5
 80062e6:	69fb      	ldr	r3, [r7, #28]
 80062e8:	4413      	add	r3, r2
 80062ea:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	0c9b      	lsrs	r3, r3, #18
 80062f2:	f003 0303 	and.w	r3, r3, #3
 80062f6:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 80062f8:	69bb      	ldr	r3, [r7, #24]
 80062fa:	015a      	lsls	r2, r3, #5
 80062fc:	69fb      	ldr	r3, [r7, #28]
 80062fe:	4413      	add	r3, r2
 8006300:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	0fdb      	lsrs	r3, r3, #31
 8006308:	f003 0301 	and.w	r3, r3, #1
 800630c:	613b      	str	r3, [r7, #16]
  uint32_t SplitEna = (USBx_HC(hcnum)->HCSPLT & USB_OTG_HCSPLT_SPLITEN) >> 31;
 800630e:	69bb      	ldr	r3, [r7, #24]
 8006310:	015a      	lsls	r2, r3, #5
 8006312:	69fb      	ldr	r3, [r7, #28]
 8006314:	4413      	add	r3, r2
 8006316:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	0fdb      	lsrs	r3, r3, #31
 800631e:	f003 0301 	and.w	r3, r3, #1
 8006322:	60fb      	str	r3, [r7, #12]

  /* In buffer DMA, Channel disable must not be programmed for non-split periodic channels.
     At the end of the next uframe/frame (in the worst case), the core generates a channel halted
     and disables the channel automatically. */

  if ((((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) && (SplitEna == 0U)) &&
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	689b      	ldr	r3, [r3, #8]
 8006328:	f003 0320 	and.w	r3, r3, #32
 800632c:	2b20      	cmp	r3, #32
 800632e:	d10d      	bne.n	800634c <USB_HC_Halt+0x82>
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2b00      	cmp	r3, #0
 8006334:	d10a      	bne.n	800634c <USB_HC_Halt+0x82>
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	2b00      	cmp	r3, #0
 800633a:	d005      	beq.n	8006348 <USB_HC_Halt+0x7e>
      ((ChannelEna == 0U) || (((HcEpType == HCCHAR_ISOC) || (HcEpType == HCCHAR_INTR)))))
 800633c:	697b      	ldr	r3, [r7, #20]
 800633e:	2b01      	cmp	r3, #1
 8006340:	d002      	beq.n	8006348 <USB_HC_Halt+0x7e>
 8006342:	697b      	ldr	r3, [r7, #20]
 8006344:	2b03      	cmp	r3, #3
 8006346:	d101      	bne.n	800634c <USB_HC_Halt+0x82>
  {
    return HAL_OK;
 8006348:	2300      	movs	r3, #0
 800634a:	e0d8      	b.n	80064fe <USB_HC_Halt+0x234>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 800634c:	697b      	ldr	r3, [r7, #20]
 800634e:	2b00      	cmp	r3, #0
 8006350:	d002      	beq.n	8006358 <USB_HC_Halt+0x8e>
 8006352:	697b      	ldr	r3, [r7, #20]
 8006354:	2b02      	cmp	r3, #2
 8006356:	d173      	bne.n	8006440 <USB_HC_Halt+0x176>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006358:	69bb      	ldr	r3, [r7, #24]
 800635a:	015a      	lsls	r2, r3, #5
 800635c:	69fb      	ldr	r3, [r7, #28]
 800635e:	4413      	add	r3, r2
 8006360:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006364:	681b      	ldr	r3, [r3, #0]
 8006366:	69ba      	ldr	r2, [r7, #24]
 8006368:	0151      	lsls	r1, r2, #5
 800636a:	69fa      	ldr	r2, [r7, #28]
 800636c:	440a      	add	r2, r1
 800636e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006372:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006376:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	689b      	ldr	r3, [r3, #8]
 800637c:	f003 0320 	and.w	r3, r3, #32
 8006380:	2b00      	cmp	r3, #0
 8006382:	d14a      	bne.n	800641a <USB_HC_Halt+0x150>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006388:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800638c:	2b00      	cmp	r3, #0
 800638e:	d133      	bne.n	80063f8 <USB_HC_Halt+0x12e>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006390:	69bb      	ldr	r3, [r7, #24]
 8006392:	015a      	lsls	r2, r3, #5
 8006394:	69fb      	ldr	r3, [r7, #28]
 8006396:	4413      	add	r3, r2
 8006398:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	69ba      	ldr	r2, [r7, #24]
 80063a0:	0151      	lsls	r1, r2, #5
 80063a2:	69fa      	ldr	r2, [r7, #28]
 80063a4:	440a      	add	r2, r1
 80063a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80063aa:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80063ae:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80063b0:	69bb      	ldr	r3, [r7, #24]
 80063b2:	015a      	lsls	r2, r3, #5
 80063b4:	69fb      	ldr	r3, [r7, #28]
 80063b6:	4413      	add	r3, r2
 80063b8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	69ba      	ldr	r2, [r7, #24]
 80063c0:	0151      	lsls	r1, r2, #5
 80063c2:	69fa      	ldr	r2, [r7, #28]
 80063c4:	440a      	add	r2, r1
 80063c6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80063ca:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80063ce:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 80063d0:	68bb      	ldr	r3, [r7, #8]
 80063d2:	3301      	adds	r3, #1
 80063d4:	60bb      	str	r3, [r7, #8]

          if (count > 1000U)
 80063d6:	68bb      	ldr	r3, [r7, #8]
 80063d8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80063dc:	d82e      	bhi.n	800643c <USB_HC_Halt+0x172>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80063de:	69bb      	ldr	r3, [r7, #24]
 80063e0:	015a      	lsls	r2, r3, #5
 80063e2:	69fb      	ldr	r3, [r7, #28]
 80063e4:	4413      	add	r3, r2
 80063e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80063f0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80063f4:	d0ec      	beq.n	80063d0 <USB_HC_Halt+0x106>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 80063f6:	e081      	b.n	80064fc <USB_HC_Halt+0x232>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80063f8:	69bb      	ldr	r3, [r7, #24]
 80063fa:	015a      	lsls	r2, r3, #5
 80063fc:	69fb      	ldr	r3, [r7, #28]
 80063fe:	4413      	add	r3, r2
 8006400:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	69ba      	ldr	r2, [r7, #24]
 8006408:	0151      	lsls	r1, r2, #5
 800640a:	69fa      	ldr	r2, [r7, #28]
 800640c:	440a      	add	r2, r1
 800640e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006412:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006416:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8006418:	e070      	b.n	80064fc <USB_HC_Halt+0x232>
      }
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800641a:	69bb      	ldr	r3, [r7, #24]
 800641c:	015a      	lsls	r2, r3, #5
 800641e:	69fb      	ldr	r3, [r7, #28]
 8006420:	4413      	add	r3, r2
 8006422:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	69ba      	ldr	r2, [r7, #24]
 800642a:	0151      	lsls	r1, r2, #5
 800642c:	69fa      	ldr	r2, [r7, #28]
 800642e:	440a      	add	r2, r1
 8006430:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006434:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006438:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800643a:	e05f      	b.n	80064fc <USB_HC_Halt+0x232>
            break;
 800643c:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800643e:	e05d      	b.n	80064fc <USB_HC_Halt+0x232>
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8006440:	69bb      	ldr	r3, [r7, #24]
 8006442:	015a      	lsls	r2, r3, #5
 8006444:	69fb      	ldr	r3, [r7, #28]
 8006446:	4413      	add	r3, r2
 8006448:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	69ba      	ldr	r2, [r7, #24]
 8006450:	0151      	lsls	r1, r2, #5
 8006452:	69fa      	ldr	r2, [r7, #28]
 8006454:	440a      	add	r2, r1
 8006456:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800645a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800645e:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 8006460:	69fb      	ldr	r3, [r7, #28]
 8006462:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006466:	691b      	ldr	r3, [r3, #16]
 8006468:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 800646c:	2b00      	cmp	r3, #0
 800646e:	d133      	bne.n	80064d8 <USB_HC_Halt+0x20e>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8006470:	69bb      	ldr	r3, [r7, #24]
 8006472:	015a      	lsls	r2, r3, #5
 8006474:	69fb      	ldr	r3, [r7, #28]
 8006476:	4413      	add	r3, r2
 8006478:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	69ba      	ldr	r2, [r7, #24]
 8006480:	0151      	lsls	r1, r2, #5
 8006482:	69fa      	ldr	r2, [r7, #28]
 8006484:	440a      	add	r2, r1
 8006486:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800648a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800648e:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8006490:	69bb      	ldr	r3, [r7, #24]
 8006492:	015a      	lsls	r2, r3, #5
 8006494:	69fb      	ldr	r3, [r7, #28]
 8006496:	4413      	add	r3, r2
 8006498:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	69ba      	ldr	r2, [r7, #24]
 80064a0:	0151      	lsls	r1, r2, #5
 80064a2:	69fa      	ldr	r2, [r7, #28]
 80064a4:	440a      	add	r2, r1
 80064a6:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80064aa:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80064ae:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	3301      	adds	r3, #1
 80064b4:	60bb      	str	r3, [r7, #8]

        if (count > 1000U)
 80064b6:	68bb      	ldr	r3, [r7, #8]
 80064b8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80064bc:	d81d      	bhi.n	80064fa <USB_HC_Halt+0x230>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80064be:	69bb      	ldr	r3, [r7, #24]
 80064c0:	015a      	lsls	r2, r3, #5
 80064c2:	69fb      	ldr	r3, [r7, #28]
 80064c4:	4413      	add	r3, r2
 80064c6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80064d0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80064d4:	d0ec      	beq.n	80064b0 <USB_HC_Halt+0x1e6>
 80064d6:	e011      	b.n	80064fc <USB_HC_Halt+0x232>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80064d8:	69bb      	ldr	r3, [r7, #24]
 80064da:	015a      	lsls	r2, r3, #5
 80064dc:	69fb      	ldr	r3, [r7, #28]
 80064de:	4413      	add	r3, r2
 80064e0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	69ba      	ldr	r2, [r7, #24]
 80064e8:	0151      	lsls	r1, r2, #5
 80064ea:	69fa      	ldr	r2, [r7, #28]
 80064ec:	440a      	add	r2, r1
 80064ee:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80064f2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80064f6:	6013      	str	r3, [r2, #0]
 80064f8:	e000      	b.n	80064fc <USB_HC_Halt+0x232>
          break;
 80064fa:	bf00      	nop
    }
  }

  return HAL_OK;
 80064fc:	2300      	movs	r3, #0
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3724      	adds	r7, #36	; 0x24
 8006502:	46bd      	mov	sp, r7
 8006504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006508:	4770      	bx	lr
	...

0800650c <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(const USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 800650c:	b480      	push	{r7}
 800650e:	b087      	sub	sp, #28
 8006510:	af00      	add	r7, sp, #0
 8006512:	6078      	str	r0, [r7, #4]
 8006514:	460b      	mov	r3, r1
 8006516:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 800651c:	78fb      	ldrb	r3, [r7, #3]
 800651e:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8006520:	2301      	movs	r3, #1
 8006522:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	04da      	lsls	r2, r3, #19
 8006528:	4b15      	ldr	r3, [pc, #84]	; (8006580 <USB_DoPing+0x74>)
 800652a:	4013      	ands	r3, r2
 800652c:	693a      	ldr	r2, [r7, #16]
 800652e:	0151      	lsls	r1, r2, #5
 8006530:	697a      	ldr	r2, [r7, #20]
 8006532:	440a      	add	r2, r1
 8006534:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8006538:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800653c:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 800653e:	693b      	ldr	r3, [r7, #16]
 8006540:	015a      	lsls	r2, r3, #5
 8006542:	697b      	ldr	r3, [r7, #20]
 8006544:	4413      	add	r3, r2
 8006546:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800654e:	68bb      	ldr	r3, [r7, #8]
 8006550:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8006554:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8006556:	68bb      	ldr	r3, [r7, #8]
 8006558:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800655c:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 800655e:	693b      	ldr	r3, [r7, #16]
 8006560:	015a      	lsls	r2, r3, #5
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	4413      	add	r3, r2
 8006566:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800656a:	461a      	mov	r2, r3
 800656c:	68bb      	ldr	r3, [r7, #8]
 800656e:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8006570:	2300      	movs	r3, #0
}
 8006572:	4618      	mov	r0, r3
 8006574:	371c      	adds	r7, #28
 8006576:	46bd      	mov	sp, r7
 8006578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657c:	4770      	bx	lr
 800657e:	bf00      	nop
 8006580:	1ff80000 	.word	0x1ff80000

08006584 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 8006584:	b580      	push	{r7, lr}
 8006586:	b088      	sub	sp, #32
 8006588:	af00      	add	r7, sp, #0
 800658a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 800658c:	2300      	movs	r3, #0
 800658e:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 8006594:	2300      	movs	r3, #0
 8006596:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 8006598:	6878      	ldr	r0, [r7, #4]
 800659a:	f7fe ff8d 	bl	80054b8 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800659e:	2110      	movs	r1, #16
 80065a0:	6878      	ldr	r0, [r7, #4]
 80065a2:	f7fe ffe6 	bl	8005572 <USB_FlushTxFifo>
 80065a6:	4603      	mov	r3, r0
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d001      	beq.n	80065b0 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 80065ac:	2301      	movs	r3, #1
 80065ae:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80065b0:	6878      	ldr	r0, [r7, #4]
 80065b2:	f7ff f810 	bl	80055d6 <USB_FlushRxFifo>
 80065b6:	4603      	mov	r3, r0
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d001      	beq.n	80065c0 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 80065bc:	2301      	movs	r3, #1
 80065be:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 80065c0:	2300      	movs	r3, #0
 80065c2:	61bb      	str	r3, [r7, #24]
 80065c4:	e01f      	b.n	8006606 <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 80065c6:	69bb      	ldr	r3, [r7, #24]
 80065c8:	015a      	lsls	r2, r3, #5
 80065ca:	697b      	ldr	r3, [r7, #20]
 80065cc:	4413      	add	r3, r2
 80065ce:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065d2:	681b      	ldr	r3, [r3, #0]
 80065d4:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80065dc:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 80065de:	693b      	ldr	r3, [r7, #16]
 80065e0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80065e4:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 80065e6:	693b      	ldr	r3, [r7, #16]
 80065e8:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 80065ec:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 80065ee:	69bb      	ldr	r3, [r7, #24]
 80065f0:	015a      	lsls	r2, r3, #5
 80065f2:	697b      	ldr	r3, [r7, #20]
 80065f4:	4413      	add	r3, r2
 80065f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80065fa:	461a      	mov	r2, r3
 80065fc:	693b      	ldr	r3, [r7, #16]
 80065fe:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8006600:	69bb      	ldr	r3, [r7, #24]
 8006602:	3301      	adds	r3, #1
 8006604:	61bb      	str	r3, [r7, #24]
 8006606:	69bb      	ldr	r3, [r7, #24]
 8006608:	2b0f      	cmp	r3, #15
 800660a:	d9dc      	bls.n	80065c6 <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 800660c:	2300      	movs	r3, #0
 800660e:	61bb      	str	r3, [r7, #24]
 8006610:	e034      	b.n	800667c <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8006612:	69bb      	ldr	r3, [r7, #24]
 8006614:	015a      	lsls	r2, r3, #5
 8006616:	697b      	ldr	r3, [r7, #20]
 8006618:	4413      	add	r3, r2
 800661a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8006628:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800662a:	693b      	ldr	r3, [r7, #16]
 800662c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8006630:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8006632:	693b      	ldr	r3, [r7, #16]
 8006634:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006638:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800663a:	69bb      	ldr	r3, [r7, #24]
 800663c:	015a      	lsls	r2, r3, #5
 800663e:	697b      	ldr	r3, [r7, #20]
 8006640:	4413      	add	r3, r2
 8006642:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006646:	461a      	mov	r2, r3
 8006648:	693b      	ldr	r3, [r7, #16]
 800664a:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	3301      	adds	r3, #1
 8006650:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006658:	d80c      	bhi.n	8006674 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 800665a:	69bb      	ldr	r3, [r7, #24]
 800665c:	015a      	lsls	r2, r3, #5
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	4413      	add	r3, r2
 8006662:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800666c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8006670:	d0ec      	beq.n	800664c <USB_StopHost+0xc8>
 8006672:	e000      	b.n	8006676 <USB_StopHost+0xf2>
        break;
 8006674:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 8006676:	69bb      	ldr	r3, [r7, #24]
 8006678:	3301      	adds	r3, #1
 800667a:	61bb      	str	r3, [r7, #24]
 800667c:	69bb      	ldr	r3, [r7, #24]
 800667e:	2b0f      	cmp	r3, #15
 8006680:	d9c7      	bls.n	8006612 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = CLEAR_INTERRUPT_MASK;
 8006682:	697b      	ldr	r3, [r7, #20]
 8006684:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006688:	461a      	mov	r2, r3
 800668a:	f04f 33ff 	mov.w	r3, #4294967295
 800668e:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = CLEAR_INTERRUPT_MASK;
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	f04f 32ff 	mov.w	r2, #4294967295
 8006696:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 8006698:	6878      	ldr	r0, [r7, #4]
 800669a:	f7fe fefc 	bl	8005496 <USB_EnableGlobalInt>

  return ret;
 800669e:	7ffb      	ldrb	r3, [r7, #31]
}
 80066a0:	4618      	mov	r0, r3
 80066a2:	3720      	adds	r7, #32
 80066a4:	46bd      	mov	sp, r7
 80066a6:	bd80      	pop	{r7, pc}

080066a8 <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80066a8:	b590      	push	{r4, r7, lr}
 80066aa:	b089      	sub	sp, #36	; 0x24
 80066ac:	af04      	add	r7, sp, #16
 80066ae:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 80066b0:	2301      	movs	r3, #1
 80066b2:	2202      	movs	r2, #2
 80066b4:	2102      	movs	r1, #2
 80066b6:	6878      	ldr	r0, [r7, #4]
 80066b8:	f000 fc85 	bl	8006fc6 <USBH_FindInterface>
 80066bc:	4603      	mov	r3, r0
 80066be:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80066c0:	7bfb      	ldrb	r3, [r7, #15]
 80066c2:	2bff      	cmp	r3, #255	; 0xff
 80066c4:	d002      	beq.n	80066cc <USBH_CDC_InterfaceInit+0x24>
 80066c6:	7bfb      	ldrb	r3, [r7, #15]
 80066c8:	2b01      	cmp	r3, #1
 80066ca:	d901      	bls.n	80066d0 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80066cc:	2302      	movs	r3, #2
 80066ce:	e13d      	b.n	800694c <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 80066d0:	7bfb      	ldrb	r3, [r7, #15]
 80066d2:	4619      	mov	r1, r3
 80066d4:	6878      	ldr	r0, [r7, #4]
 80066d6:	f000 fc5a 	bl	8006f8e <USBH_SelectInterface>
 80066da:	4603      	mov	r3, r0
 80066dc:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 80066de:	7bbb      	ldrb	r3, [r7, #14]
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d001      	beq.n	80066e8 <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 80066e4:	2302      	movs	r3, #2
 80066e6:	e131      	b.n	800694c <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 80066ee:	2050      	movs	r0, #80	; 0x50
 80066f0:	f002 fb74 	bl	8008ddc <malloc>
 80066f4:	4603      	mov	r3, r0
 80066f6:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80066fe:	69db      	ldr	r3, [r3, #28]
 8006700:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8006702:	68bb      	ldr	r3, [r7, #8]
 8006704:	2b00      	cmp	r3, #0
 8006706:	d101      	bne.n	800670c <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 8006708:	2302      	movs	r3, #2
 800670a:	e11f      	b.n	800694c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 800670c:	2250      	movs	r2, #80	; 0x50
 800670e:	2100      	movs	r1, #0
 8006710:	68b8      	ldr	r0, [r7, #8]
 8006712:	f002 fc1f 	bl	8008f54 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 8006716:	7bfb      	ldrb	r3, [r7, #15]
 8006718:	687a      	ldr	r2, [r7, #4]
 800671a:	211a      	movs	r1, #26
 800671c:	fb01 f303 	mul.w	r3, r1, r3
 8006720:	4413      	add	r3, r2
 8006722:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8006726:	781b      	ldrb	r3, [r3, #0]
 8006728:	b25b      	sxtb	r3, r3
 800672a:	2b00      	cmp	r3, #0
 800672c:	da15      	bge.n	800675a <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800672e:	7bfb      	ldrb	r3, [r7, #15]
 8006730:	687a      	ldr	r2, [r7, #4]
 8006732:	211a      	movs	r1, #26
 8006734:	fb01 f303 	mul.w	r3, r1, r3
 8006738:	4413      	add	r3, r2
 800673a:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800673e:	781a      	ldrb	r2, [r3, #0]
 8006740:	68bb      	ldr	r3, [r7, #8]
 8006742:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006744:	7bfb      	ldrb	r3, [r7, #15]
 8006746:	687a      	ldr	r2, [r7, #4]
 8006748:	211a      	movs	r1, #26
 800674a:	fb01 f303 	mul.w	r3, r1, r3
 800674e:	4413      	add	r3, r2
 8006750:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006754:	881a      	ldrh	r2, [r3, #0]
 8006756:	68bb      	ldr	r3, [r7, #8]
 8006758:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 800675a:	68bb      	ldr	r3, [r7, #8]
 800675c:	785b      	ldrb	r3, [r3, #1]
 800675e:	4619      	mov	r1, r3
 8006760:	6878      	ldr	r0, [r7, #4]
 8006762:	f001 ffce 	bl	8008702 <USBH_AllocPipe>
 8006766:	4603      	mov	r3, r0
 8006768:	461a      	mov	r2, r3
 800676a:	68bb      	ldr	r3, [r7, #8]
 800676c:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 800676e:	68bb      	ldr	r3, [r7, #8]
 8006770:	7819      	ldrb	r1, [r3, #0]
 8006772:	68bb      	ldr	r3, [r7, #8]
 8006774:	7858      	ldrb	r0, [r3, #1]
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006782:	68ba      	ldr	r2, [r7, #8]
 8006784:	8952      	ldrh	r2, [r2, #10]
 8006786:	9202      	str	r2, [sp, #8]
 8006788:	2203      	movs	r2, #3
 800678a:	9201      	str	r2, [sp, #4]
 800678c:	9300      	str	r3, [sp, #0]
 800678e:	4623      	mov	r3, r4
 8006790:	4602      	mov	r2, r0
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f001 ff86 	bl	80086a4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 8006798:	68bb      	ldr	r3, [r7, #8]
 800679a:	781b      	ldrb	r3, [r3, #0]
 800679c:	2200      	movs	r2, #0
 800679e:	4619      	mov	r1, r3
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f002 fa95 	bl	8008cd0 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80067a6:	2300      	movs	r3, #0
 80067a8:	2200      	movs	r2, #0
 80067aa:	210a      	movs	r1, #10
 80067ac:	6878      	ldr	r0, [r7, #4]
 80067ae:	f000 fc0a 	bl	8006fc6 <USBH_FindInterface>
 80067b2:	4603      	mov	r3, r0
 80067b4:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 80067b6:	7bfb      	ldrb	r3, [r7, #15]
 80067b8:	2bff      	cmp	r3, #255	; 0xff
 80067ba:	d002      	beq.n	80067c2 <USBH_CDC_InterfaceInit+0x11a>
 80067bc:	7bfb      	ldrb	r3, [r7, #15]
 80067be:	2b01      	cmp	r3, #1
 80067c0:	d901      	bls.n	80067c6 <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 80067c2:	2302      	movs	r3, #2
 80067c4:	e0c2      	b.n	800694c <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 80067c6:	7bfb      	ldrb	r3, [r7, #15]
 80067c8:	687a      	ldr	r2, [r7, #4]
 80067ca:	211a      	movs	r1, #26
 80067cc:	fb01 f303 	mul.w	r3, r1, r3
 80067d0:	4413      	add	r3, r2
 80067d2:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80067d6:	781b      	ldrb	r3, [r3, #0]
 80067d8:	b25b      	sxtb	r3, r3
 80067da:	2b00      	cmp	r3, #0
 80067dc:	da16      	bge.n	800680c <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 80067de:	7bfb      	ldrb	r3, [r7, #15]
 80067e0:	687a      	ldr	r2, [r7, #4]
 80067e2:	211a      	movs	r1, #26
 80067e4:	fb01 f303 	mul.w	r3, r1, r3
 80067e8:	4413      	add	r3, r2
 80067ea:	f203 334e 	addw	r3, r3, #846	; 0x34e
 80067ee:	781a      	ldrb	r2, [r3, #0]
 80067f0:	68bb      	ldr	r3, [r7, #8]
 80067f2:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 80067f4:	7bfb      	ldrb	r3, [r7, #15]
 80067f6:	687a      	ldr	r2, [r7, #4]
 80067f8:	211a      	movs	r1, #26
 80067fa:	fb01 f303 	mul.w	r3, r1, r3
 80067fe:	4413      	add	r3, r2
 8006800:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006804:	881a      	ldrh	r2, [r3, #0]
 8006806:	68bb      	ldr	r3, [r7, #8]
 8006808:	835a      	strh	r2, [r3, #26]
 800680a:	e015      	b.n	8006838 <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 800680c:	7bfb      	ldrb	r3, [r7, #15]
 800680e:	687a      	ldr	r2, [r7, #4]
 8006810:	211a      	movs	r1, #26
 8006812:	fb01 f303 	mul.w	r3, r1, r3
 8006816:	4413      	add	r3, r2
 8006818:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800681c:	781a      	ldrb	r2, [r3, #0]
 800681e:	68bb      	ldr	r3, [r7, #8]
 8006820:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8006822:	7bfb      	ldrb	r3, [r7, #15]
 8006824:	687a      	ldr	r2, [r7, #4]
 8006826:	211a      	movs	r1, #26
 8006828:	fb01 f303 	mul.w	r3, r1, r3
 800682c:	4413      	add	r3, r2
 800682e:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8006832:	881a      	ldrh	r2, [r3, #0]
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 8006838:	7bfb      	ldrb	r3, [r7, #15]
 800683a:	687a      	ldr	r2, [r7, #4]
 800683c:	211a      	movs	r1, #26
 800683e:	fb01 f303 	mul.w	r3, r1, r3
 8006842:	4413      	add	r3, r2
 8006844:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006848:	781b      	ldrb	r3, [r3, #0]
 800684a:	b25b      	sxtb	r3, r3
 800684c:	2b00      	cmp	r3, #0
 800684e:	da16      	bge.n	800687e <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 8006850:	7bfb      	ldrb	r3, [r7, #15]
 8006852:	687a      	ldr	r2, [r7, #4]
 8006854:	211a      	movs	r1, #26
 8006856:	fb01 f303 	mul.w	r3, r1, r3
 800685a:	4413      	add	r3, r2
 800685c:	f203 3356 	addw	r3, r3, #854	; 0x356
 8006860:	781a      	ldrb	r2, [r3, #0]
 8006862:	68bb      	ldr	r3, [r7, #8]
 8006864:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006866:	7bfb      	ldrb	r3, [r7, #15]
 8006868:	687a      	ldr	r2, [r7, #4]
 800686a:	211a      	movs	r1, #26
 800686c:	fb01 f303 	mul.w	r3, r1, r3
 8006870:	4413      	add	r3, r2
 8006872:	f503 7356 	add.w	r3, r3, #856	; 0x358
 8006876:	881a      	ldrh	r2, [r3, #0]
 8006878:	68bb      	ldr	r3, [r7, #8]
 800687a:	835a      	strh	r2, [r3, #26]
 800687c:	e015      	b.n	80068aa <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 800687e:	7bfb      	ldrb	r3, [r7, #15]
 8006880:	687a      	ldr	r2, [r7, #4]
 8006882:	211a      	movs	r1, #26
 8006884:	fb01 f303 	mul.w	r3, r1, r3
 8006888:	4413      	add	r3, r2
 800688a:	f203 3356 	addw	r3, r3, #854	; 0x356
 800688e:	781a      	ldrb	r2, [r3, #0]
 8006890:	68bb      	ldr	r3, [r7, #8]
 8006892:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 8006894:	7bfb      	ldrb	r3, [r7, #15]
 8006896:	687a      	ldr	r2, [r7, #4]
 8006898:	211a      	movs	r1, #26
 800689a:	fb01 f303 	mul.w	r3, r1, r3
 800689e:	4413      	add	r3, r2
 80068a0:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80068a4:	881a      	ldrh	r2, [r3, #0]
 80068a6:	68bb      	ldr	r3, [r7, #8]
 80068a8:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80068aa:	68bb      	ldr	r3, [r7, #8]
 80068ac:	7b9b      	ldrb	r3, [r3, #14]
 80068ae:	4619      	mov	r1, r3
 80068b0:	6878      	ldr	r0, [r7, #4]
 80068b2:	f001 ff26 	bl	8008702 <USBH_AllocPipe>
 80068b6:	4603      	mov	r3, r0
 80068b8:	461a      	mov	r2, r3
 80068ba:	68bb      	ldr	r3, [r7, #8]
 80068bc:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	7bdb      	ldrb	r3, [r3, #15]
 80068c2:	4619      	mov	r1, r3
 80068c4:	6878      	ldr	r0, [r7, #4]
 80068c6:	f001 ff1c 	bl	8008702 <USBH_AllocPipe>
 80068ca:	4603      	mov	r3, r0
 80068cc:	461a      	mov	r2, r3
 80068ce:	68bb      	ldr	r3, [r7, #8]
 80068d0:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 80068d2:	68bb      	ldr	r3, [r7, #8]
 80068d4:	7b59      	ldrb	r1, [r3, #13]
 80068d6:	68bb      	ldr	r3, [r7, #8]
 80068d8:	7b98      	ldrb	r0, [r3, #14]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80068e6:	68ba      	ldr	r2, [r7, #8]
 80068e8:	8b12      	ldrh	r2, [r2, #24]
 80068ea:	9202      	str	r2, [sp, #8]
 80068ec:	2202      	movs	r2, #2
 80068ee:	9201      	str	r2, [sp, #4]
 80068f0:	9300      	str	r3, [sp, #0]
 80068f2:	4623      	mov	r3, r4
 80068f4:	4602      	mov	r2, r0
 80068f6:	6878      	ldr	r0, [r7, #4]
 80068f8:	f001 fed4 	bl	80086a4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	7b19      	ldrb	r1, [r3, #12]
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	7bd8      	ldrb	r0, [r3, #15]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006910:	68ba      	ldr	r2, [r7, #8]
 8006912:	8b52      	ldrh	r2, [r2, #26]
 8006914:	9202      	str	r2, [sp, #8]
 8006916:	2202      	movs	r2, #2
 8006918:	9201      	str	r2, [sp, #4]
 800691a:	9300      	str	r3, [sp, #0]
 800691c:	4623      	mov	r3, r4
 800691e:	4602      	mov	r2, r0
 8006920:	6878      	ldr	r0, [r7, #4]
 8006922:	f001 febf 	bl	80086a4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 8006926:	68bb      	ldr	r3, [r7, #8]
 8006928:	2200      	movs	r2, #0
 800692a:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 800692e:	68bb      	ldr	r3, [r7, #8]
 8006930:	7b5b      	ldrb	r3, [r3, #13]
 8006932:	2200      	movs	r2, #0
 8006934:	4619      	mov	r1, r3
 8006936:	6878      	ldr	r0, [r7, #4]
 8006938:	f002 f9ca 	bl	8008cd0 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 800693c:	68bb      	ldr	r3, [r7, #8]
 800693e:	7b1b      	ldrb	r3, [r3, #12]
 8006940:	2200      	movs	r2, #0
 8006942:	4619      	mov	r1, r3
 8006944:	6878      	ldr	r0, [r7, #4]
 8006946:	f002 f9c3 	bl	8008cd0 <USBH_LL_SetToggle>

  return USBH_OK;
 800694a:	2300      	movs	r3, #0
}
 800694c:	4618      	mov	r0, r3
 800694e:	3714      	adds	r7, #20
 8006950:	46bd      	mov	sp, r7
 8006952:	bd90      	pop	{r4, r7, pc}

08006954 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 8006954:	b580      	push	{r7, lr}
 8006956:	b084      	sub	sp, #16
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006962:	69db      	ldr	r3, [r3, #28]
 8006964:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 8006966:	68fb      	ldr	r3, [r7, #12]
 8006968:	781b      	ldrb	r3, [r3, #0]
 800696a:	2b00      	cmp	r3, #0
 800696c:	d00e      	beq.n	800698c <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	781b      	ldrb	r3, [r3, #0]
 8006972:	4619      	mov	r1, r3
 8006974:	6878      	ldr	r0, [r7, #4]
 8006976:	f001 feb4 	bl	80086e2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 800697a:	68fb      	ldr	r3, [r7, #12]
 800697c:	781b      	ldrb	r3, [r3, #0]
 800697e:	4619      	mov	r1, r3
 8006980:	6878      	ldr	r0, [r7, #4]
 8006982:	f001 fedf 	bl	8008744 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	2200      	movs	r2, #0
 800698a:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	7b1b      	ldrb	r3, [r3, #12]
 8006990:	2b00      	cmp	r3, #0
 8006992:	d00e      	beq.n	80069b2 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	7b1b      	ldrb	r3, [r3, #12]
 8006998:	4619      	mov	r1, r3
 800699a:	6878      	ldr	r0, [r7, #4]
 800699c:	f001 fea1 	bl	80086e2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	7b1b      	ldrb	r3, [r3, #12]
 80069a4:	4619      	mov	r1, r3
 80069a6:	6878      	ldr	r0, [r7, #4]
 80069a8:	f001 fecc 	bl	8008744 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 80069ac:	68fb      	ldr	r3, [r7, #12]
 80069ae:	2200      	movs	r2, #0
 80069b0:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	7b5b      	ldrb	r3, [r3, #13]
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d00e      	beq.n	80069d8 <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	7b5b      	ldrb	r3, [r3, #13]
 80069be:	4619      	mov	r1, r3
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	f001 fe8e 	bl	80086e2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 80069c6:	68fb      	ldr	r3, [r7, #12]
 80069c8:	7b5b      	ldrb	r3, [r3, #13]
 80069ca:	4619      	mov	r1, r3
 80069cc:	6878      	ldr	r0, [r7, #4]
 80069ce:	f001 feb9 	bl	8008744 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	2200      	movs	r2, #0
 80069d6:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80069de:	69db      	ldr	r3, [r3, #28]
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d00b      	beq.n	80069fc <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80069ea:	69db      	ldr	r3, [r3, #28]
 80069ec:	4618      	mov	r0, r3
 80069ee:	f002 f9fd 	bl	8008dec <free>
    phost->pActiveClass->pData = 0U;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80069f8:	2200      	movs	r2, #0
 80069fa:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 80069fc:	2300      	movs	r3, #0
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3710      	adds	r7, #16
 8006a02:	46bd      	mov	sp, r7
 8006a04:	bd80      	pop	{r7, pc}

08006a06 <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 8006a06:	b580      	push	{r7, lr}
 8006a08:	b084      	sub	sp, #16
 8006a0a:	af00      	add	r7, sp, #0
 8006a0c:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006a14:	69db      	ldr	r3, [r3, #28]
 8006a16:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	3340      	adds	r3, #64	; 0x40
 8006a1c:	4619      	mov	r1, r3
 8006a1e:	6878      	ldr	r0, [r7, #4]
 8006a20:	f000 f8b1 	bl	8006b86 <GetLineCoding>
 8006a24:	4603      	mov	r3, r0
 8006a26:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 8006a28:	7afb      	ldrb	r3, [r7, #11]
 8006a2a:	2b00      	cmp	r3, #0
 8006a2c:	d105      	bne.n	8006a3a <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006a34:	2102      	movs	r1, #2
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 8006a3a:	7afb      	ldrb	r3, [r7, #11]
}
 8006a3c:	4618      	mov	r0, r3
 8006a3e:	3710      	adds	r7, #16
 8006a40:	46bd      	mov	sp, r7
 8006a42:	bd80      	pop	{r7, pc}

08006a44 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8006a44:	b580      	push	{r7, lr}
 8006a46:	b084      	sub	sp, #16
 8006a48:	af00      	add	r7, sp, #0
 8006a4a:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 8006a4c:	2301      	movs	r3, #1
 8006a4e:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 8006a50:	2300      	movs	r3, #0
 8006a52:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006a54:	687b      	ldr	r3, [r7, #4]
 8006a56:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006a5a:	69db      	ldr	r3, [r3, #28]
 8006a5c:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8006a64:	2b04      	cmp	r3, #4
 8006a66:	d877      	bhi.n	8006b58 <USBH_CDC_Process+0x114>
 8006a68:	a201      	add	r2, pc, #4	; (adr r2, 8006a70 <USBH_CDC_Process+0x2c>)
 8006a6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a6e:	bf00      	nop
 8006a70:	08006a85 	.word	0x08006a85
 8006a74:	08006a8b 	.word	0x08006a8b
 8006a78:	08006abb 	.word	0x08006abb
 8006a7c:	08006b2f 	.word	0x08006b2f
 8006a80:	08006b3d 	.word	0x08006b3d
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 8006a84:	2300      	movs	r3, #0
 8006a86:	73fb      	strb	r3, [r7, #15]
      break;
 8006a88:	e06d      	b.n	8006b66 <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006a8e:	4619      	mov	r1, r3
 8006a90:	6878      	ldr	r0, [r7, #4]
 8006a92:	f000 f897 	bl	8006bc4 <SetLineCoding>
 8006a96:	4603      	mov	r3, r0
 8006a98:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006a9a:	7bbb      	ldrb	r3, [r7, #14]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d104      	bne.n	8006aaa <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 8006aa0:	68bb      	ldr	r3, [r7, #8]
 8006aa2:	2202      	movs	r2, #2
 8006aa4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006aa8:	e058      	b.n	8006b5c <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 8006aaa:	7bbb      	ldrb	r3, [r7, #14]
 8006aac:	2b01      	cmp	r3, #1
 8006aae:	d055      	beq.n	8006b5c <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	2204      	movs	r2, #4
 8006ab4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006ab8:	e050      	b.n	8006b5c <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 8006aba:	68bb      	ldr	r3, [r7, #8]
 8006abc:	3340      	adds	r3, #64	; 0x40
 8006abe:	4619      	mov	r1, r3
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f000 f860 	bl	8006b86 <GetLineCoding>
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006aca:	7bbb      	ldrb	r3, [r7, #14]
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d126      	bne.n	8006b1e <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006ad8:	68bb      	ldr	r3, [r7, #8]
 8006ada:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8006ade:	68bb      	ldr	r3, [r7, #8]
 8006ae0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ae2:	791b      	ldrb	r3, [r3, #4]
 8006ae4:	429a      	cmp	r2, r3
 8006ae6:	d13b      	bne.n	8006b60 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006ae8:	68bb      	ldr	r3, [r7, #8]
 8006aea:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8006aee:	68bb      	ldr	r3, [r7, #8]
 8006af0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006af2:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8006af4:	429a      	cmp	r2, r3
 8006af6:	d133      	bne.n	8006b60 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006af8:	68bb      	ldr	r3, [r7, #8]
 8006afa:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8006afe:	68bb      	ldr	r3, [r7, #8]
 8006b00:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b02:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8006b04:	429a      	cmp	r2, r3
 8006b06:	d12b      	bne.n	8006b60 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 8006b08:	68bb      	ldr	r3, [r7, #8]
 8006b0a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006b0c:	68bb      	ldr	r3, [r7, #8]
 8006b0e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006b10:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8006b12:	429a      	cmp	r2, r3
 8006b14:	d124      	bne.n	8006b60 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 8006b16:	6878      	ldr	r0, [r7, #4]
 8006b18:	f000 f958 	bl	8006dcc <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8006b1c:	e020      	b.n	8006b60 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8006b1e:	7bbb      	ldrb	r3, [r7, #14]
 8006b20:	2b01      	cmp	r3, #1
 8006b22:	d01d      	beq.n	8006b60 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8006b24:	68bb      	ldr	r3, [r7, #8]
 8006b26:	2204      	movs	r2, #4
 8006b28:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8006b2c:	e018      	b.n	8006b60 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f000 f867 	bl	8006c02 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8006b34:	6878      	ldr	r0, [r7, #4]
 8006b36:	f000 f8da 	bl	8006cee <CDC_ProcessReception>
      break;
 8006b3a:	e014      	b.n	8006b66 <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8006b3c:	2100      	movs	r1, #0
 8006b3e:	6878      	ldr	r0, [r7, #4]
 8006b40:	f001 f822 	bl	8007b88 <USBH_ClrFeature>
 8006b44:	4603      	mov	r3, r0
 8006b46:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 8006b48:	7bbb      	ldrb	r3, [r7, #14]
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d10a      	bne.n	8006b64 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	2200      	movs	r2, #0
 8006b52:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 8006b56:	e005      	b.n	8006b64 <USBH_CDC_Process+0x120>

    default:
      break;
 8006b58:	bf00      	nop
 8006b5a:	e004      	b.n	8006b66 <USBH_CDC_Process+0x122>
      break;
 8006b5c:	bf00      	nop
 8006b5e:	e002      	b.n	8006b66 <USBH_CDC_Process+0x122>
      break;
 8006b60:	bf00      	nop
 8006b62:	e000      	b.n	8006b66 <USBH_CDC_Process+0x122>
      break;
 8006b64:	bf00      	nop

  }

  return status;
 8006b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b68:	4618      	mov	r0, r3
 8006b6a:	3710      	adds	r7, #16
 8006b6c:	46bd      	mov	sp, r7
 8006b6e:	bd80      	pop	{r7, pc}

08006b70 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 8006b70:	b480      	push	{r7}
 8006b72:	b083      	sub	sp, #12
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 8006b78:	2300      	movs	r3, #0
}
 8006b7a:	4618      	mov	r0, r3
 8006b7c:	370c      	adds	r7, #12
 8006b7e:	46bd      	mov	sp, r7
 8006b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b84:	4770      	bx	lr

08006b86 <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 8006b86:	b580      	push	{r7, lr}
 8006b88:	b082      	sub	sp, #8
 8006b8a:	af00      	add	r7, sp, #0
 8006b8c:	6078      	str	r0, [r7, #4]
 8006b8e:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	22a1      	movs	r2, #161	; 0xa1
 8006b94:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	2221      	movs	r2, #33	; 0x21
 8006b9a:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	2200      	movs	r2, #0
 8006ba6:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2207      	movs	r2, #7
 8006bac:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006bae:	683b      	ldr	r3, [r7, #0]
 8006bb0:	2207      	movs	r2, #7
 8006bb2:	4619      	mov	r1, r3
 8006bb4:	6878      	ldr	r0, [r7, #4]
 8006bb6:	f001 fb23 	bl	8008200 <USBH_CtlReq>
 8006bba:	4603      	mov	r3, r0
}
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	3708      	adds	r7, #8
 8006bc0:	46bd      	mov	sp, r7
 8006bc2:	bd80      	pop	{r7, pc}

08006bc4 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8006bc4:	b580      	push	{r7, lr}
 8006bc6:	b082      	sub	sp, #8
 8006bc8:	af00      	add	r7, sp, #0
 8006bca:	6078      	str	r0, [r7, #4]
 8006bcc:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	2221      	movs	r2, #33	; 0x21
 8006bd2:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2220      	movs	r2, #32
 8006bd8:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2200      	movs	r2, #0
 8006be4:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2207      	movs	r2, #7
 8006bea:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	2207      	movs	r2, #7
 8006bf0:	4619      	mov	r1, r3
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f001 fb04 	bl	8008200 <USBH_CtlReq>
 8006bf8:	4603      	mov	r3, r0
}
 8006bfa:	4618      	mov	r0, r3
 8006bfc:	3708      	adds	r7, #8
 8006bfe:	46bd      	mov	sp, r7
 8006c00:	bd80      	pop	{r7, pc}

08006c02 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8006c02:	b580      	push	{r7, lr}
 8006c04:	b086      	sub	sp, #24
 8006c06:	af02      	add	r7, sp, #8
 8006c08:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006c10:	69db      	ldr	r3, [r3, #28]
 8006c12:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006c14:	2300      	movs	r3, #0
 8006c16:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8006c1e:	2b01      	cmp	r3, #1
 8006c20:	d002      	beq.n	8006c28 <CDC_ProcessTransmission+0x26>
 8006c22:	2b02      	cmp	r3, #2
 8006c24:	d023      	beq.n	8006c6e <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 8006c26:	e05e      	b.n	8006ce6 <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c2c:	68fa      	ldr	r2, [r7, #12]
 8006c2e:	8b12      	ldrh	r2, [r2, #24]
 8006c30:	4293      	cmp	r3, r2
 8006c32:	d90b      	bls.n	8006c4c <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8006c34:	68fb      	ldr	r3, [r7, #12]
 8006c36:	69d9      	ldr	r1, [r3, #28]
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	8b1a      	ldrh	r2, [r3, #24]
 8006c3c:	68fb      	ldr	r3, [r7, #12]
 8006c3e:	7b5b      	ldrb	r3, [r3, #13]
 8006c40:	2001      	movs	r0, #1
 8006c42:	9000      	str	r0, [sp, #0]
 8006c44:	6878      	ldr	r0, [r7, #4]
 8006c46:	f001 fcea 	bl	800861e <USBH_BulkSendData>
 8006c4a:	e00b      	b.n	8006c64 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 8006c54:	b29a      	uxth	r2, r3
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	7b5b      	ldrb	r3, [r3, #13]
 8006c5a:	2001      	movs	r0, #1
 8006c5c:	9000      	str	r0, [sp, #0]
 8006c5e:	6878      	ldr	r0, [r7, #4]
 8006c60:	f001 fcdd 	bl	800861e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 8006c64:	68fb      	ldr	r3, [r7, #12]
 8006c66:	2202      	movs	r2, #2
 8006c68:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006c6c:	e03b      	b.n	8006ce6 <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	7b5b      	ldrb	r3, [r3, #13]
 8006c72:	4619      	mov	r1, r3
 8006c74:	6878      	ldr	r0, [r7, #4]
 8006c76:	f002 f801 	bl	8008c7c <USBH_LL_GetURBState>
 8006c7a:	4603      	mov	r3, r0
 8006c7c:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 8006c7e:	7afb      	ldrb	r3, [r7, #11]
 8006c80:	2b01      	cmp	r3, #1
 8006c82:	d128      	bne.n	8006cd6 <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c88:	68fa      	ldr	r2, [r7, #12]
 8006c8a:	8b12      	ldrh	r2, [r2, #24]
 8006c8c:	4293      	cmp	r3, r2
 8006c8e:	d90e      	bls.n	8006cae <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c94:	68fa      	ldr	r2, [r7, #12]
 8006c96:	8b12      	ldrh	r2, [r2, #24]
 8006c98:	1a9a      	subs	r2, r3, r2
 8006c9a:	68fb      	ldr	r3, [r7, #12]
 8006c9c:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	69db      	ldr	r3, [r3, #28]
 8006ca2:	68fa      	ldr	r2, [r7, #12]
 8006ca4:	8b12      	ldrh	r2, [r2, #24]
 8006ca6:	441a      	add	r2, r3
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	61da      	str	r2, [r3, #28]
 8006cac:	e002      	b.n	8006cb4 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	2200      	movs	r2, #0
 8006cb2:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d004      	beq.n	8006cc6 <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006cbc:	68fb      	ldr	r3, [r7, #12]
 8006cbe:	2201      	movs	r2, #1
 8006cc0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006cc4:	e00e      	b.n	8006ce4 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	2200      	movs	r2, #0
 8006cca:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	f000 f868 	bl	8006da4 <USBH_CDC_TransmitCallback>
      break;
 8006cd4:	e006      	b.n	8006ce4 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 8006cd6:	7afb      	ldrb	r3, [r7, #11]
 8006cd8:	2b02      	cmp	r3, #2
 8006cda:	d103      	bne.n	8006ce4 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2201      	movs	r2, #1
 8006ce0:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8006ce4:	bf00      	nop
  }
}
 8006ce6:	bf00      	nop
 8006ce8:	3710      	adds	r7, #16
 8006cea:	46bd      	mov	sp, r7
 8006cec:	bd80      	pop	{r7, pc}

08006cee <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8006cee:	b580      	push	{r7, lr}
 8006cf0:	b086      	sub	sp, #24
 8006cf2:	af00      	add	r7, sp, #0
 8006cf4:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006cfc:	69db      	ldr	r3, [r3, #28]
 8006cfe:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006d00:	2300      	movs	r3, #0
 8006d02:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8006d04:	697b      	ldr	r3, [r7, #20]
 8006d06:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 8006d0a:	2b03      	cmp	r3, #3
 8006d0c:	d002      	beq.n	8006d14 <CDC_ProcessReception+0x26>
 8006d0e:	2b04      	cmp	r3, #4
 8006d10:	d00e      	beq.n	8006d30 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8006d12:	e043      	b.n	8006d9c <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8006d14:	697b      	ldr	r3, [r7, #20]
 8006d16:	6a19      	ldr	r1, [r3, #32]
 8006d18:	697b      	ldr	r3, [r7, #20]
 8006d1a:	8b5a      	ldrh	r2, [r3, #26]
 8006d1c:	697b      	ldr	r3, [r7, #20]
 8006d1e:	7b1b      	ldrb	r3, [r3, #12]
 8006d20:	6878      	ldr	r0, [r7, #4]
 8006d22:	f001 fca1 	bl	8008668 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 8006d26:	697b      	ldr	r3, [r7, #20]
 8006d28:	2204      	movs	r2, #4
 8006d2a:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8006d2e:	e035      	b.n	8006d9c <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8006d30:	697b      	ldr	r3, [r7, #20]
 8006d32:	7b1b      	ldrb	r3, [r3, #12]
 8006d34:	4619      	mov	r1, r3
 8006d36:	6878      	ldr	r0, [r7, #4]
 8006d38:	f001 ffa0 	bl	8008c7c <USBH_LL_GetURBState>
 8006d3c:	4603      	mov	r3, r0
 8006d3e:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8006d40:	7cfb      	ldrb	r3, [r7, #19]
 8006d42:	2b01      	cmp	r3, #1
 8006d44:	d129      	bne.n	8006d9a <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 8006d46:	697b      	ldr	r3, [r7, #20]
 8006d48:	7b1b      	ldrb	r3, [r3, #12]
 8006d4a:	4619      	mov	r1, r3
 8006d4c:	6878      	ldr	r0, [r7, #4]
 8006d4e:	f001 ff03 	bl	8008b58 <USBH_LL_GetLastXferSize>
 8006d52:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 8006d54:	697b      	ldr	r3, [r7, #20]
 8006d56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d58:	68fa      	ldr	r2, [r7, #12]
 8006d5a:	429a      	cmp	r2, r3
 8006d5c:	d016      	beq.n	8006d8c <CDC_ProcessReception+0x9e>
 8006d5e:	697b      	ldr	r3, [r7, #20]
 8006d60:	8b5b      	ldrh	r3, [r3, #26]
 8006d62:	461a      	mov	r2, r3
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	4293      	cmp	r3, r2
 8006d68:	d910      	bls.n	8006d8c <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length;
 8006d6a:	697b      	ldr	r3, [r7, #20]
 8006d6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	1ad2      	subs	r2, r2, r3
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	6a1a      	ldr	r2, [r3, #32]
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	441a      	add	r2, r3
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	2203      	movs	r2, #3
 8006d86:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8006d8a:	e006      	b.n	8006d9a <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 8006d8c:	697b      	ldr	r3, [r7, #20]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 8006d94:	6878      	ldr	r0, [r7, #4]
 8006d96:	f000 f80f 	bl	8006db8 <USBH_CDC_ReceiveCallback>
      break;
 8006d9a:	bf00      	nop
  }
}
 8006d9c:	bf00      	nop
 8006d9e:	3718      	adds	r7, #24
 8006da0:	46bd      	mov	sp, r7
 8006da2:	bd80      	pop	{r7, pc}

08006da4 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 8006da4:	b480      	push	{r7}
 8006da6:	b083      	sub	sp, #12
 8006da8:	af00      	add	r7, sp, #0
 8006daa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006dac:	bf00      	nop
 8006dae:	370c      	adds	r7, #12
 8006db0:	46bd      	mov	sp, r7
 8006db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db6:	4770      	bx	lr

08006db8 <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8006db8:	b480      	push	{r7}
 8006dba:	b083      	sub	sp, #12
 8006dbc:	af00      	add	r7, sp, #0
 8006dbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006dc0:	bf00      	nop
 8006dc2:	370c      	adds	r7, #12
 8006dc4:	46bd      	mov	sp, r7
 8006dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dca:	4770      	bx	lr

08006dcc <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8006dcc:	b480      	push	{r7}
 8006dce:	b083      	sub	sp, #12
 8006dd0:	af00      	add	r7, sp, #0
 8006dd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8006dd4:	bf00      	nop
 8006dd6:	370c      	adds	r7, #12
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dde:	4770      	bx	lr

08006de0 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Init(USBH_HandleTypeDef *phost,
                             void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                              uint8_t id), uint8_t id)
{
 8006de0:	b580      	push	{r7, lr}
 8006de2:	b084      	sub	sp, #16
 8006de4:	af00      	add	r7, sp, #0
 8006de6:	60f8      	str	r0, [r7, #12]
 8006de8:	60b9      	str	r1, [r7, #8]
 8006dea:	4613      	mov	r3, r2
 8006dec:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d101      	bne.n	8006df8 <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8006df4:	2302      	movs	r3, #2
 8006df6:	e029      	b.n	8006e4c <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	79fa      	ldrb	r2, [r7, #7]
 8006dfc:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	2200      	movs	r2, #0
 8006e04:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	2200      	movs	r2, #0
 8006e0c:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8006e10:	68f8      	ldr	r0, [r7, #12]
 8006e12:	f000 f81f 	bl	8006e54 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8006e1e:	68fb      	ldr	r3, [r7, #12]
 8006e20:	2200      	movs	r2, #0
 8006e22:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8006e26:	68fb      	ldr	r3, [r7, #12]
 8006e28:	2200      	movs	r2, #0
 8006e2a:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	2200      	movs	r2, #0
 8006e32:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8006e36:	68bb      	ldr	r3, [r7, #8]
 8006e38:	2b00      	cmp	r3, #0
 8006e3a:	d003      	beq.n	8006e44 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	68ba      	ldr	r2, [r7, #8]
 8006e40:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8006e44:	68f8      	ldr	r0, [r7, #12]
 8006e46:	f001 fdd3 	bl	80089f0 <USBH_LL_Init>

  return USBH_OK;
 8006e4a:	2300      	movs	r3, #0
}
 8006e4c:	4618      	mov	r0, r3
 8006e4e:	3710      	adds	r7, #16
 8006e50:	46bd      	mov	sp, r7
 8006e52:	bd80      	pop	{r7, pc}

08006e54 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8006e54:	b580      	push	{r7, lr}
 8006e56:	b084      	sub	sp, #16
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8006e5c:	2300      	movs	r3, #0
 8006e5e:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006e60:	2300      	movs	r3, #0
 8006e62:	60fb      	str	r3, [r7, #12]
 8006e64:	e009      	b.n	8006e7a <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8006e66:	687a      	ldr	r2, [r7, #4]
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	33e0      	adds	r3, #224	; 0xe0
 8006e6c:	009b      	lsls	r3, r3, #2
 8006e6e:	4413      	add	r3, r2
 8006e70:	2200      	movs	r2, #0
 8006e72:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	3301      	adds	r3, #1
 8006e78:	60fb      	str	r3, [r7, #12]
 8006e7a:	68fb      	ldr	r3, [r7, #12]
 8006e7c:	2b0f      	cmp	r3, #15
 8006e7e:	d9f2      	bls.n	8006e66 <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006e80:	2300      	movs	r3, #0
 8006e82:	60fb      	str	r3, [r7, #12]
 8006e84:	e009      	b.n	8006e9a <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8006e86:	687a      	ldr	r2, [r7, #4]
 8006e88:	68fb      	ldr	r3, [r7, #12]
 8006e8a:	4413      	add	r3, r2
 8006e8c:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006e90:	2200      	movs	r2, #0
 8006e92:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	3301      	adds	r3, #1
 8006e98:	60fb      	str	r3, [r7, #12]
 8006e9a:	68fb      	ldr	r3, [r7, #12]
 8006e9c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006ea0:	d3f1      	bcc.n	8006e86 <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	2200      	movs	r2, #0
 8006ea6:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	2200      	movs	r2, #0
 8006eac:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	2201      	movs	r2, #1
 8006eb2:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	2200      	movs	r2, #0
 8006eb8:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	2201      	movs	r2, #1
 8006ec0:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	2240      	movs	r2, #64	; 0x40
 8006ec6:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2200      	movs	r2, #0
 8006ecc:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8006ece:	687b      	ldr	r3, [r7, #4]
 8006ed0:	2200      	movs	r2, #0
 8006ed2:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	2201      	movs	r2, #1
 8006eda:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	2200      	movs	r2, #0
 8006ee2:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  /* Reset the device struct */
  USBH_memset(&phost->device.CfgDesc_Raw, 0, sizeof(phost->device.CfgDesc_Raw));
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	331c      	adds	r3, #28
 8006ef2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006ef6:	2100      	movs	r1, #0
 8006ef8:	4618      	mov	r0, r3
 8006efa:	f002 f82b 	bl	8008f54 <memset>
  USBH_memset(&phost->device.Data, 0, sizeof(phost->device.Data));
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006f04:	f44f 7200 	mov.w	r2, #512	; 0x200
 8006f08:	2100      	movs	r1, #0
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	f002 f822 	bl	8008f54 <memset>
  USBH_memset(&phost->device.DevDesc, 0, sizeof(phost->device.DevDesc));
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	f203 3326 	addw	r3, r3, #806	; 0x326
 8006f16:	2212      	movs	r2, #18
 8006f18:	2100      	movs	r1, #0
 8006f1a:	4618      	mov	r0, r3
 8006f1c:	f002 f81a 	bl	8008f54 <memset>
  USBH_memset(&phost->device.CfgDesc, 0, sizeof(phost->device.CfgDesc));
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8006f26:	223e      	movs	r2, #62	; 0x3e
 8006f28:	2100      	movs	r1, #0
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	f002 f812 	bl	8008f54 <memset>

  return USBH_OK;
 8006f30:	2300      	movs	r3, #0
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	3710      	adds	r7, #16
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}

08006f3a <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8006f3a:	b480      	push	{r7}
 8006f3c:	b085      	sub	sp, #20
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	6078      	str	r0, [r7, #4]
 8006f42:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8006f44:	2300      	movs	r3, #0
 8006f46:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8006f48:	683b      	ldr	r3, [r7, #0]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d016      	beq.n	8006f7c <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d10e      	bne.n	8006f76 <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8006f5e:	1c59      	adds	r1, r3, #1
 8006f60:	687a      	ldr	r2, [r7, #4]
 8006f62:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8006f66:	687a      	ldr	r2, [r7, #4]
 8006f68:	33de      	adds	r3, #222	; 0xde
 8006f6a:	6839      	ldr	r1, [r7, #0]
 8006f6c:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8006f70:	2300      	movs	r3, #0
 8006f72:	73fb      	strb	r3, [r7, #15]
 8006f74:	e004      	b.n	8006f80 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8006f76:	2302      	movs	r3, #2
 8006f78:	73fb      	strb	r3, [r7, #15]
 8006f7a:	e001      	b.n	8006f80 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8006f7c:	2302      	movs	r3, #2
 8006f7e:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006f80:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f82:	4618      	mov	r0, r3
 8006f84:	3714      	adds	r7, #20
 8006f86:	46bd      	mov	sp, r7
 8006f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f8c:	4770      	bx	lr

08006f8e <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8006f8e:	b480      	push	{r7}
 8006f90:	b085      	sub	sp, #20
 8006f92:	af00      	add	r7, sp, #0
 8006f94:	6078      	str	r0, [r7, #4]
 8006f96:	460b      	mov	r3, r1
 8006f98:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8006f9a:	2300      	movs	r3, #0
 8006f9c:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8006fa4:	78fa      	ldrb	r2, [r7, #3]
 8006fa6:	429a      	cmp	r2, r3
 8006fa8:	d204      	bcs.n	8006fb4 <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	78fa      	ldrb	r2, [r7, #3]
 8006fae:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8006fb2:	e001      	b.n	8006fb8 <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8006fb4:	2302      	movs	r3, #2
 8006fb6:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8006fb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fba:	4618      	mov	r0, r3
 8006fbc:	3714      	adds	r7, #20
 8006fbe:	46bd      	mov	sp, r7
 8006fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc4:	4770      	bx	lr

08006fc6 <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8006fc6:	b480      	push	{r7}
 8006fc8:	b087      	sub	sp, #28
 8006fca:	af00      	add	r7, sp, #0
 8006fcc:	6078      	str	r0, [r7, #4]
 8006fce:	4608      	mov	r0, r1
 8006fd0:	4611      	mov	r1, r2
 8006fd2:	461a      	mov	r2, r3
 8006fd4:	4603      	mov	r3, r0
 8006fd6:	70fb      	strb	r3, [r7, #3]
 8006fd8:	460b      	mov	r3, r1
 8006fda:	70bb      	strb	r3, [r7, #2]
 8006fdc:	4613      	mov	r3, r2
 8006fde:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8006fe4:	2300      	movs	r3, #0
 8006fe6:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8006fee:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8006ff0:	e025      	b.n	800703e <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8006ff2:	7dfb      	ldrb	r3, [r7, #23]
 8006ff4:	221a      	movs	r2, #26
 8006ff6:	fb02 f303 	mul.w	r3, r2, r3
 8006ffa:	3308      	adds	r3, #8
 8006ffc:	68fa      	ldr	r2, [r7, #12]
 8006ffe:	4413      	add	r3, r2
 8007000:	3302      	adds	r3, #2
 8007002:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007004:	693b      	ldr	r3, [r7, #16]
 8007006:	795b      	ldrb	r3, [r3, #5]
 8007008:	78fa      	ldrb	r2, [r7, #3]
 800700a:	429a      	cmp	r2, r3
 800700c:	d002      	beq.n	8007014 <USBH_FindInterface+0x4e>
 800700e:	78fb      	ldrb	r3, [r7, #3]
 8007010:	2bff      	cmp	r3, #255	; 0xff
 8007012:	d111      	bne.n	8007038 <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007014:	693b      	ldr	r3, [r7, #16]
 8007016:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8007018:	78ba      	ldrb	r2, [r7, #2]
 800701a:	429a      	cmp	r2, r3
 800701c:	d002      	beq.n	8007024 <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 800701e:	78bb      	ldrb	r3, [r7, #2]
 8007020:	2bff      	cmp	r3, #255	; 0xff
 8007022:	d109      	bne.n	8007038 <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8007028:	787a      	ldrb	r2, [r7, #1]
 800702a:	429a      	cmp	r2, r3
 800702c:	d002      	beq.n	8007034 <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 800702e:	787b      	ldrb	r3, [r7, #1]
 8007030:	2bff      	cmp	r3, #255	; 0xff
 8007032:	d101      	bne.n	8007038 <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8007034:	7dfb      	ldrb	r3, [r7, #23]
 8007036:	e006      	b.n	8007046 <USBH_FindInterface+0x80>
    }
    if_ix++;
 8007038:	7dfb      	ldrb	r3, [r7, #23]
 800703a:	3301      	adds	r3, #1
 800703c:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 800703e:	7dfb      	ldrb	r3, [r7, #23]
 8007040:	2b01      	cmp	r3, #1
 8007042:	d9d6      	bls.n	8006ff2 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8007044:	23ff      	movs	r3, #255	; 0xff
}
 8007046:	4618      	mov	r0, r3
 8007048:	371c      	adds	r7, #28
 800704a:	46bd      	mov	sp, r7
 800704c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007050:	4770      	bx	lr

08007052 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Start(USBH_HandleTypeDef *phost)
{
 8007052:	b580      	push	{r7, lr}
 8007054:	b082      	sub	sp, #8
 8007056:	af00      	add	r7, sp, #0
 8007058:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 800705a:	6878      	ldr	r0, [r7, #4]
 800705c:	f001 fd04 	bl	8008a68 <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8007060:	2101      	movs	r1, #1
 8007062:	6878      	ldr	r0, [r7, #4]
 8007064:	f001 fe1d 	bl	8008ca2 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8007068:	2300      	movs	r3, #0
}
 800706a:	4618      	mov	r0, r3
 800706c:	3708      	adds	r7, #8
 800706e:	46bd      	mov	sp, r7
 8007070:	bd80      	pop	{r7, pc}
	...

08007074 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Process(USBH_HandleTypeDef *phost)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b088      	sub	sp, #32
 8007078:	af04      	add	r7, sp, #16
 800707a:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 800707c:	2302      	movs	r3, #2
 800707e:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8007080:	2300      	movs	r3, #0
 8007082:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 800708a:	b2db      	uxtb	r3, r3
 800708c:	2b01      	cmp	r3, #1
 800708e:	d102      	bne.n	8007096 <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	2203      	movs	r2, #3
 8007094:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	781b      	ldrb	r3, [r3, #0]
 800709a:	b2db      	uxtb	r3, r3
 800709c:	2b0b      	cmp	r3, #11
 800709e:	f200 81be 	bhi.w	800741e <USBH_Process+0x3aa>
 80070a2:	a201      	add	r2, pc, #4	; (adr r2, 80070a8 <USBH_Process+0x34>)
 80070a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80070a8:	080070d9 	.word	0x080070d9
 80070ac:	0800710b 	.word	0x0800710b
 80070b0:	08007173 	.word	0x08007173
 80070b4:	080073b9 	.word	0x080073b9
 80070b8:	0800741f 	.word	0x0800741f
 80070bc:	08007217 	.word	0x08007217
 80070c0:	0800735f 	.word	0x0800735f
 80070c4:	0800724d 	.word	0x0800724d
 80070c8:	0800726d 	.word	0x0800726d
 80070cc:	0800728d 	.word	0x0800728d
 80070d0:	080072d1 	.word	0x080072d1
 80070d4:	080073a1 	.word	0x080073a1
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 80070de:	b2db      	uxtb	r3, r3
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	f000 819e 	beq.w	8007422 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	2201      	movs	r2, #1
 80070ea:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 80070ec:	20c8      	movs	r0, #200	; 0xc8
 80070ee:	f001 fe22 	bl	8008d36 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 80070f2:	6878      	ldr	r0, [r7, #4]
 80070f4:	f001 fd15 	bl	8008b22 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	2200      	movs	r2, #0
 80070fc:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	2200      	movs	r2, #0
 8007104:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007108:	e18b      	b.n	8007422 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8007110:	2b01      	cmp	r3, #1
 8007112:	d107      	bne.n	8007124 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	2200      	movs	r2, #0
 8007118:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2202      	movs	r2, #2
 8007120:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007122:	e18d      	b.n	8007440 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 800712a:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800712e:	d914      	bls.n	800715a <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8007136:	3301      	adds	r3, #1
 8007138:	b2da      	uxtb	r2, r3
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8007146:	2b03      	cmp	r3, #3
 8007148:	d903      	bls.n	8007152 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	220d      	movs	r2, #13
 800714e:	701a      	strb	r2, [r3, #0]
      break;
 8007150:	e176      	b.n	8007440 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	2200      	movs	r2, #0
 8007156:	701a      	strb	r2, [r3, #0]
      break;
 8007158:	e172      	b.n	8007440 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8007160:	f103 020a 	add.w	r2, r3, #10
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 800716a:	200a      	movs	r0, #10
 800716c:	f001 fde3 	bl	8008d36 <USBH_Delay>
      break;
 8007170:	e166      	b.n	8007440 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007178:	2b00      	cmp	r3, #0
 800717a:	d005      	beq.n	8007188 <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007182:	2104      	movs	r1, #4
 8007184:	6878      	ldr	r0, [r7, #4]
 8007186:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8007188:	2064      	movs	r0, #100	; 0x64
 800718a:	f001 fdd4 	bl	8008d36 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 800718e:	6878      	ldr	r0, [r7, #4]
 8007190:	f001 fca0 	bl	8008ad4 <USBH_LL_GetSpeed>
 8007194:	4603      	mov	r3, r0
 8007196:	461a      	mov	r2, r3
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	2205      	movs	r2, #5
 80071a2:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 80071a4:	2100      	movs	r1, #0
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f001 faab 	bl	8008702 <USBH_AllocPipe>
 80071ac:	4603      	mov	r3, r0
 80071ae:	461a      	mov	r2, r3
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 80071b4:	2180      	movs	r1, #128	; 0x80
 80071b6:	6878      	ldr	r0, [r7, #4]
 80071b8:	f001 faa3 	bl	8008702 <USBH_AllocPipe>
 80071bc:	4603      	mov	r3, r0
 80071be:	461a      	mov	r2, r3
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	7919      	ldrb	r1, [r3, #4]
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80071d4:	687a      	ldr	r2, [r7, #4]
 80071d6:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 80071d8:	b292      	uxth	r2, r2
 80071da:	9202      	str	r2, [sp, #8]
 80071dc:	2200      	movs	r2, #0
 80071de:	9201      	str	r2, [sp, #4]
 80071e0:	9300      	str	r3, [sp, #0]
 80071e2:	4603      	mov	r3, r0
 80071e4:	2280      	movs	r2, #128	; 0x80
 80071e6:	6878      	ldr	r0, [r7, #4]
 80071e8:	f001 fa5c 	bl	80086a4 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	7959      	ldrb	r1, [r3, #5]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 80071fc:	687a      	ldr	r2, [r7, #4]
 80071fe:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8007200:	b292      	uxth	r2, r2
 8007202:	9202      	str	r2, [sp, #8]
 8007204:	2200      	movs	r2, #0
 8007206:	9201      	str	r2, [sp, #4]
 8007208:	9300      	str	r3, [sp, #0]
 800720a:	4603      	mov	r3, r0
 800720c:	2200      	movs	r2, #0
 800720e:	6878      	ldr	r0, [r7, #4]
 8007210:	f001 fa48 	bl	80086a4 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007214:	e114      	b.n	8007440 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8007216:	6878      	ldr	r0, [r7, #4]
 8007218:	f000 f918 	bl	800744c <USBH_HandleEnum>
 800721c:	4603      	mov	r3, r0
 800721e:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8007220:	7bbb      	ldrb	r3, [r7, #14]
 8007222:	b2db      	uxtb	r3, r3
 8007224:	2b00      	cmp	r3, #0
 8007226:	f040 80fe 	bne.w	8007426 <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	2200      	movs	r2, #0
 800722e:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8007238:	2b01      	cmp	r3, #1
 800723a:	d103      	bne.n	8007244 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2208      	movs	r2, #8
 8007240:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007242:	e0f0      	b.n	8007426 <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2207      	movs	r2, #7
 8007248:	701a      	strb	r2, [r3, #0]
      break;
 800724a:	e0ec      	b.n	8007426 <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007252:	2b00      	cmp	r3, #0
 8007254:	f000 80e9 	beq.w	800742a <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 800725e:	2101      	movs	r1, #1
 8007260:	6878      	ldr	r0, [r7, #4]
 8007262:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	2208      	movs	r2, #8
 8007268:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 800726a:	e0de      	b.n	800742a <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8007272:	b29b      	uxth	r3, r3
 8007274:	4619      	mov	r1, r3
 8007276:	6878      	ldr	r0, [r7, #4]
 8007278:	f000 fc3f 	bl	8007afa <USBH_SetCfg>
 800727c:	4603      	mov	r3, r0
 800727e:	2b00      	cmp	r3, #0
 8007280:	f040 80d5 	bne.w	800742e <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	2209      	movs	r2, #9
 8007288:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800728a:	e0d0      	b.n	800742e <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8007292:	f003 0320 	and.w	r3, r3, #32
 8007296:	2b00      	cmp	r3, #0
 8007298:	d016      	beq.n	80072c8 <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 800729a:	2101      	movs	r1, #1
 800729c:	6878      	ldr	r0, [r7, #4]
 800729e:	f000 fc4f 	bl	8007b40 <USBH_SetFeature>
 80072a2:	4603      	mov	r3, r0
 80072a4:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 80072a6:	7bbb      	ldrb	r3, [r7, #14]
 80072a8:	b2db      	uxtb	r3, r3
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d103      	bne.n	80072b6 <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	220a      	movs	r2, #10
 80072b2:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 80072b4:	e0bd      	b.n	8007432 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 80072b6:	7bbb      	ldrb	r3, [r7, #14]
 80072b8:	b2db      	uxtb	r3, r3
 80072ba:	2b03      	cmp	r3, #3
 80072bc:	f040 80b9 	bne.w	8007432 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	220a      	movs	r2, #10
 80072c4:	701a      	strb	r2, [r3, #0]
      break;
 80072c6:	e0b4      	b.n	8007432 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	220a      	movs	r2, #10
 80072cc:	701a      	strb	r2, [r3, #0]
      break;
 80072ce:	e0b0      	b.n	8007432 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	f000 80ad 	beq.w	8007436 <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 80072dc:	687b      	ldr	r3, [r7, #4]
 80072de:	2200      	movs	r2, #0
 80072e0:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 80072e4:	2300      	movs	r3, #0
 80072e6:	73fb      	strb	r3, [r7, #15]
 80072e8:	e016      	b.n	8007318 <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 80072ea:	7bfa      	ldrb	r2, [r7, #15]
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	32de      	adds	r2, #222	; 0xde
 80072f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072f4:	791a      	ldrb	r2, [r3, #4]
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 80072fc:	429a      	cmp	r2, r3
 80072fe:	d108      	bne.n	8007312 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 8007300:	7bfa      	ldrb	r2, [r7, #15]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	32de      	adds	r2, #222	; 0xde
 8007306:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8007310:	e005      	b.n	800731e <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8007312:	7bfb      	ldrb	r3, [r7, #15]
 8007314:	3301      	adds	r3, #1
 8007316:	73fb      	strb	r3, [r7, #15]
 8007318:	7bfb      	ldrb	r3, [r7, #15]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d0e5      	beq.n	80072ea <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007324:	2b00      	cmp	r3, #0
 8007326:	d016      	beq.n	8007356 <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800732e:	689b      	ldr	r3, [r3, #8]
 8007330:	6878      	ldr	r0, [r7, #4]
 8007332:	4798      	blx	r3
 8007334:	4603      	mov	r3, r0
 8007336:	2b00      	cmp	r3, #0
 8007338:	d109      	bne.n	800734e <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2206      	movs	r2, #6
 800733e:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007346:	2103      	movs	r1, #3
 8007348:	6878      	ldr	r0, [r7, #4]
 800734a:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 800734c:	e073      	b.n	8007436 <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	220d      	movs	r2, #13
 8007352:	701a      	strb	r2, [r3, #0]
      break;
 8007354:	e06f      	b.n	8007436 <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	220d      	movs	r2, #13
 800735a:	701a      	strb	r2, [r3, #0]
      break;
 800735c:	e06b      	b.n	8007436 <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007364:	2b00      	cmp	r3, #0
 8007366:	d017      	beq.n	8007398 <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800736e:	691b      	ldr	r3, [r3, #16]
 8007370:	6878      	ldr	r0, [r7, #4]
 8007372:	4798      	blx	r3
 8007374:	4603      	mov	r3, r0
 8007376:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8007378:	7bbb      	ldrb	r3, [r7, #14]
 800737a:	b2db      	uxtb	r3, r3
 800737c:	2b00      	cmp	r3, #0
 800737e:	d103      	bne.n	8007388 <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	220b      	movs	r2, #11
 8007384:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007386:	e058      	b.n	800743a <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 8007388:	7bbb      	ldrb	r3, [r7, #14]
 800738a:	b2db      	uxtb	r3, r3
 800738c:	2b02      	cmp	r3, #2
 800738e:	d154      	bne.n	800743a <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	220d      	movs	r2, #13
 8007394:	701a      	strb	r2, [r3, #0]
      break;
 8007396:	e050      	b.n	800743a <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	220d      	movs	r2, #13
 800739c:	701a      	strb	r2, [r3, #0]
      break;
 800739e:	e04c      	b.n	800743a <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80073a6:	2b00      	cmp	r3, #0
 80073a8:	d049      	beq.n	800743e <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80073b0:	695b      	ldr	r3, [r3, #20]
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	4798      	blx	r3
      }
      break;
 80073b6:	e042      	b.n	800743e <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	2200      	movs	r2, #0
 80073bc:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 80073c0:	6878      	ldr	r0, [r7, #4]
 80073c2:	f7ff fd47 	bl	8006e54 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80073cc:	2b00      	cmp	r3, #0
 80073ce:	d009      	beq.n	80073e4 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80073d6:	68db      	ldr	r3, [r3, #12]
 80073d8:	6878      	ldr	r0, [r7, #4]
 80073da:	4798      	blx	r3
        phost->pActiveClass = NULL;
 80073dc:	687b      	ldr	r3, [r7, #4]
 80073de:	2200      	movs	r2, #0
 80073e0:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 80073e4:	687b      	ldr	r3, [r7, #4]
 80073e6:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d005      	beq.n	80073fa <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 80073f4:	2105      	movs	r1, #5
 80073f6:	6878      	ldr	r0, [r7, #4]
 80073f8:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8007400:	b2db      	uxtb	r3, r3
 8007402:	2b01      	cmp	r3, #1
 8007404:	d107      	bne.n	8007416 <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2200      	movs	r2, #0
 800740a:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 800740e:	6878      	ldr	r0, [r7, #4]
 8007410:	f7ff fe1f 	bl	8007052 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8007414:	e014      	b.n	8007440 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 8007416:	6878      	ldr	r0, [r7, #4]
 8007418:	f001 fb26 	bl	8008a68 <USBH_LL_Start>
      break;
 800741c:	e010      	b.n	8007440 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 800741e:	bf00      	nop
 8007420:	e00e      	b.n	8007440 <USBH_Process+0x3cc>
      break;
 8007422:	bf00      	nop
 8007424:	e00c      	b.n	8007440 <USBH_Process+0x3cc>
      break;
 8007426:	bf00      	nop
 8007428:	e00a      	b.n	8007440 <USBH_Process+0x3cc>
    break;
 800742a:	bf00      	nop
 800742c:	e008      	b.n	8007440 <USBH_Process+0x3cc>
      break;
 800742e:	bf00      	nop
 8007430:	e006      	b.n	8007440 <USBH_Process+0x3cc>
      break;
 8007432:	bf00      	nop
 8007434:	e004      	b.n	8007440 <USBH_Process+0x3cc>
      break;
 8007436:	bf00      	nop
 8007438:	e002      	b.n	8007440 <USBH_Process+0x3cc>
      break;
 800743a:	bf00      	nop
 800743c:	e000      	b.n	8007440 <USBH_Process+0x3cc>
      break;
 800743e:	bf00      	nop
  }
  return USBH_OK;
 8007440:	2300      	movs	r3, #0
}
 8007442:	4618      	mov	r0, r3
 8007444:	3710      	adds	r7, #16
 8007446:	46bd      	mov	sp, r7
 8007448:	bd80      	pop	{r7, pc}
 800744a:	bf00      	nop

0800744c <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 800744c:	b580      	push	{r7, lr}
 800744e:	b088      	sub	sp, #32
 8007450:	af04      	add	r7, sp, #16
 8007452:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8007454:	2301      	movs	r3, #1
 8007456:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 8007458:	2301      	movs	r3, #1
 800745a:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	785b      	ldrb	r3, [r3, #1]
 8007460:	2b07      	cmp	r3, #7
 8007462:	f200 81c1 	bhi.w	80077e8 <USBH_HandleEnum+0x39c>
 8007466:	a201      	add	r2, pc, #4	; (adr r2, 800746c <USBH_HandleEnum+0x20>)
 8007468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800746c:	0800748d 	.word	0x0800748d
 8007470:	0800754b 	.word	0x0800754b
 8007474:	080075b5 	.word	0x080075b5
 8007478:	08007643 	.word	0x08007643
 800747c:	080076ad 	.word	0x080076ad
 8007480:	0800771d 	.word	0x0800771d
 8007484:	08007763 	.word	0x08007763
 8007488:	080077a9 	.word	0x080077a9
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 800748c:	2108      	movs	r1, #8
 800748e:	6878      	ldr	r0, [r7, #4]
 8007490:	f000 fa50 	bl	8007934 <USBH_Get_DevDesc>
 8007494:	4603      	mov	r3, r0
 8007496:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007498:	7bbb      	ldrb	r3, [r7, #14]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d130      	bne.n	8007500 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 800749e:	687b      	ldr	r3, [r7, #4]
 80074a0:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	2201      	movs	r2, #1
 80074ac:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	7919      	ldrb	r1, [r3, #4]
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80074be:	687a      	ldr	r2, [r7, #4]
 80074c0:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80074c2:	b292      	uxth	r2, r2
 80074c4:	9202      	str	r2, [sp, #8]
 80074c6:	2200      	movs	r2, #0
 80074c8:	9201      	str	r2, [sp, #4]
 80074ca:	9300      	str	r3, [sp, #0]
 80074cc:	4603      	mov	r3, r0
 80074ce:	2280      	movs	r2, #128	; 0x80
 80074d0:	6878      	ldr	r0, [r7, #4]
 80074d2:	f001 f8e7 	bl	80086a4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	7959      	ldrb	r1, [r3, #5]
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80074e6:	687a      	ldr	r2, [r7, #4]
 80074e8:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80074ea:	b292      	uxth	r2, r2
 80074ec:	9202      	str	r2, [sp, #8]
 80074ee:	2200      	movs	r2, #0
 80074f0:	9201      	str	r2, [sp, #4]
 80074f2:	9300      	str	r3, [sp, #0]
 80074f4:	4603      	mov	r3, r0
 80074f6:	2200      	movs	r2, #0
 80074f8:	6878      	ldr	r0, [r7, #4]
 80074fa:	f001 f8d3 	bl	80086a4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 80074fe:	e175      	b.n	80077ec <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007500:	7bbb      	ldrb	r3, [r7, #14]
 8007502:	2b03      	cmp	r3, #3
 8007504:	f040 8172 	bne.w	80077ec <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800750e:	3301      	adds	r3, #1
 8007510:	b2da      	uxtb	r2, r3
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800751e:	2b03      	cmp	r3, #3
 8007520:	d903      	bls.n	800752a <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	220d      	movs	r2, #13
 8007526:	701a      	strb	r2, [r3, #0]
      break;
 8007528:	e160      	b.n	80077ec <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	795b      	ldrb	r3, [r3, #5]
 800752e:	4619      	mov	r1, r3
 8007530:	6878      	ldr	r0, [r7, #4]
 8007532:	f001 f907 	bl	8008744 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	791b      	ldrb	r3, [r3, #4]
 800753a:	4619      	mov	r1, r3
 800753c:	6878      	ldr	r0, [r7, #4]
 800753e:	f001 f901 	bl	8008744 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8007542:	687b      	ldr	r3, [r7, #4]
 8007544:	2200      	movs	r2, #0
 8007546:	701a      	strb	r2, [r3, #0]
      break;
 8007548:	e150      	b.n	80077ec <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800754a:	2112      	movs	r1, #18
 800754c:	6878      	ldr	r0, [r7, #4]
 800754e:	f000 f9f1 	bl	8007934 <USBH_Get_DevDesc>
 8007552:	4603      	mov	r3, r0
 8007554:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8007556:	7bbb      	ldrb	r3, [r7, #14]
 8007558:	2b00      	cmp	r3, #0
 800755a:	d103      	bne.n	8007564 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2202      	movs	r2, #2
 8007560:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8007562:	e145      	b.n	80077f0 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007564:	7bbb      	ldrb	r3, [r7, #14]
 8007566:	2b03      	cmp	r3, #3
 8007568:	f040 8142 	bne.w	80077f0 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007572:	3301      	adds	r3, #1
 8007574:	b2da      	uxtb	r2, r3
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8007582:	2b03      	cmp	r3, #3
 8007584:	d903      	bls.n	800758e <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 8007586:	687b      	ldr	r3, [r7, #4]
 8007588:	220d      	movs	r2, #13
 800758a:	701a      	strb	r2, [r3, #0]
      break;
 800758c:	e130      	b.n	80077f0 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	795b      	ldrb	r3, [r3, #5]
 8007592:	4619      	mov	r1, r3
 8007594:	6878      	ldr	r0, [r7, #4]
 8007596:	f001 f8d5 	bl	8008744 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	791b      	ldrb	r3, [r3, #4]
 800759e:	4619      	mov	r1, r3
 80075a0:	6878      	ldr	r0, [r7, #4]
 80075a2:	f001 f8cf 	bl	8008744 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	2200      	movs	r2, #0
 80075aa:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	2200      	movs	r2, #0
 80075b0:	701a      	strb	r2, [r3, #0]
      break;
 80075b2:	e11d      	b.n	80077f0 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80075b4:	2101      	movs	r1, #1
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	f000 fa7b 	bl	8007ab2 <USBH_SetAddress>
 80075bc:	4603      	mov	r3, r0
 80075be:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80075c0:	7bbb      	ldrb	r3, [r7, #14]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d132      	bne.n	800762c <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 80075c6:	2002      	movs	r0, #2
 80075c8:	f001 fbb5 	bl	8008d36 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	2201      	movs	r2, #1
 80075d0:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	2203      	movs	r2, #3
 80075d8:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	7919      	ldrb	r1, [r3, #4]
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80075ea:	687a      	ldr	r2, [r7, #4]
 80075ec:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80075ee:	b292      	uxth	r2, r2
 80075f0:	9202      	str	r2, [sp, #8]
 80075f2:	2200      	movs	r2, #0
 80075f4:	9201      	str	r2, [sp, #4]
 80075f6:	9300      	str	r3, [sp, #0]
 80075f8:	4603      	mov	r3, r0
 80075fa:	2280      	movs	r2, #128	; 0x80
 80075fc:	6878      	ldr	r0, [r7, #4]
 80075fe:	f001 f851 	bl	80086a4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007602:	687b      	ldr	r3, [r7, #4]
 8007604:	7959      	ldrb	r1, [r3, #5]
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8007612:	687a      	ldr	r2, [r7, #4]
 8007614:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8007616:	b292      	uxth	r2, r2
 8007618:	9202      	str	r2, [sp, #8]
 800761a:	2200      	movs	r2, #0
 800761c:	9201      	str	r2, [sp, #4]
 800761e:	9300      	str	r3, [sp, #0]
 8007620:	4603      	mov	r3, r0
 8007622:	2200      	movs	r2, #0
 8007624:	6878      	ldr	r0, [r7, #4]
 8007626:	f001 f83d 	bl	80086a4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800762a:	e0e3      	b.n	80077f4 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800762c:	7bbb      	ldrb	r3, [r7, #14]
 800762e:	2b03      	cmp	r3, #3
 8007630:	f040 80e0 	bne.w	80077f4 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	220d      	movs	r2, #13
 8007638:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	2200      	movs	r2, #0
 800763e:	705a      	strb	r2, [r3, #1]
      break;
 8007640:	e0d8      	b.n	80077f4 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8007642:	2109      	movs	r1, #9
 8007644:	6878      	ldr	r0, [r7, #4]
 8007646:	f000 f9a1 	bl	800798c <USBH_Get_CfgDesc>
 800764a:	4603      	mov	r3, r0
 800764c:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800764e:	7bbb      	ldrb	r3, [r7, #14]
 8007650:	2b00      	cmp	r3, #0
 8007652:	d103      	bne.n	800765c <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2204      	movs	r2, #4
 8007658:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800765a:	e0cd      	b.n	80077f8 <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 800765c:	7bbb      	ldrb	r3, [r7, #14]
 800765e:	2b03      	cmp	r3, #3
 8007660:	f040 80ca 	bne.w	80077f8 <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8007664:	687b      	ldr	r3, [r7, #4]
 8007666:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800766a:	3301      	adds	r3, #1
 800766c:	b2da      	uxtb	r2, r3
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800767a:	2b03      	cmp	r3, #3
 800767c:	d903      	bls.n	8007686 <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	220d      	movs	r2, #13
 8007682:	701a      	strb	r2, [r3, #0]
      break;
 8007684:	e0b8      	b.n	80077f8 <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	795b      	ldrb	r3, [r3, #5]
 800768a:	4619      	mov	r1, r3
 800768c:	6878      	ldr	r0, [r7, #4]
 800768e:	f001 f859 	bl	8008744 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	791b      	ldrb	r3, [r3, #4]
 8007696:	4619      	mov	r1, r3
 8007698:	6878      	ldr	r0, [r7, #4]
 800769a:	f001 f853 	bl	8008744 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	2200      	movs	r2, #0
 80076a2:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	2200      	movs	r2, #0
 80076a8:	701a      	strb	r2, [r3, #0]
      break;
 80076aa:	e0a5      	b.n	80077f8 <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80076b2:	4619      	mov	r1, r3
 80076b4:	6878      	ldr	r0, [r7, #4]
 80076b6:	f000 f969 	bl	800798c <USBH_Get_CfgDesc>
 80076ba:	4603      	mov	r3, r0
 80076bc:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80076be:	7bbb      	ldrb	r3, [r7, #14]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	d103      	bne.n	80076cc <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	2205      	movs	r2, #5
 80076c8:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80076ca:	e097      	b.n	80077fc <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80076cc:	7bbb      	ldrb	r3, [r7, #14]
 80076ce:	2b03      	cmp	r3, #3
 80076d0:	f040 8094 	bne.w	80077fc <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 80076d4:	687b      	ldr	r3, [r7, #4]
 80076d6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80076da:	3301      	adds	r3, #1
 80076dc:	b2da      	uxtb	r2, r3
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80076e4:	687b      	ldr	r3, [r7, #4]
 80076e6:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80076ea:	2b03      	cmp	r3, #3
 80076ec:	d903      	bls.n	80076f6 <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	220d      	movs	r2, #13
 80076f2:	701a      	strb	r2, [r3, #0]
      break;
 80076f4:	e082      	b.n	80077fc <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	795b      	ldrb	r3, [r3, #5]
 80076fa:	4619      	mov	r1, r3
 80076fc:	6878      	ldr	r0, [r7, #4]
 80076fe:	f001 f821 	bl	8008744 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	791b      	ldrb	r3, [r3, #4]
 8007706:	4619      	mov	r1, r3
 8007708:	6878      	ldr	r0, [r7, #4]
 800770a:	f001 f81b 	bl	8008744 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	2200      	movs	r2, #0
 8007712:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	2200      	movs	r2, #0
 8007718:	701a      	strb	r2, [r3, #0]
      break;
 800771a:	e06f      	b.n	80077fc <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 800771c:	687b      	ldr	r3, [r7, #4]
 800771e:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8007722:	2b00      	cmp	r3, #0
 8007724:	d019      	beq.n	800775a <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 800772c:	687b      	ldr	r3, [r7, #4]
 800772e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8007732:	23ff      	movs	r3, #255	; 0xff
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	f000 f953 	bl	80079e0 <USBH_Get_StringDesc>
 800773a:	4603      	mov	r3, r0
 800773c:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 800773e:	7bbb      	ldrb	r3, [r7, #14]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d103      	bne.n	800774c <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2206      	movs	r2, #6
 8007748:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800774a:	e059      	b.n	8007800 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 800774c:	7bbb      	ldrb	r3, [r7, #14]
 800774e:	2b03      	cmp	r3, #3
 8007750:	d156      	bne.n	8007800 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2206      	movs	r2, #6
 8007756:	705a      	strb	r2, [r3, #1]
      break;
 8007758:	e052      	b.n	8007800 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	2206      	movs	r2, #6
 800775e:	705a      	strb	r2, [r3, #1]
      break;
 8007760:	e04e      	b.n	8007800 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 8007768:	2b00      	cmp	r3, #0
 800776a:	d019      	beq.n	80077a0 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8007778:	23ff      	movs	r3, #255	; 0xff
 800777a:	6878      	ldr	r0, [r7, #4]
 800777c:	f000 f930 	bl	80079e0 <USBH_Get_StringDesc>
 8007780:	4603      	mov	r3, r0
 8007782:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8007784:	7bbb      	ldrb	r3, [r7, #14]
 8007786:	2b00      	cmp	r3, #0
 8007788:	d103      	bne.n	8007792 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2207      	movs	r2, #7
 800778e:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8007790:	e038      	b.n	8007804 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8007792:	7bbb      	ldrb	r3, [r7, #14]
 8007794:	2b03      	cmp	r3, #3
 8007796:	d135      	bne.n	8007804 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2207      	movs	r2, #7
 800779c:	705a      	strb	r2, [r3, #1]
      break;
 800779e:	e031      	b.n	8007804 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	2207      	movs	r2, #7
 80077a4:	705a      	strb	r2, [r3, #1]
      break;
 80077a6:	e02d      	b.n	8007804 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d017      	beq.n	80077e2 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80077be:	23ff      	movs	r3, #255	; 0xff
 80077c0:	6878      	ldr	r0, [r7, #4]
 80077c2:	f000 f90d 	bl	80079e0 <USBH_Get_StringDesc>
 80077c6:	4603      	mov	r3, r0
 80077c8:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80077ca:	7bbb      	ldrb	r3, [r7, #14]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d102      	bne.n	80077d6 <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80077d0:	2300      	movs	r3, #0
 80077d2:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80077d4:	e018      	b.n	8007808 <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80077d6:	7bbb      	ldrb	r3, [r7, #14]
 80077d8:	2b03      	cmp	r3, #3
 80077da:	d115      	bne.n	8007808 <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 80077dc:	2300      	movs	r3, #0
 80077de:	73fb      	strb	r3, [r7, #15]
      break;
 80077e0:	e012      	b.n	8007808 <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 80077e2:	2300      	movs	r3, #0
 80077e4:	73fb      	strb	r3, [r7, #15]
      break;
 80077e6:	e00f      	b.n	8007808 <USBH_HandleEnum+0x3bc>

    default:
      break;
 80077e8:	bf00      	nop
 80077ea:	e00e      	b.n	800780a <USBH_HandleEnum+0x3be>
      break;
 80077ec:	bf00      	nop
 80077ee:	e00c      	b.n	800780a <USBH_HandleEnum+0x3be>
      break;
 80077f0:	bf00      	nop
 80077f2:	e00a      	b.n	800780a <USBH_HandleEnum+0x3be>
      break;
 80077f4:	bf00      	nop
 80077f6:	e008      	b.n	800780a <USBH_HandleEnum+0x3be>
      break;
 80077f8:	bf00      	nop
 80077fa:	e006      	b.n	800780a <USBH_HandleEnum+0x3be>
      break;
 80077fc:	bf00      	nop
 80077fe:	e004      	b.n	800780a <USBH_HandleEnum+0x3be>
      break;
 8007800:	bf00      	nop
 8007802:	e002      	b.n	800780a <USBH_HandleEnum+0x3be>
      break;
 8007804:	bf00      	nop
 8007806:	e000      	b.n	800780a <USBH_HandleEnum+0x3be>
      break;
 8007808:	bf00      	nop
  }
  return Status;
 800780a:	7bfb      	ldrb	r3, [r7, #15]
}
 800780c:	4618      	mov	r0, r3
 800780e:	3710      	adds	r7, #16
 8007810:	46bd      	mov	sp, r7
 8007812:	bd80      	pop	{r7, pc}

08007814 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8007814:	b480      	push	{r7}
 8007816:	b083      	sub	sp, #12
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
 800781c:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	683a      	ldr	r2, [r7, #0]
 8007822:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 8007826:	bf00      	nop
 8007828:	370c      	adds	r7, #12
 800782a:	46bd      	mov	sp, r7
 800782c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007830:	4770      	bx	lr

08007832 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8007832:	b580      	push	{r7, lr}
 8007834:	b082      	sub	sp, #8
 8007836:	af00      	add	r7, sp, #0
 8007838:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8007840:	1c5a      	adds	r2, r3, #1
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 8007848:	6878      	ldr	r0, [r7, #4]
 800784a:	f000 f804 	bl	8007856 <USBH_HandleSof>
}
 800784e:	bf00      	nop
 8007850:	3708      	adds	r7, #8
 8007852:	46bd      	mov	sp, r7
 8007854:	bd80      	pop	{r7, pc}

08007856 <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 8007856:	b580      	push	{r7, lr}
 8007858:	b082      	sub	sp, #8
 800785a:	af00      	add	r7, sp, #0
 800785c:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	781b      	ldrb	r3, [r3, #0]
 8007862:	b2db      	uxtb	r3, r3
 8007864:	2b0b      	cmp	r3, #11
 8007866:	d10a      	bne.n	800787e <USBH_HandleSof+0x28>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800786e:	2b00      	cmp	r3, #0
 8007870:	d005      	beq.n	800787e <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8007872:	687b      	ldr	r3, [r7, #4]
 8007874:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8007878:	699b      	ldr	r3, [r3, #24]
 800787a:	6878      	ldr	r0, [r7, #4]
 800787c:	4798      	blx	r3
  }
}
 800787e:	bf00      	nop
 8007880:	3708      	adds	r7, #8
 8007882:	46bd      	mov	sp, r7
 8007884:	bd80      	pop	{r7, pc}

08007886 <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 8007886:	b480      	push	{r7}
 8007888:	b083      	sub	sp, #12
 800788a:	af00      	add	r7, sp, #0
 800788c:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 800788e:	687b      	ldr	r3, [r7, #4]
 8007890:	2201      	movs	r2, #1
 8007892:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 8007896:	bf00      	nop
}
 8007898:	370c      	adds	r7, #12
 800789a:	46bd      	mov	sp, r7
 800789c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078a0:	4770      	bx	lr

080078a2 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80078a2:	b480      	push	{r7}
 80078a4:	b083      	sub	sp, #12
 80078a6:	af00      	add	r7, sp, #0
 80078a8:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2200      	movs	r2, #0
 80078ae:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80078b2:	bf00      	nop
}
 80078b4:	370c      	adds	r7, #12
 80078b6:	46bd      	mov	sp, r7
 80078b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078bc:	4770      	bx	lr

080078be <USBH_LL_Connect>:
  *         Handle USB Host connection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80078be:	b480      	push	{r7}
 80078c0:	b083      	sub	sp, #12
 80078c2:	af00      	add	r7, sp, #0
 80078c4:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80078c6:	687b      	ldr	r3, [r7, #4]
 80078c8:	2201      	movs	r2, #1
 80078ca:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2200      	movs	r2, #0
 80078d2:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	2200      	movs	r2, #0
 80078da:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80078de:	2300      	movs	r3, #0
}
 80078e0:	4618      	mov	r0, r3
 80078e2:	370c      	adds	r7, #12
 80078e4:	46bd      	mov	sp, r7
 80078e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ea:	4770      	bx	lr

080078ec <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 80078ec:	b580      	push	{r7, lr}
 80078ee:	b082      	sub	sp, #8
 80078f0:	af00      	add	r7, sp, #0
 80078f2:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	2201      	movs	r2, #1
 80078f8:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2200      	movs	r2, #0
 8007900:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	2200      	movs	r2, #0
 8007908:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 800790c:	6878      	ldr	r0, [r7, #4]
 800790e:	f001 f8c6 	bl	8008a9e <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	791b      	ldrb	r3, [r3, #4]
 8007916:	4619      	mov	r1, r3
 8007918:	6878      	ldr	r0, [r7, #4]
 800791a:	f000 ff13 	bl	8008744 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	795b      	ldrb	r3, [r3, #5]
 8007922:	4619      	mov	r1, r3
 8007924:	6878      	ldr	r0, [r7, #4]
 8007926:	f000 ff0d 	bl	8008744 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800792a:	2300      	movs	r3, #0
}
 800792c:	4618      	mov	r0, r3
 800792e:	3708      	adds	r7, #8
 8007930:	46bd      	mov	sp, r7
 8007932:	bd80      	pop	{r7, pc}

08007934 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 8007934:	b580      	push	{r7, lr}
 8007936:	b086      	sub	sp, #24
 8007938:	af02      	add	r7, sp, #8
 800793a:	6078      	str	r0, [r7, #4]
 800793c:	460b      	mov	r3, r1
 800793e:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;

  if (length > sizeof(phost->device.Data))
 8007940:	887b      	ldrh	r3, [r7, #2]
 8007942:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007946:	d901      	bls.n	800794c <USBH_Get_DevDesc+0x18>
  {
    USBH_ErrLog("Control error: Get Device Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007948:	2303      	movs	r3, #3
 800794a:	e01b      	b.n	8007984 <USBH_Get_DevDesc+0x50>
  }

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data, length);
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8007952:	887b      	ldrh	r3, [r7, #2]
 8007954:	9300      	str	r3, [sp, #0]
 8007956:	4613      	mov	r3, r2
 8007958:	f44f 7280 	mov.w	r2, #256	; 0x100
 800795c:	2100      	movs	r1, #0
 800795e:	6878      	ldr	r0, [r7, #4]
 8007960:	f000 f872 	bl	8007a48 <USBH_GetDescriptor>
 8007964:	4603      	mov	r3, r0
 8007966:	73fb      	strb	r3, [r7, #15]

  if (status == USBH_OK)
 8007968:	7bfb      	ldrb	r3, [r7, #15]
 800796a:	2b00      	cmp	r3, #0
 800796c:	d109      	bne.n	8007982 <USBH_Get_DevDesc+0x4e>
  {
    /* Commands successfully sent and Response Received */
    status = USBH_ParseDevDesc(phost, phost->device.Data, length);
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007974:	887a      	ldrh	r2, [r7, #2]
 8007976:	4619      	mov	r1, r3
 8007978:	6878      	ldr	r0, [r7, #4]
 800797a:	f000 f929 	bl	8007bd0 <USBH_ParseDevDesc>
 800797e:	4603      	mov	r3, r0
 8007980:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8007982:	7bfb      	ldrb	r3, [r7, #15]
}
 8007984:	4618      	mov	r0, r3
 8007986:	3710      	adds	r7, #16
 8007988:	46bd      	mov	sp, r7
 800798a:	bd80      	pop	{r7, pc}

0800798c <USBH_Get_CfgDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost, uint16_t length)
{
 800798c:	b580      	push	{r7, lr}
 800798e:	b086      	sub	sp, #24
 8007990:	af02      	add	r7, sp, #8
 8007992:	6078      	str	r0, [r7, #4]
 8007994:	460b      	mov	r3, r1
 8007996:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	331c      	adds	r3, #28
 800799c:	60bb      	str	r3, [r7, #8]

  if (length > sizeof(phost->device.CfgDesc_Raw))
 800799e:	887b      	ldrh	r3, [r7, #2]
 80079a0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80079a4:	d901      	bls.n	80079aa <USBH_Get_CfgDesc+0x1e>
  {
    USBH_ErrLog("Control error: Get configuration Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 80079a6:	2303      	movs	r3, #3
 80079a8:	e016      	b.n	80079d8 <USBH_Get_CfgDesc+0x4c>
  }

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80079aa:	887b      	ldrh	r3, [r7, #2]
 80079ac:	9300      	str	r3, [sp, #0]
 80079ae:	68bb      	ldr	r3, [r7, #8]
 80079b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80079b4:	2100      	movs	r1, #0
 80079b6:	6878      	ldr	r0, [r7, #4]
 80079b8:	f000 f846 	bl	8007a48 <USBH_GetDescriptor>
 80079bc:	4603      	mov	r3, r0
 80079be:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80079c0:	7bfb      	ldrb	r3, [r7, #15]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d107      	bne.n	80079d6 <USBH_Get_CfgDesc+0x4a>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80079c6:	887b      	ldrh	r3, [r7, #2]
 80079c8:	461a      	mov	r2, r3
 80079ca:	68b9      	ldr	r1, [r7, #8]
 80079cc:	6878      	ldr	r0, [r7, #4]
 80079ce:	f000 f9b3 	bl	8007d38 <USBH_ParseCfgDesc>
 80079d2:	4603      	mov	r3, r0
 80079d4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80079d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80079d8:	4618      	mov	r0, r3
 80079da:	3710      	adds	r7, #16
 80079dc:	46bd      	mov	sp, r7
 80079de:	bd80      	pop	{r7, pc}

080079e0 <USBH_Get_StringDesc>:
  * @param  buff: Buffer address for the descriptor
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost, uint8_t string_index, uint8_t *buff, uint16_t length)
{
 80079e0:	b580      	push	{r7, lr}
 80079e2:	b088      	sub	sp, #32
 80079e4:	af02      	add	r7, sp, #8
 80079e6:	60f8      	str	r0, [r7, #12]
 80079e8:	607a      	str	r2, [r7, #4]
 80079ea:	461a      	mov	r2, r3
 80079ec:	460b      	mov	r3, r1
 80079ee:	72fb      	strb	r3, [r7, #11]
 80079f0:	4613      	mov	r3, r2
 80079f2:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  if ((length > sizeof(phost->device.Data)) || (buff == NULL))
 80079f4:	893b      	ldrh	r3, [r7, #8]
 80079f6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80079fa:	d802      	bhi.n	8007a02 <USBH_Get_StringDesc+0x22>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d101      	bne.n	8007a06 <USBH_Get_StringDesc+0x26>
  {
    USBH_ErrLog("Control error: Get String Descriptor failed, data buffer size issue");
    return USBH_NOT_SUPPORTED;
 8007a02:	2303      	movs	r3, #3
 8007a04:	e01c      	b.n	8007a40 <USBH_Get_StringDesc+0x60>
  }

  status = USBH_GetDescriptor(phost,
 8007a06:	7afb      	ldrb	r3, [r7, #11]
 8007a08:	b29b      	uxth	r3, r3
 8007a0a:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8007a0e:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8007a16:	893b      	ldrh	r3, [r7, #8]
 8007a18:	9300      	str	r3, [sp, #0]
 8007a1a:	460b      	mov	r3, r1
 8007a1c:	2100      	movs	r1, #0
 8007a1e:	68f8      	ldr	r0, [r7, #12]
 8007a20:	f000 f812 	bl	8007a48 <USBH_GetDescriptor>
 8007a24:	4603      	mov	r3, r0
 8007a26:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8007a28:	7dfb      	ldrb	r3, [r7, #23]
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	d107      	bne.n	8007a3e <USBH_Get_StringDesc+0x5e>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 8007a2e:	68fb      	ldr	r3, [r7, #12]
 8007a30:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8007a34:	893a      	ldrh	r2, [r7, #8]
 8007a36:	6879      	ldr	r1, [r7, #4]
 8007a38:	4618      	mov	r0, r3
 8007a3a:	f000 fb93 	bl	8008164 <USBH_ParseStringDesc>
  }

  return status;
 8007a3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007a40:	4618      	mov	r0, r3
 8007a42:	3718      	adds	r7, #24
 8007a44:	46bd      	mov	sp, r7
 8007a46:	bd80      	pop	{r7, pc}

08007a48 <USBH_GetDescriptor>:
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost, uint8_t req_type, uint16_t value_idx,
                                      uint8_t *buff, uint16_t length)
{
 8007a48:	b580      	push	{r7, lr}
 8007a4a:	b084      	sub	sp, #16
 8007a4c:	af00      	add	r7, sp, #0
 8007a4e:	60f8      	str	r0, [r7, #12]
 8007a50:	607b      	str	r3, [r7, #4]
 8007a52:	460b      	mov	r3, r1
 8007a54:	72fb      	strb	r3, [r7, #11]
 8007a56:	4613      	mov	r3, r2
 8007a58:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	789b      	ldrb	r3, [r3, #2]
 8007a5e:	2b01      	cmp	r3, #1
 8007a60:	d11c      	bne.n	8007a9c <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8007a62:	7afb      	ldrb	r3, [r7, #11]
 8007a64:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007a68:	b2da      	uxtb	r2, r3
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	2206      	movs	r2, #6
 8007a72:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8007a74:	68fb      	ldr	r3, [r7, #12]
 8007a76:	893a      	ldrh	r2, [r7, #8]
 8007a78:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8007a7a:	893b      	ldrh	r3, [r7, #8]
 8007a7c:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8007a80:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007a84:	d104      	bne.n	8007a90 <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	f240 4209 	movw	r2, #1033	; 0x409
 8007a8c:	829a      	strh	r2, [r3, #20]
 8007a8e:	e002      	b.n	8007a96 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	2200      	movs	r2, #0
 8007a94:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	8b3a      	ldrh	r2, [r7, #24]
 8007a9a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 8007a9c:	8b3b      	ldrh	r3, [r7, #24]
 8007a9e:	461a      	mov	r2, r3
 8007aa0:	6879      	ldr	r1, [r7, #4]
 8007aa2:	68f8      	ldr	r0, [r7, #12]
 8007aa4:	f000 fbac 	bl	8008200 <USBH_CtlReq>
 8007aa8:	4603      	mov	r3, r0
}
 8007aaa:	4618      	mov	r0, r3
 8007aac:	3710      	adds	r7, #16
 8007aae:	46bd      	mov	sp, r7
 8007ab0:	bd80      	pop	{r7, pc}

08007ab2 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 8007ab2:	b580      	push	{r7, lr}
 8007ab4:	b082      	sub	sp, #8
 8007ab6:	af00      	add	r7, sp, #0
 8007ab8:	6078      	str	r0, [r7, #4]
 8007aba:	460b      	mov	r3, r1
 8007abc:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	789b      	ldrb	r3, [r3, #2]
 8007ac2:	2b01      	cmp	r3, #1
 8007ac4:	d10f      	bne.n	8007ae6 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2205      	movs	r2, #5
 8007ad0:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 8007ad2:	78fb      	ldrb	r3, [r7, #3]
 8007ad4:	b29a      	uxth	r2, r3
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	2200      	movs	r2, #0
 8007ade:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007ae0:	687b      	ldr	r3, [r7, #4]
 8007ae2:	2200      	movs	r2, #0
 8007ae4:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007ae6:	2200      	movs	r2, #0
 8007ae8:	2100      	movs	r1, #0
 8007aea:	6878      	ldr	r0, [r7, #4]
 8007aec:	f000 fb88 	bl	8008200 <USBH_CtlReq>
 8007af0:	4603      	mov	r3, r0
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	3708      	adds	r7, #8
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}

08007afa <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 8007afa:	b580      	push	{r7, lr}
 8007afc:	b082      	sub	sp, #8
 8007afe:	af00      	add	r7, sp, #0
 8007b00:	6078      	str	r0, [r7, #4]
 8007b02:	460b      	mov	r3, r1
 8007b04:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	789b      	ldrb	r3, [r3, #2]
 8007b0a:	2b01      	cmp	r3, #1
 8007b0c:	d10e      	bne.n	8007b2c <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	2200      	movs	r2, #0
 8007b12:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2209      	movs	r2, #9
 8007b18:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	887a      	ldrh	r2, [r7, #2]
 8007b1e:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	2200      	movs	r2, #0
 8007b24:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	2200      	movs	r2, #0
 8007b2a:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	2100      	movs	r1, #0
 8007b30:	6878      	ldr	r0, [r7, #4]
 8007b32:	f000 fb65 	bl	8008200 <USBH_CtlReq>
 8007b36:	4603      	mov	r3, r0
}
 8007b38:	4618      	mov	r0, r3
 8007b3a:	3708      	adds	r7, #8
 8007b3c:	46bd      	mov	sp, r7
 8007b3e:	bd80      	pop	{r7, pc}

08007b40 <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 8007b40:	b580      	push	{r7, lr}
 8007b42:	b082      	sub	sp, #8
 8007b44:	af00      	add	r7, sp, #0
 8007b46:	6078      	str	r0, [r7, #4]
 8007b48:	460b      	mov	r3, r1
 8007b4a:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	789b      	ldrb	r3, [r3, #2]
 8007b50:	2b01      	cmp	r3, #1
 8007b52:	d10f      	bne.n	8007b74 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	2200      	movs	r2, #0
 8007b58:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	2203      	movs	r2, #3
 8007b5e:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 8007b60:	78fb      	ldrb	r3, [r7, #3]
 8007b62:	b29a      	uxth	r2, r3
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	2200      	movs	r2, #0
 8007b6c:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	2200      	movs	r2, #0
 8007b72:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007b74:	2200      	movs	r2, #0
 8007b76:	2100      	movs	r1, #0
 8007b78:	6878      	ldr	r0, [r7, #4]
 8007b7a:	f000 fb41 	bl	8008200 <USBH_CtlReq>
 8007b7e:	4603      	mov	r3, r0
}
 8007b80:	4618      	mov	r0, r3
 8007b82:	3708      	adds	r7, #8
 8007b84:	46bd      	mov	sp, r7
 8007b86:	bd80      	pop	{r7, pc}

08007b88 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8007b88:	b580      	push	{r7, lr}
 8007b8a:	b082      	sub	sp, #8
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
 8007b90:	460b      	mov	r3, r1
 8007b92:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	789b      	ldrb	r3, [r3, #2]
 8007b98:	2b01      	cmp	r3, #1
 8007b9a:	d10f      	bne.n	8007bbc <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	2202      	movs	r2, #2
 8007ba0:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	2201      	movs	r2, #1
 8007ba6:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2200      	movs	r2, #0
 8007bac:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 8007bae:	78fb      	ldrb	r3, [r7, #3]
 8007bb0:	b29a      	uxth	r2, r3
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	2200      	movs	r2, #0
 8007bba:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	2100      	movs	r1, #0
 8007bc0:	6878      	ldr	r0, [r7, #4]
 8007bc2:	f000 fb1d 	bl	8008200 <USBH_CtlReq>
 8007bc6:	4603      	mov	r3, r0
}
 8007bc8:	4618      	mov	r0, r3
 8007bca:	3708      	adds	r7, #8
 8007bcc:	46bd      	mov	sp, r7
 8007bce:	bd80      	pop	{r7, pc}

08007bd0 <USBH_ParseDevDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseDevDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b087      	sub	sp, #28
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	60f8      	str	r0, [r7, #12]
 8007bd8:	60b9      	str	r1, [r7, #8]
 8007bda:	4613      	mov	r3, r2
 8007bdc:	80fb      	strh	r3, [r7, #6]
  USBH_DevDescTypeDef *dev_desc = &phost->device.DevDesc;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	f203 3326 	addw	r3, r3, #806	; 0x326
 8007be4:	613b      	str	r3, [r7, #16]
  USBH_StatusTypeDef status = USBH_OK;
 8007be6:	2300      	movs	r3, #0
 8007be8:	75fb      	strb	r3, [r7, #23]

  if (buf == NULL)
 8007bea:	68bb      	ldr	r3, [r7, #8]
 8007bec:	2b00      	cmp	r3, #0
 8007bee:	d101      	bne.n	8007bf4 <USBH_ParseDevDesc+0x24>
  {
    return USBH_FAIL;
 8007bf0:	2302      	movs	r3, #2
 8007bf2:	e098      	b.n	8007d26 <USBH_ParseDevDesc+0x156>
  }

  dev_desc->bLength            = *(uint8_t *)(buf +  0U);
 8007bf4:	68bb      	ldr	r3, [r7, #8]
 8007bf6:	781a      	ldrb	r2, [r3, #0]
 8007bf8:	693b      	ldr	r3, [r7, #16]
 8007bfa:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1U);
 8007bfc:	68bb      	ldr	r3, [r7, #8]
 8007bfe:	785a      	ldrb	r2, [r3, #1]
 8007c00:	693b      	ldr	r3, [r7, #16]
 8007c02:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2U);
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	3302      	adds	r3, #2
 8007c08:	781b      	ldrb	r3, [r3, #0]
 8007c0a:	b29a      	uxth	r2, r3
 8007c0c:	68bb      	ldr	r3, [r7, #8]
 8007c0e:	3303      	adds	r3, #3
 8007c10:	781b      	ldrb	r3, [r3, #0]
 8007c12:	b29b      	uxth	r3, r3
 8007c14:	021b      	lsls	r3, r3, #8
 8007c16:	b29b      	uxth	r3, r3
 8007c18:	4313      	orrs	r3, r2
 8007c1a:	b29a      	uxth	r2, r3
 8007c1c:	693b      	ldr	r3, [r7, #16]
 8007c1e:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4U);
 8007c20:	68bb      	ldr	r3, [r7, #8]
 8007c22:	791a      	ldrb	r2, [r3, #4]
 8007c24:	693b      	ldr	r3, [r7, #16]
 8007c26:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5U);
 8007c28:	68bb      	ldr	r3, [r7, #8]
 8007c2a:	795a      	ldrb	r2, [r3, #5]
 8007c2c:	693b      	ldr	r3, [r7, #16]
 8007c2e:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6U);
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	799a      	ldrb	r2, [r3, #6]
 8007c34:	693b      	ldr	r3, [r7, #16]
 8007c36:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7U);
 8007c38:	68bb      	ldr	r3, [r7, #8]
 8007c3a:	79da      	ldrb	r2, [r3, #7]
 8007c3c:	693b      	ldr	r3, [r7, #16]
 8007c3e:	71da      	strb	r2, [r3, #7]

  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d004      	beq.n	8007c54 <USBH_ParseDevDesc+0x84>
      (phost->device.speed == (uint8_t)USBH_SPEED_FULL))
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
  if ((phost->device.speed == (uint8_t)USBH_SPEED_HIGH) ||
 8007c50:	2b01      	cmp	r3, #1
 8007c52:	d11b      	bne.n	8007c8c <USBH_ParseDevDesc+0xbc>
  {
    /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to minimum allowed value */
    switch (dev_desc->bMaxPacketSize)
 8007c54:	693b      	ldr	r3, [r7, #16]
 8007c56:	79db      	ldrb	r3, [r3, #7]
 8007c58:	2b20      	cmp	r3, #32
 8007c5a:	dc0f      	bgt.n	8007c7c <USBH_ParseDevDesc+0xac>
 8007c5c:	2b08      	cmp	r3, #8
 8007c5e:	db0f      	blt.n	8007c80 <USBH_ParseDevDesc+0xb0>
 8007c60:	3b08      	subs	r3, #8
 8007c62:	4a34      	ldr	r2, [pc, #208]	; (8007d34 <USBH_ParseDevDesc+0x164>)
 8007c64:	fa22 f303 	lsr.w	r3, r2, r3
 8007c68:	f003 0301 	and.w	r3, r3, #1
 8007c6c:	2b00      	cmp	r3, #0
 8007c6e:	bf14      	ite	ne
 8007c70:	2301      	movne	r3, #1
 8007c72:	2300      	moveq	r3, #0
 8007c74:	b2db      	uxtb	r3, r3
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d106      	bne.n	8007c88 <USBH_ParseDevDesc+0xb8>
 8007c7a:	e001      	b.n	8007c80 <USBH_ParseDevDesc+0xb0>
 8007c7c:	2b40      	cmp	r3, #64	; 0x40
 8007c7e:	d003      	beq.n	8007c88 <USBH_ParseDevDesc+0xb8>
      case 64:
        break;

      default:
        /* set the size to min allowed value in case the device has answered with incorrect size */
        dev_desc->bMaxPacketSize = 8U;
 8007c80:	693b      	ldr	r3, [r7, #16]
 8007c82:	2208      	movs	r2, #8
 8007c84:	71da      	strb	r2, [r3, #7]
        break;
 8007c86:	e000      	b.n	8007c8a <USBH_ParseDevDesc+0xba>
        break;
 8007c88:	bf00      	nop
    switch (dev_desc->bMaxPacketSize)
 8007c8a:	e00e      	b.n	8007caa <USBH_ParseDevDesc+0xda>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8007c92:	2b02      	cmp	r3, #2
 8007c94:	d107      	bne.n	8007ca6 <USBH_ParseDevDesc+0xd6>
  {
    if (dev_desc->bMaxPacketSize != 8U)
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	79db      	ldrb	r3, [r3, #7]
 8007c9a:	2b08      	cmp	r3, #8
 8007c9c:	d005      	beq.n	8007caa <USBH_ParseDevDesc+0xda>
    {
      /* set the size to 8 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 8U;
 8007c9e:	693b      	ldr	r3, [r7, #16]
 8007ca0:	2208      	movs	r2, #8
 8007ca2:	71da      	strb	r2, [r3, #7]
 8007ca4:	e001      	b.n	8007caa <USBH_ParseDevDesc+0xda>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 8007ca6:	2303      	movs	r3, #3
 8007ca8:	75fb      	strb	r3, [r7, #23]
  }

  if (length > 8U)
 8007caa:	88fb      	ldrh	r3, [r7, #6]
 8007cac:	2b08      	cmp	r3, #8
 8007cae:	d939      	bls.n	8007d24 <USBH_ParseDevDesc+0x154>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8U);
 8007cb0:	68bb      	ldr	r3, [r7, #8]
 8007cb2:	3308      	adds	r3, #8
 8007cb4:	781b      	ldrb	r3, [r3, #0]
 8007cb6:	b29a      	uxth	r2, r3
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	3309      	adds	r3, #9
 8007cbc:	781b      	ldrb	r3, [r3, #0]
 8007cbe:	b29b      	uxth	r3, r3
 8007cc0:	021b      	lsls	r3, r3, #8
 8007cc2:	b29b      	uxth	r3, r3
 8007cc4:	4313      	orrs	r3, r2
 8007cc6:	b29a      	uxth	r2, r3
 8007cc8:	693b      	ldr	r3, [r7, #16]
 8007cca:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10U);
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	330a      	adds	r3, #10
 8007cd0:	781b      	ldrb	r3, [r3, #0]
 8007cd2:	b29a      	uxth	r2, r3
 8007cd4:	68bb      	ldr	r3, [r7, #8]
 8007cd6:	330b      	adds	r3, #11
 8007cd8:	781b      	ldrb	r3, [r3, #0]
 8007cda:	b29b      	uxth	r3, r3
 8007cdc:	021b      	lsls	r3, r3, #8
 8007cde:	b29b      	uxth	r3, r3
 8007ce0:	4313      	orrs	r3, r2
 8007ce2:	b29a      	uxth	r2, r3
 8007ce4:	693b      	ldr	r3, [r7, #16]
 8007ce6:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12U);
 8007ce8:	68bb      	ldr	r3, [r7, #8]
 8007cea:	330c      	adds	r3, #12
 8007cec:	781b      	ldrb	r3, [r3, #0]
 8007cee:	b29a      	uxth	r2, r3
 8007cf0:	68bb      	ldr	r3, [r7, #8]
 8007cf2:	330d      	adds	r3, #13
 8007cf4:	781b      	ldrb	r3, [r3, #0]
 8007cf6:	b29b      	uxth	r3, r3
 8007cf8:	021b      	lsls	r3, r3, #8
 8007cfa:	b29b      	uxth	r3, r3
 8007cfc:	4313      	orrs	r3, r2
 8007cfe:	b29a      	uxth	r2, r3
 8007d00:	693b      	ldr	r3, [r7, #16]
 8007d02:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14U);
 8007d04:	68bb      	ldr	r3, [r7, #8]
 8007d06:	7b9a      	ldrb	r2, [r3, #14]
 8007d08:	693b      	ldr	r3, [r7, #16]
 8007d0a:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15U);
 8007d0c:	68bb      	ldr	r3, [r7, #8]
 8007d0e:	7bda      	ldrb	r2, [r3, #15]
 8007d10:	693b      	ldr	r3, [r7, #16]
 8007d12:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16U);
 8007d14:	68bb      	ldr	r3, [r7, #8]
 8007d16:	7c1a      	ldrb	r2, [r3, #16]
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17U);
 8007d1c:	68bb      	ldr	r3, [r7, #8]
 8007d1e:	7c5a      	ldrb	r2, [r3, #17]
 8007d20:	693b      	ldr	r3, [r7, #16]
 8007d22:	745a      	strb	r2, [r3, #17]
  }

  return status;
 8007d24:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d26:	4618      	mov	r0, r3
 8007d28:	371c      	adds	r7, #28
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d30:	4770      	bx	lr
 8007d32:	bf00      	nop
 8007d34:	01000101 	.word	0x01000101

08007d38 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH status
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 8007d38:	b580      	push	{r7, lr}
 8007d3a:	b08c      	sub	sp, #48	; 0x30
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	60f8      	str	r0, [r7, #12]
 8007d40:	60b9      	str	r1, [r7, #8]
 8007d42:	4613      	mov	r3, r2
 8007d44:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8007d4c:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 8007d4e:	2300      	movs	r3, #0
 8007d50:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc;
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8007d54:	2300      	movs	r3, #0
 8007d56:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 8007d5a:	2300      	movs	r3, #0
 8007d5c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  if (buf == NULL)
 8007d60:	68bb      	ldr	r3, [r7, #8]
 8007d62:	2b00      	cmp	r3, #0
 8007d64:	d101      	bne.n	8007d6a <USBH_ParseCfgDesc+0x32>
  {
    return USBH_FAIL;
 8007d66:	2302      	movs	r3, #2
 8007d68:	e0db      	b.n	8007f22 <USBH_ParseCfgDesc+0x1ea>
  }

  pdesc = (USBH_DescHeader_t *)(void *)buf;
 8007d6a:	68bb      	ldr	r3, [r7, #8]
 8007d6c:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0U);
 8007d6e:	68bb      	ldr	r3, [r7, #8]
 8007d70:	781a      	ldrb	r2, [r3, #0]
 8007d72:	6a3b      	ldr	r3, [r7, #32]
 8007d74:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1U);
 8007d76:	68bb      	ldr	r3, [r7, #8]
 8007d78:	785a      	ldrb	r2, [r3, #1]
 8007d7a:	6a3b      	ldr	r3, [r7, #32]
 8007d7c:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2U)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8007d7e:	68bb      	ldr	r3, [r7, #8]
 8007d80:	3302      	adds	r3, #2
 8007d82:	781b      	ldrb	r3, [r3, #0]
 8007d84:	b29a      	uxth	r2, r3
 8007d86:	68bb      	ldr	r3, [r7, #8]
 8007d88:	3303      	adds	r3, #3
 8007d8a:	781b      	ldrb	r3, [r3, #0]
 8007d8c:	b29b      	uxth	r3, r3
 8007d8e:	021b      	lsls	r3, r3, #8
 8007d90:	b29b      	uxth	r3, r3
 8007d92:	4313      	orrs	r3, r2
 8007d94:	b29b      	uxth	r3, r3
 8007d96:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007d9a:	bf28      	it	cs
 8007d9c:	f44f 7380 	movcs.w	r3, #256	; 0x100
 8007da0:	b29a      	uxth	r2, r3
 8007da2:	6a3b      	ldr	r3, [r7, #32]
 8007da4:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4U);
 8007da6:	68bb      	ldr	r3, [r7, #8]
 8007da8:	791a      	ldrb	r2, [r3, #4]
 8007daa:	6a3b      	ldr	r3, [r7, #32]
 8007dac:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5U);
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	795a      	ldrb	r2, [r3, #5]
 8007db2:	6a3b      	ldr	r3, [r7, #32]
 8007db4:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6U);
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	799a      	ldrb	r2, [r3, #6]
 8007dba:	6a3b      	ldr	r3, [r7, #32]
 8007dbc:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7U);
 8007dbe:	68bb      	ldr	r3, [r7, #8]
 8007dc0:	79da      	ldrb	r2, [r3, #7]
 8007dc2:	6a3b      	ldr	r3, [r7, #32]
 8007dc4:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8U);
 8007dc6:	68bb      	ldr	r3, [r7, #8]
 8007dc8:	7a1a      	ldrb	r2, [r3, #8]
 8007dca:	6a3b      	ldr	r3, [r7, #32]
 8007dcc:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Configuration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength != USB_CONFIGURATION_DESC_SIZE)
 8007dce:	6a3b      	ldr	r3, [r7, #32]
 8007dd0:	781b      	ldrb	r3, [r3, #0]
 8007dd2:	2b09      	cmp	r3, #9
 8007dd4:	d002      	beq.n	8007ddc <USBH_ParseCfgDesc+0xa4>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8007dd6:	6a3b      	ldr	r3, [r7, #32]
 8007dd8:	2209      	movs	r2, #9
 8007dda:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 8007ddc:	88fb      	ldrh	r3, [r7, #6]
 8007dde:	2b09      	cmp	r3, #9
 8007de0:	f240 809d 	bls.w	8007f1e <USBH_ParseCfgDesc+0x1e6>
  {
    ptr = USB_LEN_CFG_DESC;
 8007de4:	2309      	movs	r3, #9
 8007de6:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 8007de8:	2300      	movs	r3, #0
 8007dea:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007dec:	e081      	b.n	8007ef2 <USBH_ParseCfgDesc+0x1ba>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007dee:	f107 0316 	add.w	r3, r7, #22
 8007df2:	4619      	mov	r1, r3
 8007df4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007df6:	f000 f9e8 	bl	80081ca <USBH_GetNextDesc>
 8007dfa:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 8007dfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007dfe:	785b      	ldrb	r3, [r3, #1]
 8007e00:	2b04      	cmp	r3, #4
 8007e02:	d176      	bne.n	8007ef2 <USBH_ParseCfgDesc+0x1ba>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 8007e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e06:	781b      	ldrb	r3, [r3, #0]
 8007e08:	2b09      	cmp	r3, #9
 8007e0a:	d002      	beq.n	8007e12 <USBH_ParseCfgDesc+0xda>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 8007e0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e0e:	2209      	movs	r2, #9
 8007e10:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 8007e12:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007e16:	221a      	movs	r2, #26
 8007e18:	fb02 f303 	mul.w	r3, r2, r3
 8007e1c:	3308      	adds	r3, #8
 8007e1e:	6a3a      	ldr	r2, [r7, #32]
 8007e20:	4413      	add	r3, r2
 8007e22:	3302      	adds	r3, #2
 8007e24:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 8007e26:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8007e28:	69f8      	ldr	r0, [r7, #28]
 8007e2a:	f000 f87e 	bl	8007f2a <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 8007e2e:	2300      	movs	r3, #0
 8007e30:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 8007e34:	2300      	movs	r3, #0
 8007e36:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007e38:	e043      	b.n	8007ec2 <USBH_ParseCfgDesc+0x18a>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8007e3a:	f107 0316 	add.w	r3, r7, #22
 8007e3e:	4619      	mov	r1, r3
 8007e40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8007e42:	f000 f9c2 	bl	80081ca <USBH_GetNextDesc>
 8007e46:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007e48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e4a:	785b      	ldrb	r3, [r3, #1]
 8007e4c:	2b05      	cmp	r3, #5
 8007e4e:	d138      	bne.n	8007ec2 <USBH_ParseCfgDesc+0x18a>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) &&
 8007e50:	69fb      	ldr	r3, [r7, #28]
 8007e52:	795b      	ldrb	r3, [r3, #5]
 8007e54:	2b01      	cmp	r3, #1
 8007e56:	d113      	bne.n	8007e80 <USBH_ParseCfgDesc+0x148>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8007e58:	69fb      	ldr	r3, [r7, #28]
 8007e5a:	799b      	ldrb	r3, [r3, #6]
            if ((pif->bInterfaceClass == 0x01U) &&
 8007e5c:	2b02      	cmp	r3, #2
 8007e5e:	d003      	beq.n	8007e68 <USBH_ParseCfgDesc+0x130>
                ((pif->bInterfaceSubClass == 0x02U) || (pif->bInterfaceSubClass == 0x03U)))
 8007e60:	69fb      	ldr	r3, [r7, #28]
 8007e62:	799b      	ldrb	r3, [r3, #6]
 8007e64:	2b03      	cmp	r3, #3
 8007e66:	d10b      	bne.n	8007e80 <USBH_ParseCfgDesc+0x148>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007e68:	69fb      	ldr	r3, [r7, #28]
 8007e6a:	79db      	ldrb	r3, [r3, #7]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d10b      	bne.n	8007e88 <USBH_ParseCfgDesc+0x150>
 8007e70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e72:	781b      	ldrb	r3, [r3, #0]
 8007e74:	2b09      	cmp	r3, #9
 8007e76:	d007      	beq.n	8007e88 <USBH_ParseCfgDesc+0x150>
              {
                pdesc->bLength = 0x09U;
 8007e78:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e7a:	2209      	movs	r2, #9
 8007e7c:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007e7e:	e003      	b.n	8007e88 <USBH_ParseCfgDesc+0x150>
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8007e80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007e82:	2207      	movs	r2, #7
 8007e84:	701a      	strb	r2, [r3, #0]
 8007e86:	e000      	b.n	8007e8a <USBH_ParseCfgDesc+0x152>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8007e88:	bf00      	nop
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8007e8a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007e8e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007e92:	3201      	adds	r2, #1
 8007e94:	00d2      	lsls	r2, r2, #3
 8007e96:	211a      	movs	r1, #26
 8007e98:	fb01 f303 	mul.w	r3, r1, r3
 8007e9c:	4413      	add	r3, r2
 8007e9e:	3308      	adds	r3, #8
 8007ea0:	6a3a      	ldr	r2, [r7, #32]
 8007ea2:	4413      	add	r3, r2
 8007ea4:	3304      	adds	r3, #4
 8007ea6:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8007ea8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8007eaa:	69b9      	ldr	r1, [r7, #24]
 8007eac:	68f8      	ldr	r0, [r7, #12]
 8007eae:	f000 f870 	bl	8007f92 <USBH_ParseEPDesc>
 8007eb2:	4603      	mov	r3, r0
 8007eb4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 8007eb8:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8007ebc:	3301      	adds	r3, #1
 8007ebe:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8007ec2:	69fb      	ldr	r3, [r7, #28]
 8007ec4:	791b      	ldrb	r3, [r3, #4]
 8007ec6:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007eca:	429a      	cmp	r2, r3
 8007ecc:	d204      	bcs.n	8007ed8 <USBH_ParseCfgDesc+0x1a0>
 8007ece:	6a3b      	ldr	r3, [r7, #32]
 8007ed0:	885a      	ldrh	r2, [r3, #2]
 8007ed2:	8afb      	ldrh	r3, [r7, #22]
 8007ed4:	429a      	cmp	r2, r3
 8007ed6:	d8b0      	bhi.n	8007e3a <USBH_ParseCfgDesc+0x102>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8007ed8:	69fb      	ldr	r3, [r7, #28]
 8007eda:	791b      	ldrb	r3, [r3, #4]
 8007edc:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8007ee0:	429a      	cmp	r2, r3
 8007ee2:	d201      	bcs.n	8007ee8 <USBH_ParseCfgDesc+0x1b0>
        {
          return USBH_NOT_SUPPORTED;
 8007ee4:	2303      	movs	r3, #3
 8007ee6:	e01c      	b.n	8007f22 <USBH_ParseCfgDesc+0x1ea>
        }

        if_ix++;
 8007ee8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007eec:	3301      	adds	r3, #1
 8007eee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8007ef2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007ef6:	2b01      	cmp	r3, #1
 8007ef8:	d805      	bhi.n	8007f06 <USBH_ParseCfgDesc+0x1ce>
 8007efa:	6a3b      	ldr	r3, [r7, #32]
 8007efc:	885a      	ldrh	r2, [r3, #2]
 8007efe:	8afb      	ldrh	r3, [r7, #22]
 8007f00:	429a      	cmp	r2, r3
 8007f02:	f63f af74 	bhi.w	8007dee <USBH_ParseCfgDesc+0xb6>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8007f06:	6a3b      	ldr	r3, [r7, #32]
 8007f08:	791b      	ldrb	r3, [r3, #4]
 8007f0a:	2b02      	cmp	r3, #2
 8007f0c:	bf28      	it	cs
 8007f0e:	2302      	movcs	r3, #2
 8007f10:	b2db      	uxtb	r3, r3
 8007f12:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8007f16:	429a      	cmp	r2, r3
 8007f18:	d201      	bcs.n	8007f1e <USBH_ParseCfgDesc+0x1e6>
    {
      return USBH_NOT_SUPPORTED;
 8007f1a:	2303      	movs	r3, #3
 8007f1c:	e001      	b.n	8007f22 <USBH_ParseCfgDesc+0x1ea>
    }
  }

  return status;
 8007f1e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8007f22:	4618      	mov	r0, r3
 8007f24:	3730      	adds	r7, #48	; 0x30
 8007f26:	46bd      	mov	sp, r7
 8007f28:	bd80      	pop	{r7, pc}

08007f2a <USBH_ParseInterfaceDesc>:
  * @param  if_descriptor : Interface descriptor destination
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor, uint8_t *buf)
{
 8007f2a:	b480      	push	{r7}
 8007f2c:	b083      	sub	sp, #12
 8007f2e:	af00      	add	r7, sp, #0
 8007f30:	6078      	str	r0, [r7, #4]
 8007f32:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0U);
 8007f34:	683b      	ldr	r3, [r7, #0]
 8007f36:	781a      	ldrb	r2, [r3, #0]
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1U);
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	785a      	ldrb	r2, [r3, #1]
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2U);
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	789a      	ldrb	r2, [r3, #2]
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3U);
 8007f4c:	683b      	ldr	r3, [r7, #0]
 8007f4e:	78da      	ldrb	r2, [r3, #3]
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = MIN(*(uint8_t *)(buf + 4U), USBH_MAX_NUM_ENDPOINTS);
 8007f54:	683b      	ldr	r3, [r7, #0]
 8007f56:	3304      	adds	r3, #4
 8007f58:	781b      	ldrb	r3, [r3, #0]
 8007f5a:	2b02      	cmp	r3, #2
 8007f5c:	bf28      	it	cs
 8007f5e:	2302      	movcs	r3, #2
 8007f60:	b2da      	uxtb	r2, r3
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5U);
 8007f66:	683b      	ldr	r3, [r7, #0]
 8007f68:	795a      	ldrb	r2, [r3, #5]
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6U);
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	799a      	ldrb	r2, [r3, #6]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7U);
 8007f76:	683b      	ldr	r3, [r7, #0]
 8007f78:	79da      	ldrb	r2, [r3, #7]
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8U);
 8007f7e:	683b      	ldr	r3, [r7, #0]
 8007f80:	7a1a      	ldrb	r2, [r3, #8]
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	721a      	strb	r2, [r3, #8]
}
 8007f86:	bf00      	nop
 8007f88:	370c      	adds	r7, #12
 8007f8a:	46bd      	mov	sp, r7
 8007f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f90:	4770      	bx	lr

08007f92 <USBH_ParseEPDesc>:
  * @param  ep_descriptor: Endpoint descriptor destination address
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef *ep_descriptor, uint8_t *buf)
{
 8007f92:	b480      	push	{r7}
 8007f94:	b087      	sub	sp, #28
 8007f96:	af00      	add	r7, sp, #0
 8007f98:	60f8      	str	r0, [r7, #12]
 8007f9a:	60b9      	str	r1, [r7, #8]
 8007f9c:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	75fb      	strb	r3, [r7, #23]

  ep_descriptor->bLength          = *(uint8_t *)(buf + 0U);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	781a      	ldrb	r2, [r3, #0]
 8007fa6:	68bb      	ldr	r3, [r7, #8]
 8007fa8:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1U);
 8007faa:	687b      	ldr	r3, [r7, #4]
 8007fac:	785a      	ldrb	r2, [r3, #1]
 8007fae:	68bb      	ldr	r3, [r7, #8]
 8007fb0:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2U);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	789a      	ldrb	r2, [r3, #2]
 8007fb6:	68bb      	ldr	r3, [r7, #8]
 8007fb8:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3U);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	78da      	ldrb	r2, [r3, #3]
 8007fbe:	68bb      	ldr	r3, [r7, #8]
 8007fc0:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4U);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	3304      	adds	r3, #4
 8007fc6:	781b      	ldrb	r3, [r3, #0]
 8007fc8:	b29a      	uxth	r2, r3
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	3305      	adds	r3, #5
 8007fce:	781b      	ldrb	r3, [r3, #0]
 8007fd0:	b29b      	uxth	r3, r3
 8007fd2:	021b      	lsls	r3, r3, #8
 8007fd4:	b29b      	uxth	r3, r3
 8007fd6:	4313      	orrs	r3, r2
 8007fd8:	b29a      	uxth	r2, r3
 8007fda:	68bb      	ldr	r3, [r7, #8]
 8007fdc:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6U);
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	799a      	ldrb	r2, [r3, #6]
 8007fe2:	68bb      	ldr	r3, [r7, #8]
 8007fe4:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8007fe6:	68bb      	ldr	r3, [r7, #8]
 8007fe8:	889b      	ldrh	r3, [r3, #4]
 8007fea:	2b00      	cmp	r3, #0
 8007fec:	d009      	beq.n	8008002 <USBH_ParseEPDesc+0x70>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8007fee:	68bb      	ldr	r3, [r7, #8]
 8007ff0:	889b      	ldrh	r3, [r3, #4]
  if ((ep_descriptor->wMaxPacketSize == 0x00U) ||
 8007ff2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ff6:	d804      	bhi.n	8008002 <USBH_ParseEPDesc+0x70>
      (ep_descriptor->wMaxPacketSize > USBH_MAX_DATA_BUFFER))
 8007ff8:	68bb      	ldr	r3, [r7, #8]
 8007ffa:	889b      	ldrh	r3, [r3, #4]
      (ep_descriptor->wMaxPacketSize > USBH_MAX_EP_PACKET_SIZE) ||
 8007ffc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008000:	d901      	bls.n	8008006 <USBH_ParseEPDesc+0x74>
  {
    status = USBH_NOT_SUPPORTED;
 8008002:	2303      	movs	r3, #3
 8008004:	75fb      	strb	r3, [r7, #23]
  }

  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800800c:	2b00      	cmp	r3, #0
 800800e:	d136      	bne.n	800807e <USBH_ParseEPDesc+0xec>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK)
 8008010:	68bb      	ldr	r3, [r7, #8]
 8008012:	78db      	ldrb	r3, [r3, #3]
 8008014:	f003 0303 	and.w	r3, r3, #3
 8008018:	2b02      	cmp	r3, #2
 800801a:	d108      	bne.n	800802e <USBH_ParseEPDesc+0x9c>
    {
      if (ep_descriptor->wMaxPacketSize > 512U)
 800801c:	68bb      	ldr	r3, [r7, #8]
 800801e:	889b      	ldrh	r3, [r3, #4]
 8008020:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008024:	f240 8097 	bls.w	8008156 <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 8008028:	2303      	movs	r3, #3
 800802a:	75fb      	strb	r3, [r7, #23]
 800802c:	e093      	b.n	8008156 <USBH_ParseEPDesc+0x1c4>
      }
    }
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800802e:	68bb      	ldr	r3, [r7, #8]
 8008030:	78db      	ldrb	r3, [r3, #3]
 8008032:	f003 0303 	and.w	r3, r3, #3
 8008036:	2b00      	cmp	r3, #0
 8008038:	d107      	bne.n	800804a <USBH_ParseEPDesc+0xb8>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 800803a:	68bb      	ldr	r3, [r7, #8]
 800803c:	889b      	ldrh	r3, [r3, #4]
 800803e:	2b40      	cmp	r3, #64	; 0x40
 8008040:	f240 8089 	bls.w	8008156 <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 8008044:	2303      	movs	r3, #3
 8008046:	75fb      	strb	r3, [r7, #23]
 8008048:	e085      	b.n	8008156 <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800804a:	68bb      	ldr	r3, [r7, #8]
 800804c:	78db      	ldrb	r3, [r3, #3]
 800804e:	f003 0303 	and.w	r3, r3, #3
 8008052:	2b01      	cmp	r3, #1
 8008054:	d005      	beq.n	8008062 <USBH_ParseEPDesc+0xd0>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8008056:	68bb      	ldr	r3, [r7, #8]
 8008058:	78db      	ldrb	r3, [r3, #3]
 800805a:	f003 0303 	and.w	r3, r3, #3
    else if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 800805e:	2b03      	cmp	r3, #3
 8008060:	d10a      	bne.n	8008078 <USBH_ParseEPDesc+0xe6>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008062:	68bb      	ldr	r3, [r7, #8]
 8008064:	799b      	ldrb	r3, [r3, #6]
 8008066:	2b00      	cmp	r3, #0
 8008068:	d003      	beq.n	8008072 <USBH_ParseEPDesc+0xe0>
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	799b      	ldrb	r3, [r3, #6]
 800806e:	2b10      	cmp	r3, #16
 8008070:	d970      	bls.n	8008154 <USBH_ParseEPDesc+0x1c2>
      {
        status = USBH_NOT_SUPPORTED;
 8008072:	2303      	movs	r3, #3
 8008074:	75fb      	strb	r3, [r7, #23]
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008076:	e06d      	b.n	8008154 <USBH_ParseEPDesc+0x1c2>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008078:	2303      	movs	r3, #3
 800807a:	75fb      	strb	r3, [r7, #23]
 800807c:	e06b      	b.n	8008156 <USBH_ParseEPDesc+0x1c4>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_FULL)
 800807e:	68fb      	ldr	r3, [r7, #12]
 8008080:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008084:	2b01      	cmp	r3, #1
 8008086:	d13c      	bne.n	8008102 <USBH_ParseEPDesc+0x170>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 8008088:	68bb      	ldr	r3, [r7, #8]
 800808a:	78db      	ldrb	r3, [r3, #3]
 800808c:	f003 0303 	and.w	r3, r3, #3
 8008090:	2b02      	cmp	r3, #2
 8008092:	d005      	beq.n	80080a0 <USBH_ParseEPDesc+0x10e>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL))
 8008094:	68bb      	ldr	r3, [r7, #8]
 8008096:	78db      	ldrb	r3, [r3, #3]
 8008098:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_BULK) ||
 800809c:	2b00      	cmp	r3, #0
 800809e:	d106      	bne.n	80080ae <USBH_ParseEPDesc+0x11c>
    {
      if (ep_descriptor->wMaxPacketSize > 64U)
 80080a0:	68bb      	ldr	r3, [r7, #8]
 80080a2:	889b      	ldrh	r3, [r3, #4]
 80080a4:	2b40      	cmp	r3, #64	; 0x40
 80080a6:	d956      	bls.n	8008156 <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 80080a8:	2303      	movs	r3, #3
 80080aa:	75fb      	strb	r3, [r7, #23]
      if (ep_descriptor->wMaxPacketSize > 64U)
 80080ac:	e053      	b.n	8008156 <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 80080ae:	68bb      	ldr	r3, [r7, #8]
 80080b0:	78db      	ldrb	r3, [r3, #3]
 80080b2:	f003 0303 	and.w	r3, r3, #3
 80080b6:	2b01      	cmp	r3, #1
 80080b8:	d10e      	bne.n	80080d8 <USBH_ParseEPDesc+0x146>
    {
      if ((ep_descriptor->bInterval == 0U) ||
 80080ba:	68bb      	ldr	r3, [r7, #8]
 80080bc:	799b      	ldrb	r3, [r3, #6]
 80080be:	2b00      	cmp	r3, #0
 80080c0:	d007      	beq.n	80080d2 <USBH_ParseEPDesc+0x140>
          (ep_descriptor->bInterval > 0x10U) ||
 80080c2:	68bb      	ldr	r3, [r7, #8]
 80080c4:	799b      	ldrb	r3, [r3, #6]
      if ((ep_descriptor->bInterval == 0U) ||
 80080c6:	2b10      	cmp	r3, #16
 80080c8:	d803      	bhi.n	80080d2 <USBH_ParseEPDesc+0x140>
          (ep_descriptor->wMaxPacketSize > 64U))
 80080ca:	68bb      	ldr	r3, [r7, #8]
 80080cc:	889b      	ldrh	r3, [r3, #4]
          (ep_descriptor->bInterval > 0x10U) ||
 80080ce:	2b40      	cmp	r3, #64	; 0x40
 80080d0:	d941      	bls.n	8008156 <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 80080d2:	2303      	movs	r3, #3
 80080d4:	75fb      	strb	r3, [r7, #23]
 80080d6:	e03e      	b.n	8008156 <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For full-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 80080d8:	68bb      	ldr	r3, [r7, #8]
 80080da:	78db      	ldrb	r3, [r3, #3]
 80080dc:	f003 0303 	and.w	r3, r3, #3
 80080e0:	2b03      	cmp	r3, #3
 80080e2:	d10b      	bne.n	80080fc <USBH_ParseEPDesc+0x16a>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 1023U))
 80080e4:	68bb      	ldr	r3, [r7, #8]
 80080e6:	799b      	ldrb	r3, [r3, #6]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d004      	beq.n	80080f6 <USBH_ParseEPDesc+0x164>
 80080ec:	68bb      	ldr	r3, [r7, #8]
 80080ee:	889b      	ldrh	r3, [r3, #4]
 80080f0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80080f4:	d32f      	bcc.n	8008156 <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 80080f6:	2303      	movs	r3, #3
 80080f8:	75fb      	strb	r3, [r7, #23]
 80080fa:	e02c      	b.n	8008156 <USBH_ParseEPDesc+0x1c4>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 80080fc:	2303      	movs	r3, #3
 80080fe:	75fb      	strb	r3, [r7, #23]
 8008100:	e029      	b.n	8008156 <USBH_ParseEPDesc+0x1c4>
    }
  }
  else if (phost->device.speed == (uint8_t)USBH_SPEED_LOW)
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8008108:	2b02      	cmp	r3, #2
 800810a:	d120      	bne.n	800814e <USBH_ParseEPDesc+0x1bc>
  {
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_CTRL)
 800810c:	68bb      	ldr	r3, [r7, #8]
 800810e:	78db      	ldrb	r3, [r3, #3]
 8008110:	f003 0303 	and.w	r3, r3, #3
 8008114:	2b00      	cmp	r3, #0
 8008116:	d106      	bne.n	8008126 <USBH_ParseEPDesc+0x194>
    {
      if (ep_descriptor->wMaxPacketSize != 8U)
 8008118:	68bb      	ldr	r3, [r7, #8]
 800811a:	889b      	ldrh	r3, [r3, #4]
 800811c:	2b08      	cmp	r3, #8
 800811e:	d01a      	beq.n	8008156 <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 8008120:	2303      	movs	r3, #3
 8008122:	75fb      	strb	r3, [r7, #23]
 8008124:	e017      	b.n	8008156 <USBH_ParseEPDesc+0x1c4>
      }
    }
    /* For low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8008126:	68bb      	ldr	r3, [r7, #8]
 8008128:	78db      	ldrb	r3, [r3, #3]
 800812a:	f003 0303 	and.w	r3, r3, #3
 800812e:	2b03      	cmp	r3, #3
 8008130:	d10a      	bne.n	8008148 <USBH_ParseEPDesc+0x1b6>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->wMaxPacketSize > 8U))
 8008132:	68bb      	ldr	r3, [r7, #8]
 8008134:	799b      	ldrb	r3, [r3, #6]
 8008136:	2b00      	cmp	r3, #0
 8008138:	d003      	beq.n	8008142 <USBH_ParseEPDesc+0x1b0>
 800813a:	68bb      	ldr	r3, [r7, #8]
 800813c:	889b      	ldrh	r3, [r3, #4]
 800813e:	2b08      	cmp	r3, #8
 8008140:	d909      	bls.n	8008156 <USBH_ParseEPDesc+0x1c4>
      {
        status = USBH_NOT_SUPPORTED;
 8008142:	2303      	movs	r3, #3
 8008144:	75fb      	strb	r3, [r7, #23]
 8008146:	e006      	b.n	8008156 <USBH_ParseEPDesc+0x1c4>
      }
    }
    else
    {
      status = USBH_NOT_SUPPORTED;
 8008148:	2303      	movs	r3, #3
 800814a:	75fb      	strb	r3, [r7, #23]
 800814c:	e003      	b.n	8008156 <USBH_ParseEPDesc+0x1c4>
    }
  }
  else
  {
    status = USBH_NOT_SUPPORTED;
 800814e:	2303      	movs	r3, #3
 8008150:	75fb      	strb	r3, [r7, #23]
 8008152:	e000      	b.n	8008156 <USBH_ParseEPDesc+0x1c4>
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8008154:	bf00      	nop
  }

  return status;
 8008156:	7dfb      	ldrb	r3, [r7, #23]
}
 8008158:	4618      	mov	r0, r3
 800815a:	371c      	adds	r7, #28
 800815c:	46bd      	mov	sp, r7
 800815e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008162:	4770      	bx	lr

08008164 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8008164:	b480      	push	{r7}
 8008166:	b087      	sub	sp, #28
 8008168:	af00      	add	r7, sp, #0
 800816a:	60f8      	str	r0, [r7, #12]
 800816c:	60b9      	str	r1, [r7, #8]
 800816e:	4613      	mov	r3, r2
 8008170:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8008172:	68fb      	ldr	r3, [r7, #12]
 8008174:	3301      	adds	r3, #1
 8008176:	781b      	ldrb	r3, [r3, #0]
 8008178:	2b03      	cmp	r3, #3
 800817a:	d120      	bne.n	80081be <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	781b      	ldrb	r3, [r3, #0]
 8008180:	1e9a      	subs	r2, r3, #2
 8008182:	88fb      	ldrh	r3, [r7, #6]
 8008184:	4293      	cmp	r3, r2
 8008186:	bf28      	it	cs
 8008188:	4613      	movcs	r3, r2
 800818a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	3302      	adds	r3, #2
 8008190:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8008192:	2300      	movs	r3, #0
 8008194:	82fb      	strh	r3, [r7, #22]
 8008196:	e00b      	b.n	80081b0 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8008198:	8afb      	ldrh	r3, [r7, #22]
 800819a:	68fa      	ldr	r2, [r7, #12]
 800819c:	4413      	add	r3, r2
 800819e:	781a      	ldrb	r2, [r3, #0]
 80081a0:	68bb      	ldr	r3, [r7, #8]
 80081a2:	701a      	strb	r2, [r3, #0]
      pdest++;
 80081a4:	68bb      	ldr	r3, [r7, #8]
 80081a6:	3301      	adds	r3, #1
 80081a8:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 80081aa:	8afb      	ldrh	r3, [r7, #22]
 80081ac:	3302      	adds	r3, #2
 80081ae:	82fb      	strh	r3, [r7, #22]
 80081b0:	8afa      	ldrh	r2, [r7, #22]
 80081b2:	8abb      	ldrh	r3, [r7, #20]
 80081b4:	429a      	cmp	r2, r3
 80081b6:	d3ef      	bcc.n	8008198 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 80081b8:	68bb      	ldr	r3, [r7, #8]
 80081ba:	2200      	movs	r2, #0
 80081bc:	701a      	strb	r2, [r3, #0]
  }
}
 80081be:	bf00      	nop
 80081c0:	371c      	adds	r7, #28
 80081c2:	46bd      	mov	sp, r7
 80081c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c8:	4770      	bx	lr

080081ca <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t *USBH_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80081ca:	b480      	push	{r7}
 80081cc:	b085      	sub	sp, #20
 80081ce:	af00      	add	r7, sp, #0
 80081d0:	6078      	str	r0, [r7, #4]
 80081d2:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 80081d4:	683b      	ldr	r3, [r7, #0]
 80081d6:	881a      	ldrh	r2, [r3, #0]
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	781b      	ldrb	r3, [r3, #0]
 80081dc:	b29b      	uxth	r3, r3
 80081de:	4413      	add	r3, r2
 80081e0:	b29a      	uxth	r2, r3
 80081e2:	683b      	ldr	r3, [r7, #0]
 80081e4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	781b      	ldrb	r3, [r3, #0]
 80081ea:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	4413      	add	r3, r2
 80081f0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80081f2:	68fb      	ldr	r3, [r7, #12]
}
 80081f4:	4618      	mov	r0, r3
 80081f6:	3714      	adds	r7, #20
 80081f8:	46bd      	mov	sp, r7
 80081fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081fe:	4770      	bx	lr

08008200 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8008200:	b580      	push	{r7, lr}
 8008202:	b086      	sub	sp, #24
 8008204:	af00      	add	r7, sp, #0
 8008206:	60f8      	str	r0, [r7, #12]
 8008208:	60b9      	str	r1, [r7, #8]
 800820a:	4613      	mov	r3, r2
 800820c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 800820e:	2301      	movs	r3, #1
 8008210:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	789b      	ldrb	r3, [r3, #2]
 8008216:	2b01      	cmp	r3, #1
 8008218:	d002      	beq.n	8008220 <USBH_CtlReq+0x20>
 800821a:	2b02      	cmp	r3, #2
 800821c:	d00f      	beq.n	800823e <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 800821e:	e027      	b.n	8008270 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8008220:	68fb      	ldr	r3, [r7, #12]
 8008222:	68ba      	ldr	r2, [r7, #8]
 8008224:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	88fa      	ldrh	r2, [r7, #6]
 800822a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	2201      	movs	r2, #1
 8008230:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2202      	movs	r2, #2
 8008236:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8008238:	2301      	movs	r3, #1
 800823a:	75fb      	strb	r3, [r7, #23]
      break;
 800823c:	e018      	b.n	8008270 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 800823e:	68f8      	ldr	r0, [r7, #12]
 8008240:	f000 f81c 	bl	800827c <USBH_HandleControl>
 8008244:	4603      	mov	r3, r0
 8008246:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8008248:	7dfb      	ldrb	r3, [r7, #23]
 800824a:	2b00      	cmp	r3, #0
 800824c:	d002      	beq.n	8008254 <USBH_CtlReq+0x54>
 800824e:	7dfb      	ldrb	r3, [r7, #23]
 8008250:	2b03      	cmp	r3, #3
 8008252:	d106      	bne.n	8008262 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8008254:	68fb      	ldr	r3, [r7, #12]
 8008256:	2201      	movs	r2, #1
 8008258:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	2200      	movs	r2, #0
 800825e:	761a      	strb	r2, [r3, #24]
      break;
 8008260:	e005      	b.n	800826e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8008262:	7dfb      	ldrb	r3, [r7, #23]
 8008264:	2b02      	cmp	r3, #2
 8008266:	d102      	bne.n	800826e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8008268:	68fb      	ldr	r3, [r7, #12]
 800826a:	2201      	movs	r2, #1
 800826c:	709a      	strb	r2, [r3, #2]
      break;
 800826e:	bf00      	nop
  }
  return status;
 8008270:	7dfb      	ldrb	r3, [r7, #23]
}
 8008272:	4618      	mov	r0, r3
 8008274:	3718      	adds	r7, #24
 8008276:	46bd      	mov	sp, r7
 8008278:	bd80      	pop	{r7, pc}
	...

0800827c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 800827c:	b580      	push	{r7, lr}
 800827e:	b086      	sub	sp, #24
 8008280:	af02      	add	r7, sp, #8
 8008282:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8008284:	2301      	movs	r3, #1
 8008286:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8008288:	2300      	movs	r3, #0
 800828a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	7e1b      	ldrb	r3, [r3, #24]
 8008290:	3b01      	subs	r3, #1
 8008292:	2b0a      	cmp	r3, #10
 8008294:	f200 8156 	bhi.w	8008544 <USBH_HandleControl+0x2c8>
 8008298:	a201      	add	r2, pc, #4	; (adr r2, 80082a0 <USBH_HandleControl+0x24>)
 800829a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800829e:	bf00      	nop
 80082a0:	080082cd 	.word	0x080082cd
 80082a4:	080082e7 	.word	0x080082e7
 80082a8:	08008351 	.word	0x08008351
 80082ac:	08008377 	.word	0x08008377
 80082b0:	080083af 	.word	0x080083af
 80082b4:	080083d9 	.word	0x080083d9
 80082b8:	0800842b 	.word	0x0800842b
 80082bc:	0800844d 	.word	0x0800844d
 80082c0:	08008489 	.word	0x08008489
 80082c4:	080084af 	.word	0x080084af
 80082c8:	080084ed 	.word	0x080084ed
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	f103 0110 	add.w	r1, r3, #16
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	795b      	ldrb	r3, [r3, #5]
 80082d6:	461a      	mov	r2, r3
 80082d8:	6878      	ldr	r0, [r7, #4]
 80082da:	f000 f943 	bl	8008564 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	2202      	movs	r2, #2
 80082e2:	761a      	strb	r2, [r3, #24]
      break;
 80082e4:	e139      	b.n	800855a <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	795b      	ldrb	r3, [r3, #5]
 80082ea:	4619      	mov	r1, r3
 80082ec:	6878      	ldr	r0, [r7, #4]
 80082ee:	f000 fcc5 	bl	8008c7c <USBH_LL_GetURBState>
 80082f2:	4603      	mov	r3, r0
 80082f4:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 80082f6:	7bbb      	ldrb	r3, [r7, #14]
 80082f8:	2b01      	cmp	r3, #1
 80082fa:	d11e      	bne.n	800833a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	7c1b      	ldrb	r3, [r3, #16]
 8008300:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8008304:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	8adb      	ldrh	r3, [r3, #22]
 800830a:	2b00      	cmp	r3, #0
 800830c:	d00a      	beq.n	8008324 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 800830e:	7b7b      	ldrb	r3, [r7, #13]
 8008310:	2b80      	cmp	r3, #128	; 0x80
 8008312:	d103      	bne.n	800831c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2203      	movs	r2, #3
 8008318:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800831a:	e115      	b.n	8008548 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	2205      	movs	r2, #5
 8008320:	761a      	strb	r2, [r3, #24]
      break;
 8008322:	e111      	b.n	8008548 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8008324:	7b7b      	ldrb	r3, [r7, #13]
 8008326:	2b80      	cmp	r3, #128	; 0x80
 8008328:	d103      	bne.n	8008332 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2209      	movs	r2, #9
 800832e:	761a      	strb	r2, [r3, #24]
      break;
 8008330:	e10a      	b.n	8008548 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2207      	movs	r2, #7
 8008336:	761a      	strb	r2, [r3, #24]
      break;
 8008338:	e106      	b.n	8008548 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 800833a:	7bbb      	ldrb	r3, [r7, #14]
 800833c:	2b04      	cmp	r3, #4
 800833e:	d003      	beq.n	8008348 <USBH_HandleControl+0xcc>
 8008340:	7bbb      	ldrb	r3, [r7, #14]
 8008342:	2b02      	cmp	r3, #2
 8008344:	f040 8100 	bne.w	8008548 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8008348:	687b      	ldr	r3, [r7, #4]
 800834a:	220b      	movs	r2, #11
 800834c:	761a      	strb	r2, [r3, #24]
      break;
 800834e:	e0fb      	b.n	8008548 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8008356:	b29a      	uxth	r2, r3
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	6899      	ldr	r1, [r3, #8]
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	899a      	ldrh	r2, [r3, #12]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	791b      	ldrb	r3, [r3, #4]
 8008368:	6878      	ldr	r0, [r7, #4]
 800836a:	f000 f93a 	bl	80085e2 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	2204      	movs	r2, #4
 8008372:	761a      	strb	r2, [r3, #24]
      break;
 8008374:	e0f1      	b.n	800855a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	791b      	ldrb	r3, [r3, #4]
 800837a:	4619      	mov	r1, r3
 800837c:	6878      	ldr	r0, [r7, #4]
 800837e:	f000 fc7d 	bl	8008c7c <USBH_LL_GetURBState>
 8008382:	4603      	mov	r3, r0
 8008384:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8008386:	7bbb      	ldrb	r3, [r7, #14]
 8008388:	2b01      	cmp	r3, #1
 800838a:	d102      	bne.n	8008392 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 800838c:	687b      	ldr	r3, [r7, #4]
 800838e:	2209      	movs	r2, #9
 8008390:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8008392:	7bbb      	ldrb	r3, [r7, #14]
 8008394:	2b05      	cmp	r3, #5
 8008396:	d102      	bne.n	800839e <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8008398:	2303      	movs	r3, #3
 800839a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800839c:	e0d6      	b.n	800854c <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 800839e:	7bbb      	ldrb	r3, [r7, #14]
 80083a0:	2b04      	cmp	r3, #4
 80083a2:	f040 80d3 	bne.w	800854c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	220b      	movs	r2, #11
 80083aa:	761a      	strb	r2, [r3, #24]
      break;
 80083ac:	e0ce      	b.n	800854c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	6899      	ldr	r1, [r3, #8]
 80083b2:	687b      	ldr	r3, [r7, #4]
 80083b4:	899a      	ldrh	r2, [r3, #12]
 80083b6:	687b      	ldr	r3, [r7, #4]
 80083b8:	795b      	ldrb	r3, [r3, #5]
 80083ba:	2001      	movs	r0, #1
 80083bc:	9000      	str	r0, [sp, #0]
 80083be:	6878      	ldr	r0, [r7, #4]
 80083c0:	f000 f8ea 	bl	8008598 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80083ca:	b29a      	uxth	r2, r3
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	2206      	movs	r2, #6
 80083d4:	761a      	strb	r2, [r3, #24]
      break;
 80083d6:	e0c0      	b.n	800855a <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	795b      	ldrb	r3, [r3, #5]
 80083dc:	4619      	mov	r1, r3
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f000 fc4c 	bl	8008c7c <USBH_LL_GetURBState>
 80083e4:	4603      	mov	r3, r0
 80083e6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 80083e8:	7bbb      	ldrb	r3, [r7, #14]
 80083ea:	2b01      	cmp	r3, #1
 80083ec:	d103      	bne.n	80083f6 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2207      	movs	r2, #7
 80083f2:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80083f4:	e0ac      	b.n	8008550 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 80083f6:	7bbb      	ldrb	r3, [r7, #14]
 80083f8:	2b05      	cmp	r3, #5
 80083fa:	d105      	bne.n	8008408 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 80083fc:	687b      	ldr	r3, [r7, #4]
 80083fe:	220c      	movs	r2, #12
 8008400:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8008402:	2303      	movs	r3, #3
 8008404:	73fb      	strb	r3, [r7, #15]
      break;
 8008406:	e0a3      	b.n	8008550 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8008408:	7bbb      	ldrb	r3, [r7, #14]
 800840a:	2b02      	cmp	r3, #2
 800840c:	d103      	bne.n	8008416 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2205      	movs	r2, #5
 8008412:	761a      	strb	r2, [r3, #24]
      break;
 8008414:	e09c      	b.n	8008550 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8008416:	7bbb      	ldrb	r3, [r7, #14]
 8008418:	2b04      	cmp	r3, #4
 800841a:	f040 8099 	bne.w	8008550 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	220b      	movs	r2, #11
 8008422:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8008424:	2302      	movs	r3, #2
 8008426:	73fb      	strb	r3, [r7, #15]
      break;
 8008428:	e092      	b.n	8008550 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	791b      	ldrb	r3, [r3, #4]
 800842e:	2200      	movs	r2, #0
 8008430:	2100      	movs	r1, #0
 8008432:	6878      	ldr	r0, [r7, #4]
 8008434:	f000 f8d5 	bl	80085e2 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8008438:	687b      	ldr	r3, [r7, #4]
 800843a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 800843e:	b29a      	uxth	r2, r3
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	2208      	movs	r2, #8
 8008448:	761a      	strb	r2, [r3, #24]

      break;
 800844a:	e086      	b.n	800855a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	791b      	ldrb	r3, [r3, #4]
 8008450:	4619      	mov	r1, r3
 8008452:	6878      	ldr	r0, [r7, #4]
 8008454:	f000 fc12 	bl	8008c7c <USBH_LL_GetURBState>
 8008458:	4603      	mov	r3, r0
 800845a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 800845c:	7bbb      	ldrb	r3, [r7, #14]
 800845e:	2b01      	cmp	r3, #1
 8008460:	d105      	bne.n	800846e <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	220d      	movs	r2, #13
 8008466:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8008468:	2300      	movs	r3, #0
 800846a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 800846c:	e072      	b.n	8008554 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 800846e:	7bbb      	ldrb	r3, [r7, #14]
 8008470:	2b04      	cmp	r3, #4
 8008472:	d103      	bne.n	800847c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	220b      	movs	r2, #11
 8008478:	761a      	strb	r2, [r3, #24]
      break;
 800847a:	e06b      	b.n	8008554 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 800847c:	7bbb      	ldrb	r3, [r7, #14]
 800847e:	2b05      	cmp	r3, #5
 8008480:	d168      	bne.n	8008554 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8008482:	2303      	movs	r3, #3
 8008484:	73fb      	strb	r3, [r7, #15]
      break;
 8008486:	e065      	b.n	8008554 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	795b      	ldrb	r3, [r3, #5]
 800848c:	2201      	movs	r2, #1
 800848e:	9200      	str	r2, [sp, #0]
 8008490:	2200      	movs	r2, #0
 8008492:	2100      	movs	r1, #0
 8008494:	6878      	ldr	r0, [r7, #4]
 8008496:	f000 f87f 	bl	8008598 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 80084a0:	b29a      	uxth	r2, r3
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 80084a6:	687b      	ldr	r3, [r7, #4]
 80084a8:	220a      	movs	r2, #10
 80084aa:	761a      	strb	r2, [r3, #24]
      break;
 80084ac:	e055      	b.n	800855a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	795b      	ldrb	r3, [r3, #5]
 80084b2:	4619      	mov	r1, r3
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	f000 fbe1 	bl	8008c7c <USBH_LL_GetURBState>
 80084ba:	4603      	mov	r3, r0
 80084bc:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 80084be:	7bbb      	ldrb	r3, [r7, #14]
 80084c0:	2b01      	cmp	r3, #1
 80084c2:	d105      	bne.n	80084d0 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 80084c4:	2300      	movs	r3, #0
 80084c6:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 80084c8:	687b      	ldr	r3, [r7, #4]
 80084ca:	220d      	movs	r2, #13
 80084cc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 80084ce:	e043      	b.n	8008558 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 80084d0:	7bbb      	ldrb	r3, [r7, #14]
 80084d2:	2b02      	cmp	r3, #2
 80084d4:	d103      	bne.n	80084de <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	2209      	movs	r2, #9
 80084da:	761a      	strb	r2, [r3, #24]
      break;
 80084dc:	e03c      	b.n	8008558 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 80084de:	7bbb      	ldrb	r3, [r7, #14]
 80084e0:	2b04      	cmp	r3, #4
 80084e2:	d139      	bne.n	8008558 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	220b      	movs	r2, #11
 80084e8:	761a      	strb	r2, [r3, #24]
      break;
 80084ea:	e035      	b.n	8008558 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	7e5b      	ldrb	r3, [r3, #25]
 80084f0:	3301      	adds	r3, #1
 80084f2:	b2da      	uxtb	r2, r3
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	765a      	strb	r2, [r3, #25]
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	7e5b      	ldrb	r3, [r3, #25]
 80084fc:	2b02      	cmp	r3, #2
 80084fe:	d806      	bhi.n	800850e <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	2201      	movs	r2, #1
 8008504:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	2201      	movs	r2, #1
 800850a:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800850c:	e025      	b.n	800855a <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800850e:	687b      	ldr	r3, [r7, #4]
 8008510:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8008514:	2106      	movs	r1, #6
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	2200      	movs	r2, #0
 800851e:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8008520:	687b      	ldr	r3, [r7, #4]
 8008522:	795b      	ldrb	r3, [r3, #5]
 8008524:	4619      	mov	r1, r3
 8008526:	6878      	ldr	r0, [r7, #4]
 8008528:	f000 f90c 	bl	8008744 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	791b      	ldrb	r3, [r3, #4]
 8008530:	4619      	mov	r1, r3
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f000 f906 	bl	8008744 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8008538:	687b      	ldr	r3, [r7, #4]
 800853a:	2200      	movs	r2, #0
 800853c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800853e:	2302      	movs	r3, #2
 8008540:	73fb      	strb	r3, [r7, #15]
      break;
 8008542:	e00a      	b.n	800855a <USBH_HandleControl+0x2de>

    default:
      break;
 8008544:	bf00      	nop
 8008546:	e008      	b.n	800855a <USBH_HandleControl+0x2de>
      break;
 8008548:	bf00      	nop
 800854a:	e006      	b.n	800855a <USBH_HandleControl+0x2de>
      break;
 800854c:	bf00      	nop
 800854e:	e004      	b.n	800855a <USBH_HandleControl+0x2de>
      break;
 8008550:	bf00      	nop
 8008552:	e002      	b.n	800855a <USBH_HandleControl+0x2de>
      break;
 8008554:	bf00      	nop
 8008556:	e000      	b.n	800855a <USBH_HandleControl+0x2de>
      break;
 8008558:	bf00      	nop
  }

  return status;
 800855a:	7bfb      	ldrb	r3, [r7, #15]
}
 800855c:	4618      	mov	r0, r3
 800855e:	3710      	adds	r7, #16
 8008560:	46bd      	mov	sp, r7
 8008562:	bd80      	pop	{r7, pc}

08008564 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8008564:	b580      	push	{r7, lr}
 8008566:	b088      	sub	sp, #32
 8008568:	af04      	add	r7, sp, #16
 800856a:	60f8      	str	r0, [r7, #12]
 800856c:	60b9      	str	r1, [r7, #8]
 800856e:	4613      	mov	r3, r2
 8008570:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008572:	79f9      	ldrb	r1, [r7, #7]
 8008574:	2300      	movs	r3, #0
 8008576:	9303      	str	r3, [sp, #12]
 8008578:	2308      	movs	r3, #8
 800857a:	9302      	str	r3, [sp, #8]
 800857c:	68bb      	ldr	r3, [r7, #8]
 800857e:	9301      	str	r3, [sp, #4]
 8008580:	2300      	movs	r3, #0
 8008582:	9300      	str	r3, [sp, #0]
 8008584:	2300      	movs	r3, #0
 8008586:	2200      	movs	r2, #0
 8008588:	68f8      	ldr	r0, [r7, #12]
 800858a:	f000 fb46 	bl	8008c1a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800858e:	2300      	movs	r3, #0
}
 8008590:	4618      	mov	r0, r3
 8008592:	3710      	adds	r7, #16
 8008594:	46bd      	mov	sp, r7
 8008596:	bd80      	pop	{r7, pc}

08008598 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 8008598:	b580      	push	{r7, lr}
 800859a:	b088      	sub	sp, #32
 800859c:	af04      	add	r7, sp, #16
 800859e:	60f8      	str	r0, [r7, #12]
 80085a0:	60b9      	str	r1, [r7, #8]
 80085a2:	4611      	mov	r1, r2
 80085a4:	461a      	mov	r2, r3
 80085a6:	460b      	mov	r3, r1
 80085a8:	80fb      	strh	r3, [r7, #6]
 80085aa:	4613      	mov	r3, r2
 80085ac:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80085ae:	68fb      	ldr	r3, [r7, #12]
 80085b0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d001      	beq.n	80085bc <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80085b8:	2300      	movs	r3, #0
 80085ba:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80085bc:	7979      	ldrb	r1, [r7, #5]
 80085be:	7e3b      	ldrb	r3, [r7, #24]
 80085c0:	9303      	str	r3, [sp, #12]
 80085c2:	88fb      	ldrh	r3, [r7, #6]
 80085c4:	9302      	str	r3, [sp, #8]
 80085c6:	68bb      	ldr	r3, [r7, #8]
 80085c8:	9301      	str	r3, [sp, #4]
 80085ca:	2301      	movs	r3, #1
 80085cc:	9300      	str	r3, [sp, #0]
 80085ce:	2300      	movs	r3, #0
 80085d0:	2200      	movs	r2, #0
 80085d2:	68f8      	ldr	r0, [r7, #12]
 80085d4:	f000 fb21 	bl	8008c1a <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80085d8:	2300      	movs	r3, #0
}
 80085da:	4618      	mov	r0, r3
 80085dc:	3710      	adds	r7, #16
 80085de:	46bd      	mov	sp, r7
 80085e0:	bd80      	pop	{r7, pc}

080085e2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80085e2:	b580      	push	{r7, lr}
 80085e4:	b088      	sub	sp, #32
 80085e6:	af04      	add	r7, sp, #16
 80085e8:	60f8      	str	r0, [r7, #12]
 80085ea:	60b9      	str	r1, [r7, #8]
 80085ec:	4611      	mov	r1, r2
 80085ee:	461a      	mov	r2, r3
 80085f0:	460b      	mov	r3, r1
 80085f2:	80fb      	strh	r3, [r7, #6]
 80085f4:	4613      	mov	r3, r2
 80085f6:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80085f8:	7979      	ldrb	r1, [r7, #5]
 80085fa:	2300      	movs	r3, #0
 80085fc:	9303      	str	r3, [sp, #12]
 80085fe:	88fb      	ldrh	r3, [r7, #6]
 8008600:	9302      	str	r3, [sp, #8]
 8008602:	68bb      	ldr	r3, [r7, #8]
 8008604:	9301      	str	r3, [sp, #4]
 8008606:	2301      	movs	r3, #1
 8008608:	9300      	str	r3, [sp, #0]
 800860a:	2300      	movs	r3, #0
 800860c:	2201      	movs	r2, #1
 800860e:	68f8      	ldr	r0, [r7, #12]
 8008610:	f000 fb03 	bl	8008c1a <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8008614:	2300      	movs	r3, #0

}
 8008616:	4618      	mov	r0, r3
 8008618:	3710      	adds	r7, #16
 800861a:	46bd      	mov	sp, r7
 800861c:	bd80      	pop	{r7, pc}

0800861e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800861e:	b580      	push	{r7, lr}
 8008620:	b088      	sub	sp, #32
 8008622:	af04      	add	r7, sp, #16
 8008624:	60f8      	str	r0, [r7, #12]
 8008626:	60b9      	str	r1, [r7, #8]
 8008628:	4611      	mov	r1, r2
 800862a:	461a      	mov	r2, r3
 800862c:	460b      	mov	r3, r1
 800862e:	80fb      	strh	r3, [r7, #6]
 8008630:	4613      	mov	r3, r2
 8008632:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800863a:	2b00      	cmp	r3, #0
 800863c:	d001      	beq.n	8008642 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800863e:	2300      	movs	r3, #0
 8008640:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8008642:	7979      	ldrb	r1, [r7, #5]
 8008644:	7e3b      	ldrb	r3, [r7, #24]
 8008646:	9303      	str	r3, [sp, #12]
 8008648:	88fb      	ldrh	r3, [r7, #6]
 800864a:	9302      	str	r3, [sp, #8]
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	9301      	str	r3, [sp, #4]
 8008650:	2301      	movs	r3, #1
 8008652:	9300      	str	r3, [sp, #0]
 8008654:	2302      	movs	r3, #2
 8008656:	2200      	movs	r2, #0
 8008658:	68f8      	ldr	r0, [r7, #12]
 800865a:	f000 fade 	bl	8008c1a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800865e:	2300      	movs	r3, #0
}
 8008660:	4618      	mov	r0, r3
 8008662:	3710      	adds	r7, #16
 8008664:	46bd      	mov	sp, r7
 8008666:	bd80      	pop	{r7, pc}

08008668 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8008668:	b580      	push	{r7, lr}
 800866a:	b088      	sub	sp, #32
 800866c:	af04      	add	r7, sp, #16
 800866e:	60f8      	str	r0, [r7, #12]
 8008670:	60b9      	str	r1, [r7, #8]
 8008672:	4611      	mov	r1, r2
 8008674:	461a      	mov	r2, r3
 8008676:	460b      	mov	r3, r1
 8008678:	80fb      	strh	r3, [r7, #6]
 800867a:	4613      	mov	r3, r2
 800867c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800867e:	7979      	ldrb	r1, [r7, #5]
 8008680:	2300      	movs	r3, #0
 8008682:	9303      	str	r3, [sp, #12]
 8008684:	88fb      	ldrh	r3, [r7, #6]
 8008686:	9302      	str	r3, [sp, #8]
 8008688:	68bb      	ldr	r3, [r7, #8]
 800868a:	9301      	str	r3, [sp, #4]
 800868c:	2301      	movs	r3, #1
 800868e:	9300      	str	r3, [sp, #0]
 8008690:	2302      	movs	r3, #2
 8008692:	2201      	movs	r2, #1
 8008694:	68f8      	ldr	r0, [r7, #12]
 8008696:	f000 fac0 	bl	8008c1a <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 800869a:	2300      	movs	r3, #0
}
 800869c:	4618      	mov	r0, r3
 800869e:	3710      	adds	r7, #16
 80086a0:	46bd      	mov	sp, r7
 80086a2:	bd80      	pop	{r7, pc}

080086a4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80086a4:	b580      	push	{r7, lr}
 80086a6:	b086      	sub	sp, #24
 80086a8:	af04      	add	r7, sp, #16
 80086aa:	6078      	str	r0, [r7, #4]
 80086ac:	4608      	mov	r0, r1
 80086ae:	4611      	mov	r1, r2
 80086b0:	461a      	mov	r2, r3
 80086b2:	4603      	mov	r3, r0
 80086b4:	70fb      	strb	r3, [r7, #3]
 80086b6:	460b      	mov	r3, r1
 80086b8:	70bb      	strb	r3, [r7, #2]
 80086ba:	4613      	mov	r3, r2
 80086bc:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80086be:	7878      	ldrb	r0, [r7, #1]
 80086c0:	78ba      	ldrb	r2, [r7, #2]
 80086c2:	78f9      	ldrb	r1, [r7, #3]
 80086c4:	8b3b      	ldrh	r3, [r7, #24]
 80086c6:	9302      	str	r3, [sp, #8]
 80086c8:	7d3b      	ldrb	r3, [r7, #20]
 80086ca:	9301      	str	r3, [sp, #4]
 80086cc:	7c3b      	ldrb	r3, [r7, #16]
 80086ce:	9300      	str	r3, [sp, #0]
 80086d0:	4603      	mov	r3, r0
 80086d2:	6878      	ldr	r0, [r7, #4]
 80086d4:	f000 fa53 	bl	8008b7e <USBH_LL_OpenPipe>

  return USBH_OK;
 80086d8:	2300      	movs	r3, #0
}
 80086da:	4618      	mov	r0, r3
 80086dc:	3708      	adds	r7, #8
 80086de:	46bd      	mov	sp, r7
 80086e0:	bd80      	pop	{r7, pc}

080086e2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80086e2:	b580      	push	{r7, lr}
 80086e4:	b082      	sub	sp, #8
 80086e6:	af00      	add	r7, sp, #0
 80086e8:	6078      	str	r0, [r7, #4]
 80086ea:	460b      	mov	r3, r1
 80086ec:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 80086ee:	78fb      	ldrb	r3, [r7, #3]
 80086f0:	4619      	mov	r1, r3
 80086f2:	6878      	ldr	r0, [r7, #4]
 80086f4:	f000 fa72 	bl	8008bdc <USBH_LL_ClosePipe>

  return USBH_OK;
 80086f8:	2300      	movs	r3, #0
}
 80086fa:	4618      	mov	r0, r3
 80086fc:	3708      	adds	r7, #8
 80086fe:	46bd      	mov	sp, r7
 8008700:	bd80      	pop	{r7, pc}

08008702 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8008702:	b580      	push	{r7, lr}
 8008704:	b084      	sub	sp, #16
 8008706:	af00      	add	r7, sp, #0
 8008708:	6078      	str	r0, [r7, #4]
 800870a:	460b      	mov	r3, r1
 800870c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800870e:	6878      	ldr	r0, [r7, #4]
 8008710:	f000 f836 	bl	8008780 <USBH_GetFreePipe>
 8008714:	4603      	mov	r3, r0
 8008716:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8008718:	89fb      	ldrh	r3, [r7, #14]
 800871a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800871e:	4293      	cmp	r3, r2
 8008720:	d00a      	beq.n	8008738 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8008722:	78fa      	ldrb	r2, [r7, #3]
 8008724:	89fb      	ldrh	r3, [r7, #14]
 8008726:	f003 030f 	and.w	r3, r3, #15
 800872a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800872e:	6879      	ldr	r1, [r7, #4]
 8008730:	33e0      	adds	r3, #224	; 0xe0
 8008732:	009b      	lsls	r3, r3, #2
 8008734:	440b      	add	r3, r1
 8008736:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8008738:	89fb      	ldrh	r3, [r7, #14]
 800873a:	b2db      	uxtb	r3, r3
}
 800873c:	4618      	mov	r0, r3
 800873e:	3710      	adds	r7, #16
 8008740:	46bd      	mov	sp, r7
 8008742:	bd80      	pop	{r7, pc}

08008744 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8008744:	b480      	push	{r7}
 8008746:	b083      	sub	sp, #12
 8008748:	af00      	add	r7, sp, #0
 800874a:	6078      	str	r0, [r7, #4]
 800874c:	460b      	mov	r3, r1
 800874e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8008750:	78fb      	ldrb	r3, [r7, #3]
 8008752:	2b0f      	cmp	r3, #15
 8008754:	d80d      	bhi.n	8008772 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8008756:	78fb      	ldrb	r3, [r7, #3]
 8008758:	687a      	ldr	r2, [r7, #4]
 800875a:	33e0      	adds	r3, #224	; 0xe0
 800875c:	009b      	lsls	r3, r3, #2
 800875e:	4413      	add	r3, r2
 8008760:	685a      	ldr	r2, [r3, #4]
 8008762:	78fb      	ldrb	r3, [r7, #3]
 8008764:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8008768:	6879      	ldr	r1, [r7, #4]
 800876a:	33e0      	adds	r3, #224	; 0xe0
 800876c:	009b      	lsls	r3, r3, #2
 800876e:	440b      	add	r3, r1
 8008770:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8008772:	2300      	movs	r3, #0
}
 8008774:	4618      	mov	r0, r3
 8008776:	370c      	adds	r7, #12
 8008778:	46bd      	mov	sp, r7
 800877a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800877e:	4770      	bx	lr

08008780 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8008780:	b480      	push	{r7}
 8008782:	b085      	sub	sp, #20
 8008784:	af00      	add	r7, sp, #0
 8008786:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8008788:	2300      	movs	r3, #0
 800878a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 800878c:	2300      	movs	r3, #0
 800878e:	73fb      	strb	r3, [r7, #15]
 8008790:	e00f      	b.n	80087b2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 8008792:	7bfb      	ldrb	r3, [r7, #15]
 8008794:	687a      	ldr	r2, [r7, #4]
 8008796:	33e0      	adds	r3, #224	; 0xe0
 8008798:	009b      	lsls	r3, r3, #2
 800879a:	4413      	add	r3, r2
 800879c:	685b      	ldr	r3, [r3, #4]
 800879e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d102      	bne.n	80087ac <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80087a6:	7bfb      	ldrb	r3, [r7, #15]
 80087a8:	b29b      	uxth	r3, r3
 80087aa:	e007      	b.n	80087bc <USBH_GetFreePipe+0x3c>
  for (idx = 0U; idx < USBH_MAX_PIPES_NBR; idx++)
 80087ac:	7bfb      	ldrb	r3, [r7, #15]
 80087ae:	3301      	adds	r3, #1
 80087b0:	73fb      	strb	r3, [r7, #15]
 80087b2:	7bfb      	ldrb	r3, [r7, #15]
 80087b4:	2b0f      	cmp	r3, #15
 80087b6:	d9ec      	bls.n	8008792 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80087b8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80087bc:	4618      	mov	r0, r3
 80087be:	3714      	adds	r7, #20
 80087c0:	46bd      	mov	sp, r7
 80087c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c6:	4770      	bx	lr

080087c8 <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80087c8:	b580      	push	{r7, lr}
 80087ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80087cc:	2201      	movs	r2, #1
 80087ce:	490e      	ldr	r1, [pc, #56]	; (8008808 <MX_USB_HOST_Init+0x40>)
 80087d0:	480e      	ldr	r0, [pc, #56]	; (800880c <MX_USB_HOST_Init+0x44>)
 80087d2:	f7fe fb05 	bl	8006de0 <USBH_Init>
 80087d6:	4603      	mov	r3, r0
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d001      	beq.n	80087e0 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80087dc:	f7f8 f9c6 	bl	8000b6c <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80087e0:	490b      	ldr	r1, [pc, #44]	; (8008810 <MX_USB_HOST_Init+0x48>)
 80087e2:	480a      	ldr	r0, [pc, #40]	; (800880c <MX_USB_HOST_Init+0x44>)
 80087e4:	f7fe fba9 	bl	8006f3a <USBH_RegisterClass>
 80087e8:	4603      	mov	r3, r0
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d001      	beq.n	80087f2 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 80087ee:	f7f8 f9bd 	bl	8000b6c <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 80087f2:	4806      	ldr	r0, [pc, #24]	; (800880c <MX_USB_HOST_Init+0x44>)
 80087f4:	f7fe fc2d 	bl	8007052 <USBH_Start>
 80087f8:	4603      	mov	r3, r0
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d001      	beq.n	8008802 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 80087fe:	f7f8 f9b5 	bl	8000b6c <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8008802:	bf00      	nop
 8008804:	bd80      	pop	{r7, pc}
 8008806:	bf00      	nop
 8008808:	08008829 	.word	0x08008829
 800880c:	200001bc 	.word	0x200001bc
 8008810:	2000000c 	.word	0x2000000c

08008814 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8008814:	b580      	push	{r7, lr}
 8008816:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 8008818:	4802      	ldr	r0, [pc, #8]	; (8008824 <MX_USB_HOST_Process+0x10>)
 800881a:	f7fe fc2b 	bl	8007074 <USBH_Process>
}
 800881e:	bf00      	nop
 8008820:	bd80      	pop	{r7, pc}
 8008822:	bf00      	nop
 8008824:	200001bc 	.word	0x200001bc

08008828 <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 8008828:	b480      	push	{r7}
 800882a:	b083      	sub	sp, #12
 800882c:	af00      	add	r7, sp, #0
 800882e:	6078      	str	r0, [r7, #4]
 8008830:	460b      	mov	r3, r1
 8008832:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8008834:	78fb      	ldrb	r3, [r7, #3]
 8008836:	3b01      	subs	r3, #1
 8008838:	2b04      	cmp	r3, #4
 800883a:	d819      	bhi.n	8008870 <USBH_UserProcess+0x48>
 800883c:	a201      	add	r2, pc, #4	; (adr r2, 8008844 <USBH_UserProcess+0x1c>)
 800883e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008842:	bf00      	nop
 8008844:	08008871 	.word	0x08008871
 8008848:	08008861 	.word	0x08008861
 800884c:	08008871 	.word	0x08008871
 8008850:	08008869 	.word	0x08008869
 8008854:	08008859 	.word	0x08008859
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 8008858:	4b09      	ldr	r3, [pc, #36]	; (8008880 <USBH_UserProcess+0x58>)
 800885a:	2203      	movs	r2, #3
 800885c:	701a      	strb	r2, [r3, #0]
  break;
 800885e:	e008      	b.n	8008872 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8008860:	4b07      	ldr	r3, [pc, #28]	; (8008880 <USBH_UserProcess+0x58>)
 8008862:	2202      	movs	r2, #2
 8008864:	701a      	strb	r2, [r3, #0]
  break;
 8008866:	e004      	b.n	8008872 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 8008868:	4b05      	ldr	r3, [pc, #20]	; (8008880 <USBH_UserProcess+0x58>)
 800886a:	2201      	movs	r2, #1
 800886c:	701a      	strb	r2, [r3, #0]
  break;
 800886e:	e000      	b.n	8008872 <USBH_UserProcess+0x4a>

  default:
  break;
 8008870:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8008872:	bf00      	nop
 8008874:	370c      	adds	r7, #12
 8008876:	46bd      	mov	sp, r7
 8008878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800887c:	4770      	bx	lr
 800887e:	bf00      	nop
 8008880:	20000594 	.word	0x20000594

08008884 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8008884:	b580      	push	{r7, lr}
 8008886:	b08a      	sub	sp, #40	; 0x28
 8008888:	af00      	add	r7, sp, #0
 800888a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800888c:	f107 0314 	add.w	r3, r7, #20
 8008890:	2200      	movs	r2, #0
 8008892:	601a      	str	r2, [r3, #0]
 8008894:	605a      	str	r2, [r3, #4]
 8008896:	609a      	str	r2, [r3, #8]
 8008898:	60da      	str	r2, [r3, #12]
 800889a:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 800889c:	687b      	ldr	r3, [r7, #4]
 800889e:	681b      	ldr	r3, [r3, #0]
 80088a0:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80088a4:	d147      	bne.n	8008936 <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80088a6:	2300      	movs	r3, #0
 80088a8:	613b      	str	r3, [r7, #16]
 80088aa:	4b25      	ldr	r3, [pc, #148]	; (8008940 <HAL_HCD_MspInit+0xbc>)
 80088ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088ae:	4a24      	ldr	r2, [pc, #144]	; (8008940 <HAL_HCD_MspInit+0xbc>)
 80088b0:	f043 0301 	orr.w	r3, r3, #1
 80088b4:	6313      	str	r3, [r2, #48]	; 0x30
 80088b6:	4b22      	ldr	r3, [pc, #136]	; (8008940 <HAL_HCD_MspInit+0xbc>)
 80088b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80088ba:	f003 0301 	and.w	r3, r3, #1
 80088be:	613b      	str	r3, [r7, #16]
 80088c0:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80088c2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80088c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80088c8:	2300      	movs	r3, #0
 80088ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088cc:	2300      	movs	r3, #0
 80088ce:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80088d0:	f107 0314 	add.w	r3, r7, #20
 80088d4:	4619      	mov	r1, r3
 80088d6:	481b      	ldr	r0, [pc, #108]	; (8008944 <HAL_HCD_MspInit+0xc0>)
 80088d8:	f7f8 fe76 	bl	80015c8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80088dc:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80088e0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80088e2:	2302      	movs	r3, #2
 80088e4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80088e6:	2300      	movs	r3, #0
 80088e8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80088ea:	2300      	movs	r3, #0
 80088ec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80088ee:	230a      	movs	r3, #10
 80088f0:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80088f2:	f107 0314 	add.w	r3, r7, #20
 80088f6:	4619      	mov	r1, r3
 80088f8:	4812      	ldr	r0, [pc, #72]	; (8008944 <HAL_HCD_MspInit+0xc0>)
 80088fa:	f7f8 fe65 	bl	80015c8 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80088fe:	4b10      	ldr	r3, [pc, #64]	; (8008940 <HAL_HCD_MspInit+0xbc>)
 8008900:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008902:	4a0f      	ldr	r2, [pc, #60]	; (8008940 <HAL_HCD_MspInit+0xbc>)
 8008904:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008908:	6353      	str	r3, [r2, #52]	; 0x34
 800890a:	2300      	movs	r3, #0
 800890c:	60fb      	str	r3, [r7, #12]
 800890e:	4b0c      	ldr	r3, [pc, #48]	; (8008940 <HAL_HCD_MspInit+0xbc>)
 8008910:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008912:	4a0b      	ldr	r2, [pc, #44]	; (8008940 <HAL_HCD_MspInit+0xbc>)
 8008914:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008918:	6453      	str	r3, [r2, #68]	; 0x44
 800891a:	4b09      	ldr	r3, [pc, #36]	; (8008940 <HAL_HCD_MspInit+0xbc>)
 800891c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800891e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008922:	60fb      	str	r3, [r7, #12]
 8008924:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008926:	2200      	movs	r2, #0
 8008928:	2100      	movs	r1, #0
 800892a:	2043      	movs	r0, #67	; 0x43
 800892c:	f7f8 fe15 	bl	800155a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008930:	2043      	movs	r0, #67	; 0x43
 8008932:	f7f8 fe2e 	bl	8001592 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008936:	bf00      	nop
 8008938:	3728      	adds	r7, #40	; 0x28
 800893a:	46bd      	mov	sp, r7
 800893c:	bd80      	pop	{r7, pc}
 800893e:	bf00      	nop
 8008940:	40023800 	.word	0x40023800
 8008944:	40020000 	.word	0x40020000

08008948 <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 8008948:	b580      	push	{r7, lr}
 800894a:	b082      	sub	sp, #8
 800894c:	af00      	add	r7, sp, #0
 800894e:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 8008956:	4618      	mov	r0, r3
 8008958:	f7fe ff6b 	bl	8007832 <USBH_LL_IncTimer>
}
 800895c:	bf00      	nop
 800895e:	3708      	adds	r7, #8
 8008960:	46bd      	mov	sp, r7
 8008962:	bd80      	pop	{r7, pc}

08008964 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008964:	b580      	push	{r7, lr}
 8008966:	b082      	sub	sp, #8
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 8008972:	4618      	mov	r0, r3
 8008974:	f7fe ffa3 	bl	80078be <USBH_LL_Connect>
}
 8008978:	bf00      	nop
 800897a:	3708      	adds	r7, #8
 800897c:	46bd      	mov	sp, r7
 800897e:	bd80      	pop	{r7, pc}

08008980 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8008980:	b580      	push	{r7, lr}
 8008982:	b082      	sub	sp, #8
 8008984:	af00      	add	r7, sp, #0
 8008986:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 800898e:	4618      	mov	r0, r3
 8008990:	f7fe ffac 	bl	80078ec <USBH_LL_Disconnect>
}
 8008994:	bf00      	nop
 8008996:	3708      	adds	r7, #8
 8008998:	46bd      	mov	sp, r7
 800899a:	bd80      	pop	{r7, pc}

0800899c <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 800899c:	b480      	push	{r7}
 800899e:	b083      	sub	sp, #12
 80089a0:	af00      	add	r7, sp, #0
 80089a2:	6078      	str	r0, [r7, #4]
 80089a4:	460b      	mov	r3, r1
 80089a6:	70fb      	strb	r3, [r7, #3]
 80089a8:	4613      	mov	r3, r2
 80089aa:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80089ac:	bf00      	nop
 80089ae:	370c      	adds	r7, #12
 80089b0:	46bd      	mov	sp, r7
 80089b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b6:	4770      	bx	lr

080089b8 <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80089b8:	b580      	push	{r7, lr}
 80089ba:	b082      	sub	sp, #8
 80089bc:	af00      	add	r7, sp, #0
 80089be:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80089c0:	687b      	ldr	r3, [r7, #4]
 80089c2:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 80089c6:	4618      	mov	r0, r3
 80089c8:	f7fe ff5d 	bl	8007886 <USBH_LL_PortEnabled>
}
 80089cc:	bf00      	nop
 80089ce:	3708      	adds	r7, #8
 80089d0:	46bd      	mov	sp, r7
 80089d2:	bd80      	pop	{r7, pc}

080089d4 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80089d4:	b580      	push	{r7, lr}
 80089d6:	b082      	sub	sp, #8
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	f8d3 33dc 	ldr.w	r3, [r3, #988]	; 0x3dc
 80089e2:	4618      	mov	r0, r3
 80089e4:	f7fe ff5d 	bl	80078a2 <USBH_LL_PortDisabled>
}
 80089e8:	bf00      	nop
 80089ea:	3708      	adds	r7, #8
 80089ec:	46bd      	mov	sp, r7
 80089ee:	bd80      	pop	{r7, pc}

080089f0 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b082      	sub	sp, #8
 80089f4:	af00      	add	r7, sp, #0
 80089f6:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 80089f8:	687b      	ldr	r3, [r7, #4]
 80089fa:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 80089fe:	2b01      	cmp	r3, #1
 8008a00:	d12a      	bne.n	8008a58 <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8008a02:	4a18      	ldr	r2, [pc, #96]	; (8008a64 <USBH_LL_Init+0x74>)
 8008a04:	687b      	ldr	r3, [r7, #4]
 8008a06:	f8c2 33dc 	str.w	r3, [r2, #988]	; 0x3dc
  phost->pData = &hhcd_USB_OTG_FS;
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	4a15      	ldr	r2, [pc, #84]	; (8008a64 <USBH_LL_Init+0x74>)
 8008a0e:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008a12:	4b14      	ldr	r3, [pc, #80]	; (8008a64 <USBH_LL_Init+0x74>)
 8008a14:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8008a18:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 8008a1a:	4b12      	ldr	r3, [pc, #72]	; (8008a64 <USBH_LL_Init+0x74>)
 8008a1c:	2208      	movs	r2, #8
 8008a1e:	715a      	strb	r2, [r3, #5]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8008a20:	4b10      	ldr	r3, [pc, #64]	; (8008a64 <USBH_LL_Init+0x74>)
 8008a22:	2201      	movs	r2, #1
 8008a24:	71da      	strb	r2, [r3, #7]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008a26:	4b0f      	ldr	r3, [pc, #60]	; (8008a64 <USBH_LL_Init+0x74>)
 8008a28:	2200      	movs	r2, #0
 8008a2a:	719a      	strb	r2, [r3, #6]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8008a2c:	4b0d      	ldr	r3, [pc, #52]	; (8008a64 <USBH_LL_Init+0x74>)
 8008a2e:	2202      	movs	r2, #2
 8008a30:	725a      	strb	r2, [r3, #9]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008a32:	4b0c      	ldr	r3, [pc, #48]	; (8008a64 <USBH_LL_Init+0x74>)
 8008a34:	2200      	movs	r2, #0
 8008a36:	729a      	strb	r2, [r3, #10]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 8008a38:	480a      	ldr	r0, [pc, #40]	; (8008a64 <USBH_LL_Init+0x74>)
 8008a3a:	f7f8 ff7a 	bl	8001932 <HAL_HCD_Init>
 8008a3e:	4603      	mov	r3, r0
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d001      	beq.n	8008a48 <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8008a44:	f7f8 f892 	bl	8000b6c <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 8008a48:	4806      	ldr	r0, [pc, #24]	; (8008a64 <USBH_LL_Init+0x74>)
 8008a4a:	f7f9 fbdb 	bl	8002204 <HAL_HCD_GetCurrentFrame>
 8008a4e:	4603      	mov	r3, r0
 8008a50:	4619      	mov	r1, r3
 8008a52:	6878      	ldr	r0, [r7, #4]
 8008a54:	f7fe fede 	bl	8007814 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 8008a58:	2300      	movs	r3, #0
}
 8008a5a:	4618      	mov	r0, r3
 8008a5c:	3708      	adds	r7, #8
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	bd80      	pop	{r7, pc}
 8008a62:	bf00      	nop
 8008a64:	20000598 	.word	0x20000598

08008a68 <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 8008a68:	b580      	push	{r7, lr}
 8008a6a:	b084      	sub	sp, #16
 8008a6c:	af00      	add	r7, sp, #0
 8008a6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008a70:	2300      	movs	r3, #0
 8008a72:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008a74:	2300      	movs	r3, #0
 8008a76:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008a7e:	4618      	mov	r0, r3
 8008a80:	f7f9 fb48 	bl	8002114 <HAL_HCD_Start>
 8008a84:	4603      	mov	r3, r0
 8008a86:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008a88:	7bfb      	ldrb	r3, [r7, #15]
 8008a8a:	4618      	mov	r0, r3
 8008a8c:	f000 f95e 	bl	8008d4c <USBH_Get_USB_Status>
 8008a90:	4603      	mov	r3, r0
 8008a92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008a94:	7bbb      	ldrb	r3, [r7, #14]
}
 8008a96:	4618      	mov	r0, r3
 8008a98:	3710      	adds	r7, #16
 8008a9a:	46bd      	mov	sp, r7
 8008a9c:	bd80      	pop	{r7, pc}

08008a9e <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 8008a9e:	b580      	push	{r7, lr}
 8008aa0:	b084      	sub	sp, #16
 8008aa2:	af00      	add	r7, sp, #0
 8008aa4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008aaa:	2300      	movs	r3, #0
 8008aac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	f7f9 fb50 	bl	800215a <HAL_HCD_Stop>
 8008aba:	4603      	mov	r3, r0
 8008abc:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008abe:	7bfb      	ldrb	r3, [r7, #15]
 8008ac0:	4618      	mov	r0, r3
 8008ac2:	f000 f943 	bl	8008d4c <USBH_Get_USB_Status>
 8008ac6:	4603      	mov	r3, r0
 8008ac8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008aca:	7bbb      	ldrb	r3, [r7, #14]
}
 8008acc:	4618      	mov	r0, r3
 8008ace:	3710      	adds	r7, #16
 8008ad0:	46bd      	mov	sp, r7
 8008ad2:	bd80      	pop	{r7, pc}

08008ad4 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 8008ad4:	b580      	push	{r7, lr}
 8008ad6:	b084      	sub	sp, #16
 8008ad8:	af00      	add	r7, sp, #0
 8008ada:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 8008adc:	2301      	movs	r3, #1
 8008ade:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008ae6:	4618      	mov	r0, r3
 8008ae8:	f7f9 fb9a 	bl	8002220 <HAL_HCD_GetCurrentSpeed>
 8008aec:	4603      	mov	r3, r0
 8008aee:	2b02      	cmp	r3, #2
 8008af0:	d00c      	beq.n	8008b0c <USBH_LL_GetSpeed+0x38>
 8008af2:	2b02      	cmp	r3, #2
 8008af4:	d80d      	bhi.n	8008b12 <USBH_LL_GetSpeed+0x3e>
 8008af6:	2b00      	cmp	r3, #0
 8008af8:	d002      	beq.n	8008b00 <USBH_LL_GetSpeed+0x2c>
 8008afa:	2b01      	cmp	r3, #1
 8008afc:	d003      	beq.n	8008b06 <USBH_LL_GetSpeed+0x32>
 8008afe:	e008      	b.n	8008b12 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8008b00:	2300      	movs	r3, #0
 8008b02:	73fb      	strb	r3, [r7, #15]
    break;
 8008b04:	e008      	b.n	8008b18 <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8008b06:	2301      	movs	r3, #1
 8008b08:	73fb      	strb	r3, [r7, #15]
    break;
 8008b0a:	e005      	b.n	8008b18 <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8008b0c:	2302      	movs	r3, #2
 8008b0e:	73fb      	strb	r3, [r7, #15]
    break;
 8008b10:	e002      	b.n	8008b18 <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8008b12:	2301      	movs	r3, #1
 8008b14:	73fb      	strb	r3, [r7, #15]
    break;
 8008b16:	bf00      	nop
  }
  return  speed;
 8008b18:	7bfb      	ldrb	r3, [r7, #15]
}
 8008b1a:	4618      	mov	r0, r3
 8008b1c:	3710      	adds	r7, #16
 8008b1e:	46bd      	mov	sp, r7
 8008b20:	bd80      	pop	{r7, pc}

08008b22 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8008b22:	b580      	push	{r7, lr}
 8008b24:	b084      	sub	sp, #16
 8008b26:	af00      	add	r7, sp, #0
 8008b28:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b2a:	2300      	movs	r3, #0
 8008b2c:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008b2e:	2300      	movs	r3, #0
 8008b30:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008b38:	4618      	mov	r0, r3
 8008b3a:	f7f9 fb2b 	bl	8002194 <HAL_HCD_ResetPort>
 8008b3e:	4603      	mov	r3, r0
 8008b40:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008b42:	7bfb      	ldrb	r3, [r7, #15]
 8008b44:	4618      	mov	r0, r3
 8008b46:	f000 f901 	bl	8008d4c <USBH_Get_USB_Status>
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008b4e:	7bbb      	ldrb	r3, [r7, #14]
}
 8008b50:	4618      	mov	r0, r3
 8008b52:	3710      	adds	r7, #16
 8008b54:	46bd      	mov	sp, r7
 8008b56:	bd80      	pop	{r7, pc}

08008b58 <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008b58:	b580      	push	{r7, lr}
 8008b5a:	b082      	sub	sp, #8
 8008b5c:	af00      	add	r7, sp, #0
 8008b5e:	6078      	str	r0, [r7, #4]
 8008b60:	460b      	mov	r3, r1
 8008b62:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008b6a:	78fa      	ldrb	r2, [r7, #3]
 8008b6c:	4611      	mov	r1, r2
 8008b6e:	4618      	mov	r0, r3
 8008b70:	f7f9 fb33 	bl	80021da <HAL_HCD_HC_GetXferCount>
 8008b74:	4603      	mov	r3, r0
}
 8008b76:	4618      	mov	r0, r3
 8008b78:	3708      	adds	r7, #8
 8008b7a:	46bd      	mov	sp, r7
 8008b7c:	bd80      	pop	{r7, pc}

08008b7e <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8008b7e:	b590      	push	{r4, r7, lr}
 8008b80:	b089      	sub	sp, #36	; 0x24
 8008b82:	af04      	add	r7, sp, #16
 8008b84:	6078      	str	r0, [r7, #4]
 8008b86:	4608      	mov	r0, r1
 8008b88:	4611      	mov	r1, r2
 8008b8a:	461a      	mov	r2, r3
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	70fb      	strb	r3, [r7, #3]
 8008b90:	460b      	mov	r3, r1
 8008b92:	70bb      	strb	r3, [r7, #2]
 8008b94:	4613      	mov	r3, r2
 8008b96:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008b98:	2300      	movs	r3, #0
 8008b9a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008ba6:	787c      	ldrb	r4, [r7, #1]
 8008ba8:	78ba      	ldrb	r2, [r7, #2]
 8008baa:	78f9      	ldrb	r1, [r7, #3]
 8008bac:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008bae:	9302      	str	r3, [sp, #8]
 8008bb0:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8008bb4:	9301      	str	r3, [sp, #4]
 8008bb6:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008bba:	9300      	str	r3, [sp, #0]
 8008bbc:	4623      	mov	r3, r4
 8008bbe:	f7f8 ff1f 	bl	8001a00 <HAL_HCD_HC_Init>
 8008bc2:	4603      	mov	r3, r0
 8008bc4:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8008bc6:	7bfb      	ldrb	r3, [r7, #15]
 8008bc8:	4618      	mov	r0, r3
 8008bca:	f000 f8bf 	bl	8008d4c <USBH_Get_USB_Status>
 8008bce:	4603      	mov	r3, r0
 8008bd0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008bd2:	7bbb      	ldrb	r3, [r7, #14]
}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	3714      	adds	r7, #20
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	bd90      	pop	{r4, r7, pc}

08008bdc <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008bdc:	b580      	push	{r7, lr}
 8008bde:	b084      	sub	sp, #16
 8008be0:	af00      	add	r7, sp, #0
 8008be2:	6078      	str	r0, [r7, #4]
 8008be4:	460b      	mov	r3, r1
 8008be6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008be8:	2300      	movs	r3, #0
 8008bea:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008bec:	2300      	movs	r3, #0
 8008bee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8008bf0:	687b      	ldr	r3, [r7, #4]
 8008bf2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008bf6:	78fa      	ldrb	r2, [r7, #3]
 8008bf8:	4611      	mov	r1, r2
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	f7f8 ffb8 	bl	8001b70 <HAL_HCD_HC_Halt>
 8008c00:	4603      	mov	r3, r0
 8008c02:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8008c04:	7bfb      	ldrb	r3, [r7, #15]
 8008c06:	4618      	mov	r0, r3
 8008c08:	f000 f8a0 	bl	8008d4c <USBH_Get_USB_Status>
 8008c0c:	4603      	mov	r3, r0
 8008c0e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c10:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	3710      	adds	r7, #16
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}

08008c1a <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8008c1a:	b590      	push	{r4, r7, lr}
 8008c1c:	b089      	sub	sp, #36	; 0x24
 8008c1e:	af04      	add	r7, sp, #16
 8008c20:	6078      	str	r0, [r7, #4]
 8008c22:	4608      	mov	r0, r1
 8008c24:	4611      	mov	r1, r2
 8008c26:	461a      	mov	r2, r3
 8008c28:	4603      	mov	r3, r0
 8008c2a:	70fb      	strb	r3, [r7, #3]
 8008c2c:	460b      	mov	r3, r1
 8008c2e:	70bb      	strb	r3, [r7, #2]
 8008c30:	4613      	mov	r3, r2
 8008c32:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008c34:	2300      	movs	r3, #0
 8008c36:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008c38:	2300      	movs	r3, #0
 8008c3a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8008c42:	787c      	ldrb	r4, [r7, #1]
 8008c44:	78ba      	ldrb	r2, [r7, #2]
 8008c46:	78f9      	ldrb	r1, [r7, #3]
 8008c48:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8008c4c:	9303      	str	r3, [sp, #12]
 8008c4e:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8008c50:	9302      	str	r3, [sp, #8]
 8008c52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c54:	9301      	str	r3, [sp, #4]
 8008c56:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008c5a:	9300      	str	r3, [sp, #0]
 8008c5c:	4623      	mov	r3, r4
 8008c5e:	f7f8 ffab 	bl	8001bb8 <HAL_HCD_HC_SubmitRequest>
 8008c62:	4603      	mov	r3, r0
 8008c64:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8008c66:	7bfb      	ldrb	r3, [r7, #15]
 8008c68:	4618      	mov	r0, r3
 8008c6a:	f000 f86f 	bl	8008d4c <USBH_Get_USB_Status>
 8008c6e:	4603      	mov	r3, r0
 8008c70:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008c72:	7bbb      	ldrb	r3, [r7, #14]
}
 8008c74:	4618      	mov	r0, r3
 8008c76:	3714      	adds	r7, #20
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bd90      	pop	{r4, r7, pc}

08008c7c <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b082      	sub	sp, #8
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	6078      	str	r0, [r7, #4]
 8008c84:	460b      	mov	r3, r1
 8008c86:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008c8e:	78fa      	ldrb	r2, [r7, #3]
 8008c90:	4611      	mov	r1, r2
 8008c92:	4618      	mov	r0, r3
 8008c94:	f7f9 fa8c 	bl	80021b0 <HAL_HCD_HC_GetURBState>
 8008c98:	4603      	mov	r3, r0
}
 8008c9a:	4618      	mov	r0, r3
 8008c9c:	3708      	adds	r7, #8
 8008c9e:	46bd      	mov	sp, r7
 8008ca0:	bd80      	pop	{r7, pc}

08008ca2 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8008ca2:	b580      	push	{r7, lr}
 8008ca4:	b082      	sub	sp, #8
 8008ca6:	af00      	add	r7, sp, #0
 8008ca8:	6078      	str	r0, [r7, #4]
 8008caa:	460b      	mov	r3, r1
 8008cac:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8008cae:	687b      	ldr	r3, [r7, #4]
 8008cb0:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8008cb4:	2b01      	cmp	r3, #1
 8008cb6:	d103      	bne.n	8008cc0 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8008cb8:	78fb      	ldrb	r3, [r7, #3]
 8008cba:	4618      	mov	r0, r3
 8008cbc:	f000 f872 	bl	8008da4 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8008cc0:	20c8      	movs	r0, #200	; 0xc8
 8008cc2:	f7f8 f917 	bl	8000ef4 <HAL_Delay>
  return USBH_OK;
 8008cc6:	2300      	movs	r3, #0
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	3708      	adds	r7, #8
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}

08008cd0 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b085      	sub	sp, #20
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
 8008cd8:	460b      	mov	r3, r1
 8008cda:	70fb      	strb	r3, [r7, #3]
 8008cdc:	4613      	mov	r3, r2
 8008cde:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8008ce6:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8008ce8:	78fa      	ldrb	r2, [r7, #3]
 8008cea:	68f9      	ldr	r1, [r7, #12]
 8008cec:	4613      	mov	r3, r2
 8008cee:	011b      	lsls	r3, r3, #4
 8008cf0:	1a9b      	subs	r3, r3, r2
 8008cf2:	009b      	lsls	r3, r3, #2
 8008cf4:	440b      	add	r3, r1
 8008cf6:	3317      	adds	r3, #23
 8008cf8:	781b      	ldrb	r3, [r3, #0]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d00a      	beq.n	8008d14 <USBH_LL_SetToggle+0x44>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8008cfe:	78fa      	ldrb	r2, [r7, #3]
 8008d00:	68f9      	ldr	r1, [r7, #12]
 8008d02:	4613      	mov	r3, r2
 8008d04:	011b      	lsls	r3, r3, #4
 8008d06:	1a9b      	subs	r3, r3, r2
 8008d08:	009b      	lsls	r3, r3, #2
 8008d0a:	440b      	add	r3, r1
 8008d0c:	333c      	adds	r3, #60	; 0x3c
 8008d0e:	78ba      	ldrb	r2, [r7, #2]
 8008d10:	701a      	strb	r2, [r3, #0]
 8008d12:	e009      	b.n	8008d28 <USBH_LL_SetToggle+0x58>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8008d14:	78fa      	ldrb	r2, [r7, #3]
 8008d16:	68f9      	ldr	r1, [r7, #12]
 8008d18:	4613      	mov	r3, r2
 8008d1a:	011b      	lsls	r3, r3, #4
 8008d1c:	1a9b      	subs	r3, r3, r2
 8008d1e:	009b      	lsls	r3, r3, #2
 8008d20:	440b      	add	r3, r1
 8008d22:	333d      	adds	r3, #61	; 0x3d
 8008d24:	78ba      	ldrb	r2, [r7, #2]
 8008d26:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8008d28:	2300      	movs	r3, #0
}
 8008d2a:	4618      	mov	r0, r3
 8008d2c:	3714      	adds	r7, #20
 8008d2e:	46bd      	mov	sp, r7
 8008d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d34:	4770      	bx	lr

08008d36 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8008d36:	b580      	push	{r7, lr}
 8008d38:	b082      	sub	sp, #8
 8008d3a:	af00      	add	r7, sp, #0
 8008d3c:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8008d3e:	6878      	ldr	r0, [r7, #4]
 8008d40:	f7f8 f8d8 	bl	8000ef4 <HAL_Delay>
}
 8008d44:	bf00      	nop
 8008d46:	3708      	adds	r7, #8
 8008d48:	46bd      	mov	sp, r7
 8008d4a:	bd80      	pop	{r7, pc}

08008d4c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8008d4c:	b480      	push	{r7}
 8008d4e:	b085      	sub	sp, #20
 8008d50:	af00      	add	r7, sp, #0
 8008d52:	4603      	mov	r3, r0
 8008d54:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8008d56:	2300      	movs	r3, #0
 8008d58:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8008d5a:	79fb      	ldrb	r3, [r7, #7]
 8008d5c:	2b03      	cmp	r3, #3
 8008d5e:	d817      	bhi.n	8008d90 <USBH_Get_USB_Status+0x44>
 8008d60:	a201      	add	r2, pc, #4	; (adr r2, 8008d68 <USBH_Get_USB_Status+0x1c>)
 8008d62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008d66:	bf00      	nop
 8008d68:	08008d79 	.word	0x08008d79
 8008d6c:	08008d7f 	.word	0x08008d7f
 8008d70:	08008d85 	.word	0x08008d85
 8008d74:	08008d8b 	.word	0x08008d8b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8008d78:	2300      	movs	r3, #0
 8008d7a:	73fb      	strb	r3, [r7, #15]
    break;
 8008d7c:	e00b      	b.n	8008d96 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8008d7e:	2302      	movs	r3, #2
 8008d80:	73fb      	strb	r3, [r7, #15]
    break;
 8008d82:	e008      	b.n	8008d96 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8008d84:	2301      	movs	r3, #1
 8008d86:	73fb      	strb	r3, [r7, #15]
    break;
 8008d88:	e005      	b.n	8008d96 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8008d8a:	2302      	movs	r3, #2
 8008d8c:	73fb      	strb	r3, [r7, #15]
    break;
 8008d8e:	e002      	b.n	8008d96 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8008d90:	2302      	movs	r3, #2
 8008d92:	73fb      	strb	r3, [r7, #15]
    break;
 8008d94:	bf00      	nop
  }
  return usb_status;
 8008d96:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d98:	4618      	mov	r0, r3
 8008d9a:	3714      	adds	r7, #20
 8008d9c:	46bd      	mov	sp, r7
 8008d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008da2:	4770      	bx	lr

08008da4 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8008da4:	b580      	push	{r7, lr}
 8008da6:	b084      	sub	sp, #16
 8008da8:	af00      	add	r7, sp, #0
 8008daa:	4603      	mov	r3, r0
 8008dac:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8008dae:	79fb      	ldrb	r3, [r7, #7]
 8008db0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8008db2:	79fb      	ldrb	r3, [r7, #7]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d102      	bne.n	8008dbe <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8008db8:	2300      	movs	r3, #0
 8008dba:	73fb      	strb	r3, [r7, #15]
 8008dbc:	e001      	b.n	8008dc2 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8008dbe:	2301      	movs	r3, #1
 8008dc0:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8008dc2:	7bfb      	ldrb	r3, [r7, #15]
 8008dc4:	461a      	mov	r2, r3
 8008dc6:	2101      	movs	r1, #1
 8008dc8:	4803      	ldr	r0, [pc, #12]	; (8008dd8 <MX_DriverVbusFS+0x34>)
 8008dca:	f7f8 fd99 	bl	8001900 <HAL_GPIO_WritePin>
}
 8008dce:	bf00      	nop
 8008dd0:	3710      	adds	r7, #16
 8008dd2:	46bd      	mov	sp, r7
 8008dd4:	bd80      	pop	{r7, pc}
 8008dd6:	bf00      	nop
 8008dd8:	40020800 	.word	0x40020800

08008ddc <malloc>:
 8008ddc:	4b02      	ldr	r3, [pc, #8]	; (8008de8 <malloc+0xc>)
 8008dde:	4601      	mov	r1, r0
 8008de0:	6818      	ldr	r0, [r3, #0]
 8008de2:	f000 b82b 	b.w	8008e3c <_malloc_r>
 8008de6:	bf00      	nop
 8008de8:	20000078 	.word	0x20000078

08008dec <free>:
 8008dec:	4b02      	ldr	r3, [pc, #8]	; (8008df8 <free+0xc>)
 8008dee:	4601      	mov	r1, r0
 8008df0:	6818      	ldr	r0, [r3, #0]
 8008df2:	f000 b8f3 	b.w	8008fdc <_free_r>
 8008df6:	bf00      	nop
 8008df8:	20000078 	.word	0x20000078

08008dfc <sbrk_aligned>:
 8008dfc:	b570      	push	{r4, r5, r6, lr}
 8008dfe:	4e0e      	ldr	r6, [pc, #56]	; (8008e38 <sbrk_aligned+0x3c>)
 8008e00:	460c      	mov	r4, r1
 8008e02:	6831      	ldr	r1, [r6, #0]
 8008e04:	4605      	mov	r5, r0
 8008e06:	b911      	cbnz	r1, 8008e0e <sbrk_aligned+0x12>
 8008e08:	f000 f8ac 	bl	8008f64 <_sbrk_r>
 8008e0c:	6030      	str	r0, [r6, #0]
 8008e0e:	4621      	mov	r1, r4
 8008e10:	4628      	mov	r0, r5
 8008e12:	f000 f8a7 	bl	8008f64 <_sbrk_r>
 8008e16:	1c43      	adds	r3, r0, #1
 8008e18:	d00a      	beq.n	8008e30 <sbrk_aligned+0x34>
 8008e1a:	1cc4      	adds	r4, r0, #3
 8008e1c:	f024 0403 	bic.w	r4, r4, #3
 8008e20:	42a0      	cmp	r0, r4
 8008e22:	d007      	beq.n	8008e34 <sbrk_aligned+0x38>
 8008e24:	1a21      	subs	r1, r4, r0
 8008e26:	4628      	mov	r0, r5
 8008e28:	f000 f89c 	bl	8008f64 <_sbrk_r>
 8008e2c:	3001      	adds	r0, #1
 8008e2e:	d101      	bne.n	8008e34 <sbrk_aligned+0x38>
 8008e30:	f04f 34ff 	mov.w	r4, #4294967295
 8008e34:	4620      	mov	r0, r4
 8008e36:	bd70      	pop	{r4, r5, r6, pc}
 8008e38:	2000097c 	.word	0x2000097c

08008e3c <_malloc_r>:
 8008e3c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008e40:	1ccd      	adds	r5, r1, #3
 8008e42:	f025 0503 	bic.w	r5, r5, #3
 8008e46:	3508      	adds	r5, #8
 8008e48:	2d0c      	cmp	r5, #12
 8008e4a:	bf38      	it	cc
 8008e4c:	250c      	movcc	r5, #12
 8008e4e:	2d00      	cmp	r5, #0
 8008e50:	4607      	mov	r7, r0
 8008e52:	db01      	blt.n	8008e58 <_malloc_r+0x1c>
 8008e54:	42a9      	cmp	r1, r5
 8008e56:	d905      	bls.n	8008e64 <_malloc_r+0x28>
 8008e58:	230c      	movs	r3, #12
 8008e5a:	603b      	str	r3, [r7, #0]
 8008e5c:	2600      	movs	r6, #0
 8008e5e:	4630      	mov	r0, r6
 8008e60:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e64:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 8008f38 <_malloc_r+0xfc>
 8008e68:	f000 f868 	bl	8008f3c <__malloc_lock>
 8008e6c:	f8d8 3000 	ldr.w	r3, [r8]
 8008e70:	461c      	mov	r4, r3
 8008e72:	bb5c      	cbnz	r4, 8008ecc <_malloc_r+0x90>
 8008e74:	4629      	mov	r1, r5
 8008e76:	4638      	mov	r0, r7
 8008e78:	f7ff ffc0 	bl	8008dfc <sbrk_aligned>
 8008e7c:	1c43      	adds	r3, r0, #1
 8008e7e:	4604      	mov	r4, r0
 8008e80:	d155      	bne.n	8008f2e <_malloc_r+0xf2>
 8008e82:	f8d8 4000 	ldr.w	r4, [r8]
 8008e86:	4626      	mov	r6, r4
 8008e88:	2e00      	cmp	r6, #0
 8008e8a:	d145      	bne.n	8008f18 <_malloc_r+0xdc>
 8008e8c:	2c00      	cmp	r4, #0
 8008e8e:	d048      	beq.n	8008f22 <_malloc_r+0xe6>
 8008e90:	6823      	ldr	r3, [r4, #0]
 8008e92:	4631      	mov	r1, r6
 8008e94:	4638      	mov	r0, r7
 8008e96:	eb04 0903 	add.w	r9, r4, r3
 8008e9a:	f000 f863 	bl	8008f64 <_sbrk_r>
 8008e9e:	4581      	cmp	r9, r0
 8008ea0:	d13f      	bne.n	8008f22 <_malloc_r+0xe6>
 8008ea2:	6821      	ldr	r1, [r4, #0]
 8008ea4:	1a6d      	subs	r5, r5, r1
 8008ea6:	4629      	mov	r1, r5
 8008ea8:	4638      	mov	r0, r7
 8008eaa:	f7ff ffa7 	bl	8008dfc <sbrk_aligned>
 8008eae:	3001      	adds	r0, #1
 8008eb0:	d037      	beq.n	8008f22 <_malloc_r+0xe6>
 8008eb2:	6823      	ldr	r3, [r4, #0]
 8008eb4:	442b      	add	r3, r5
 8008eb6:	6023      	str	r3, [r4, #0]
 8008eb8:	f8d8 3000 	ldr.w	r3, [r8]
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d038      	beq.n	8008f32 <_malloc_r+0xf6>
 8008ec0:	685a      	ldr	r2, [r3, #4]
 8008ec2:	42a2      	cmp	r2, r4
 8008ec4:	d12b      	bne.n	8008f1e <_malloc_r+0xe2>
 8008ec6:	2200      	movs	r2, #0
 8008ec8:	605a      	str	r2, [r3, #4]
 8008eca:	e00f      	b.n	8008eec <_malloc_r+0xb0>
 8008ecc:	6822      	ldr	r2, [r4, #0]
 8008ece:	1b52      	subs	r2, r2, r5
 8008ed0:	d41f      	bmi.n	8008f12 <_malloc_r+0xd6>
 8008ed2:	2a0b      	cmp	r2, #11
 8008ed4:	d917      	bls.n	8008f06 <_malloc_r+0xca>
 8008ed6:	1961      	adds	r1, r4, r5
 8008ed8:	42a3      	cmp	r3, r4
 8008eda:	6025      	str	r5, [r4, #0]
 8008edc:	bf18      	it	ne
 8008ede:	6059      	strne	r1, [r3, #4]
 8008ee0:	6863      	ldr	r3, [r4, #4]
 8008ee2:	bf08      	it	eq
 8008ee4:	f8c8 1000 	streq.w	r1, [r8]
 8008ee8:	5162      	str	r2, [r4, r5]
 8008eea:	604b      	str	r3, [r1, #4]
 8008eec:	4638      	mov	r0, r7
 8008eee:	f104 060b 	add.w	r6, r4, #11
 8008ef2:	f000 f829 	bl	8008f48 <__malloc_unlock>
 8008ef6:	f026 0607 	bic.w	r6, r6, #7
 8008efa:	1d23      	adds	r3, r4, #4
 8008efc:	1af2      	subs	r2, r6, r3
 8008efe:	d0ae      	beq.n	8008e5e <_malloc_r+0x22>
 8008f00:	1b9b      	subs	r3, r3, r6
 8008f02:	50a3      	str	r3, [r4, r2]
 8008f04:	e7ab      	b.n	8008e5e <_malloc_r+0x22>
 8008f06:	42a3      	cmp	r3, r4
 8008f08:	6862      	ldr	r2, [r4, #4]
 8008f0a:	d1dd      	bne.n	8008ec8 <_malloc_r+0x8c>
 8008f0c:	f8c8 2000 	str.w	r2, [r8]
 8008f10:	e7ec      	b.n	8008eec <_malloc_r+0xb0>
 8008f12:	4623      	mov	r3, r4
 8008f14:	6864      	ldr	r4, [r4, #4]
 8008f16:	e7ac      	b.n	8008e72 <_malloc_r+0x36>
 8008f18:	4634      	mov	r4, r6
 8008f1a:	6876      	ldr	r6, [r6, #4]
 8008f1c:	e7b4      	b.n	8008e88 <_malloc_r+0x4c>
 8008f1e:	4613      	mov	r3, r2
 8008f20:	e7cc      	b.n	8008ebc <_malloc_r+0x80>
 8008f22:	230c      	movs	r3, #12
 8008f24:	603b      	str	r3, [r7, #0]
 8008f26:	4638      	mov	r0, r7
 8008f28:	f000 f80e 	bl	8008f48 <__malloc_unlock>
 8008f2c:	e797      	b.n	8008e5e <_malloc_r+0x22>
 8008f2e:	6025      	str	r5, [r4, #0]
 8008f30:	e7dc      	b.n	8008eec <_malloc_r+0xb0>
 8008f32:	605b      	str	r3, [r3, #4]
 8008f34:	deff      	udf	#255	; 0xff
 8008f36:	bf00      	nop
 8008f38:	20000978 	.word	0x20000978

08008f3c <__malloc_lock>:
 8008f3c:	4801      	ldr	r0, [pc, #4]	; (8008f44 <__malloc_lock+0x8>)
 8008f3e:	f000 b84b 	b.w	8008fd8 <__retarget_lock_acquire_recursive>
 8008f42:	bf00      	nop
 8008f44:	20000abc 	.word	0x20000abc

08008f48 <__malloc_unlock>:
 8008f48:	4801      	ldr	r0, [pc, #4]	; (8008f50 <__malloc_unlock+0x8>)
 8008f4a:	f000 b846 	b.w	8008fda <__retarget_lock_release_recursive>
 8008f4e:	bf00      	nop
 8008f50:	20000abc 	.word	0x20000abc

08008f54 <memset>:
 8008f54:	4402      	add	r2, r0
 8008f56:	4603      	mov	r3, r0
 8008f58:	4293      	cmp	r3, r2
 8008f5a:	d100      	bne.n	8008f5e <memset+0xa>
 8008f5c:	4770      	bx	lr
 8008f5e:	f803 1b01 	strb.w	r1, [r3], #1
 8008f62:	e7f9      	b.n	8008f58 <memset+0x4>

08008f64 <_sbrk_r>:
 8008f64:	b538      	push	{r3, r4, r5, lr}
 8008f66:	4d06      	ldr	r5, [pc, #24]	; (8008f80 <_sbrk_r+0x1c>)
 8008f68:	2300      	movs	r3, #0
 8008f6a:	4604      	mov	r4, r0
 8008f6c:	4608      	mov	r0, r1
 8008f6e:	602b      	str	r3, [r5, #0]
 8008f70:	f7f7 fedc 	bl	8000d2c <_sbrk>
 8008f74:	1c43      	adds	r3, r0, #1
 8008f76:	d102      	bne.n	8008f7e <_sbrk_r+0x1a>
 8008f78:	682b      	ldr	r3, [r5, #0]
 8008f7a:	b103      	cbz	r3, 8008f7e <_sbrk_r+0x1a>
 8008f7c:	6023      	str	r3, [r4, #0]
 8008f7e:	bd38      	pop	{r3, r4, r5, pc}
 8008f80:	20000ab8 	.word	0x20000ab8

08008f84 <__errno>:
 8008f84:	4b01      	ldr	r3, [pc, #4]	; (8008f8c <__errno+0x8>)
 8008f86:	6818      	ldr	r0, [r3, #0]
 8008f88:	4770      	bx	lr
 8008f8a:	bf00      	nop
 8008f8c:	20000078 	.word	0x20000078

08008f90 <__libc_init_array>:
 8008f90:	b570      	push	{r4, r5, r6, lr}
 8008f92:	4d0d      	ldr	r5, [pc, #52]	; (8008fc8 <__libc_init_array+0x38>)
 8008f94:	4c0d      	ldr	r4, [pc, #52]	; (8008fcc <__libc_init_array+0x3c>)
 8008f96:	1b64      	subs	r4, r4, r5
 8008f98:	10a4      	asrs	r4, r4, #2
 8008f9a:	2600      	movs	r6, #0
 8008f9c:	42a6      	cmp	r6, r4
 8008f9e:	d109      	bne.n	8008fb4 <__libc_init_array+0x24>
 8008fa0:	4d0b      	ldr	r5, [pc, #44]	; (8008fd0 <__libc_init_array+0x40>)
 8008fa2:	4c0c      	ldr	r4, [pc, #48]	; (8008fd4 <__libc_init_array+0x44>)
 8008fa4:	f000 f866 	bl	8009074 <_init>
 8008fa8:	1b64      	subs	r4, r4, r5
 8008faa:	10a4      	asrs	r4, r4, #2
 8008fac:	2600      	movs	r6, #0
 8008fae:	42a6      	cmp	r6, r4
 8008fb0:	d105      	bne.n	8008fbe <__libc_init_array+0x2e>
 8008fb2:	bd70      	pop	{r4, r5, r6, pc}
 8008fb4:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fb8:	4798      	blx	r3
 8008fba:	3601      	adds	r6, #1
 8008fbc:	e7ee      	b.n	8008f9c <__libc_init_array+0xc>
 8008fbe:	f855 3b04 	ldr.w	r3, [r5], #4
 8008fc2:	4798      	blx	r3
 8008fc4:	3601      	adds	r6, #1
 8008fc6:	e7f2      	b.n	8008fae <__libc_init_array+0x1e>
 8008fc8:	080090b8 	.word	0x080090b8
 8008fcc:	080090b8 	.word	0x080090b8
 8008fd0:	080090b8 	.word	0x080090b8
 8008fd4:	080090bc 	.word	0x080090bc

08008fd8 <__retarget_lock_acquire_recursive>:
 8008fd8:	4770      	bx	lr

08008fda <__retarget_lock_release_recursive>:
 8008fda:	4770      	bx	lr

08008fdc <_free_r>:
 8008fdc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008fde:	2900      	cmp	r1, #0
 8008fe0:	d044      	beq.n	800906c <_free_r+0x90>
 8008fe2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008fe6:	9001      	str	r0, [sp, #4]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	f1a1 0404 	sub.w	r4, r1, #4
 8008fee:	bfb8      	it	lt
 8008ff0:	18e4      	addlt	r4, r4, r3
 8008ff2:	f7ff ffa3 	bl	8008f3c <__malloc_lock>
 8008ff6:	4a1e      	ldr	r2, [pc, #120]	; (8009070 <_free_r+0x94>)
 8008ff8:	9801      	ldr	r0, [sp, #4]
 8008ffa:	6813      	ldr	r3, [r2, #0]
 8008ffc:	b933      	cbnz	r3, 800900c <_free_r+0x30>
 8008ffe:	6063      	str	r3, [r4, #4]
 8009000:	6014      	str	r4, [r2, #0]
 8009002:	b003      	add	sp, #12
 8009004:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009008:	f7ff bf9e 	b.w	8008f48 <__malloc_unlock>
 800900c:	42a3      	cmp	r3, r4
 800900e:	d908      	bls.n	8009022 <_free_r+0x46>
 8009010:	6825      	ldr	r5, [r4, #0]
 8009012:	1961      	adds	r1, r4, r5
 8009014:	428b      	cmp	r3, r1
 8009016:	bf01      	itttt	eq
 8009018:	6819      	ldreq	r1, [r3, #0]
 800901a:	685b      	ldreq	r3, [r3, #4]
 800901c:	1949      	addeq	r1, r1, r5
 800901e:	6021      	streq	r1, [r4, #0]
 8009020:	e7ed      	b.n	8008ffe <_free_r+0x22>
 8009022:	461a      	mov	r2, r3
 8009024:	685b      	ldr	r3, [r3, #4]
 8009026:	b10b      	cbz	r3, 800902c <_free_r+0x50>
 8009028:	42a3      	cmp	r3, r4
 800902a:	d9fa      	bls.n	8009022 <_free_r+0x46>
 800902c:	6811      	ldr	r1, [r2, #0]
 800902e:	1855      	adds	r5, r2, r1
 8009030:	42a5      	cmp	r5, r4
 8009032:	d10b      	bne.n	800904c <_free_r+0x70>
 8009034:	6824      	ldr	r4, [r4, #0]
 8009036:	4421      	add	r1, r4
 8009038:	1854      	adds	r4, r2, r1
 800903a:	42a3      	cmp	r3, r4
 800903c:	6011      	str	r1, [r2, #0]
 800903e:	d1e0      	bne.n	8009002 <_free_r+0x26>
 8009040:	681c      	ldr	r4, [r3, #0]
 8009042:	685b      	ldr	r3, [r3, #4]
 8009044:	6053      	str	r3, [r2, #4]
 8009046:	440c      	add	r4, r1
 8009048:	6014      	str	r4, [r2, #0]
 800904a:	e7da      	b.n	8009002 <_free_r+0x26>
 800904c:	d902      	bls.n	8009054 <_free_r+0x78>
 800904e:	230c      	movs	r3, #12
 8009050:	6003      	str	r3, [r0, #0]
 8009052:	e7d6      	b.n	8009002 <_free_r+0x26>
 8009054:	6825      	ldr	r5, [r4, #0]
 8009056:	1961      	adds	r1, r4, r5
 8009058:	428b      	cmp	r3, r1
 800905a:	bf04      	itt	eq
 800905c:	6819      	ldreq	r1, [r3, #0]
 800905e:	685b      	ldreq	r3, [r3, #4]
 8009060:	6063      	str	r3, [r4, #4]
 8009062:	bf04      	itt	eq
 8009064:	1949      	addeq	r1, r1, r5
 8009066:	6021      	streq	r1, [r4, #0]
 8009068:	6054      	str	r4, [r2, #4]
 800906a:	e7ca      	b.n	8009002 <_free_r+0x26>
 800906c:	b003      	add	sp, #12
 800906e:	bd30      	pop	{r4, r5, pc}
 8009070:	20000978 	.word	0x20000978

08009074 <_init>:
 8009074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009076:	bf00      	nop
 8009078:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800907a:	bc08      	pop	{r3}
 800907c:	469e      	mov	lr, r3
 800907e:	4770      	bx	lr

08009080 <_fini>:
 8009080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009082:	bf00      	nop
 8009084:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009086:	bc08      	pop	{r3}
 8009088:	469e      	mov	lr, r3
 800908a:	4770      	bx	lr
