V 000038 55 963 1580965195830 emc_pkg
(_unit VHDL(emc_pkg 0 9(emc_pkg 0 23))
	(_version vde)
	(_time 1580965195833 2020.02.05 22:59:55)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_emc_v3_0/hdl/axi_emc_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 86838b88d4d1d193d5d096dc858081808380d28085)
	(_ent
		(_time 1580965195830)
	)
	(_object
		(_type(_int SLV64_TYPE 0 12(_array -1((_to i 0 i 63)))))
		(_type(_int SLV64_ARRAY_TYPE 0 13(_array 0((_uto i 0 i 2147483647)))))
		(_type(_int INTEGER_ARRAY_TYPE 0 14(_array -2((_uto i 0 i 2147483647)))))
		(_subprogram
			(_int calc_num_ce 0 0 77(_ent(_func -2(_range(_to 0 2147483647)))))
			(_int get_id_index 1 0 35(_ent(_func)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(std_logic_arith))(ieee(STD_LOGIC_UNSIGNED)))
	(_model . emc_pkg 2 -1)
)
V 000044 55 2353          1580965195860 imp
(_unit VHDL(counter_f 0 219(imp 0 241))
	(_version vde)
	(_time 1580965195861 2020.02.05 22:59:55)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_emc_v3_0/hdl/axi_emc_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 96939d99c6c0c780c7c582ccc2919493c090909095)
	(_ent
		(_time 1580965195858)
	)
	(_generate INFERRED_GEN 0 248(_if t)
		(_object
			(_type(_int ~NATURAL~range~C_NUM_BITS~downto~0~13 0 250(_scalar (_dto c 5 i 0))))
			(_type(_int ~UNSIGNED{C_NUM_BITS~downto~0}~13 0 250(_array -3((_dto c 6 i 0)))))
			(_sig(_int icount_out 4 0 250(_arch(_uni))))
			(_sig(_int icount_out_x 4 0 251(_arch(_uni))))
			(_sig(_int load_in_x 4 0 252(_arch(_uni))))
			(_prcs
				(line__256(_arch 0 0 256(_assignment(_trgt(10))(_sens(2)))))
				(line__260(_arch 1 0 260(_assignment(_trgt(9))(_sens(8(_range 7)))(_read(8(_range 8))))))
				(CNTR_PROC(_arch 2 0 266(_prcs(_simple)(_trgt(8))(_sens(0))(_read(9)(10)(1)(3)(4)(5)))))
				(line__281(_arch 3 0 281(_assignment(_trgt(7))(_sens(8(_object 0)))(_read(8(_object 0))))))
				(line__282(_arch 4 0 282(_assignment(_trgt(6))(_sens(8(_range 9)))(_read(8(_range 10))))))
			)
		)
		(_part (8(_object 0))
		)
	)
	(_object
		(_gen(_int C_NUM_BITS -1 0 221 \9\ (_ent gms((i 9)))))
		(_type(_int ~STRING~12 0 222(_array -2((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 222(_ent(_string \"nofamily"\))))
		(_port(_int Clk -3 0 226(_ent(_in)(_event))))
		(_port(_int Rst -3 0 227(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NUM_BITS-1~downto~0}~12 0 228(_array -3((_dto c 11 i 0)))))
		(_port(_int Load_In 1 0 228(_ent(_in))))
		(_port(_int Count_Enable -3 0 229(_ent(_in))))
		(_port(_int Count_Load -3 0 230(_ent(_in))))
		(_port(_int Count_Down -3 0 231(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NUM_BITS-1~downto~0}~122 0 232(_array -3((_dto c 12 i 0)))))
		(_port(_int Count_Out 2 0 232(_ent(_out))))
		(_port(_int Carry_Out -3 0 233(_ent(_out))))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.NUMERIC_STD.UNSIGNED(2 UNSIGNED)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(ieee(NUMERIC_STD)))
	(_model . imp 13 -1)
)
V 000044 55 1976          1580965195875 imp
(_unit VHDL(pselect_f 0 413(imp 0 433))
	(_version vde)
	(_time 1580965195876 2020.02.05 22:59:55)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_emc_v3_0/hdl/axi_emc_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code a5a1adf3a3f2f4b3f2aab0fff7a2a1a0f3a3a3a2a5)
	(_ent
		(_time 1580965195873)
	)
	(_generate XST_WA 0 458(_if 3)
		(_object
			(_prcs
				(line__459(_arch 1 0 459(_assignment(_trgt(2))(_sens(0(_range 4))(1))(_read(0(_range 5))))))
			)
		)
	)
	(_generate PASS_ON_GEN 0 463(_if 6)
		(_object
			(_prcs
				(line__464(_arch 2 0 464(_assignment(_alias((CS)(AValid)))(_simpleassign BUF)(_trgt(2))(_sens(1)))))
			)
		)
	)
	(_object
		(_gen(_int C_AB -1 0 416 \9\ (_ent gms((i 9)))))
		(_gen(_int C_AW -1 0 417 \32\ (_ent gms((i 32)))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 418(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int C_BAR 0 0 418(_ent gms)))
		(_type(_int ~STRING~12 0 419(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 1 0 419(_ent(_string \"nofamily"\))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_AW-1}~12 0 422(_array -2((_to i 0 c 7)))))
		(_port(_int A 2 0 422(_ent(_in))))
		(_port(_int AValid -2 0 423(_ent(_in))))
		(_port(_int CS -2 0 424(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_BAR'length-1}~13 0 439(_array -2((_to i 0 c 8)))))
		(_cnst(_int BAR 3 0 439(_arch gms(_code 9))))
		(_prcs
			(line__447(_arch 0 0 447(_assertion(_mon))))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(ieee(std_logic_1164)))
	(_static
		(1818588016 1601463141 1701257318 1769104750 1919230051 980578162 1598236704 1008747073 1598234685 659702082 1735288172 539584628 543452769 1096762152 1027350594 1096762144 1679829335 544433519 544501614 1684828008 46)
	)
	(_model . imp 10 -1)
)
V 000044 55 12149         1580965195896 imp
(_unit VHDL(axi_emc_addr_gen 0 586(imp 0 614))
	(_version vde)
	(_time 1580965195897 2020.02.05 22:59:55)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_emc_v3_0/hdl/axi_emc_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code c5c0cc91c89298d093c296c3819f97c093c3c4c3c1c3c1)
	(_ent
		(_time 1580965195888)
	)
	(_generate BUS2IP_ADDR_GEN_DATA_WDTH_32 0 731(_if 55)
		(_object
			(_type(_int ~NATURAL~range~1~downto~0~13 0 734(_scalar (_dto i 1 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 734(_array -1((_dto i 1 i 0)))))
			(_sig(_int calc_addr_2 11 0 734(_arch(_uni))))
			(_sig(_int addr_2_int -1 0 735(_arch(_uni))))
			(_sig(_int addr_2_cmb -1 0 736(_arch(_uni))))
			(_sig(_int calc_addr_3 11 0 738(_arch(_uni))))
			(_sig(_int addr_3_int -1 0 739(_arch(_uni))))
			(_sig(_int addr_3_cmb -1 0 740(_arch(_uni))))
			(_sig(_int calc_addr_4 11 0 742(_arch(_uni))))
			(_sig(_int addr_4_int -1 0 743(_arch(_uni))))
			(_sig(_int addr_4_cmb -1 0 744(_arch(_uni))))
			(_sig(_int calc_addr_5 11 0 746(_arch(_uni))))
			(_sig(_int addr_5_int -1 0 747(_arch(_uni))))
			(_sig(_int addr_5_cmb -1 0 748(_arch(_uni))))
			(_type(_int ~NATURAL~range~6~downto~0~13 0 750(_scalar (_dto i 6 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{6~downto~0}~13 0 750(_array -1((_dto i 6 i 0)))))
			(_sig(_int calc_addr_11_6 13 0 750(_arch(_uni))))
			(_type(_int ~NATURAL~range~5~downto~0~13 0 751(_scalar (_dto i 5 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~13 0 751(_array -1((_dto i 5 i 0)))))
			(_sig(_int addr_11_6_int 15 0 751(_arch(_uni))))
			(_sig(_int addr_11_6_cmb 15 0 752(_arch(_uni))))
			(_sig(_int calc_addr_6 11 0 754(_arch(_uni))))
			(_sig(_int addr_6_int 11 0 755(_arch(_uni))))
			(_sig(_int addr_6_cmb 11 0 756(_arch(_uni))))
			(_sig(_int address_carry -1 0 757(_arch(_uni))))
			(_type(_int ~NATURAL~range~2~downto~0~13 0 758(_scalar (_dto i 2 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 758(_array -1((_dto i 2 i 0)))))
			(_sig(_int internal_count 17 0 758(_arch(_uni((_others(i 2)))))))
			(_prcs
				(INT_COUNTER_P32(_arch 10 0 766(_prcs(_simple)(_trgt(41))(_sens(0))(_read(4)(5(d_1_0))(6)(7)(11)(41)))))
				(line__781(_arch 11 0 781(_assignment(_trgt(40))(_sens(11(0))(11(1))(41(0))(41(1))))))
				(line__785(_arch 12 0 785(_assignment(_trgt(22))(_sens(13(2))(40)))))
				(line__787(_arch 13 0 787(_assignment(_trgt(23))(_sens(13(2))(15)(22(0))))))
				(line__789(_arch 14 0 789(_assignment(_trgt(24))(_sens(4)(5(2))(23)))))
				(ADDR_BITS_2_REG_P(_arch 15 0 793(_prcs(_trgt(13(2)))(_sens(0)(1)(24))(_dssslsensitivity 1)(_read(14)))))
				(line__806(_arch 16 0 806(_assignment(_trgt(25))(_sens(13(3))(22(1))))))
				(line__808(_arch 17 0 808(_assignment(_trgt(26))(_sens(13(3))(16)(25(0))))))
				(line__810(_arch 18 0 810(_assignment(_trgt(27))(_sens(4)(5(3))(26)))))
				(ADDR_BITS_3_REG_P(_arch 19 0 814(_prcs(_trgt(13(3)))(_sens(0)(1)(27))(_dssslsensitivity 1)(_read(14)))))
				(line__827(_arch 20 0 827(_assignment(_trgt(28))(_sens(13(4))(25(1))))))
				(line__829(_arch 21 0 829(_assignment(_trgt(29))(_sens(13(4))(17)(28(0))))))
				(line__831(_arch 22 0 831(_assignment(_trgt(30))(_sens(4)(5(4))(29)))))
				(ADDR_BITS_4_REG_P(_arch 23 0 835(_prcs(_trgt(13(4)))(_sens(0)(1)(30))(_dssslsensitivity 1)(_read(14)))))
				(line__848(_arch 24 0 848(_assignment(_trgt(31))(_sens(13(5))(28(1))))))
				(line__850(_arch 25 0 850(_assignment(_trgt(32))(_sens(13(5))(18)(31(0))))))
				(line__852(_arch 26 0 852(_assignment(_trgt(33))(_sens(4)(5(5))(32)))))
				(ADDR_BITS_5_REG_P(_arch 27 0 856(_prcs(_trgt(13(5)))(_sens(0)(1)(33))(_dssslsensitivity 1)(_read(14)))))
				(line__869(_arch 28 0 869(_assignment(_trgt(34))(_sens(13(d_11_6))(31(1))))))
				(line__872(_arch 29 0 872(_assignment(_trgt(35))(_sens(10(0))(13(d_11_6))(34(d_5_0))))))
				(line__876(_arch 30 0 876(_assignment(_trgt(36))(_sens(4)(5(d_11_6))(35(d_5_0))))))
				(ADDR_BITS_11_6_REG_P(_arch 31 0 882(_prcs(_trgt(13(d_11_6)))(_sens(0)(1)(36(d_5_0)))(_dssslsensitivity 1)(_read(14)))))
			)
		)
		(_part (13(2))(22(0))(5(2))(13(3))(25(0))(5(3))(13(4))(28(0))(5(4))(13(5))(31(0))(5(5))
		)
	)
	(_generate BUS2IP_ADDR_GEN_DATA_WDTH_64 0 900(_if 56)
		(_object
			(_type(_int ~NATURAL~range~1~downto~0~1321 0 902(_scalar (_dto i 1 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1322 0 902(_array -1((_dto i 1 i 0)))))
			(_sig(_int calc_addr_3 19 0 902(_arch(_uni))))
			(_sig(_int addr_3_int -1 0 903(_arch(_uni))))
			(_sig(_int addr_3_cmb -1 0 904(_arch(_uni))))
			(_sig(_int calc_addr_4 19 0 906(_arch(_uni))))
			(_sig(_int addr_4_int -1 0 907(_arch(_uni))))
			(_sig(_int addr_4_cmb -1 0 908(_arch(_uni))))
			(_sig(_int calc_addr_5 19 0 910(_arch(_uni))))
			(_sig(_int addr_5_int -1 0 911(_arch(_uni))))
			(_sig(_int addr_5_cmb -1 0 912(_arch(_uni))))
			(_sig(_int calc_addr_6 19 0 914(_arch(_uni))))
			(_sig(_int addr_6_int -1 0 915(_arch(_uni))))
			(_sig(_int addr_6_cmb -1 0 916(_arch(_uni))))
			(_sig(_int calc_addr_7 19 0 918(_arch(_uni))))
			(_sig(_int addr_7_int -1 0 919(_arch(_uni))))
			(_sig(_int addr_7_cmb -1 0 920(_arch(_uni))))
			(_type(_int ~NATURAL~range~5~downto~0~1323 0 922(_scalar (_dto i 5 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{5~downto~0}~1324 0 922(_array -1((_dto i 5 i 0)))))
			(_sig(_int calc_addr_11_7 21 0 922(_arch(_uni))))
			(_type(_int ~NATURAL~range~4~downto~0~13 0 923(_scalar (_dto i 4 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~13 0 923(_array -1((_dto i 4 i 0)))))
			(_sig(_int addr_11_7_int 23 0 923(_arch(_uni))))
			(_sig(_int addr_11_7_cmb 23 0 924(_arch(_uni))))
			(_sig(_int address_carry -1 0 926(_arch(_uni))))
			(_type(_int ~NATURAL~range~3~downto~0~13 0 927(_scalar (_dto i 3 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 927(_array -1((_dto i 3 i 0)))))
			(_sig(_int internal_count 25 0 927(_arch(_uni((_others(i 2)))))))
			(_prcs
				(INT_COUNTER_P64(_arch 32 0 935(_prcs(_trgt(61))(_sens(0)(4)(5(d_2_0))(11)(61))(_dssslsensitivity 1)(_read(6)(7)))))
				(line__954(_arch 33 0 954(_assignment(_trgt(60))(_sens(11(0))(11(1))(61(0))(61(1))(61(2))))))
				(line__965(_arch 34 0 965(_assignment(_trgt(42))(_sens(13(3))(60)))))
				(line__967(_arch 35 0 967(_assignment(_trgt(43))(_sens(13(3))(15)(42(0))))))
				(line__969(_arch 36 0 969(_assignment(_trgt(44))(_sens(4)(5(3))(43)))))
				(ADDR_BITS_3_REG_P(_arch 37 0 973(_prcs(_trgt(13(3)))(_sens(0)(1)(44))(_dssslsensitivity 1)(_read(14)))))
				(line__985(_arch 38 0 985(_assignment(_trgt(45))(_sens(13(4))(42(1))))))
				(line__987(_arch 39 0 987(_assignment(_trgt(46))(_sens(13(4))(16)(45(0))))))
				(line__989(_arch 40 0 989(_assignment(_trgt(47))(_sens(4)(5(4))(46)))))
				(ADDR_BITS_4_REG_P(_arch 41 0 993(_prcs(_trgt(13(4)))(_sens(0)(1)(47))(_dssslsensitivity 1)(_read(14)))))
				(line__1006(_arch 42 0 1006(_assignment(_trgt(48))(_sens(13(5))(45(1))))))
				(line__1008(_arch 43 0 1008(_assignment(_trgt(49))(_sens(13(5))(17)(48(0))))))
				(line__1010(_arch 44 0 1010(_assignment(_trgt(50))(_sens(4)(5(5))(49)))))
				(ADDR_BITS_5_REG_P(_arch 45 0 1014(_prcs(_trgt(13(5)))(_sens(0)(1)(50))(_dssslsensitivity 1)(_read(14)))))
				(line__1027(_arch 46 0 1027(_assignment(_trgt(51))(_sens(13(6))(48(1))))))
				(line__1029(_arch 47 0 1029(_assignment(_trgt(52))(_sens(13(6))(18)(51(0))))))
				(line__1031(_arch 48 0 1031(_assignment(_trgt(53))(_sens(4)(5(6))(52)))))
				(ADDR_BITS_6_REG_P(_arch 49 0 1035(_prcs(_trgt(13(6)))(_sens(0)(1)(53))(_dssslsensitivity 1)(_read(14)))))
				(line__1048(_arch 50 0 1048(_assignment(_trgt(57))(_sens(13(d_11_7))(51(1))))))
				(line__1051(_arch 51 0 1051(_assignment(_trgt(58))(_sens(10(0))(13(d_11_7))(57(d_4_0))))))
				(line__1055(_arch 52 0 1055(_assignment(_trgt(59))(_sens(4)(5(d_11_7))(58(d_4_0))))))
				(ADDR_BITS_11_7_REG_P(_arch 53 0 1061(_prcs(_trgt(13(d_11_7)))(_sens(0)(1)(59(d_4_0)))(_dssslsensitivity 1)(_read(14)))))
			)
		)
		(_part (13(3))(42(0))(5(3))(13(4))(45(0))(5(4))(13(5))(48(0))(5(5))(13(6))(51(0))(5(6))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~32~to~32~12 0 588(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI_MEM_ADDR_WIDTH 0 0 588 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~32~to~64~12 0 589(_scalar (_to i 32 i 64))))
		(_gen(_int C_S_AXI_MEM_DATA_WIDTH 1 0 589 \32\ (_ent gms((i 32)))))
		(_port(_int Bus2IP_Clk -1 0 592(_ent(_in)(_event))))
		(_port(_int Bus2IP_Resetn -1 0 593(_ent(_in))))
		(_port(_int Cre_reg_en -1 0 594(_ent(_in))))
		(_port(_int stop_addr_incr -1 0 596(_ent(_in))))
		(_port(_int Store_addr_info_cmb -1 0 597(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_ADDR_WIDTH-1}~downto~0}~12 0 598(_array -1((_dto c 57 i 0)))))
		(_port(_int Addr_int_cmb 2 0 598(_ent(_in))))
		(_port(_int Ip2Bus_Addr_ack -1 0 599(_ent(_in))))
		(_port(_int Fifo_full_1 -1 0 600(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 601(_array -1((_dto i 3 i 0)))))
		(_port(_int derived_len_reg 3 0 601(_ent(_in))))
		(_port(_int Rst_Rd_CE -1 0 602(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 604(_array -1((_dto i 1 i 0)))))
		(_port(_int Derived_burst_reg 4 0 604(_ent(_in))))
		(_port(_int Derived_size_reg 4 0 605(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_ADDR_WIDTH-1}~downto~0}~122 0 607(_array -1((_dto c 58 i 0)))))
		(_port(_int Bus2IP_Addr 5 0 607(_ent(_out))))
		(_cnst(_int ACTIVE_LOW_RESET -4 0 640(_arch((i 0)))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_ADDR_WIDTH-1}~downto~{{clog2{C_S_AXI_MEM_DATA_WIDTH/8}}-1}}~13 0 642(_array -1((_range 59)))))
		(_sig(_int bus2ip_addr_i 6 0 642(_arch(_uni((_others(i 2)))))))
		(_sig(_int int_addr_enable_11_2 -1 0 644(_arch(_uni))))
		(_sig(_int addr_sel_0 -1 0 645(_arch(_uni))))
		(_sig(_int addr_sel_1 -1 0 646(_arch(_uni))))
		(_sig(_int addr_sel_2 -1 0 647(_arch(_uni))))
		(_sig(_int addr_sel_3 -1 0 648(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{{clog2{C_S_AXI_MEM_DATA_WIDTH/8}}-1}~downto~0}~13 0 650(_array -1((_dto c 60 i 0)))))
		(_sig(_int Bus2IP_Addr_lower_bits_reg_i 7 0 650(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{{clog2{C_S_AXI_MEM_DATA_WIDTH/8}}-1}~downto~0}~132 0 651(_array -1((_dto c 61 i 0)))))
		(_sig(_int Bus2IP_Addr_lower_bits_cmb_i 8 0 651(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{{clog2{C_S_AXI_MEM_DATA_WIDTH/8}}-1}~downto~0}~134 0 652(_array -1((_dto c 62 i 0)))))
		(_sig(_int Bus2IP_Addr_lower_bits 9 0 652(_arch(_uni))))
		(_prcs
			(line__663(_arch 0 0 663(_assignment(_trgt(12))(_sens(13(_range 63))(21))(_read(13(_range 64))))))
			(line__666(_arch 1 0 666(_assignment(_trgt(21))(_sens(2)(19(_range 65))(20(_range 66)))(_read(19(_range 67))(20(_range 68))))))
			(line__676(_arch 2 0 676(_assignment(_trgt(20(_range 69))))))
			(ADDR_BITS_LAST_3_OR_3_BITS_REG_P(_arch 3 0 681(_prcs(_simple)(_trgt(19(_range 70))(19(_range 71)))(_sens(0))(_read(1)(4)(5(_range 72))))))
			(ADDR_BITS_31_12_REG_P(_arch 4 0 696(_prcs(_trgt(13(d_31_12)))(_sens(0)(1)(5(d_31_12)))(_dssslsensitivity 1)(_read(4)))))
			(line__708(_arch 5 0 708(_assignment(_trgt(14))(_sens(3)(4)(6)(7)))))
			(line__715(_arch 6 0 715(_assignment(_trgt(15))(_sens(8(0))(10(0))(10(1))))))
			(line__718(_arch 7 0 718(_assignment(_trgt(16))(_sens(8(1))(10(0))(10(1))))))
			(line__721(_arch 8 0 721(_assignment(_trgt(17))(_sens(8(2))(10(0))(10(1))))))
			(line__724(_arch 9 0 724(_assignment(_trgt(18))(_sens(8(3))(10(0))(10(1))))))
		)
		(_subprogram
			(_int clog2 54 0 620(_arch(_func -3)))
		)
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(0 STD_LOGIC)))
		(_type(_ext ~extstd.standard.POSITIVE(1 POSITIVE)))
		(_type(_ext ~extstd.standard.NATURAL(1 NATURAL)))
		(_type(_ext ~extstd.standard.INTEGER(1 INTEGER)))
		(_type(_ext ~extstd.standard.BOOLEAN(1 BOOLEAN)))
	)
	(_use(ieee(std_logic_1164))(std(standard))(ieee(STD_LOGIC_UNSIGNED))(ieee(std_logic_arith))(ieee(NUMERIC_STD))(ieee(std_logic_misc)))
	(_static
		(33686018 33686018 33686018 33686018 33686018)
		(33686018 514)
		(33686018 514)
		(131587)
		(33686018 2)
		(33686018 2)
	)
	(_model . imp 73 -1)
)
V 000044 55 9545          1580965195913 imp
(_unit VHDL(axi_emc_address_decode 0 1197(imp 0 1250))
	(_version vde)
	(_time 1580965195914 2020.02.05 22:59:55)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_emc_v3_0/hdl/axi_emc_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code d4d1dd87d88389c182d3d9d3908e86d182d2d5d2d0d2d0)
	(_ent
		(_time 1580965195908)
	)
	(_generate MEM_DECODE_GEN 0 1454(_for 22 )
		(_generate MULTI_CS_GEN 0 1469(_if 21)
			(_inst MEM_SELECT_I 0 1471(_ent . pselect_f)
				(_gen
					((C_AB)(_code 22))
					((C_AW)(_code 23))
					((C_BAR)(_code 24))
					((C_FAMILY)(_code 25))
				)
				(_port
					((A)(decode_addr_int))
					((AValid)(temp_avalid))
					((CS)(pselect_hit_i(_object 11)))
				)
			)
		)
		(_generate ONE_CS_GEN 0 1487(_if 26)
			(_object
				(_prcs
					(line__1488(_arch 5 0 1488(_assignment(_trgt(16(_object 11)))(_sens(8)))))
				)
			)
		)
		(_object
			(_cnst(_int bar_index 22 0 1454(_arch)))
			(_cnst(_int CE_INDEX_START -1 0 1456(_arch gms(_code 27))))
			(_cnst(_int CE_ADDR_SIZE -1 0 1458(_arch gms(_code 28))))
			(_cnst(_int OFFSET -1 0 1460(_arch((i 2)))))
			(_sig(_int temp_avalid -4 0 1461(_arch(_uni))))
			(_prcs
				(line__1465(_arch 4 0 1465(_assignment(_trgt(30))(_sens(2)(8)))))
				(CS_REG_P(_arch 6 0 1494(_prcs(_trgt(28(_object 11)))(_sens(0)(16(_object 11))(8))(_dssslsensitivity 1)(_read(16(_object 11))))))
				(CS_OUT_P(_arch 7 0 1505(_prcs(_trgt(20(_object 11))(20(_object 11)))(_sens(0)(16(_object 11))(29))(_dssslsensitivity 1)(_read(16(_object 11))(2)(8)))))
				(RDCE_REG_P(_arch 8 0 1518(_prcs(_trgt(22(_object 11))(22(_object 11))(22(_object 11)))(_sens(0)(16(_object 11))(25)(28(_object 11))(2)(3)(8)(10))(_dssslsensitivity 1)(_read(16(_object 11))(28(_object 11))))))
				(WRCE_REG_P(_arch 9 0 1536(_prcs(_trgt(23(_object 11))(23(_object 11))(23(_object 11)))(_sens(0)(16(_object 11))(24)(28(_object 11))(2)(4)(8)(10))(_dssslsensitivity 1)(_read(16(_object 11))(28(_object 11))))))
			)
		)
	)
	(_generate BUS2IP_CS_GEN 0 1555(_for 23 )
		(_object
			(_cnst(_int i 23 0 1555(_arch)))
			(_prcs
				(line__1556(_arch 10 0 1556(_assignment(_trgt(12(_object 15)))(_sens(20(_object 15)))(_read(20(_object 15))))))
			)
		)
		(_part (20(_object 15))
		)
	)
	(_generate BUS2IP_RDCE_GEN 0 1559(_for 24 )
		(_object
			(_cnst(_int i 24 0 1559(_arch)))
			(_prcs
				(line__1560(_arch 11 0 1560(_assignment(_trgt(13(_object 16)))(_sens(22(_object 16))(7))(_read(22(_object 16))))))
			)
		)
		(_part (22(_object 16))
		)
	)
	(_generate BUS2IP_WRCE_GEN 0 1565(_for 25 )
		(_object
			(_cnst(_int i 25 0 1565(_arch)))
			(_prcs
				(line__1566(_arch 12 0 1566(_assignment(_trgt(14(_object 17)))(_sens(23(_object 17)))(_read(23(_object 17))))))
			)
		)
		(_part (23(_object 17))
		)
	)
	(_object
		(_type(_int ~INTEGER~range~32~to~32~12 0 1199(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI_ADDR_WIDTH 0 0 1199 \32\ (_ent gms((i 32)))))
		(_gen(_int C_ADDR_DECODE_BITS -1 0 1200(_ent gms)))
		(_type(_int ~SLV64_ARRAY_TYPE~12 0 1201(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int C_ARD_ADDR_RANGE_ARRAY 1 0 1201(_ent gms(((_string \"0000000000000000000000000000000000010000000000000000000000000000"\))((_string \"0000000000000000000000000000000000010000000000000000111111111111"\))((_string \"0000000000000000000000000000000000010000000000000001000000000000"\))((_string \"0000000000000000000000000000000000010000000000000001111111111111"\))))))
		(_type(_int ~INTEGER_ARRAY_TYPE~12 0 1209(_array -1((_uto i 0 i 2147483647)))))
		(_gen(_int C_ARD_NUM_CE_ARRAY 2 0 1209(_ent gms((0(i 1))(1(i 1))))))
		(_type(_int ~STRING~12 0 1214(_array -3((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 3 0 1214(_ent(_string \"virtex6"\))))
		(_port(_int Bus2IP_Clk -4 0 1217(_ent(_in)(_event))))
		(_port(_int Bus2IP_Resetn -4 0 1218(_ent(_in))))
		(_port(_int Enable_CS -4 0 1220(_ent(_in))))
		(_port(_int Enable_RdCE -4 0 1221(_ent(_in))))
		(_port(_int Enable_WrCE -4 0 1222(_ent(_in))))
		(_port(_int Rst_CS -4 0 1224(_ent(_in))))
		(_port(_int Rst_Wr_CE -4 0 1225(_ent(_in))))
		(_port(_int Rst_Rd_CE -4 0 1226(_ent(_in))))
		(_port(_int Addr_SM_PS_IDLE -4 0 1228(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_ADDR_WIDTH-1}~downto~0}~12 0 1230(_array -4((_dto c 29 i 0)))))
		(_port(_int Addr_int 4 0 1230(_ent(_in))))
		(_port(_int RNW -4 0 1233(_ent(_in))))
		(_port(_int RdFIFO_Space_two_int -4 0 1234(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{{{C_ARD_ADDR_RANGE_ARRAY'LENGTH}/2}-1}~downto~0}~12 0 1236(_array -4((_dto c 30 i 0)))))
		(_port(_int Bus2IP_CS 5 0 1236(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{calc_num_ce{C_ARD_NUM_CE_ARRAY}-1}~downto~0}~12 0 1238(_array -4((_dto c 31 i 0)))))
		(_port(_int Bus2IP_RdCE 6 0 1238(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{calc_num_ce{C_ARD_NUM_CE_ARRAY}-1}~downto~0}~122 0 1240(_array -4((_dto c 32 i 0)))))
		(_port(_int Bus2IP_WrCE 7 0 1240(_ent(_out))))
		(_port(_int ORed_cs -4 0 1242(_ent(_out))))
		(_cnst(_int ACTIVE_LOW_RESET -4 0 1278(_arch((i 2)))))
		(_type(_int ~NATURAL~range~0~to~{{C_ARD_ADDR_RANGE_ARRAY'LENGTH}/2}-1~13 0 1282(_scalar (_to i 0 c 33))))
		(_type(_int decode_bit_array_type 0 1282(_array -1((_to i 0 c 34)))))
		(_type(_int ~NATURAL~range~0~to~C_ARD_ADDR_RANGE_ARRAY'LENGTH-1~13 0 1286(_scalar (_to i 0 c 35))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_ADDR_DECODE_BITS-1}}~13 0 1288(_array -4((_to i 0 c 36)))))
		(_type(_int short_addr_array_type 0 1286(_array 11((_to i 0 c 37)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~63}~13 0 1298(_array -4((_to i 0 i 63)))))
		(_cnst(_int ARD_ADDR_RANGE_ARRAY 12 0 1399(_arch gms(_code 38))))
		(_cnst(_int NUM_BASE_ADDRS -1 0 1403(_arch gms(_code 39))))
		(_cnst(_int DECODE_BITS 9 0 1406(_arch gms(_code 40))))
		(_cnst(_int NUM_CE_SIGNALS -1 0 1409(_arch gms(_code 41))))
		(_cnst(_int NUM_S_H_ADDR_BITS -1 0 1411(_arch gms(_code 42))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{{C_ARD_ADDR_RANGE_ARRAY'LENGTH}/2}-1}~13 0 1416(_array -4((_to i 0 c 43)))))
		(_sig(_int pselect_hit_i 14 0 1416(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{{C_ARD_ADDR_RANGE_ARRAY'LENGTH}/2}-1}~137 0 1419(_array -4((_to i 0 c 44)))))
		(_sig(_int int_pselect 15 0 1419(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{NUM_CE_SIGNALS-1}}~13 0 1422(_array -4((_to i 0 c 45)))))
		(_sig(_int CE_reg 16 0 1422(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{NUM_CE_SIGNALS-1}}~139 0 1425(_array -4((_to i 0 c 46)))))
		(_sig(_int pselect_hit_reg 17 0 1425(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{{C_ARD_ADDR_RANGE_ARRAY'LENGTH}/2}-1}~1311 0 1428(_array -4((_to i 0 c 47)))))
		(_sig(_int cs_out_i 18 0 1428(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NUM_CE_SIGNALS-1}~13 0 1430(_array -4((_to i 0 c 48)))))
		(_sig(_int ce_expnd_i 19 0 1430(_arch(_uni))))
		(_sig(_int rdce_out_i 19 0 1431(_arch(_uni))))
		(_sig(_int wrce_out_i 19 0 1432(_arch(_uni))))
		(_sig(_int wrce_clear_int -4 0 1433(_arch(_uni))))
		(_sig(_int rdce_clear_int -4 0 1434(_arch(_uni))))
		(_sig(_int ored_ce_int -4 0 1436(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~C_ADDR_DECODE_BITS-1}~1313 0 1437(_array -4((_to i 0 c 49)))))
		(_sig(_int decode_addr_int 20 0 1437(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{{C_ARD_ADDR_RANGE_ARRAY'LENGTH}/2}-1}~1315 0 1439(_array -4((_to i 0 c 50)))))
		(_sig(_int cs_reg 21 0 1439(_arch(_uni((_others(i 2)))))))
		(_sig(_int cs_clear_int -4 0 1442(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~NUM_BASE_ADDRS-1~13 0 1454(_scalar (_to i 0 c 51))))
		(_type(_int ~INTEGER~range~0~to~{NUM_BASE_ADDRS-1}~13 0 1555(_scalar (_to i 0 c 52))))
		(_type(_int ~INTEGER~range~0~to~{NUM_BASE_ADDRS-1}~1316 0 1559(_scalar (_to i 0 c 53))))
		(_type(_int ~INTEGER~range~0~to~{NUM_BASE_ADDRS-1}~1317 0 1565(_scalar (_to i 0 c 54))))
		(_prcs
			(line__1446(_arch 0 0 1446(_assignment(_trgt(27))(_sens(9(_range 55)))(_read(9(_range 56))))))
			(line__1448(_arch 1 0 1448(_assignment(_trgt(24))(_sens(1)(5)(6)))))
			(line__1449(_arch 2 0 1449(_assignment(_trgt(25))(_sens(1)(5)(7)))))
			(line__1450(_arch 3 0 1450(_assignment(_trgt(29))(_sens(1)(5)))))
			(line__1569(_arch 13 0 1569(_assignment(_trgt(26))(_sens(22)(23)(10)))))
			(line__1573(_arch 14 0 1573(_assignment(_trgt(15))(_sens(20)))))
		)
		(_subprogram
			(_int clog2 15 0 1256(_arch(_func -7)))
			(_int slv64_2_slv_awidth 16 0 1294(_arch(_func)))
			(_int Addr_Bits 17 0 1310(_arch(_func)))
			(_int Get_Addr_Bits 18 0 1325(_arch(_func 9)))
			(_int needed_addr_bits 19 0 1351(_arch(_func -1(_range(_to 0 2147483647)))))
			(_int calc_start_ce_index 20 0 1380(_arch(_func)))
			(_ext calc_num_ce(1 0))
		)
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extaxi_emc_v3_0_20.emc_pkg.SLV64_TYPE(1 SLV64_TYPE)))
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(2 STD_LOGIC)))
		(_type(_ext ~extaxi_emc_v3_0_20.emc_pkg.INTEGER_ARRAY_TYPE(1 INTEGER_ARRAY_TYPE)))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extaxi_emc_v3_0_20.emc_pkg.SLV64_ARRAY_TYPE(1 SLV64_ARRAY_TYPE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(2 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
	)
	(_use(std(standard))(.(emc_pkg))(ieee(std_logic_1164))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD))(ieee(std_logic_misc)))
	(_model . imp 57 -1)
)
V 000044 55 31469         1580965195951 imp
(_unit VHDL(axi_emc_native_interface 0 1704(imp 0 1827))
	(_version vde)
	(_time 1580965195952 2020.02.05 22:59:55)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_emc_v3_0/hdl/axi_emc_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code f4f1fda5f8a3a9e1a2f7f6a4b0aea6f1a2f2a1f2f5f3f0)
	(_ent
		(_time 1580965195933)
	)
	(_generate LEN_GEN_32 0 2361(_if 87)
		(_object
			(_prcs
				(DERIVED_LEN_P(_arch 61 0 2376(_prcs(_trgt(98))(_sens(0)(95(d_3_0))(95(d_3_1))(95(d_3_2))(99)(122))(_dssslsensitivity 1))))
			)
		)
	)
	(_generate LEN_GEN_64 0 2398(_if 88)
		(_object
			(_prcs
				(DERIVED_LEN_P(_arch 62 0 2405(_prcs(_trgt(98))(_sens(0)(95(d_3_0))(95(d_3_1))(95(d_3_2))(95(3))(99)(122))(_dssslsensitivity 1))))
			)
		)
	)
	(_inst AXI_EMC_ADDR_GEN_INSTANCE_I 0 2711(_ent . axi_emc_addr_gen)
		(_gen
			((C_S_AXI_MEM_ADDR_WIDTH)(_code 89))
			((C_S_AXI_MEM_DATA_WIDTH)(_code 90))
		)
		(_port
			((Bus2IP_Clk)(S_AXI_ACLK))
			((Bus2IP_Resetn)(Bus2IP_Resetn))
			((Cre_reg_en)(Cre_reg_en))
			((stop_addr_incr)(stop_addr_incr))
			((Store_addr_info_cmb)(Store_addr_info_cmb))
			((Addr_int_cmb)(Addr_int_cmb))
			((Ip2Bus_Addr_ack)(IP2Bus_AddrAck))
			((Fifo_full_1)(rst_rdce_cmb))
			((derived_len_reg)(derived_len_reg))
			((Rst_Rd_CE)(rst_rdce_cmb))
			((Derived_burst_reg)(Derived_burst_reg))
			((Derived_size_reg)(Derived_size_reg))
			((Bus2IP_Addr)(bus2ip_addr_int))
		)
	)
	(_inst AXI_EMC_ADDRESS_DECODE_INSTANCE_I 0 2741(_ent . axi_emc_address_decode)
		(_gen
			((C_S_AXI_ADDR_WIDTH)(_code 91))
			((C_ADDR_DECODE_BITS)(_code 92))
			((C_ARD_ADDR_RANGE_ARRAY)(_code 93))
			((C_ARD_NUM_CE_ARRAY)(_code 94))
			((C_FAMILY)(_code 95))
		)
		(_port
			((Bus2IP_Clk)(S_AXI_ACLK))
			((Bus2IP_Resetn)(Bus2IP_Resetn))
			((Enable_CS)(enable_cs_cmb))
			((Enable_RdCE)(enable_rdce_combo))
			((Enable_WrCE)(enable_wrce_combo))
			((Rst_CS)(rst_cs_cmb))
			((Rst_Wr_CE)(rst_wrce_cmb))
			((Rst_Rd_CE)(rst_rdce_cmb))
			((Addr_SM_PS_IDLE)(addr_sm_ps_IDLE_cmb))
			((Addr_int)(Addr_int_cmb))
			((RNW)(rnw_cmb))
			((RdFIFO_Space_two_int)(RdFIFO_Space_two_int))
			((Bus2IP_CS)(bus2ip_cs))
			((Bus2IP_RdCE)(bus2ip_rdce))
			((Bus2IP_WrCE)(bus2ip_wrce))
			((ORed_cs)(ORed_cs))
		)
	)
	(_inst RDATA_FIFO_I 0 2789(_ent lib_srl_fifo_v1_0_2 srl_fifo_rbu_f)
		(_gen
			((C_DWIDTH)(_code 96))
			((C_DEPTH)(_code 97))
			((C_FAMILY)(_code 98))
		)
		(_port
			((Clk)(S_AXI_ACLK))
			((Reset)(active_high_rst))
			((FIFO_Write)(rd_fifo_wr_en))
			((Data_In)(rd_fifo_data_in))
			((FIFO_Read)(rd_fifo_rd_en))
			((Data_Out)(rd_fifo_out))
			((FIFO_Full)(rd_fifo_full))
			((FIFO_Empty)(fifo_empty))
			((Addr)(_open))
			((Num_To_Reread)(_code 99))
			((Underflow)(_open))
			((Overflow)(_open))
		)
	)
	(_inst UPDN_COUNTER_I 0 2822(_ent . counter_f)
		(_gen
			((C_NUM_BITS)(_code 100))
			((C_FAMILY)(_code 101))
		)
		(_port
			((Clk)(S_AXI_ACLK))
			((Rst)(_code 102))
			((Load_In)(_code 103))
			((Count_Enable)(updn_cnt_en))
			((Count_Load)(active_high_rst))
			((Count_Down)(rd_fifo_wr_en))
			((Count_Out)(cnt))
			((Carry_Out)(_open))
		)
	)
	(_generate ALIGN_BYTE_ENABLE_DWTH_32_GEN 0 2889(_if 104)
		(_object
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1321 0 2894(_array -3((_dto i 1 i 0)))))
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1323 0 2895(_array -3((_dto i 1 i 0)))))
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1325 0 2894(_array -3((_dto i 1 i 0)))))
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1327 0 2895(_array -3((_dto i 1 i 0)))))
			(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1329 0 2898(_array -3((_dto i 3 i 0)))))
			(_prcs
				(RD_ADDR_ALIGN_BE_32_P(_arch 80 0 2938(_prcs(_simple)(_trgt(102))(_sens(22(d_1_0))(40)(99)(101)(122)(130)))))
			)
			(_subprogram
				(_int be_generate_32 85 0 2894(_arch(_func)))
			)
		)
	)
	(_generate ALIGN_BYTE_ENABLE_DWTH_64_GEN 0 2970(_if 105)
		(_object
			(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1334 0 2976(_array -3((_dto i 2 i 0)))))
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1336 0 2977(_array -3((_dto i 1 i 0)))))
			(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~1338 0 2976(_array -3((_dto i 2 i 0)))))
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~1340 0 2977(_array -3((_dto i 1 i 0)))))
			(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~1342 0 2980(_array -3((_dto i 7 i 0)))))
			(_prcs
				(RD_ADDR_ALIGN_BE_64_P(_arch 81 0 3062(_prcs(_simple)(_trgt(102))(_sens(22(d_2_0))(40)(99)(101)(122)(130)))))
			)
			(_subprogram
				(_int be_generate_64 86 0 2976(_arch(_func)))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 1708(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 1708(_ent(_string \"virtex6"\))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 1710(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI_MEM_ADDR_WIDTH 1 0 1710 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_MEM_DATA_WIDTH -2 0 1711 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~1~to~16~12 0 1712(_scalar (_to i 1 i 16))))
		(_gen(_int C_S_AXI_MEM_ID_WIDTH 2 0 1712 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 1714(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_S_AXI_MEM0_BASEADDR 3 0 1714(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~121 0 1715(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_S_AXI_MEM0_HIGHADDR 4 0 1715(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~122 0 1716(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_S_AXI_MEM1_BASEADDR 5 0 1716(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~123 0 1717(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_S_AXI_MEM1_HIGHADDR 6 0 1717(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~124 0 1718(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_S_AXI_MEM2_BASEADDR 7 0 1718(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~125 0 1719(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_S_AXI_MEM2_HIGHADDR 8 0 1719(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~126 0 1720(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_S_AXI_MEM3_BASEADDR 9 0 1720(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~127 0 1721(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_S_AXI_MEM3_HIGHADDR 10 0 1721(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~SLV64_ARRAY_TYPE~12 0 1723(_array -4((_uto i 0 i 2147483647)))))
		(_gen(_int AXI_ARD_ADDR_RANGE_ARRAY 11 0 1723(_ent gms(((_string \"0000000000000000000000000000000001110000000000000000000000000000"\))((_string \"0000000000000000000000000000000001110000000000000000000011111111"\))((_string \"0000000000000000000000000000000001110000000000000000000100000000"\))((_string \"0000000000000000000000000000000001110000000000000000000111111111"\))))))
		(_type(_int ~INTEGER_ARRAY_TYPE~12 0 1731(_array -2((_uto i 0 i 2147483647)))))
		(_gen(_int AXI_ARD_NUM_CE_ARRAY 12 0 1731(_ent gms(((i 1))((i 1))))))
		(_gen(_int C_NUM_BANKS_MEM -2 0 1736(_ent)))
		(_port(_int S_AXI_ACLK -3 0 1740(_ent(_in)(_event))))
		(_port(_int S_AXI_ARESETN -3 0 1741(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_ID_WIDTH-1}~downto~0}~12 0 1743(_array -3((_dto c 106 i 0)))))
		(_port(_int S_AXI_MEM_AWID 13 0 1743(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_ADDR_WIDTH-1}~downto~0}~12 0 1745(_array -3((_dto c 107 i 0)))))
		(_port(_int S_AXI_MEM_AWADDR 14 0 1745(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 1747(_array -3((_dto i 7 i 0)))))
		(_port(_int S_AXI_MEM_AWLEN 15 0 1747(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 1748(_array -3((_dto i 2 i 0)))))
		(_port(_int S_AXI_MEM_AWSIZE 16 0 1748(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 1749(_array -3((_dto i 1 i 0)))))
		(_port(_int S_AXI_MEM_AWBURST 17 0 1749(_ent(_in))))
		(_port(_int S_AXI_MEM_AWLOCK -3 0 1750(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 1751(_array -3((_dto i 3 i 0)))))
		(_port(_int S_AXI_MEM_AWCACHE 18 0 1751(_ent(_in))))
		(_port(_int S_AXI_MEM_AWPROT 16 0 1752(_ent(_in))))
		(_port(_int S_AXI_MEM_AWVALID -3 0 1753(_ent(_in))))
		(_port(_int S_AXI_MEM_AWREADY -3 0 1754(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_DATA_WIDTH-1}~downto~0}~12 0 1756(_array -3((_dto c 108 i 0)))))
		(_port(_int S_AXI_MEM_WDATA 19 0 1756(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_S_AXI_MEM_DATA_WIDTH/8}-1}~downto~0}~12 0 1758(_array -3((_dto c 109 i 0)))))
		(_port(_int S_AXI_MEM_WSTRB 20 0 1758(_ent(_in))))
		(_port(_int S_AXI_MEM_WLAST -3 0 1760(_ent(_in))))
		(_port(_int S_AXI_MEM_WVALID -3 0 1761(_ent(_in))))
		(_port(_int S_AXI_MEM_WREADY -3 0 1762(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_ID_WIDTH-1}~downto~0}~129 0 1764(_array -3((_dto c 110 i 0)))))
		(_port(_int S_AXI_MEM_BID 21 0 1764(_ent(_out))))
		(_port(_int S_AXI_MEM_BRESP 17 0 1766(_ent(_out))))
		(_port(_int S_AXI_MEM_BVALID -3 0 1767(_ent(_out))))
		(_port(_int S_AXI_MEM_BREADY -3 0 1768(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_ID_WIDTH-1}~downto~0}~1211 0 1770(_array -3((_dto c 111 i 0)))))
		(_port(_int S_AXI_MEM_ARID 22 0 1770(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_ADDR_WIDTH-1}~downto~0}~1213 0 1771(_array -3((_dto c 112 i 0)))))
		(_port(_int S_AXI_MEM_ARADDR 23 0 1771(_ent(_in))))
		(_port(_int S_AXI_MEM_ARLEN 15 0 1772(_ent(_in))))
		(_port(_int S_AXI_MEM_ARSIZE 16 0 1773(_ent(_in))))
		(_port(_int S_AXI_MEM_ARBURST 17 0 1774(_ent(_in))))
		(_port(_int S_AXI_MEM_ARLOCK -3 0 1775(_ent(_in))))
		(_port(_int S_AXI_MEM_ARCACHE 18 0 1776(_ent(_in))))
		(_port(_int S_AXI_MEM_ARPROT 16 0 1777(_ent(_in))))
		(_port(_int S_AXI_MEM_ARVALID -3 0 1778(_ent(_in))))
		(_port(_int S_AXI_MEM_ARREADY -3 0 1779(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_ID_WIDTH-1}~downto~0}~1215 0 1782(_array -3((_dto c 113 i 0)))))
		(_port(_int S_AXI_MEM_RID 24 0 1782(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_DATA_WIDTH-1}~downto~0}~1217 0 1784(_array -3((_dto c 114 i 0)))))
		(_port(_int S_AXI_MEM_RDATA 25 0 1784(_ent(_out))))
		(_port(_int S_AXI_MEM_RRESP 17 0 1786(_ent(_out))))
		(_port(_int S_AXI_MEM_RLAST -3 0 1787(_ent(_out))))
		(_port(_int S_AXI_MEM_RVALID -3 0 1788(_ent(_out))))
		(_port(_int S_AXI_MEM_RREADY -3 0 1789(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_DATA_WIDTH-1}~downto~0}~1219 0 1794(_array -3((_dto c 115 i 0)))))
		(_port(_int IP2Bus_Data 26 0 1794(_ent(_in))))
		(_port(_int IP2Bus_WrAck -3 0 1795(_ent(_in))))
		(_port(_int IP2Bus_RdAck -3 0 1796(_ent(_in))))
		(_port(_int IP2Bus_AddrAck -3 0 1797(_ent(_in))))
		(_port(_int IP2Bus_Error -3 0 1798(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_ADDR_WIDTH-1}~downto~0}~1221 0 1801(_array -3((_dto c 116 i 0)))))
		(_port(_int Bus2IP_Addr 27 0 1801(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_DATA_WIDTH-1}~downto~0}~1223 0 1802(_array -3((_dto c 117 i 0)))))
		(_port(_int Bus2IP_Data 28 0 1802(_ent(_out))))
		(_port(_int Bus2IP_RNW -3 0 1803(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_S_AXI_MEM_DATA_WIDTH/8}-1}~downto~0}~1225 0 1804(_array -3((_dto c 118 i 0)))))
		(_port(_int Bus2IP_BE 29 0 1804(_ent(_out))))
		(_port(_int Bus2IP_Burst -3 0 1805(_ent(_out))))
		(_port(_int Bus2IP_BurstLength 15 0 1807(_ent(_out))))
		(_port(_int Bus2IP_RdReq -3 0 1808(_ent(_out))))
		(_port(_int Bus2IP_WrReq -3 0 1809(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{{AXI_ARD_ADDR_RANGE_ARRAY'LENGTH}/2}-1~downto~0}~12 0 1810(_array -3((_dto c 119 i 0)))))
		(_port(_int Bus2IP_CS 30 0 1810(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~calc_num_ce{AXI_ARD_NUM_CE_ARRAY}-1}~12 0 1812(_array -3((_to i 0 c 120)))))
		(_port(_int Bus2IP_RdCE 31 0 1812(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~calc_num_ce{AXI_ARD_NUM_CE_ARRAY}-1}~1227 0 1814(_array -3((_to i 0 c 121)))))
		(_port(_int Bus2IP_WrCE 32 0 1814(_ent(_out))))
		(_port(_int Type_of_xfer -3 0 1816(_ent(_out))))
		(_port(_int Cre_reg_en -3 0 1817(_ent(_in))))
		(_port(_int synch_mem -3 0 1818(_ent(_in))))
		(_port(_int last_addr1 -3 0 1819(_ent(_out))))
		(_port(_int pr_idle -3 0 1820(_ent(_in))))
		(_port(_int axi_sm_ns_IDLE -3 0 1821(_ent(_out))))
		(_port(_int axi_trans_size_reg 17 0 1822(_ent(_out))))
		(_cnst(_int NEW_LOGIC -2 0 1835(_arch((i 0)))))
		(_cnst(_int ACTIVE_LOW_RESET -2 0 1867(_arch((i 0)))))
		(_cnst(_int C_RDATA_FIFO_DEPTH -2 0 1868(_arch((i 256)))))
		(_cnst(_int COUNTER_WIDTH -2 0 1869(_arch gms(_code 122))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~64-C_S_AXI_MEM_ADDR_WIDTH-1}~13 0 1870(_array -3((_to i 0 c 123)))))
		(_cnst(_int ZERO_ADDR_PAD 33 0 1870(_arch((_others(i 2))))))
		(_cnst(_int RD_DATA_FIFO_DWIDTH -2 0 1873(_arch gms(_code 124))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~COUNTER_WIDTH-1}~13 0 1874(_array -3((_to i 0 c 125)))))
		(_cnst(_int ALL_1 34 0 1874(_arch((_others(i 3))))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~clog2{C_RDATA_FIFO_DEPTH}-1}~13 0 1876(_array -3((_to i 0 c 126)))))
		(_cnst(_int ZEROES 35 0 1876(_arch((_others(i 2))))))
		(_type(_int ~NATURAL~range~0~to~{{AXI_ARD_ADDR_RANGE_ARRAY'LENGTH}/2}-1~13 0 1880(_scalar (_to i 0 c 127))))
		(_type(_int decode_bit_array_type 0 1880(_array -2((_to i 0 c 128)))))
		(_type(_int ~NATURAL~range~0~to~AXI_ARD_ADDR_RANGE_ARRAY'LENGTH-1~13 0 1884(_scalar (_to i 0 c 129))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_S_AXI_MEM_ADDR_WIDTH-1}}~13 0 1886(_array -3((_to i 0 c 130)))))
		(_type(_int short_addr_array_type 0 1884(_array 39((_to i 0 c 131)))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~63}~13 0 1896(_array -3((_to i 0 i 63)))))
		(_cnst(_int NUM_CE_SIGNALS -2 0 1909(_arch gms(_code 132))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{{AXI_ARD_ADDR_RANGE_ARRAY'LENGTH}/2}-1}~13 0 1912(_array -3((_to i 0 c 133)))))
		(_sig(_int pselect_hit_i 42 0 1912(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{{AXI_ARD_ADDR_RANGE_ARRAY'LENGTH}/2}-1}~133 0 1914(_array -3((_to i 0 c 134)))))
		(_sig(_int cs_out_i 43 0 1914(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~NUM_CE_SIGNALS-1}~13 0 1916(_array -3((_to i 0 c 135)))))
		(_sig(_int ce_expnd_i 44 0 1916(_arch(_uni))))
		(_sig(_int rdce_out_i 44 0 1917(_arch(_uni))))
		(_sig(_int wrce_out_i 44 0 1918(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{{AXI_ARD_ADDR_RANGE_ARRAY'LENGTH}/2}-1}~135 0 1919(_array -3((_to i 0 c 136)))))
		(_sig(_int cs_reg 45 0 1919(_arch(_uni((_others(i 2)))))))
		(_sig(_int rd_data_fifo_error -3 0 1922(_arch(_uni))))
		(_sig(_int last_rd_data_cmb -3 0 1923(_arch(_uni))))
		(_sig(_int rd_fifo_full -3 0 1924(_arch(_uni))))
		(_sig(_int fifo_empty -3 0 1925(_arch(_uni))))
		(_sig(_int last_fifo_data -3 0 1926(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{RD_DATA_FIFO_DWIDTH-1~downto~0}~13 0 1927(_array -3((_dto c 137 i 0)))))
		(_sig(_int rd_fifo_out 46 0 1927(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 1928(_array -3((_dto i 7 i 0)))))
		(_sig(_int rd_data_count 47 0 1928(_arch(_uni))))
		(_sig(_int ORed_cs -3 0 1929(_arch(_uni))))
		(_type(_int STATE_TYPE 0 1932(_enum1 idle rd rd_last wr wr_wait wr_resp wr_last resp (_to i 0 i 7))))
		(_sig(_int emc_addr_ps 48 0 1941(_arch(_uni))))
		(_sig(_int emc_addr_ns 48 0 1942(_arch(_uni))))
		(_sig(_int single_transfer_cmb -3 0 1944(_arch(_uni))))
		(_sig(_int addr_sm_ps_IDLE_reg -3 0 1946(_arch(_uni))))
		(_sig(_int addr_sm_ns_IDLE_cmb -3 0 1947(_arch(_uni))))
		(_sig(_int wr_transaction -3 0 1948(_arch(_uni))))
		(_sig(_int wr_addr_transaction -3 0 1949(_arch(_uni))))
		(_sig(_int fifo_full -3 0 1951(_arch(_uni))))
		(_sig(_int bvalid_cmb -3 0 1952(_arch(_uni))))
		(_sig(_int enable_cs_cmb -3 0 1953(_arch(_uni))))
		(_sig(_int rst_wrce_cmb -3 0 1954(_arch(_uni))))
		(_sig(_int rst_rdce_cmb -3 0 1955(_arch(_uni))))
		(_sig(_int rd_fifo_wr_en -3 0 1956(_arch(_uni))))
		(_sig(_int rd_fifo_rd_en -3 0 1957(_arch(_uni))))
		(_sig(_int type_of_xfer_reg -3 0 1958(_arch(_uni))))
		(_sig(_int Type_of_xfer_cmb -3 0 1959(_arch(_uni))))
		(_sig(_int addr_sm_ps_idle_cmb -3 0 1961(_arch(_uni))))
		(_sig(_int last_burst_cnt -3 0 1962(_arch(_uni))))
		(_sig(_int ip2bus_errack -3 0 1965(_arch(_uni))))
		(_sig(_int rd_fifo_data_in 46 0 1967(_arch(_uni))))
		(_sig(_int rd_fifo_data_out 46 0 1968(_arch(_uni))))
		(_sig(_int burst_length_cmb 47 0 1970(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_ADDR_WIDTH-1}~downto~0}~13 0 1971(_array -3((_dto c 138 i 0)))))
		(_sig(_int addr_int_cmb 49 0 1971(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_ADDR_WIDTH-1}~downto~0}~137 0 1972(_array -3((_dto c 139 i 0)))))
		(_sig(_int bus2ip_addr_i 50 0 1972(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 1973(_array -3((_dto i 3 i 0)))))
		(_sig(_int derived_len_reg 51 0 1973(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 1974(_array -3((_dto i 1 i 0)))))
		(_sig(_int size_cmb 52 0 1974(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_DATA_WIDTH-1}~downto~0}~13 0 1975(_array -3((_dto c 140 i 0)))))
		(_sig(_int bus2ip_data_reg 53 0 1975(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_S_AXI_MEM_DATA_WIDTH/8}-1}~downto~0}~13 0 1976(_array -3((_dto c 141 i 0)))))
		(_sig(_int bus2ip_BE_reg 54 0 1976(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_S_AXI_MEM_DATA_WIDTH/8}-1}~downto~0}~139 0 1977(_array -3((_dto c 142 i 0)))))
		(_sig(_int Bus2ip_BE_cmb 55 0 1977(_arch(_uni))))
		(_sig(_int s_axi_mem_awready_reg -3 0 1979(_arch(_uni))))
		(_sig(_int s_axi_mem_wready_reg -3 0 1980(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_MEM_ID_WIDTH-1~downto~0}~13 0 1981(_array -3((_dto c 143 i 0)))))
		(_sig(_int s_axi_mem_bid_reg 56 0 1981(_arch(_uni))))
		(_sig(_int s_axi_mem_bresp_reg 52 0 1982(_arch(_uni))))
		(_sig(_int s_axi_mem_bvalid_reg -3 0 1983(_arch(_uni))))
		(_sig(_int s_axi_mem_arready_reg -3 0 1984(_arch(_uni))))
		(_sig(_int s_axi_mem_rid_reg 56 0 1985(_arch(_uni))))
		(_sig(_int s_axi_mem_rresp_reg 52 0 1986(_arch(_uni))))
		(_sig(_int s_axi_mem_rlast_reg -3 0 1987(_arch(_uni))))
		(_sig(_int s_axi_mem_rvalid_reg -3 0 1988(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_S_AXI_MEM_DATA_WIDTH-1~downto~0}~13 0 1989(_array -3((_dto c 144 i 0)))))
		(_sig(_int s_axi_mem_rdata_i 57 0 1989(_arch(_uni))))
		(_sig(_int s_axi_mem_rdata_reg 57 0 1990(_arch(_uni))))
		(_sig(_int arready_cmb -3 0 1992(_arch(_uni))))
		(_sig(_int awready_cmb -3 0 1993(_arch(_uni))))
		(_sig(_int rw_flag_reg -3 0 1994(_arch(_uni))))
		(_sig(_int wready_cmb -3 0 1996(_arch(_uni))))
		(_sig(_int bus2ip_burst_reg -3 0 1997(_arch(_uni))))
		(_sig(_int rnw_reg -3 0 1998(_arch(_uni))))
		(_sig(_int rnw_cmb -3 0 1999(_arch(_uni))))
		(_sig(_int store_addr_info_cmb -3 0 2000(_arch(_uni))))
		(_sig(_int last_len_cmb -3 0 2001(_arch(_uni))))
		(_sig(_int second_last_cnt -3 0 2002(_arch(_uni))))
		(_sig(_int bus2ip_wr_req_reg -3 0 2003(_arch(_uni))))
		(_sig(_int bus2ip_rd_req_reg -3 0 2004(_arch(_uni))))
		(_sig(_int burstlength_reg 47 0 2005(_arch(_uni))))
		(_sig(_int bus2ip_wrreq_reg -3 0 2007(_arch(_uni))))
		(_sig(_int burst_data_cnt 47 0 2009(_arch(_uni))))
		(_sig(_int derived_size_reg 52 0 2010(_arch(_uni))))
		(_sig(_int temp_single_0 -3 0 2012(_arch(_uni))))
		(_sig(_int temp_single_1 -3 0 2013(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~to~2}~13 0 2014(_array -3((_to i 1 i 2)))))
		(_sig(_int bus2ip_addr_cmb 58 0 2014(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~31}~13 0 2015(_array -3((_to i 0 i 31)))))
		(_sig(_int bus2ip_addr_int 59 0 2015(_arch(_uni))))
		(_sig(_int bus2ip_resetn -3 0 2016(_arch(_uni))))
		(_sig(_int last_data_cmb -3 0 2017(_arch(_uni))))
		(_sig(_int combine_ack -3 0 2019(_arch(_uni))))
		(_sig(_int wready_reg -3 0 2020(_arch(_uni))))
		(_sig(_int bus2ip_wr_req_cmb -3 0 2022(_arch(_uni))))
		(_sig(_int bus2ip_rd_req_cmb -3 0 2023(_arch(_uni))))
		(_sig(_int derived_burst_reg 52 0 2025(_arch(_uni))))
		(_sig(_int bus2ip_rnw_i -3 0 2027(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_DATA_WIDTH-1}~downto~0}~1311 0 2028(_array -3((_dto c 145 i 0)))))
		(_sig(_int temp_ip2bus_data 60 0 2028(_arch(_uni))))
		(_sig(_int updn_cnt_en -3 0 2029(_arch(_uni))))
		(_sig(_int rd_fifo_empty -3 0 2030(_arch(_uni))))
		(_sig(_int active_high_rst -3 0 2031(_arch(_uni))))
		(_sig(_int burst_addr_cnt 47 0 2033(_arch(_uni))))
		(_sig(_int second_last_addr -3 0 2034(_arch(_uni))))
		(_sig(_int last_addr -3 0 2035(_arch(_uni))))
		(_sig(_int stop_addr_incr -3 0 2036(_arch(_uni))))
		(_sig(_int last_rd_reg -3 0 2037(_arch(_uni))))
		(_sig(_int last_rd_data_reg -3 0 2038(_arch(_uni))))
		(_sig(_int enable_rdce_cmb -3 0 2039(_arch(_uni))))
		(_sig(_int enable_wrce_combo -3 0 2040(_arch(_uni))))
		(_sig(_int enable_wrce_cmb -3 0 2041(_arch(_uni))))
		(_sig(_int enable_rdce_combo -3 0 2042(_arch(_uni))))
		(_sig(_int addr_sm_ps_WR_cmb -3 0 2043(_arch(_uni))))
		(_sig(_int addr_sm_ps_WR_WAIT_cmb -3 0 2044(_arch(_uni))))
		(_sig(_int rst_cs_cmb -3 0 2045(_arch(_uni))))
		(_sig(_int single_transfer_reg -3 0 2046(_arch(_uni))))
		(_sig(_int last_data_acked -3 0 2047(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{COUNTER_WIDTH-1}~downto~0}~13 0 2049(_array -3((_dto c 146 i 0)))))
		(_sig(_int cnt 61 0 2049(_arch(_uni))))
		(_sig(_int RdFIFO_Space_two_int -3 0 2050(_arch(_uni))))
		(_sig(_int no_space_in_fifo -3 0 2051(_arch(_uni))))
		(_sig(_int last_write -3 0 2052(_arch(_uni))))
		(_prcs
			(ACTIVE_HIGH_RST_P(_arch 0 0 2062(_prcs(_trgt(146))(_sens(0)(1))(_dssslsensitivity 1))))
			(line__2071(_arch 1 0 2071(_assignment(_alias((S_AXI_MEM_AWREADY)(awready_cmb)))(_simpleassign BUF)(_trgt(11))(_sens(116)))))
			(line__2072(_arch 2 0 2072(_assignment(_alias((S_AXI_MEM_WREADY)(wready_cmb)))(_simpleassign BUF)(_trgt(16))(_sens(118)))))
			(line__2073(_arch 3 0 2073(_assignment(_trgt(17))(_sens(105)))))
			(line__2074(_arch 4 0 2074(_assignment(_alias((S_AXI_MEM_BRESP)(s_axi_mem_bresp_reg)))(_trgt(18))(_sens(106)))))
			(line__2075(_arch 5 0 2075(_assignment(_alias((S_AXI_MEM_BVALID)(s_axi_mem_bvalid_reg)))(_simpleassign BUF)(_trgt(19))(_sens(107)))))
			(line__2077(_arch 6 0 2077(_assignment(_alias((S_AXI_MEM_ARREADY)(arready_cmb)))(_simpleassign BUF)(_trgt(30))(_sens(115)))))
			(line__2078(_arch 7 0 2078(_assignment(_trgt(31))(_sens(109)))))
			(line__2079(_arch 8 0 2079(_assignment(_alias((S_AXI_MEM_RRESP)(s_axi_mem_rresp_reg)))(_trgt(33))(_sens(110)))))
			(line__2080(_arch 9 0 2080(_assignment(_alias((S_AXI_MEM_RLAST)(s_axi_mem_rlast_reg)))(_simpleassign BUF)(_trgt(34))(_sens(111)))))
			(line__2081(_arch 10 0 2081(_assignment(_alias((S_AXI_MEM_RVALID)(s_axi_mem_rvalid_reg)))(_simpleassign BUF)(_trgt(35))(_sens(112)))))
			(line__2082(_arch 11 0 2082(_assignment(_trgt(32))(_sens(114)))))
			(line__2084(_arch 12 0 2084(_assignment(_trgt(165))(_sens(14)(15)(118)))))
			(S_AXI_MEM_RID_P(_arch 13 0 2091(_prcs(_trgt(109))(_sens(0)(1)(21))(_dssslsensitivity 1)(_read(115)))))
			(S_AXI_MEM_BID_P(_arch 14 0 2102(_prcs(_trgt(105))(_sens(0)(1)(2))(_dssslsensitivity 1)(_read(116)))))
			(AXI_MEM_BRESP_P(_arch 15 0 2113(_prcs(_trgt(106))(_sens(0)(90))(_dssslsensitivity 1)(_read(38)(41)))))
			(AXI_MEM_BVALID_P(_arch 16 0 2124(_prcs(_trgt(107))(_sens(0)(20)(38)(90)(149))(_dssslsensitivity 1))))
			(line__2138(_arch 17 0 2138(_assignment(_trgt(110))(_sens(66)(120)))))
			(line__2143(_arch 18 0 2143(_assignment(_trgt(111))(_sens(67)(161)))))
			(line__2146(_arch 19 0 2146(_assignment(_alias((s_axi_mem_rvalid_reg)(fifo_empty)))(_simpleassign "not")(_trgt(112))(_sens(69)))))
			(line__2148(_arch 20 0 2148(_assignment(_trgt(114))(_sens(113)))))
			(line__2151(_arch 21 0 2151(_assignment(_trgt(115))(_sens(1)(10)(29)(57)(90)(117)))))
			(line__2159(_arch 22 0 2159(_assignment(_trgt(116))(_sens(1)(29)(57)(79)(90)(117)))))
			(line__2174(_arch 23 0 2174(_assignment(_alias((Type_of_xfer)(type_of_xfer_reg)))(_simpleassign BUF)(_trgt(53))(_sens(88)))))
			(line__2176(_arch 24 0 2176(_assignment(_alias((bus2ip_Addr)(bus2ip_addr_int)))(_trgt(42))(_sens(134)))))
			(line__2177(_arch 25 0 2177(_assignment(_trgt(45))(_sens(101)))))
			(line__2178(_arch 26 0 2178(_assignment(_trgt(43))(_sens(100)))))
			(line__2179(_arch 27 0 2179(_assignment(_alias((Bus2IP_Burst)(bus2ip_burst_reg)))(_simpleassign BUF)(_trgt(46))(_sens(119)))))
			(line__2181(_arch 28 0 2181(_assignment(_alias((Bus2ip_RNW)(rnw_reg)))(_simpleassign BUF)(_trgt(44))(_sens(120)))))
			(line__2182(_arch 29 0 2182(_assignment(_alias((Bus2IP_RdReq)(bus2ip_rd_req_reg)))(_simpleassign BUF)(_trgt(48))(_sens(126)))))
			(line__2183(_arch 30 0 2183(_assignment(_alias((Bus2IP_WrReq)(bus2ip_wr_req_reg)))(_simpleassign BUF)(_trgt(49))(_sens(125)))))
			(line__2184(_arch 31 0 2184(_assignment(_alias((Bus2IP_BurstLength)(burstlength_reg)))(_trgt(47))(_sens(127)))))
			(BUS2IP_DATA_P(_arch 32 0 2187(_prcs(_trgt(100))(_sens(0)(1)(12))(_dssslsensitivity 1)(_read(15)(118)))))
			(BUS2IP_BE_P(_arch 33 0 2203(_prcs(_trgt(101))(_sens(0)(1)(13)(15)(102)(118)(121)(122))(_dssslsensitivity 1))))
			(BUS2IP_BURST_P(_arch 34 0 2218(_prcs(_trgt(119))(_sens(0)(1)(122)(123)(136))(_dssslsensitivity 1))))
			(BUS2IP_BURST_REG_P1(_arch 35 0 2233(_prcs(_trgt(127))(_sens(0)(1)(95))(_dssslsensitivity 1)(_read(122)))))
			(AXI_TRANS_SIZE_REG_P1(_arch 36 0 2246(_prcs(_trgt(59))(_sens(0)(1)(24(d_1_0)))(_dssslsensitivity 1)(_read(121)(122)))))
			(line__2263(_arch 37 0 2263(_assignment(_trgt(124))(_sens(129(0))(129(d_7_1))))))
			(line__2266(_arch 38 0 2266(_assignment(_trgt(78))(_sens(75)))))
			(line__2267(_arch 39 0 2267(_assignment(_trgt(90))(_sens(74)))))
			(line__2269(_arch 40 0 2269(_assignment(_trgt(58))(_sens(75)))))
			(line__2271(_arch 41 0 2271(_assignment(_trgt(157))(_sens(74)))))
			(line__2272(_arch 42 0 2272(_assignment(_trgt(158))(_sens(74)))))
			(line__2274(_arch 43 0 2274(_assignment(_trgt(79))(_sens(10)(15)))))
			(line__2275(_arch 44 0 2275(_assignment(_trgt(80))(_sens(10)(15)))))
			(line__2278(_arch 45 0 2278(_assignment(_trgt(96))(_sens(3)(22)(121)))))
			(line__2282(_arch 46 0 2282(_assignment(_trgt(99))(_sens(5(d_1_0))(24(d_1_0))(121)))))
			(line__2285(_arch 47 0 2285(_assignment(_trgt(95))(_sens(4)(23)(121)))))
			(line__2289(_arch 48 0 2289(_assignment(_trgt(76))(_sens(95)))))
			(line__2291(_arch 49 0 2291(_assignment(_trgt(123))(_sens(95)))))
			(line__2293(_arch 50 0 2293(_assignment(_trgt(89))(_sens(6)(25)(121)))))
			(line__2297(_arch 51 0 2297(_assignment(_alias((Bus2IP_Resetn)(S_AXI_ARESETN)))(_simpleassign BUF)(_trgt(135))(_sens(1)))))
			(line__2301(_arch 52 0 2301(_assignment(_alias((combine_ack)(IP2Bus_RdAck)))(_simpleassign BUF)(_trgt(137))(_sens(39)))))
			(BURST_DATA_CNT_P(_arch 53 0 2304(_prcs(_trgt(129))(_sens(0)(1)(95)(122)(129)(136)(137))(_dssslsensitivity 1))))
			(line__2321(_arch 54 0 2321(_assignment(_trgt(136))(_sens(129)))))
			(LAST_DATA_ACKED_P(_arch 55 0 2323(_prcs(_trgt(161))(_sens(0)(39)(55)(67)(90)(136))(_dssslsensitivity 1))))
			(BURST_ADDR_CNT_P(_arch 56 0 2338(_prcs(_simple)(_trgt(147))(_sens(0))(_read(40)(95)(122)(147)(149)))))
			(line__2353(_arch 57 0 2353(_assignment(_trgt(148))(_sens(147(0))(147(d_7_1))))))
			(line__2355(_arch 58 0 2355(_assignment(_trgt(149))(_sens(147)))))
			(line__2356(_arch 59 0 2356(_assignment(_alias((last_addr1)(last_addr)))(_simpleassign BUF)(_trgt(56))(_sens(149)))))
			(line__2357(_arch 60 0 2357(_assignment(_alias((stop_addr_incr)(last_addr)))(_simpleassign BUF)(_trgt(150))(_sens(149)))))
			(REG_P(_arch 63 0 2424(_prcs(_trgt(74)(77)(120)(125)(126)(152))(_sens(0)(1)(67)(75)(78)(121)(139)(140))(_dssslsensitivity 1))))
			(REG_CONDITION_P(_arch 64 0 2446(_prcs(_trgt(88)(130)(141)(160))(_sens(0)(1)(6)(25)(76)(89)(99)(121))(_dssslsensitivity 1)(_read(122)))))
			(RW_FLAG_P(_arch 65 0 2488(_prcs(_trgt(117))(_sens(0)(1)(10)(29)(117))(_dssslsensitivity 1)(_read(57)(77)))))
			(line__2503(_arch 66 0 2503(_prcs(_simple)(_trgt(75)(83)(84)(85)(118)(121)(122)(139)(140)(153)(155)(159))(_sens(6)(10)(14)(15)(20)(25)(29)(36)(38)(39)(40)(57)(67)(68)(69)(74)(76)(79)(90)(107)(111)(117)(120)(125)(126)(136)(148)(149)(160)(161)))))
			(line__2738(_arch 67 0 2738(_assignment(_alias((enable_rdce_combo)(enable_rdce_cmb)))(_simpleassign BUF)(_trgt(156))(_sens(153)))))
			(line__2739(_arch 68 0 2739(_assignment(_alias((enable_wrce_combo)(enable_wrce_cmb)))(_simpleassign BUF)(_trgt(154))(_sens(155)))))
			(line__2777(_arch 69 0 2777(_assignment(_trgt(93))(_sens(37)(39)(41)))))
			(line__2778(_arch 70 0 2778(_assignment(_trgt(86))(_sens(39)(73)))))
			(line__2779(_arch 71 0 2779(_assignment(_trgt(87))(_sens(36)(69)))))
			(line__2782(_arch 72 0 2782(_assignment(_trgt(145))(_sens(36)(69)(70)(112)))))
			(line__2812(_arch 73 0 2812(_assignment(_alias((rd_data_fifo_error)(rd_fifo_out(0))))(_simpleassign BUF)(_trgt(66))(_sens(71(0))))))
			(line__2813(_arch 74 0 2813(_assignment(_trgt(113))(_sens(71(_range 147)))(_read(71(_range 148))))))
			(line__2816(_arch 75 0 2816(_assignment(_trgt(144))(_sens(86)(87)))))
			(line__2841(_arch 76 0 2841(_assignment(_trgt(164))(_sens(162(_range 149)))(_read(162(_range 150))))))
			(RDDATA_CNT_P1(_arch 77 0 2843(_prcs(_trgt(163))(_sens(0)(1)(162(_index 151))(162(_index 152))(162(_index 153))(162(_index 154))(162(_index 155))(162(_index 156))(162(_index 157))(162(_index 158))(162(_index 159))(162(_index 160)))(_dssslsensitivity 1)(_read(162(_index 161))(162(_index 162))(162(_index 163))(162(_index 164))(162(_index 165))(162(_index 166))(162(_index 167))(162(_index 168))(162(_index 169))(162(_index 170))))))
			(RDDATA_CNT_P(_arch 78 0 2871(_prcs(_trgt(72))(_sens(0)(1)(23)(36)(72)(112)(122))(_dssslsensitivity 1))))
			(line__2884(_arch 79 0 2884(_assignment(_trgt(67))(_sens(72)))))
		)
		(_subprogram
			(_int clog2 82 0 1841(_arch(_func -7)))
			(_int get_fifo_width 83 0 1856(_arch(_func)))
			(_int slv64_2_slv_awidth 84 0 1892(_arch(_func)))
			(_ext calc_num_ce(2 0))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extaxi_emc_v3_0_20.emc_pkg.SLV64_TYPE(2 SLV64_TYPE)))
		(_type(_ext ~extaxi_emc_v3_0_20.emc_pkg.INTEGER_ARRAY_TYPE(2 INTEGER_ARRAY_TYPE)))
		(_type(_ext ~extstd.standard.POSITIVE(0 POSITIVE)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
		(_type(_ext ~extaxi_emc_v3_0_20.emc_pkg.SLV64_ARRAY_TYPE(2 SLV64_ARRAY_TYPE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
	)
	(_part (71(0))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(emc_pkg))(ieee(std_logic_misc))(ieee(STD_LOGIC_UNSIGNED))(ieee(NUMERIC_STD)))
	(_static
		(514)
		(515)
		(514)
		(33686018 33686018)
		(514)
		(33686018 33686018)
		(514)
		(770)
		(131586)
		(33686018 33686018)
		(50529027)
		(33686018)
		(33686018 33686018)
		(1634103150 2037148013)
	)
	(_model . imp 171 -1)
)
V 000053 55 4982          1580965196283 startup_arch
(_unit VHDL(startup_wrapper 0 3104(startup_arch 0 3135))
	(_version vde)
	(_time 1580965196284 2020.02.05 22:59:56)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_emc_v3_0/hdl/axi_emc_v3_0_vh_rfs.vhd\(\C:/Xilinx/Vivado/2019.2/data/vhdl/src/unisims/unisim_retarget_VCOMP.vhdp\ VHDL i)))
	(_parameters tan)
	(_code 3c386e386b6b692b383f2867683b3c396a3b3b3b3e)
	(_ent
		(_time 1580965196278)
	)
	(_comp
		(.unisim.VCOMPONENTS.STARTUPE3
			(_object
				(_type(_int ~STRING~1511527 1 66343(_array -1((_uto i 1 i 2147483647)))))
				(_gen(_int PROG_USR 4 1 66343(_ent(_string \"FALSE"\))))
				(_gen(_int SIM_CCLK_FREQ -2 1 66343(_ent((d 0)))))
				(_port(_int CFGCLK -3 1 66343(_ent (_out))))
				(_port(_int CFGMCLK -3 1 66343(_ent (_out))))
				(_port(_int DI -6 1 66343(_ent (_out))))
				(_port(_int EOS -3 1 66343(_ent (_out))))
				(_port(_int PREQ -3 1 66343(_ent (_out))))
				(_port(_int DO -6 1 66343(_ent (_in))))
				(_port(_int DTS -6 1 66343(_ent (_in))))
				(_port(_int FCSBO -3 1 66343(_ent (_in))))
				(_port(_int FCSBTS -3 1 66343(_ent (_in))))
				(_port(_int GSR -3 1 66343(_ent (_in))))
				(_port(_int GTS -3 1 66343(_ent (_in))))
				(_port(_int KEYCLEARB -3 1 66343(_ent (_in))))
				(_port(_int PACK -3 1 66343(_ent (_in))))
				(_port(_int USRCCLKO -3 1 66343(_ent (_in))))
				(_port(_int USRCCLKTS -3 1 66343(_ent (_in))))
				(_port(_int USRDONEO -3 1 66343(_ent (_in))))
				(_port(_int USRDONETS -3 1 66343(_ent (_in))))
			)
		)
	)
	(_inst STARTUP3_inst 0 3172(_comp .unisim.VCOMPONENTS.STARTUPE3)
		(_gen
			((PROG_USR)(_code 3))
			((SIM_CCLK_FREQ)(_code 4))
		)
		(_port
			((CFGCLK)(cfgclk))
			((CFGMCLK)(cfgmclk))
			((DI)(di))
			((EOS)(eos))
			((PREQ)(PREQ_int))
			((DO)(do))
			((DTS)(dts))
			((FCSBO)(fcsbo))
			((FCSBTS)((i 2)))
			((GSR)(gsr))
			((GTS)(gts))
			((KEYCLEARB)(keyclearb))
			((PACK)(PACK_int))
			((USRCCLKO)(usrcclko))
			((USRCCLKTS)(usrcclkts))
			((USRDONEO)(usrdoneo))
			((USRDONETS)(usrdonets))
		)
		(_use(_ent unisim STARTUPE3)
			(_gen
				((PROG_USR)(_code 5))
				((SIM_CCLK_FREQ)(_code 6))
			)
			(_port
				((CFGCLK)(CFGCLK))
				((CFGMCLK)(CFGMCLK))
				((DI)(DI))
				((EOS)(EOS))
				((PREQ)(PREQ))
				((DO)(DO))
				((DTS)(DTS))
				((FCSBO)(FCSBO))
				((FCSBTS)(FCSBTS))
				((GSR)(GSR))
				((GTS)(GTS))
				((KEYCLEARB)(KEYCLEARB))
				((PACK)(PACK))
				((USRCCLKO)(USRCCLKO))
				((USRCCLKTS)(USRCCLKTS))
				((USRDONEO)(USRDONEO))
				((USRDONETS)(USRDONETS))
			)
		)
	)
	(_object
		(_type(_int ~STRING~12 0 3106(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 3106(_ent(_string \"virtex7"\))))
		(_type(_int ~STRING~121 0 3107(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int PROG_USR 1 0 3107(_ent(_string \"FALSE"\))))
		(_gen(_int SIM_CCLK_FREQ -2 0 3108 \0\ (_ent((d 0)))))
		(_port(_int aclk -3 0 3112(_ent(_in)(_event))))
		(_port(_int arst -3 0 3113(_ent(_in))))
		(_port(_int cfgclk -3 0 3114(_ent(_out))))
		(_port(_int cfgmclk -3 0 3115(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3116(_array -4((_dto i 3 i 0)))))
		(_port(_int di 2 0 3116(_ent(_out))))
		(_port(_int eos -3 0 3117(_ent(_out))))
		(_port(_int do 2 0 3119(_ent(_in))))
		(_port(_int dts 2 0 3120(_ent(_in))))
		(_port(_int fcsbo -3 0 3121(_ent(_in))))
		(_port(_int gsr -3 0 3123(_ent(_in))))
		(_port(_int gts -3 0 3124(_ent(_in))))
		(_port(_int keyclearb -3 0 3125(_ent(_in))))
		(_port(_int usrcclko -3 0 3127(_ent(_in))))
		(_port(_int usrcclkts -3 0 3128(_ent(_in))))
		(_port(_int usrdoneo -3 0 3129(_ent(_in))))
		(_port(_int usrdonets -3 0 3130(_ent(_in))))
		(_cnst(_int ADD_PIPELINTE -5 0 3136(_arch((i 8)))))
		(_type(_int ~STD_LOGIC_VECTOR{ADD_PIPELINTE-1~downto~0}~13 0 3137(_array -4((_dto i 7 i 0)))))
		(_sig(_int pipe_signal 3 0 3137(_arch(_uni))))
		(_sig(_int PREQ_int -4 0 3138(_arch(_uni))))
		(_sig(_int PACK_int -4 0 3139(_arch(_uni))))
		(_prcs
			(PREQ_REG_P(_arch 0 0 3142(_prcs(_trgt(16(0)))(_sens(0)(1))(_dssslsensitivity 1)(_read(17)))))
			(PIPE_PACK_P(_arch 1 0 3153(_prcs(_trgt(16(7))(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(d_7_1)))(_sens(0)(16(6))(16(5))(16(4))(16(3))(16(2))(16(1))(16(0))(1))(_dssslsensitivity 1))))
			(line__3170(_arch 2 0 3170(_assignment(_alias((PACK_int)(pipe_signal(7))))(_simpleassign BUF)(_trgt(18))(_sens(16(7))))))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.REAL(0 REAL)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extunisim.VCOMPONENTS.~STD_LOGIC_VECTOR{3~downto~0}~1511529(2 ~STD_LOGIC_VECTOR{3~downto~0}~1511529)))
	)
	(_part (16(7))
	)
	(_use(std(standard))(ieee(std_logic_1164))(unisim(VCOMPONENTS)))
	(_static
		(33686018 131586)
	)
	(_model . startup_arch 7 -1)
)
V 000044 55 98156         1580965196317 imp
(_unit VHDL(axi_emc 0 3428(imp 0 3738))
	(_version vde)
	(_time 1580965196318 2020.02.05 22:59:56)
	(_source(\C:/Xilinx/Vivado/2019.2/data/ip/xilinx/axi_emc_v3_0/hdl/axi_emc_v3_0_vh_rfs.vhd\))
	(_parameters tan)
	(_code 6b6e3b6a313c367e3d396d6b2f31396d6a6c636d626e3d)
	(_ent
		(_time 1580965196294)
	)
	(_generate ENDIAN_CEN_BANKS_1 0 4283(_if 357)
		(_object
			(_prcs
				(line__4285(_arch 15 0 4285(_assignment(_alias((mem_ce(0))(mem_ce_i(0))))(_trgt(62(0)))(_sens(125(0))))))
			)
		)
		(_part (125(0))
		)
	)
	(_generate ENDIAN_CEN_BANKS_2 0 4288(_if 358)
		(_object
			(_prcs
				(line__4290(_arch 16 0 4290(_assignment(_alias((mem_cen(1))(mem_cen_i(1))))(_trgt(63(1)))(_sens(118(1))))))
				(line__4292(_arch 17 0 4292(_assignment(_alias((mem_ce(0))(mem_ce_i(0))))(_trgt(62(0)))(_sens(125(0))))))
				(line__4293(_arch 18 0 4293(_assignment(_alias((mem_ce(1))(mem_ce_i(1))))(_trgt(62(1)))(_sens(125(1))))))
			)
		)
		(_part (118(1))(125(0))(125(1))
		)
	)
	(_generate ENDIAN_CEN_BANKS_3 0 4296(_if 359)
		(_object
			(_prcs
				(line__4298(_arch 19 0 4298(_assignment(_alias((mem_cen(1))(mem_cen_i(1))))(_trgt(63(1)))(_sens(118(1))))))
				(line__4299(_arch 20 0 4299(_assignment(_alias((mem_cen(2))(mem_cen_i(2))))(_trgt(63(2)))(_sens(118(2))))))
				(line__4301(_arch 21 0 4301(_assignment(_alias((mem_ce(0))(mem_ce_i(0))))(_trgt(62(0)))(_sens(125(0))))))
				(line__4302(_arch 22 0 4302(_assignment(_alias((mem_ce(1))(mem_ce_i(1))))(_trgt(62(1)))(_sens(125(1))))))
				(line__4303(_arch 23 0 4303(_assignment(_alias((mem_ce(2))(mem_ce_i(2))))(_trgt(62(2)))(_sens(125(2))))))
			)
		)
		(_part (118(1))(118(2))(125(0))(125(1))(125(2))
		)
	)
	(_generate ENDIAN_CEN_BANKS_4 0 4306(_if 360)
		(_object
			(_prcs
				(line__4308(_arch 24 0 4308(_assignment(_alias((mem_cen(1))(mem_cen_i(1))))(_trgt(63(1)))(_sens(118(1))))))
				(line__4309(_arch 25 0 4309(_assignment(_alias((mem_cen(2))(mem_cen_i(2))))(_trgt(63(2)))(_sens(118(2))))))
				(line__4310(_arch 26 0 4310(_assignment(_alias((mem_cen(3))(mem_cen_i(3))))(_trgt(63(3)))(_sens(118(3))))))
				(line__4312(_arch 27 0 4312(_assignment(_alias((mem_ce(0))(mem_ce_i(0))))(_trgt(62(0)))(_sens(125(0))))))
				(line__4313(_arch 28 0 4313(_assignment(_alias((mem_ce(1))(mem_ce_i(1))))(_trgt(62(1)))(_sens(125(1))))))
				(line__4314(_arch 29 0 4314(_assignment(_alias((mem_ce(2))(mem_ce_i(2))))(_trgt(62(2)))(_sens(125(2))))))
				(line__4315(_arch 30 0 4315(_assignment(_alias((mem_ce(3))(mem_ce_i(3))))(_trgt(62(3)))(_sens(125(3))))))
			)
		)
		(_part (118(1))(118(2))(118(3))(125(0))(125(1))(125(2))(125(3))
		)
	)
	(_generate ENDIAN_OEN_BANKS_1 0 4319(_if 361)
		(_object
			(_prcs
				(line__4320(_arch 31 0 4320(_assignment(_alias((mem_oen(0))(mem_oen_i(0))))(_trgt(64(0)))(_sens(119(0))))))
			)
		)
		(_part (119(0))
		)
	)
	(_generate ENDIAN_OEN_BANKS_2 0 4323(_if 362)
		(_object
			(_prcs
				(line__4324(_arch 32 0 4324(_assignment(_alias((mem_oen(0))(mem_oen_i(0))))(_trgt(64(0)))(_sens(119(0))))))
				(line__4325(_arch 33 0 4325(_assignment(_alias((mem_oen(1))(mem_oen_i(1))))(_trgt(64(1)))(_sens(119(1))))))
			)
		)
		(_part (119(0))(119(1))
		)
	)
	(_generate ENDIAN_OEN_BANKS_3 0 4328(_if 363)
		(_object
			(_prcs
				(line__4329(_arch 34 0 4329(_assignment(_alias((mem_oen(0))(mem_oen_i(0))))(_trgt(64(0)))(_sens(119(0))))))
				(line__4330(_arch 35 0 4330(_assignment(_alias((mem_oen(1))(mem_oen_i(1))))(_trgt(64(1)))(_sens(119(1))))))
				(line__4331(_arch 36 0 4331(_assignment(_alias((mem_oen(2))(mem_oen_i(2))))(_trgt(64(2)))(_sens(119(2))))))
			)
		)
		(_part (119(0))(119(1))(119(2))
		)
	)
	(_generate ENDIAN_OEN_BANKS_4 0 4334(_if 364)
		(_object
			(_prcs
				(line__4335(_arch 37 0 4335(_assignment(_alias((mem_oen(0))(mem_oen_i(0))))(_trgt(64(0)))(_sens(119(0))))))
				(line__4336(_arch 38 0 4336(_assignment(_alias((mem_oen(1))(mem_oen_i(1))))(_trgt(64(1)))(_sens(119(1))))))
				(line__4337(_arch 39 0 4337(_assignment(_alias((mem_oen(2))(mem_oen_i(2))))(_trgt(64(2)))(_sens(119(2))))))
				(line__4338(_arch 40 0 4338(_assignment(_alias((mem_oen(3))(mem_oen_i(3))))(_trgt(64(3)))(_sens(119(3))))))
			)
		)
		(_part (119(0))(119(1))(119(2))(119(3))
		)
	)
	(_generate ENDIAN_MEM_CONVERSION_8 0 4342(_if 365)
		(_object
			(_prcs
				(line__4344(_arch 41 0 4344(_assignment(_alias((mem_dq_o_en(d_7_0))(mem_dq_o_i(t_0_7))))(_trgt(185(d_7_0)))(_sens(106(t_0_7))))))
				(line__4345(_arch 42 0 4345(_assignment(_alias((mem_dq_t_en(d_7_0))(mem_dq_t_i(t_0_7))))(_trgt(186(d_7_0)))(_sens(108(t_0_7))))))
				(line__4347(_arch 43 0 4347(_assignment(_alias((mem_dq_i_i(t_0_7))(mem_dq_i_en(d_7_0))))(_trgt(107(t_0_7)))(_sens(187(d_7_0))))))
				(line__4349(_arch 44 0 4349(_assignment(_trgt(67))(_sens(121)))))
				(line__4350(_arch 45 0 4350(_assignment(_trgt(66))(_sens(122)))))
				(line__4353(_arch 46 0 4353(_assignment(_trgt(59))(_sens(112)))))
				(line__4354(_arch 47 0 4354(_assignment(_trgt(60))(_sens(113)))))
				(line__4356(_arch 48 0 4356(_assignment(_trgt(114))(_sens(58)))))
			)
		)
	)
	(_generate ENDIAN_MEM_CONVERSION_16 0 4363(_if 366)
		(_object
			(_prcs
				(line__4365(_arch 49 0 4365(_assignment(_alias((mem_dq_o_en(d_7_0))(mem_dq_o_i(t_0_7))))(_trgt(185(d_7_0)))(_sens(106(t_0_7))))))
				(line__4366(_arch 50 0 4366(_assignment(_alias((mem_dq_o_en(d_15_8))(mem_dq_o_i(t_8_15))))(_trgt(185(d_15_8)))(_sens(106(t_8_15))))))
				(line__4368(_arch 51 0 4368(_assignment(_alias((mem_dq_t_en(d_7_0))(mem_dq_t_i(t_0_7))))(_trgt(186(d_7_0)))(_sens(108(t_0_7))))))
				(line__4369(_arch 52 0 4369(_assignment(_alias((mem_dq_t_en(d_15_8))(mem_dq_t_i(t_8_15))))(_trgt(186(d_15_8)))(_sens(108(t_8_15))))))
				(line__4371(_arch 53 0 4371(_assignment(_alias((mem_dq_i_i(t_0_7))(mem_dq_i_en(d_7_0))))(_trgt(107(t_0_7)))(_sens(187(d_7_0))))))
				(line__4372(_arch 54 0 4372(_assignment(_alias((mem_dq_i_i(t_8_15))(mem_dq_i_en(d_15_8))))(_trgt(107(t_8_15)))(_sens(187(d_15_8))))))
				(line__4375(_arch 55 0 4375(_assignment(_alias((mem_qwen(0))(mem_qwen_i(0))))(_trgt(67(0)))(_sens(121(0))))))
				(line__4376(_arch 56 0 4376(_assignment(_alias((mem_qwen(1))(mem_qwen_i(1))))(_trgt(67(1)))(_sens(121(1))))))
				(line__4378(_arch 57 0 4378(_assignment(_alias((mem_ben(0))(mem_ben_i(0))))(_trgt(66(0)))(_sens(122(0))))))
				(line__4379(_arch 58 0 4379(_assignment(_alias((mem_ben(1))(mem_ben_i(1))))(_trgt(66(1)))(_sens(122(1))))))
				(line__4381(_arch 59 0 4381(_assignment(_alias((mem_dq_parity_o(0))(mem_dq_parity_o_i(0))))(_trgt(59(0)))(_sens(112(0))))))
				(line__4382(_arch 60 0 4382(_assignment(_alias((mem_dq_parity_o(1))(mem_dq_parity_o_i(1))))(_trgt(59(1)))(_sens(112(1))))))
				(line__4384(_arch 61 0 4384(_assignment(_alias((mem_dq_parity_t(0))(mem_dq_parity_t_i(0))))(_trgt(60(0)))(_sens(113(0))))))
				(line__4385(_arch 62 0 4385(_assignment(_alias((mem_dq_parity_t(1))(mem_dq_parity_t_i(1))))(_trgt(60(1)))(_sens(113(1))))))
				(line__4387(_arch 63 0 4387(_assignment(_alias((mem_dq_parity_i_i(0))(MEM_DQ_PARITY_I(0))))(_trgt(114(0)))(_sens(58(0))))))
				(line__4388(_arch 64 0 4388(_assignment(_alias((mem_dq_parity_i_i(1))(MEM_DQ_PARITY_I(1))))(_trgt(114(1)))(_sens(58(1))))))
			)
		)
		(_part (121(0))(121(1))(122(0))(122(1))(112(0))(112(1))(113(0))(113(1))(58(0))(58(1))
		)
	)
	(_generate ENDIAN_MEM_CONVERSION_32 0 4394(_if 367)
		(_object
			(_prcs
				(line__4396(_arch 65 0 4396(_assignment(_alias((mem_dq_o_en(d_7_0))(mem_dq_o_i(t_0_7))))(_trgt(185(d_7_0)))(_sens(106(t_0_7))))))
				(line__4397(_arch 66 0 4397(_assignment(_alias((mem_dq_o_en(d_15_8))(mem_dq_o_i(t_8_15))))(_trgt(185(d_15_8)))(_sens(106(t_8_15))))))
				(line__4398(_arch 67 0 4398(_assignment(_alias((mem_dq_o_en(d_23_16))(mem_dq_o_i(t_16_23))))(_trgt(185(d_23_16)))(_sens(106(t_16_23))))))
				(line__4399(_arch 68 0 4399(_assignment(_alias((mem_dq_o_en(d_31_24))(mem_dq_o_i(t_24_31))))(_trgt(185(d_31_24)))(_sens(106(t_24_31))))))
				(line__4401(_arch 69 0 4401(_assignment(_alias((mem_dq_t_en(d_7_0))(mem_dq_t_i(t_0_7))))(_trgt(186(d_7_0)))(_sens(108(t_0_7))))))
				(line__4402(_arch 70 0 4402(_assignment(_alias((mem_dq_t_en(d_15_8))(mem_dq_t_i(t_8_15))))(_trgt(186(d_15_8)))(_sens(108(t_8_15))))))
				(line__4403(_arch 71 0 4403(_assignment(_alias((mem_dq_t_en(d_23_16))(mem_dq_t_i(t_16_23))))(_trgt(186(d_23_16)))(_sens(108(t_16_23))))))
				(line__4404(_arch 72 0 4404(_assignment(_alias((mem_dq_t_en(d_31_24))(mem_dq_t_i(t_24_31))))(_trgt(186(d_31_24)))(_sens(108(t_24_31))))))
				(line__4406(_arch 73 0 4406(_assignment(_alias((mem_dq_i_i(t_0_7))(mem_dq_i_en(d_7_0))))(_trgt(107(t_0_7)))(_sens(187(d_7_0))))))
				(line__4407(_arch 74 0 4407(_assignment(_alias((mem_dq_i_i(t_8_15))(mem_dq_i_en(d_15_8))))(_trgt(107(t_8_15)))(_sens(187(d_15_8))))))
				(line__4408(_arch 75 0 4408(_assignment(_alias((mem_dq_i_i(t_16_23))(mem_dq_i_en(d_23_16))))(_trgt(107(t_16_23)))(_sens(187(d_23_16))))))
				(line__4409(_arch 76 0 4409(_assignment(_alias((mem_dq_i_i(t_24_31))(mem_dq_i_en(d_31_24))))(_trgt(107(t_24_31)))(_sens(187(d_31_24))))))
				(line__4411(_arch 77 0 4411(_assignment(_alias((mem_qwen(0))(mem_qwen_i(0))))(_trgt(67(0)))(_sens(121(0))))))
				(line__4412(_arch 78 0 4412(_assignment(_alias((mem_qwen(1))(mem_qwen_i(1))))(_trgt(67(1)))(_sens(121(1))))))
				(line__4413(_arch 79 0 4413(_assignment(_alias((mem_qwen(2))(mem_qwen_i(2))))(_trgt(67(2)))(_sens(121(2))))))
				(line__4414(_arch 80 0 4414(_assignment(_alias((mem_qwen(3))(mem_qwen_i(3))))(_trgt(67(3)))(_sens(121(3))))))
				(line__4416(_arch 81 0 4416(_assignment(_alias((mem_ben(0))(mem_ben_i(0))))(_trgt(66(0)))(_sens(122(0))))))
				(line__4417(_arch 82 0 4417(_assignment(_alias((mem_ben(1))(mem_ben_i(1))))(_trgt(66(1)))(_sens(122(1))))))
				(line__4418(_arch 83 0 4418(_assignment(_alias((mem_ben(2))(mem_ben_i(2))))(_trgt(66(2)))(_sens(122(2))))))
				(line__4419(_arch 84 0 4419(_assignment(_alias((mem_ben(3))(mem_ben_i(3))))(_trgt(66(3)))(_sens(122(3))))))
				(line__4421(_arch 85 0 4421(_assignment(_alias((mem_dq_parity_o(0))(mem_dq_parity_o_i(0))))(_trgt(59(0)))(_sens(112(0))))))
				(line__4422(_arch 86 0 4422(_assignment(_alias((mem_dq_parity_o(1))(mem_dq_parity_o_i(1))))(_trgt(59(1)))(_sens(112(1))))))
				(line__4423(_arch 87 0 4423(_assignment(_alias((mem_dq_parity_o(2))(mem_dq_parity_o_i(2))))(_trgt(59(2)))(_sens(112(2))))))
				(line__4424(_arch 88 0 4424(_assignment(_alias((mem_dq_parity_o(3))(mem_dq_parity_o_i(3))))(_trgt(59(3)))(_sens(112(3))))))
				(line__4426(_arch 89 0 4426(_assignment(_alias((mem_dq_parity_t(0))(mem_dq_parity_t_i(0))))(_trgt(60(0)))(_sens(113(0))))))
				(line__4427(_arch 90 0 4427(_assignment(_alias((mem_dq_parity_t(1))(mem_dq_parity_t_i(1))))(_trgt(60(1)))(_sens(113(1))))))
				(line__4428(_arch 91 0 4428(_assignment(_alias((mem_dq_parity_t(2))(mem_dq_parity_t_i(2))))(_trgt(60(2)))(_sens(113(2))))))
				(line__4429(_arch 92 0 4429(_assignment(_alias((mem_dq_parity_t(3))(mem_dq_parity_t_i(3))))(_trgt(60(3)))(_sens(113(3))))))
				(line__4431(_arch 93 0 4431(_assignment(_alias((mem_dq_parity_i_i(0))(mem_dq_parity_i(0))))(_trgt(114(0)))(_sens(58(0))))))
				(line__4432(_arch 94 0 4432(_assignment(_alias((mem_dq_parity_i_i(1))(mem_dq_parity_i(1))))(_trgt(114(1)))(_sens(58(1))))))
				(line__4433(_arch 95 0 4433(_assignment(_alias((mem_dq_parity_i_i(2))(mem_dq_parity_i(2))))(_trgt(114(2)))(_sens(58(2))))))
				(line__4434(_arch 96 0 4434(_assignment(_alias((mem_dq_parity_i_i(3))(mem_dq_parity_i(3))))(_trgt(114(3)))(_sens(58(3))))))
			)
		)
		(_part (121(0))(121(1))(121(2))(121(3))(122(0))(122(1))(122(2))(122(3))(112(0))(112(1))(112(2))(112(3))(113(0))(113(1))(113(2))(113(3))(58(0))(58(1))(58(2))(58(3))
		)
	)
	(_generate ENDIAN_MEM_CONVERSION_64 0 4440(_if 368)
		(_object
			(_prcs
				(line__4442(_arch 97 0 4442(_assignment(_alias((mem_dq_o_en(d_7_0))(mem_dq_o_i(t_0_7))))(_trgt(185(d_7_0)))(_sens(106(t_0_7))))))
				(line__4443(_arch 98 0 4443(_assignment(_alias((mem_dq_o_en(d_15_8))(mem_dq_o_i(t_8_15))))(_trgt(185(d_15_8)))(_sens(106(t_8_15))))))
				(line__4444(_arch 99 0 4444(_assignment(_alias((mem_dq_o_en(d_23_16))(mem_dq_o_i(t_16_23))))(_trgt(185(d_23_16)))(_sens(106(t_16_23))))))
				(line__4445(_arch 100 0 4445(_assignment(_alias((mem_dq_o_en(d_31_24))(mem_dq_o_i(t_24_31))))(_trgt(185(d_31_24)))(_sens(106(t_24_31))))))
				(line__4446(_arch 101 0 4446(_assignment(_alias((mem_dq_o_en(d_39_32))(mem_dq_o_i(t_32_39))))(_trgt(185(d_39_32)))(_sens(106(t_32_39))))))
				(line__4447(_arch 102 0 4447(_assignment(_alias((mem_dq_o_en(d_47_40))(mem_dq_o_i(t_40_47))))(_trgt(185(d_47_40)))(_sens(106(t_40_47))))))
				(line__4448(_arch 103 0 4448(_assignment(_alias((mem_dq_o_en(d_55_48))(mem_dq_o_i(t_48_55))))(_trgt(185(d_55_48)))(_sens(106(t_48_55))))))
				(line__4449(_arch 104 0 4449(_assignment(_alias((mem_dq_o_en(d_63_56))(mem_dq_o_i(t_56_63))))(_trgt(185(d_63_56)))(_sens(106(t_56_63))))))
				(line__4451(_arch 105 0 4451(_assignment(_alias((mem_dq_t_en(d_7_0))(mem_dq_t_i(t_0_7))))(_trgt(186(d_7_0)))(_sens(108(t_0_7))))))
				(line__4452(_arch 106 0 4452(_assignment(_alias((mem_dq_t_en(d_15_8))(mem_dq_t_i(t_8_15))))(_trgt(186(d_15_8)))(_sens(108(t_8_15))))))
				(line__4453(_arch 107 0 4453(_assignment(_alias((mem_dq_t_en(d_23_16))(mem_dq_t_i(t_16_23))))(_trgt(186(d_23_16)))(_sens(108(t_16_23))))))
				(line__4454(_arch 108 0 4454(_assignment(_alias((mem_dq_t_en(d_31_24))(mem_dq_t_i(t_24_31))))(_trgt(186(d_31_24)))(_sens(108(t_24_31))))))
				(line__4455(_arch 109 0 4455(_assignment(_alias((mem_dq_t_en(d_39_32))(mem_dq_t_i(t_32_39))))(_trgt(186(d_39_32)))(_sens(108(t_32_39))))))
				(line__4456(_arch 110 0 4456(_assignment(_alias((mem_dq_t_en(d_47_40))(mem_dq_t_i(t_40_47))))(_trgt(186(d_47_40)))(_sens(108(t_40_47))))))
				(line__4457(_arch 111 0 4457(_assignment(_alias((mem_dq_t_en(d_55_48))(mem_dq_t_i(t_48_55))))(_trgt(186(d_55_48)))(_sens(108(t_48_55))))))
				(line__4458(_arch 112 0 4458(_assignment(_alias((mem_dq_t_en(d_63_56))(mem_dq_t_i(t_56_63))))(_trgt(186(d_63_56)))(_sens(108(t_56_63))))))
				(line__4460(_arch 113 0 4460(_assignment(_alias((mem_dq_i_i(t_0_7))(mem_dq_i_en(d_7_0))))(_trgt(107(t_0_7)))(_sens(187(d_7_0))))))
				(line__4461(_arch 114 0 4461(_assignment(_alias((mem_dq_i_i(t_8_15))(mem_dq_i_en(d_15_8))))(_trgt(107(t_8_15)))(_sens(187(d_15_8))))))
				(line__4462(_arch 115 0 4462(_assignment(_alias((mem_dq_i_i(t_16_23))(mem_dq_i_en(d_23_16))))(_trgt(107(t_16_23)))(_sens(187(d_23_16))))))
				(line__4463(_arch 116 0 4463(_assignment(_alias((mem_dq_i_i(t_24_31))(mem_dq_i_en(d_31_24))))(_trgt(107(t_24_31)))(_sens(187(d_31_24))))))
				(line__4464(_arch 117 0 4464(_assignment(_alias((mem_dq_i_i(t_32_39))(mem_dq_i_en(d_39_32))))(_trgt(107(t_32_39)))(_sens(187(d_39_32))))))
				(line__4465(_arch 118 0 4465(_assignment(_alias((mem_dq_i_i(t_40_47))(mem_dq_i_en(d_47_40))))(_trgt(107(t_40_47)))(_sens(187(d_47_40))))))
				(line__4466(_arch 119 0 4466(_assignment(_alias((mem_dq_i_i(t_48_55))(mem_dq_i_en(d_55_48))))(_trgt(107(t_48_55)))(_sens(187(d_55_48))))))
				(line__4467(_arch 120 0 4467(_assignment(_alias((mem_dq_i_i(t_56_63))(mem_dq_i_en(d_63_56))))(_trgt(107(t_56_63)))(_sens(187(d_63_56))))))
				(line__4470(_arch 121 0 4470(_assignment(_alias((mem_qwen(0))(mem_qwen_i(0))))(_trgt(67(0)))(_sens(121(0))))))
				(line__4471(_arch 122 0 4471(_assignment(_alias((mem_qwen(1))(mem_qwen_i(1))))(_trgt(67(1)))(_sens(121(1))))))
				(line__4472(_arch 123 0 4472(_assignment(_alias((mem_qwen(2))(mem_qwen_i(2))))(_trgt(67(2)))(_sens(121(2))))))
				(line__4473(_arch 124 0 4473(_assignment(_alias((mem_qwen(3))(mem_qwen_i(3))))(_trgt(67(3)))(_sens(121(3))))))
				(line__4474(_arch 125 0 4474(_assignment(_alias((mem_qwen(4))(mem_qwen_i(4))))(_trgt(67(4)))(_sens(121(4))))))
				(line__4475(_arch 126 0 4475(_assignment(_alias((mem_qwen(5))(mem_qwen_i(5))))(_trgt(67(5)))(_sens(121(5))))))
				(line__4476(_arch 127 0 4476(_assignment(_alias((mem_qwen(6))(mem_qwen_i(6))))(_trgt(67(6)))(_sens(121(6))))))
				(line__4477(_arch 128 0 4477(_assignment(_alias((mem_qwen(7))(mem_qwen_i(7))))(_trgt(67(7)))(_sens(121(7))))))
				(line__4479(_arch 129 0 4479(_assignment(_alias((mem_ben(0))(mem_ben_i(0))))(_trgt(66(0)))(_sens(122(0))))))
				(line__4480(_arch 130 0 4480(_assignment(_alias((mem_ben(1))(mem_ben_i(1))))(_trgt(66(1)))(_sens(122(1))))))
				(line__4481(_arch 131 0 4481(_assignment(_alias((mem_ben(2))(mem_ben_i(2))))(_trgt(66(2)))(_sens(122(2))))))
				(line__4482(_arch 132 0 4482(_assignment(_alias((mem_ben(3))(mem_ben_i(3))))(_trgt(66(3)))(_sens(122(3))))))
				(line__4483(_arch 133 0 4483(_assignment(_alias((mem_ben(4))(mem_ben_i(4))))(_trgt(66(4)))(_sens(122(4))))))
				(line__4484(_arch 134 0 4484(_assignment(_alias((mem_ben(5))(mem_ben_i(5))))(_trgt(66(5)))(_sens(122(5))))))
				(line__4485(_arch 135 0 4485(_assignment(_alias((mem_ben(6))(mem_ben_i(6))))(_trgt(66(6)))(_sens(122(6))))))
				(line__4486(_arch 136 0 4486(_assignment(_alias((mem_ben(7))(mem_ben_i(7))))(_trgt(66(7)))(_sens(122(7))))))
				(line__4488(_arch 137 0 4488(_assignment(_alias((mem_dq_parity_o(0))(mem_dq_parity_o_i(0))))(_trgt(59(0)))(_sens(112(0))))))
				(line__4489(_arch 138 0 4489(_assignment(_alias((mem_dq_parity_o(1))(mem_dq_parity_o_i(1))))(_trgt(59(1)))(_sens(112(1))))))
				(line__4490(_arch 139 0 4490(_assignment(_alias((mem_dq_parity_o(2))(mem_dq_parity_o_i(2))))(_trgt(59(2)))(_sens(112(2))))))
				(line__4491(_arch 140 0 4491(_assignment(_alias((mem_dq_parity_o(3))(mem_dq_parity_o_i(3))))(_trgt(59(3)))(_sens(112(3))))))
				(line__4492(_arch 141 0 4492(_assignment(_alias((mem_dq_parity_o(4))(mem_dq_parity_o_i(4))))(_trgt(59(4)))(_sens(112(4))))))
				(line__4493(_arch 142 0 4493(_assignment(_alias((mem_dq_parity_o(5))(mem_dq_parity_o_i(5))))(_trgt(59(5)))(_sens(112(5))))))
				(line__4494(_arch 143 0 4494(_assignment(_alias((mem_dq_parity_o(6))(mem_dq_parity_o_i(6))))(_trgt(59(6)))(_sens(112(6))))))
				(line__4495(_arch 144 0 4495(_assignment(_alias((mem_dq_parity_o(7))(mem_dq_parity_o_i(7))))(_trgt(59(7)))(_sens(112(7))))))
				(line__4497(_arch 145 0 4497(_assignment(_alias((mem_dq_parity_t(0))(mem_dq_parity_t_i(0))))(_trgt(60(0)))(_sens(113(0))))))
				(line__4498(_arch 146 0 4498(_assignment(_alias((mem_dq_parity_t(1))(mem_dq_parity_t_i(1))))(_trgt(60(1)))(_sens(113(1))))))
				(line__4499(_arch 147 0 4499(_assignment(_alias((mem_dq_parity_t(2))(mem_dq_parity_t_i(2))))(_trgt(60(2)))(_sens(113(2))))))
				(line__4500(_arch 148 0 4500(_assignment(_alias((mem_dq_parity_t(3))(mem_dq_parity_t_i(3))))(_trgt(60(3)))(_sens(113(3))))))
				(line__4501(_arch 149 0 4501(_assignment(_alias((mem_dq_parity_t(4))(mem_dq_parity_t_i(4))))(_trgt(60(4)))(_sens(113(4))))))
				(line__4502(_arch 150 0 4502(_assignment(_alias((mem_dq_parity_t(5))(mem_dq_parity_t_i(5))))(_trgt(60(5)))(_sens(113(5))))))
				(line__4503(_arch 151 0 4503(_assignment(_alias((mem_dq_parity_t(6))(mem_dq_parity_t_i(6))))(_trgt(60(6)))(_sens(113(6))))))
				(line__4504(_arch 152 0 4504(_assignment(_alias((mem_dq_parity_t(7))(mem_dq_parity_t_i(7))))(_trgt(60(7)))(_sens(113(7))))))
				(line__4507(_arch 153 0 4507(_assignment(_alias((mem_dq_parity_i_i(0))(mem_dq_parity_i(0))))(_trgt(114(0)))(_sens(58(0))))))
				(line__4508(_arch 154 0 4508(_assignment(_alias((mem_dq_parity_i_i(1))(mem_dq_parity_i(1))))(_trgt(114(1)))(_sens(58(1))))))
				(line__4509(_arch 155 0 4509(_assignment(_alias((mem_dq_parity_i_i(2))(mem_dq_parity_i(2))))(_trgt(114(2)))(_sens(58(2))))))
				(line__4510(_arch 156 0 4510(_assignment(_alias((mem_dq_parity_i_i(3))(mem_dq_parity_i(3))))(_trgt(114(3)))(_sens(58(3))))))
				(line__4511(_arch 157 0 4511(_assignment(_alias((mem_dq_parity_i_i(4))(mem_dq_parity_i(4))))(_trgt(114(4)))(_sens(58(4))))))
				(line__4512(_arch 158 0 4512(_assignment(_alias((mem_dq_parity_i_i(5))(mem_dq_parity_i(5))))(_trgt(114(5)))(_sens(58(5))))))
				(line__4513(_arch 159 0 4513(_assignment(_alias((mem_dq_parity_i_i(6))(mem_dq_parity_i(6))))(_trgt(114(6)))(_sens(58(6))))))
				(line__4514(_arch 160 0 4514(_assignment(_alias((mem_dq_parity_i_i(7))(mem_dq_parity_i(7))))(_trgt(114(7)))(_sens(58(7))))))
			)
		)
		(_part (121(0))(121(1))(121(2))(121(3))(121(4))(121(5))(121(6))(121(7))(122(0))(122(1))(122(2))(122(3))(122(4))(122(5))(122(6))(122(7))(112(0))(112(1))(112(2))(112(3))(112(4))(112(5))(112(6))(112(7))(113(0))(113(1))(113(2))(113(3))(113(4))(113(5))(113(6))(113(7))(58(0))(58(1))(58(2))(58(3))(58(4))(58(5))(58(6))(58(7))
		)
	)
	(_generate NO_REG_EN_GEN 0 4522(_if 369)
		(_generate PAGE_CONFIG_DIS 0 4535(_if 370)
			(_object
				(_prcs
					(line__4536(_arch 169 0 4536(_assignment(_alias((psram_page_mode)(_string \"1"\)))(_trgt(129)))))
				)
			)
		)
		(_generate PAGE_CONFIG_NO_PSRAM 0 4539(_if 371)
			(_object
				(_prcs
					(line__4540(_arch 170 0 4540(_assignment(_alias((psram_page_mode)(_string \"1"\)))(_trgt(129)))))
				)
			)
		)
		(_generate PAGE_CONFIG_PSRAM 0 4543(_if 372)
			(_object
				(_prcs
					(line__4544(_arch 171 0 4544(_assignment(_alias((psram_page_mode)(_string \"0"\)))(_trgt(129)))))
				)
			)
		)
		(_object
			(_prcs
				(line__4526(_arch 161 0 4526(_assignment(_alias((s_axi_reg_awready)(_string \"0"\)))(_trgt(5)))))
				(line__4527(_arch 162 0 4527(_assignment(_alias((s_axi_reg_wready)(_string \"0"\)))(_trgt(9)))))
				(line__4528(_arch 163 0 4528(_assignment(_trgt(10)))))
				(line__4529(_arch 164 0 4529(_assignment(_alias((s_axi_reg_bvalid)(_string \"0"\)))(_trgt(11)))))
				(line__4530(_arch 165 0 4530(_assignment(_alias((s_axi_reg_arready)(_string \"0"\)))(_trgt(15)))))
				(line__4531(_arch 166 0 4531(_assignment(_trgt(16)))))
				(line__4532(_arch 167 0 4532(_assignment(_trgt(17)))))
				(line__4533(_arch 168 0 4533(_assignment(_alias((s_axi_reg_rvalid)(_string \"0"\)))(_trgt(18)))))
			)
		)
	)
	(_generate REG_EN_GEN 0 4554(_if 373)
		(_generate PSRAM_FLASH_PARITY_CE_LOCAL_REG_GEN 0 4607(_if 374)
			(_generate PSRAM_PARITY_NUM_BANKS_4_GEN 0 4614(_if 375)
				(_generate RDCE_GEN 0 4642(_for 146 )
					(_object
						(_cnst(_int i 146 0 4642(_arch)))
						(_prcs
							(line__4646(_arch 173 0 4646(_assignment(_trgt(205(_object 111)))(_sens(145(_object 111))(203))(_read(145(_object 111))))))
						)
					)
					(_part (145(_object 111))
					)
				)
				(_generate WRCE_GEN 0 4649(_for 147 )
					(_object
						(_cnst(_int i 147 0 4649(_arch)))
						(_prcs
							(line__4653(_arch 174 0 4653(_assignment(_trgt(206(_object 112)))(_sens(145(_object 112))(204)(8))(_read(145(_object 112))))))
						)
					)
					(_part (145(_object 112))
					)
				)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13153 0 4621(_array -3((_dto i 2 i 0)))))
					(_var(_int bus2ip_addr_reg_4_2 145 0 4621(_prcs 0)))
					(_type(_int ~INTEGER~range~7~downto~0~13 0 4642(_scalar (_dto i 7 i 0))))
					(_type(_int ~INTEGER~range~7~downto~0~13154 0 4649(_scalar (_dto i 7 i 0))))
					(_prcs
						(BUS2IP_CE_GEN_P(_arch 172 0 4617(_prcs(_simple)(_trgt(145))(_sens(193(d_4_2)))(_read(193)))))
					)
				)
			)
			(_generate PSRAM_PARITY_NUM_BANKS_3_GEN 0 4661(_if 376)
				(_generate RDCE_GEN 0 4701(_for 149 )
					(_object
						(_cnst(_int i 149 0 4701(_arch)))
						(_prcs
							(line__4705(_arch 176 0 4705(_assignment(_trgt(205(_object 114)))(_sens(145(_object 114))(203))(_read(145(_object 114))))))
						)
					)
					(_part (145(_object 114))
					)
				)
				(_generate WRCE_GEN 0 4708(_for 150 )
					(_object
						(_cnst(_int i 150 0 4708(_arch)))
						(_prcs
							(line__4712(_arch 177 0 4712(_assignment(_trgt(206(_object 115)))(_sens(145(_object 115))(204)(8))(_read(145(_object 115))))))
						)
					)
					(_part (145(_object 115))
					)
				)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13157 0 4667(_array -3((_dto i 2 i 0)))))
					(_var(_int bus2ip_addr_reg_4_2 148 0 4667(_prcs 0)))
					(_type(_int ~INTEGER~range~7~downto~0~13158 0 4701(_scalar (_dto i 7 i 0))))
					(_type(_int ~INTEGER~range~7~downto~0~13159 0 4708(_scalar (_dto i 7 i 0))))
					(_prcs
						(BUS2IP_CE_GEN_P(_arch 175 0 4663(_prcs(_simple)(_trgt(145))(_sens(193(d_4_2)))(_read(193)))))
					)
				)
			)
			(_generate PSRAM_PARITY_NUM_BANKS_2_GEN 0 4721(_if 377)
				(_generate RDCE_GEN 0 4761(_for 152 )
					(_object
						(_cnst(_int i 152 0 4761(_arch)))
						(_prcs
							(line__4765(_arch 179 0 4765(_assignment(_trgt(205(_object 117)))(_sens(145(_object 117))(203))(_read(145(_object 117))))))
						)
					)
					(_part (145(_object 117))
					)
				)
				(_generate WRCE_GEN 0 4768(_for 153 )
					(_object
						(_cnst(_int i 153 0 4768(_arch)))
						(_prcs
							(line__4772(_arch 180 0 4772(_assignment(_trgt(206(_object 118)))(_sens(145(_object 118))(204)(8))(_read(145(_object 118))))))
						)
					)
					(_part (145(_object 118))
					)
				)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13162 0 4727(_array -3((_dto i 2 i 0)))))
					(_var(_int bus2ip_addr_reg_4_2 151 0 4727(_prcs 0)))
					(_type(_int ~INTEGER~range~7~downto~0~13163 0 4761(_scalar (_dto i 7 i 0))))
					(_type(_int ~INTEGER~range~7~downto~0~13164 0 4768(_scalar (_dto i 7 i 0))))
					(_prcs
						(BUS2IP_CE_GEN_P(_arch 178 0 4723(_prcs(_simple)(_trgt(145))(_sens(193(d_4_2)))(_read(193)))))
					)
				)
			)
			(_generate PSRAM_PARITY_NUM_BANKS_1_GEN 0 4779(_if 378)
				(_generate RDCE_GEN 0 4820(_for 155 )
					(_object
						(_cnst(_int i 155 0 4820(_arch)))
						(_prcs
							(line__4824(_arch 182 0 4824(_assignment(_trgt(205(_object 120)))(_sens(145(_object 120))(203))(_read(145(_object 120))))))
						)
					)
					(_part (145(_object 120))
					)
				)
				(_generate WRCE_GEN 0 4827(_for 156 )
					(_object
						(_cnst(_int i 156 0 4827(_arch)))
						(_prcs
							(line__4831(_arch 183 0 4831(_assignment(_trgt(206(_object 121)))(_sens(145(_object 121))(204)(8))(_read(145(_object 121))))))
						)
					)
					(_part (145(_object 121))
					)
				)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13167 0 4786(_array -3((_dto i 2 i 0)))))
					(_var(_int bus2ip_addr_reg_4_2 154 0 4786(_prcs 0)))
					(_type(_int ~INTEGER~range~7~downto~0~13168 0 4820(_scalar (_dto i 7 i 0))))
					(_type(_int ~INTEGER~range~7~downto~0~13169 0 4827(_scalar (_dto i 7 i 0))))
					(_prcs
						(BUS2IP_CE_GEN_P(_arch 181 0 4781(_prcs(_simple)(_trgt(145))(_sens(193(d_4_2)))(_read(193)))))
					)
				)
			)
		)
		(_generate NO_LFLASH_PSRAM_CE_LOCAL_REG_GEN 0 4842(_if 379)
			(_generate NUM_BANKS_4_GEN 0 4849(_if 380)
				(_generate RDCE_GEN 0 4886(_for 157 )
					(_object
						(_cnst(_int i 157 0 4886(_arch)))
						(_prcs
							(line__4890(_arch 185 0 4890(_assignment(_trgt(205(_object 122)))(_sens(145(_object 122))(203))(_read(145(_object 122))))))
						)
					)
					(_part (145(_object 122))
					)
				)
				(_generate WRCE_GEN 0 4894(_for 158 )
					(_object
						(_cnst(_int i 158 0 4894(_arch)))
						(_prcs
							(line__4898(_arch 186 0 4898(_assignment(_trgt(206(_object 123)))(_sens(145(_object 123))(204)(8))(_read(145(_object 123))))))
						)
					)
					(_part (145(_object 123))
					)
				)
				(_object
					(_type(_int ~INTEGER~range~7~downto~0~13172 0 4886(_scalar (_dto i 7 i 0))))
					(_type(_int ~INTEGER~range~7~downto~0~13173 0 4894(_scalar (_dto i 7 i 0))))
					(_prcs
						(BUS2IP_CE_GEN_P(_arch 184 0 4854(_prcs(_simple)(_trgt(145))(_sens(193(d_4_2))))))
					)
				)
			)
			(_generate NUM_BANKS_3_GEN 0 4907(_if 381)
				(_generate RDCE_GEN 0 4940(_for 159 )
					(_object
						(_cnst(_int i 159 0 4940(_arch)))
						(_prcs
							(line__4944(_arch 188 0 4944(_assignment(_trgt(205(_object 124)))(_sens(145(_object 124))(203))(_read(145(_object 124))))))
						)
					)
					(_part (145(_object 124))
					)
				)
				(_generate WRCE_GEN 0 4948(_for 160 )
					(_object
						(_cnst(_int i 160 0 4948(_arch)))
						(_prcs
							(line__4952(_arch 189 0 4952(_assignment(_trgt(206(_object 125)))(_sens(145(_object 125))(204)(8))(_read(145(_object 125))))))
						)
					)
					(_part (145(_object 125))
					)
				)
				(_object
					(_type(_int ~INTEGER~range~7~downto~0~13176 0 4940(_scalar (_dto i 7 i 0))))
					(_type(_int ~INTEGER~range~7~downto~0~13177 0 4948(_scalar (_dto i 7 i 0))))
					(_prcs
						(BUS2IP_CE_GEN_P(_arch 187 0 4912(_prcs(_simple)(_trgt(145))(_sens(193(d_4_2))))))
					)
				)
			)
			(_generate NUM_BANKS_2_GEN 0 4961(_if 382)
				(_generate RDCE_GEN 0 4994(_for 161 )
					(_object
						(_cnst(_int i 161 0 4994(_arch)))
						(_prcs
							(line__4998(_arch 191 0 4998(_assignment(_trgt(205(_object 126)))(_sens(145(_object 126))(203))(_read(145(_object 126))))))
						)
					)
					(_part (145(_object 126))
					)
				)
				(_generate WRCE_GEN 0 5002(_for 162 )
					(_object
						(_cnst(_int i 162 0 5002(_arch)))
						(_prcs
							(line__5006(_arch 192 0 5006(_assignment(_trgt(206(_object 127)))(_sens(145(_object 127))(204)(8))(_read(145(_object 127))))))
						)
					)
					(_part (145(_object 127))
					)
				)
				(_object
					(_type(_int ~INTEGER~range~7~downto~0~13180 0 4994(_scalar (_dto i 7 i 0))))
					(_type(_int ~INTEGER~range~7~downto~0~13181 0 5002(_scalar (_dto i 7 i 0))))
					(_prcs
						(BUS2IP_CE_GEN_P(_arch 190 0 4966(_prcs(_simple)(_trgt(145))(_sens(193(d_4_2))))))
					)
				)
			)
			(_generate NUM_BANKS_1_GEN 0 5015(_if 383)
				(_generate RDCE_GEN 0 5048(_for 163 )
					(_object
						(_cnst(_int i 163 0 5048(_arch)))
						(_prcs
							(line__5052(_arch 194 0 5052(_assignment(_trgt(205(_object 128)))(_sens(145(_object 128))(203))(_read(145(_object 128))))))
						)
					)
					(_part (145(_object 128))
					)
				)
				(_generate WRCE_GEN 0 5056(_for 164 )
					(_object
						(_cnst(_int i 164 0 5056(_arch)))
						(_prcs
							(line__5060(_arch 195 0 5060(_assignment(_trgt(206(_object 129)))(_sens(145(_object 129))(204)(8))(_read(145(_object 129))))))
						)
					)
					(_part (145(_object 129))
					)
				)
				(_object
					(_type(_int ~INTEGER~range~7~downto~0~13184 0 5048(_scalar (_dto i 7 i 0))))
					(_type(_int ~INTEGER~range~7~downto~0~13185 0 5056(_scalar (_dto i 7 i 0))))
					(_prcs
						(BUS2IP_CE_GEN_P(_arch 193 0 5020(_prcs(_simple)(_trgt(145))(_sens(193(d_4_2))))))
					)
				)
			)
		)
		(_generate PSRAM_PARITY_ADDR_REG_GEN 0 5139(_if 384)
			(_object
				(_prcs
					(ADDR_GEN_P(_arch 206 0 5144(_prcs(_trgt(193(d_4_2)))(_sens(0)(194)(195)(1)(3(d_4_2))(4)(13(d_4_2))(14))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate NO_PSRAM_PARITY_ADDR_REG_GEN 0 5159(_if 385)
			(_object
				(_prcs
					(ADDR_GEN_P(_arch 207 0 5164(_prcs(_trgt(193(d_4_2)))(_sens(0)(194)(195)(1)(3(d_4_2))(4)(13(d_4_2))(14))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate NO_PARITY_ENABLED_REG_GEN 0 5275(_if 386)
			(_object
				(_prcs
					(line__5282(_arch 216 0 5282(_assignment(_trgt(191)))))
					(line__5283(_arch 217 0 5283(_assignment(_alias((axi_lite_ip2bus_rdack1)(_string \"0"\)))(_trgt(199)))))
					(line__5284(_arch 218 0 5284(_assignment(_alias((axi_lite_ip2bus_wrack1)(_string \"0"\)))(_trgt(201)))))
				)
			)
		)
		(_generate PARITY_ENABLED_REG_GEN 0 5292(_if 387)
			(_generate PERR_NUM_MEM_4_GEN 0 5314(_if 388)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13197 0 5325(_array -3((_dto i 7 i 0)))))
					(_var(_int internal_bus2ip_rdack 165 0 5325(_prcs 0)))
					(_prcs
						(FOUR_BANKS_PARITY_REG_RD_P(_arch 220 0 5319(_prcs(_simple)(_trgt(191)(199))(_sens(188(3))(188(2))(188(1))(188(0))(205)))))
						(PARITY_ERR_REG_STORE_P(_arch 221 0 5357(_prcs(_trgt(188(3))(188(2))(188(1))(188(0))(188))(_sens(0)(87)(115)(117)(188(3))(188(2))(188(1))(188(0))(1))(_dssslsensitivity 1))))
					)
				)
				(_split (188)
				)
			)
			(_generate PERR_NUM_MEM_3_GEN 0 5396(_if 389)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13200 0 5405(_array -3((_dto i 7 i 0)))))
					(_var(_int internal_bus2ip_rdack 166 0 5405(_prcs 0)))
					(_prcs
						(THREE_BANKS_PARITY_REG_RD_P(_arch 222 0 5400(_prcs(_simple)(_trgt(191)(199))(_sens(188(2))(188(1))(188(0))(205)))))
						(PARITY_ERR_REG_STORE_P(_arch 223 0 5437(_prcs(_trgt(188(2))(188(1))(188(0))(188))(_sens(0)(87)(115)(117)(188(2))(188(1))(188(0))(1))(_dssslsensitivity 1))))
					)
				)
				(_split (188)
				)
			)
			(_generate PERR_NUM_MEM_2_GEN 0 5472(_if 390)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13204 0 5480(_array -3((_dto i 7 i 0)))))
					(_var(_int internal_bus2ip_rdack 167 0 5480(_prcs 0)))
					(_prcs
						(TWO_BANKS_PARITY_REG_RD_P(_arch 224 0 5476(_prcs(_simple)(_trgt(191)(199))(_sens(188(1))(188(0))(205)))))
						(PARITY_ERR_REG_STORE_P(_arch 225 0 5512(_prcs(_trgt(188(1))(188(0))(188))(_sens(0)(87)(115)(117)(188(1))(188(0))(1))(_dssslsensitivity 1))))
					)
				)
				(_split (188)
				)
			)
			(_generate PERR_NUM_MEM_1_GEN 0 5546(_if 391)
				(_object
					(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13208 0 5553(_array -3((_dto i 7 i 0)))))
					(_var(_int internal_bus2ip_rdack 168 0 5553(_prcs 0)))
					(_prcs
						(ONE_BANKS_PARITY_REG_RD_P(_arch 226 0 5550(_prcs(_simple)(_trgt(191)(199))(_sens(188(0))(205)))))
						(PARITY_ERR_REG_STORE_P(_arch 227 0 5583(_prcs(_trgt(188(0))(188))(_sens(0)(87)(115)(117)(188(0))(1))(_dssslsensitivity 1))))
					)
				)
				(_split (188)
				)
			)
			(_object
				(_prcs
					(PARITY_REG_DUMMY_WR_ACK_P(_arch 219 0 5302(_prcs(_trgt(201))(_sens(0)(206)(1))(_dssslsensitivity 1))))
				)
			)
		)
		(_generate LINEAR_FLASH_CONFIG_REG_GEN 0 5623(_if 392)
			(_generate PCR_FOUR_GEN 0 5627(_if 393)
				(_object
					(_var(_int j -2 0 5632(_prcs 0((i 0)))))
					(_prcs
						(LFLASH_CONFIG_REG_RD_PROCESS_4(_arch 228 0 5628(_prcs(_simple)(_trgt(192)(200))(_sens(189)(205)))))
					)
				)
			)
			(_generate PCR_THREE_GEN 0 5652(_if 394)
				(_object
					(_var(_int j -2 0 5657(_prcs 0((i 0)))))
					(_prcs
						(LFLASH_CONFIG_REG_RD_PROCESS_3(_arch 229 0 5653(_prcs(_simple)(_trgt(192)(200))(_sens(189)(205)))))
					)
				)
			)
			(_generate PCR_TWO_GEN 0 5677(_if 395)
				(_object
					(_var(_int j -2 0 5682(_prcs 0((i 0)))))
					(_prcs
						(LFLASH_CONFIG_REG_RD_PROCESS_2(_arch 230 0 5678(_prcs(_simple)(_trgt(192)(200))(_sens(189)(205)))))
					)
				)
			)
			(_generate PCR_ONE_GEN 0 5702(_if 396)
				(_object
					(_var(_int j -2 0 5707(_prcs 0((i 0)))))
					(_prcs
						(LFLASH_CONFIG_REG_RD_PROCESS_1(_arch 231 0 5703(_prcs(_simple)(_trgt(192)(200))(_sens(189)(205)))))
					)
				)
			)
			(_generate MEM_WAIT_TEMP_1_GEN 0 5756(_if 397)
				(_object
					(_prcs
						(INPUT_MEM_WAIT_REGS_PROCESS(_arch 234 0 5764(_prcs(_trgt(155))(_sens(2)(157))(_dssslsensitivity 1)(_read(153(0))))))
						(DUAL_REG_MEM_WAIT_PROCESS(_arch 235 0 5777(_prcs(_trgt(156))(_sens(2)(155))(_dssslsensitivity 1))))
						(line__5784(_arch 236 0 5784(_assignment(_trgt(157))(_sens(155)(156)))))
						(line__5785(_arch 237 0 5785(_assignment(_alias((Mem_WAIT_reg)(Mem_WAIT_reg_d1)))(_simpleassign BUF)(_trgt(154))(_sens(155)))))
						(line__5787(_arch 238 0 5787(_assignment(_trgt(150))(_sens(101(0))(146(0))(147(0))))))
						(line__5790(_arch 239 0 5790(_assignment(_trgt(148))(_sens(147)))))
					)
				)
				(_part (101(0))(147(0))(146(0))
				)
			)
			(_generate MEM_WAIT_TEMP_2_GEN 0 5796(_if 398)
				(_object
					(_prcs
						(INPUT_MEM_WAIT_REGS_PROCESS(_arch 240 0 5802(_prcs(_trgt(155))(_sens(2)(157))(_dssslsensitivity 1)(_read(153(1))(153(0))))))
						(DUAL_REG_MEM_WAIT_PROCESS(_arch 241 0 5814(_prcs(_trgt(156))(_sens(2)(155))(_dssslsensitivity 1))))
						(line__5821(_arch 242 0 5821(_assignment(_trgt(157))(_sens(155)(156)))))
						(line__5822(_arch 243 0 5822(_assignment(_alias((Mem_WAIT_reg)(Mem_WAIT_reg_d1)))(_simpleassign BUF)(_trgt(154))(_sens(155)))))
						(line__5824(_arch 244 0 5824(_assignment(_trgt(150))(_sens(101(1))(101(0))(146(1))(146(0))(147(1))(147(0))))))
						(line__5831(_arch 245 0 5831(_assignment(_trgt(148))(_sens(147)))))
					)
				)
			)
			(_generate MEM_WAIT_TEMP_3_GEN 0 5835(_if 399)
				(_object
					(_prcs
						(INPUT_MEM_WAIT_REGS_PROCESS(_arch 246 0 5842(_prcs(_trgt(155))(_sens(2)(157))(_dssslsensitivity 1)(_read(153(2))(153(1))(153(0))))))
						(DUAL_REG_MEM_WAIT_PROCESS(_arch 247 0 5854(_prcs(_trgt(156))(_sens(2)(155))(_dssslsensitivity 1))))
						(line__5861(_arch 248 0 5861(_assignment(_trgt(157))(_sens(155)(156)))))
						(line__5862(_arch 249 0 5862(_assignment(_alias((Mem_WAIT_reg)(Mem_WAIT_reg_d1)))(_simpleassign BUF)(_trgt(154))(_sens(155)))))
						(line__5864(_arch 250 0 5864(_assignment(_trgt(150))(_sens(101(2))(101(1))(101(0))(146(2))(146(1))(146(0))(147(2))(147(1))(147(0))))))
						(line__5874(_arch 251 0 5874(_assignment(_trgt(148))(_sens(147)))))
					)
				)
			)
			(_generate MEM_WAIT_TEMP_4_GEN 0 5879(_if 400)
				(_object
					(_prcs
						(INPUT_MEM_WAIT_REGS_PROCESS(_arch 252 0 5887(_prcs(_trgt(155))(_sens(2)(157))(_dssslsensitivity 1)(_read(153(3))(153(2))(153(1))(153(0))))))
						(DUAL_REG_MEM_WAIT_PROCESS(_arch 253 0 5902(_prcs(_trgt(156))(_sens(2)(155))(_dssslsensitivity 1))))
						(line__5909(_arch 254 0 5909(_assignment(_trgt(157))(_sens(155)(156)))))
						(line__5910(_arch 255 0 5910(_assignment(_alias((Mem_WAIT_reg)(Mem_WAIT_reg_d1)))(_simpleassign BUF)(_trgt(154))(_sens(155)))))
						(line__5912(_arch 256 0 5912(_assignment(_trgt(150))(_sens(101(3))(101(2))(101(1))(101(0))(146(3))(146(2))(146(1))(146(0))(147(3))(147(2))(147(1))(147(0))))))
						(line__5925(_arch 257 0 5925(_assignment(_trgt(148))(_sens(147)))))
					)
				)
			)
			(_object
				(_prcs
					(line__5728(_arch 232 0 5728(_assignment(_trgt(202))(_sens(206)))))
					(LFLASH_CONFIG_REG_WR_PROCESS(_arch 233 0 5730(_prcs(_trgt(189))(_sens(0)(189)(206)(1)(6(d_6_0))(6(d_31_30)))(_dssslsensitivity 1))))
					(line__5930(_arch 258 0 5930(_assignment(_alias((Linear_flash_rd_data_ack)(Mem_WAIT_reg)))(_simpleassign BUF)(_trgt(151))(_sens(154)))))
					(WR_PROGRAM_PROCESS(_arch 259 0 5932(_prcs(_trgt(167))(_sens(0)(168)(169)(172)(1)(30(d_15_0))(33)(38))(_dssslsensitivity 1))))
					(WR_PROGRAM_PROCESS_N(_arch 260 0 5952(_prcs(_trgt(164))(_sens(0)(163)(1))(_dssslsensitivity 1))))
					(line__5963(_arch 261 0 5963(_assignment(_trgt(163))(_sens(164)(168)(169)(172)(1)(21)(30(d_15_0))(33)(38)))))
					(BURST_RD_ADDR_PROCESS(_arch 262 0 5968(_prcs(_trgt(166))(_sens(0)(165)(1))(_dssslsensitivity 1)(_read(170)(47)))))
					(line__5985(_arch 263 0 5985(_assignment(_trgt(165))(_sens(166)(170)(40)(47)(1)))))
					(FLASH_SYNCH_CRE_WR_PROCESS(_arch 264 0 5992(_prcs(_trgt(146)(147))(_sens(0)(145)(189)(1))(_dssslsensitivity 1))))
				)
			)
			(_split (189)(146)(147)
			)
		)
		(_generate NO_LFLASH_PSRAM_CONFIG_REG_GEN 0 6018(_if 401)
			(_object
				(_prcs
					(line__6022(_arch 265 0 6022(_assignment(_trgt(192)))))
					(line__6023(_arch 266 0 6023(_assignment(_alias((axi_lite_ip2bus_rdack2)(_string \"0"\)))(_trgt(200)))))
					(line__6024(_arch 267 0 6024(_assignment(_alias((axi_lite_ip2bus_wrack2)(_string \"0"\)))(_trgt(202)))))
					(line__6025(_arch 268 0 6025(_assignment(_alias((psram_page_mode)(_string \"1"\)))(_trgt(129)))))
					(CRE_WR_PROCESS_G(_arch 269 0 6026(_prcs(_simple)(_trgt(183))(_sens(0)))))
				)
			)
		)
		(_generate PSRAM_CONFIG_REG_GEN 0 6040(_if 402)
			(_generate PSRAM_ONE_GEN 0 6063(_if 403)
				(_object
					(_var(_int j -2 0 6068(_prcs 0((i 0)))))
					(_prcs
						(PSRAM_CONFIG_REG_RD_PROCESS_1(_arch 270 0 6064(_prcs(_simple)(_trgt(192)(200))(_sens(189)(205)))))
					)
				)
			)
			(_generate PSRAM_TWO_GEN 0 6088(_if 404)
				(_object
					(_var(_int j -2 0 6093(_prcs 0((i 0)))))
					(_prcs
						(PSRAM_CONFIG_REG_RD_PROCESS_2(_arch 271 0 6089(_prcs(_simple)(_trgt(192)(200))(_sens(189)(205)))))
					)
				)
			)
			(_generate PSRAM_THREE_GEN 0 6114(_if 405)
				(_object
					(_var(_int j -2 0 6119(_prcs 0((i 0)))))
					(_prcs
						(PSRAM_CONFIG_REG_RD_PROCESS_3(_arch 272 0 6115(_prcs(_simple)(_trgt(192)(200))(_sens(189)(205)))))
					)
				)
			)
			(_generate PSRAM_FOUR_GEN 0 6141(_if 406)
				(_object
					(_var(_int j -2 0 6146(_prcs 0((i 0)))))
					(_prcs
						(PSRAM_CONFIG_REG_RD_PROCESS_4(_arch 273 0 6142(_prcs(_simple)(_trgt(192)(200))(_sens(189)(205)))))
					)
				)
			)
			(_object
				(_prcs
					(line__6166(_arch 274 0 6166(_assignment(_trgt(202))(_sens(206)))))
					(PSRAM_CONFIG_REG_WR_PROCESS(_arch 275 0 6168(_prcs(_trgt(189))(_sens(0)(189)(206)(1)(6(d_6_0))(6(d_31_30)))(_dssslsensitivity 1))))
					(CRE_WR_PROCESS(_arch 276 0 6193(_prcs(_trgt(129)(183))(_sens(0)(101)(189)(1))(_dssslsensitivity 1))))
				)
			)
			(_split (189)
			)
		)
		(_object
			(_cnst(_int RST_ACTIVE -3 0 4558(_arch((i 2)))))
			(_type(_int ~INTEGER~range~3~downto~0~13 0 4560(_scalar (_dto i 3 i 0))))
			(_type(_int ~NATURAL~range~{C_S_AXI_REG_DATA_WIDTH-1}~downto~0~13136 0 4561(_scalar (_dto c 407 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_REG_DATA_WIDTH-1}~downto~0}~13137 0 4561(_array -3((_dto c 408 i 0)))))
			(_type(_int MEM_PARITY_REG_ARRAY_TYPE 0 4560(_array 127((_dto i 3 i 0)))))
			(_type(_int ~INTEGER~range~3~downto~0~13138 0 4563(_scalar (_dto i 3 i 0))))
			(_type(_int ~NATURAL~range~{C_S_AXI_REG_DATA_WIDTH-1}~downto~0~13139 0 4564(_scalar (_dto c 409 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_REG_DATA_WIDTH-1}~downto~0}~13140 0 4564(_array -3((_dto c 410 i 0)))))
			(_type(_int MEM_PSRAM_REG_ARRAY_TYPE 0 4563(_array 131((_dto i 3 i 0)))))
			(_sig(_int PEAR_REG 128 0 4566(_arch(_uni))))
			(_sig(_int PCR_REG 132 0 4567(_arch(_uni))))
			(_type(_int ~NATURAL~range~{C_S_AXI_REG_DATA_WIDTH-1}~downto~0~13141 0 4570(_scalar (_dto c 411 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_REG_DATA_WIDTH-1}~downto~0}~13142 0 4570(_array -3((_dto c 412 i 0)))))
			(_sig(_int axi_lite_ip2bus_data_i 134 0 4570(_arch(_uni))))
			(_type(_int ~NATURAL~range~{C_S_AXI_REG_DATA_WIDTH-1}~downto~0~13143 0 4573(_scalar (_dto c 413 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_REG_DATA_WIDTH-1}~downto~0}~13144 0 4573(_array -3((_dto c 414 i 0)))))
			(_sig(_int axi_lite_ip2bus_data1 136 0 4573(_arch(_uni))))
			(_type(_int ~NATURAL~range~{C_S_AXI_REG_DATA_WIDTH-1}~downto~0~13145 0 4575(_scalar (_dto c 415 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_REG_DATA_WIDTH-1}~downto~0}~13146 0 4575(_array -3((_dto c 416 i 0)))))
			(_sig(_int axi_lite_ip2bus_data2 138 0 4575(_arch(_uni))))
			(_type(_int ~NATURAL~range~4~downto~2~13 0 4577(_scalar (_dto i 4 i 2))))
			(_type(_int ~STD_LOGIC_VECTOR{4~downto~2}~13 0 4577(_array -3((_dto i 4 i 2)))))
			(_sig(_int bus2ip_addr_lite_reg 140 0 4577(_arch(_uni))))
			(_sig(_int arready_i -3 0 4580(_arch(_uni))))
			(_sig(_int awready_i -3 0 4581(_arch(_uni))))
			(_sig(_int rvalid -3 0 4582(_arch(_uni))))
			(_sig(_int axi_lite_ip2bus_wrack_i -3 0 4584(_arch(_uni))))
			(_sig(_int axi_lite_ip2bus_rdack_i -3 0 4585(_arch(_uni))))
			(_sig(_int axi_lite_ip2bus_rdack1 -3 0 4586(_arch(_uni))))
			(_sig(_int axi_lite_ip2bus_rdack2 -3 0 4587(_arch(_uni))))
			(_sig(_int axi_lite_ip2bus_wrack1 -3 0 4589(_arch(_uni))))
			(_sig(_int axi_lite_ip2bus_wrack2 -3 0 4590(_arch(_uni))))
			(_sig(_int read_reg_req -3 0 4592(_arch(_uni))))
			(_sig(_int write_reg_req -3 0 4593(_arch(_uni))))
			(_type(_int ~NATURAL~range~7~downto~0~13147 0 4595(_scalar (_dto i 7 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13148 0 4595(_array -3((_dto i 7 i 0)))))
			(_sig(_int bus2ip_rdce_lite_cmb 142 0 4595(_arch(_uni))))
			(_sig(_int bus2ip_wrce_lite_cmb 142 0 4596(_arch(_uni))))
			(_type(_int ~NATURAL~range~1~downto~0~13149 0 4597(_scalar (_dto i 1 i 0))))
			(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13150 0 4597(_array -3((_dto i 1 i 0)))))
			(_sig(_int s_axi_reg_rresp_reg 144 0 4597(_arch(_uni))))
			(_sig(_int s_axi_reg_bresp_reg 144 0 4598(_arch(_uni))))
			(_sig(_int s_axi_reg_bvalid_i -3 0 4599(_arch(_uni))))
			(_prcs
				(line__5071(_arch 196 0 5071(_assignment(_alias((s_axi_reg_awready)(axi_lite_ip2bus_wrack_i)))(_simpleassign BUF)(_trgt(5))(_sens(197)))))
				(line__5072(_arch 197 0 5072(_assignment(_alias((s_axi_reg_wready)(axi_lite_ip2bus_wrack_i)))(_simpleassign BUF)(_trgt(9))(_sens(197)))))
				(line__5073(_arch 198 0 5073(_assignment(_alias((s_axi_reg_bresp)(s_axi_reg_bresp_reg)))(_trgt(10))(_sens(208)))))
				(line__5075(_arch 199 0 5075(_assignment(_alias((s_axi_reg_arready)(arready_i)))(_simpleassign BUF)(_trgt(15))(_sens(194)))))
				(line__5076(_arch 200 0 5076(_assignment(_alias((s_axi_reg_rvalid)(rvalid)))(_simpleassign BUF)(_trgt(18))(_sens(196)))))
				(line__5077(_arch 201 0 5077(_assignment(_alias((s_axi_reg_rresp)(s_axi_reg_rresp_reg)))(_trgt(17))(_sens(207)))))
				(line__5080(_arch 202 0 5080(_assignment(_trgt(195))(_sens(196)(203)(204)(1)(14)))))
				(line__5085(_arch 203 0 5085(_assignment(_trgt(194))(_sens(196)(203)(204)(1)))))
				(READ_REQUEST_P(_arch 204 0 5109(_prcs(_trgt(203))(_sens(0)(194)(198)(1)(14))(_dssslsensitivity 1))))
				(WRITE_REQUEST_P(_arch 205 0 5124(_prcs(_trgt(204))(_sens(0)(195)(197)(1)(4))(_dssslsensitivity 1))))
				(AXI_READ_OUTPUT_P(_arch 208 0 5182(_prcs(_trgt(16))(_sens(0)(190)(196)(198)(1))(_dssslsensitivity 1))))
				(READ_RVALID_P(_arch 209 0 5198(_prcs(_trgt(196)(207))(_sens(0)(198)(1)(19))(_dssslsensitivity 1))))
				(WRITE_BVALID_P(_arch 210 0 5216(_prcs(_simple)(_trgt(208)(209))(_sens(0))(_read(143)(197)(209)(1)(12)))))
				(LOCK_BVALID_P(_arch 211 0 5239(_prcs(_trgt(143))(_sens(0)(197)(1))(_dssslsensitivity 1))))
				(line__5258(_arch 212 0 5258(_assignment(_alias((s_axi_reg_bvalid)(s_axi_reg_bvalid_i)))(_simpleassign BUF)(_trgt(11))(_sens(209)))))
				(line__5260(_arch 213 0 5260(_assignment(_trgt(190))(_sens(191)(192)))))
				(line__5263(_arch 214 0 5263(_assignment(_trgt(198))(_sens(199)(200)))))
				(line__5266(_arch 215 0 5266(_assignment(_trgt(197))(_sens(201)(202)))))
			)
		)
	)
	(_inst AXI_EMC_NATIVE_INTERFACE_I 0 6227(_ent . axi_emc_native_interface)
		(_gen
			((C_FAMILY)(_code 417))
			((C_S_AXI_MEM_ADDR_WIDTH)(_code 418))
			((C_S_AXI_MEM_DATA_WIDTH)(_code 419))
			((C_S_AXI_MEM_ID_WIDTH)(_code 420))
			((C_S_AXI_MEM0_BASEADDR)(_code 421))
			((C_S_AXI_MEM0_HIGHADDR)(_code 422))
			((C_S_AXI_MEM1_BASEADDR)(_code 423))
			((C_S_AXI_MEM1_HIGHADDR)(_code 424))
			((C_S_AXI_MEM2_BASEADDR)(_code 425))
			((C_S_AXI_MEM2_HIGHADDR)(_code 426))
			((C_S_AXI_MEM3_BASEADDR)(_code 427))
			((C_S_AXI_MEM3_HIGHADDR)(_code 428))
			((AXI_ARD_ADDR_RANGE_ARRAY)(_code 429))
			((AXI_ARD_NUM_CE_ARRAY)(_code 430))
			((C_NUM_BANKS_MEM)(_code 431))
		)
		(_port
			((S_AXI_ACLK)(s_axi_aclk))
			((S_AXI_ARESETN)(s_axi_aresetn))
			((S_AXI_MEM_AWID)(s_axi_mem_awid))
			((S_AXI_MEM_AWADDR)(s_axi_mem_awaddr))
			((S_AXI_MEM_AWLEN)(s_axi_mem_awlen))
			((S_AXI_MEM_AWSIZE)(s_axi_mem_awsize))
			((S_AXI_MEM_AWBURST)(s_axi_mem_awburst))
			((S_AXI_MEM_AWLOCK)(s_axi_mem_awlock))
			((S_AXI_MEM_AWCACHE)(s_axi_mem_awcache))
			((S_AXI_MEM_AWPROT)(s_axi_mem_awprot))
			((S_AXI_MEM_AWVALID)(s_axi_mem_awvalid))
			((S_AXI_MEM_AWREADY)(s_axi_mem_awready))
			((S_AXI_MEM_WDATA)(s_axi_mem_wdata))
			((S_AXI_MEM_WSTRB)(s_axi_mem_wstrb))
			((S_AXI_MEM_WLAST)(s_axi_mem_wlast))
			((S_AXI_MEM_WVALID)(s_axi_mem_wvalid))
			((S_AXI_MEM_WREADY)(s_axi_mem_wready1))
			((S_AXI_MEM_BID)(s_axi_mem_bid))
			((S_AXI_MEM_BRESP)(s_axi_mem_bresp))
			((S_AXI_MEM_BVALID)(s_axi_mem_bvalid1))
			((S_AXI_MEM_BREADY)(s_axi_mem_bready))
			((S_AXI_MEM_ARID)(s_axi_mem_arid))
			((S_AXI_MEM_ARADDR)(s_axi_mem_araddr))
			((S_AXI_MEM_ARLEN)(s_axi_mem_arlen))
			((S_AXI_MEM_ARSIZE)(s_axi_mem_arsize))
			((S_AXI_MEM_ARBURST)(s_axi_mem_arburst))
			((S_AXI_MEM_ARLOCK)(s_axi_mem_arlock))
			((S_AXI_MEM_ARCACHE)(s_axi_mem_arcache))
			((S_AXI_MEM_ARPROT)(s_axi_mem_arprot))
			((S_AXI_MEM_ARVALID)(s_axi_mem_arvalid))
			((S_AXI_MEM_ARREADY)(s_axi_mem_arready1))
			((S_AXI_MEM_RID)(s_axi_mem_rid))
			((S_AXI_MEM_RDATA)(s_axi_mem_rdata))
			((S_AXI_MEM_RRESP)(s_axi_mem_rresp))
			((S_AXI_MEM_RLAST)(s_axi_mem_rlast))
			((S_AXI_MEM_RVALID)(s_axi_mem_rvalid))
			((S_AXI_MEM_RREADY)(s_axi_mem_rready))
			((IP2Bus_Data)(temp_ip2bus_data))
			((IP2Bus_WrAck)(IP2Bus_WrAck))
			((IP2Bus_RdAck)(IP2Bus_RdAck))
			((IP2Bus_AddrAck)(IP2Bus_AddrAck))
			((IP2Bus_Error)(ip2bus_errack))
			((Bus2IP_Addr)(bus2ip_addr_temp))
			((Bus2IP_Data)(temp_bus2ip_data))
			((Bus2IP_RNW)(Bus2IP_RNW))
			((Bus2IP_BE)(temp_bus2ip_be))
			((Bus2IP_Burst)(Bus2IP_Burst))
			((Bus2IP_BurstLength)(bus2ip_burstlength))
			((Bus2IP_RdReq)(Bus2IP_RdReq_emc))
			((Bus2IP_WrReq)(Bus2IP_WrReq_emc))
			((Bus2IP_CS)(temp_bus2ip_cs))
			((Bus2IP_RdCE)(bus2ip_rdce))
			((Bus2IP_WrCE)(bus2ip_wrce))
			((Type_of_xfer)(Type_of_xfer))
			((Cre_reg_en)(Cre_reg_en_reduced))
			((synch_mem)(synch_mem))
			((last_addr1)(last_addr1))
			((pr_idle)(pr_idle))
			((axi_trans_size_reg)(axi_trans_size_reg_int))
		)
	)
	(_generate ENDIAN_BANKS_0 0 6348(_if 432)
		(_object
			(_prcs
				(line__6349(_arch 283 0 6349(_assignment(_alias((bus2ip_cs(0))(temp_bus2ip_cs(0))))(_trgt(100(0)))(_sens(101(0))))))
			)
		)
		(_part (101(0))
		)
	)
	(_generate ENDIAN_BANKS_1 0 6352(_if 433)
		(_object
			(_prcs
				(line__6353(_arch 284 0 6353(_assignment(_alias((bus2ip_cs(0))(temp_bus2ip_cs(0))))(_trgt(100(0)))(_sens(101(0))))))
				(line__6354(_arch 285 0 6354(_assignment(_alias((bus2ip_cs(1))(temp_bus2ip_cs(1))))(_trgt(100(1)))(_sens(101(1))))))
			)
		)
		(_part (101(0))(101(1))
		)
	)
	(_generate ENDIAN_BANKS_2 0 6357(_if 434)
		(_object
			(_prcs
				(line__6358(_arch 286 0 6358(_assignment(_alias((bus2ip_cs(0))(temp_bus2ip_cs(0))))(_trgt(100(0)))(_sens(101(0))))))
				(line__6359(_arch 287 0 6359(_assignment(_alias((bus2ip_cs(1))(temp_bus2ip_cs(1))))(_trgt(100(1)))(_sens(101(1))))))
				(line__6360(_arch 288 0 6360(_assignment(_alias((bus2ip_cs(2))(temp_bus2ip_cs(2))))(_trgt(100(2)))(_sens(101(2))))))
			)
		)
		(_part (101(0))(101(1))(101(2))
		)
	)
	(_generate ENDIAN_BANKS_3 0 6363(_if 435)
		(_object
			(_prcs
				(line__6364(_arch 289 0 6364(_assignment(_alias((bus2ip_cs(0))(temp_bus2ip_cs(0))))(_trgt(100(0)))(_sens(101(0))))))
				(line__6365(_arch 290 0 6365(_assignment(_alias((bus2ip_cs(1))(temp_bus2ip_cs(1))))(_trgt(100(1)))(_sens(101(1))))))
				(line__6366(_arch 291 0 6366(_assignment(_alias((bus2ip_cs(2))(temp_bus2ip_cs(2))))(_trgt(100(2)))(_sens(101(2))))))
				(line__6367(_arch 292 0 6367(_assignment(_alias((bus2ip_cs(3))(temp_bus2ip_cs(3))))(_trgt(100(3)))(_sens(101(3))))))
			)
		)
		(_part (101(0))(101(1))(101(2))(101(3))
		)
	)
	(_generate ENDIAN_CONVERSION_32 0 6372(_if 436)
		(_object
			(_prcs
				(line__6374(_arch 293 0 6374(_assignment(_alias((bus2ip_data(t_0_7))(temp_bus2ip_data(d_7_0))))(_trgt(92(t_0_7)))(_sens(93(d_7_0))))))
				(line__6375(_arch 294 0 6375(_assignment(_alias((bus2ip_data(t_8_15))(temp_bus2ip_data(d_15_8))))(_trgt(92(t_8_15)))(_sens(93(d_15_8))))))
				(line__6376(_arch 295 0 6376(_assignment(_alias((bus2ip_data(t_16_23))(temp_bus2ip_data(d_23_16))))(_trgt(92(t_16_23)))(_sens(93(d_23_16))))))
				(line__6377(_arch 296 0 6377(_assignment(_alias((bus2ip_data(t_24_31))(temp_bus2ip_data(d_31_24))))(_trgt(92(t_24_31)))(_sens(93(d_31_24))))))
				(line__6379(_arch 297 0 6379(_assignment(_alias((temp_ip2bus_data(d_7_0))(ip2bus_data(t_0_7))))(_trgt(94(d_7_0)))(_sens(88(t_0_7))))))
				(line__6380(_arch 298 0 6380(_assignment(_alias((temp_ip2bus_data(d_15_8))(ip2bus_data(t_8_15))))(_trgt(94(d_15_8)))(_sens(88(t_8_15))))))
				(line__6381(_arch 299 0 6381(_assignment(_alias((temp_ip2bus_data(d_23_16))(ip2bus_data(t_16_23))))(_trgt(94(d_23_16)))(_sens(88(t_16_23))))))
				(line__6382(_arch 300 0 6382(_assignment(_alias((temp_ip2bus_data(d_31_24))(ip2bus_data(t_24_31))))(_trgt(94(d_31_24)))(_sens(88(t_24_31))))))
				(line__6385(_arch 301 0 6385(_assignment(_alias((bus2ip_be(0))(temp_bus2ip_be(0))))(_trgt(104(0)))(_sens(95(0))))))
				(line__6386(_arch 302 0 6386(_assignment(_alias((bus2ip_be(1))(temp_bus2ip_be(1))))(_trgt(104(1)))(_sens(95(1))))))
				(line__6387(_arch 303 0 6387(_assignment(_alias((bus2ip_be(2))(temp_bus2ip_be(2))))(_trgt(104(2)))(_sens(95(2))))))
				(line__6388(_arch 304 0 6388(_assignment(_alias((bus2ip_be(3))(temp_bus2ip_be(3))))(_trgt(104(3)))(_sens(95(3))))))
				(line__6392(_arch 305 0 6392(_assignment(_trgt(131))(_sens(95(d_1_0))))))
				(line__6393(_arch 306 0 6393(_assignment(_trgt(132))(_sens(95(d_3_0))))))
				(line__6396(_arch 307 0 6396(_assignment(_trgt(91(2)))(_sens(95(3))(95(2))(95(1))(95(0))(128)(131)))))
				(line__6406(_arch 308 0 6406(_assignment(_trgt(91(1)))(_sens(95(3))(95(2))(95(1))(95(0))(128)))))
				(line__6410(_arch 309 0 6410(_assignment(_trgt(89))(_sens(90)(91(t_1_2))(148)))))
				(line__6415(_arch 310 0 6415(_assignment(_trgt(91(0))))))
			)
		)
		(_part (95(0))(95(1))(95(2))(95(3))
		)
	)
	(_generate ENDIAN_CONVERSION_64 0 6420(_if 437)
		(_object
			(_prcs
				(line__6423(_arch 311 0 6423(_assignment(_alias((bus2ip_data(t_0_7))(temp_bus2ip_data(d_7_0))))(_trgt(92(t_0_7)))(_sens(93(d_7_0))))))
				(line__6424(_arch 312 0 6424(_assignment(_alias((bus2ip_data(t_8_15))(temp_bus2ip_data(d_15_8))))(_trgt(92(t_8_15)))(_sens(93(d_15_8))))))
				(line__6425(_arch 313 0 6425(_assignment(_alias((bus2ip_data(t_16_23))(temp_bus2ip_data(d_23_16))))(_trgt(92(t_16_23)))(_sens(93(d_23_16))))))
				(line__6426(_arch 314 0 6426(_assignment(_alias((bus2ip_data(t_24_31))(temp_bus2ip_data(d_31_24))))(_trgt(92(t_24_31)))(_sens(93(d_31_24))))))
				(line__6428(_arch 315 0 6428(_assignment(_alias((bus2ip_data(t_32_39))(temp_bus2ip_data(d_39_32))))(_trgt(92(t_32_39)))(_sens(93(d_39_32))))))
				(line__6429(_arch 316 0 6429(_assignment(_alias((bus2ip_data(t_40_47))(temp_bus2ip_data(d_47_40))))(_trgt(92(t_40_47)))(_sens(93(d_47_40))))))
				(line__6430(_arch 317 0 6430(_assignment(_alias((bus2ip_data(t_48_55))(temp_bus2ip_data(d_55_48))))(_trgt(92(t_48_55)))(_sens(93(d_55_48))))))
				(line__6431(_arch 318 0 6431(_assignment(_alias((bus2ip_data(t_56_63))(temp_bus2ip_data(d_63_56))))(_trgt(92(t_56_63)))(_sens(93(d_63_56))))))
				(line__6433(_arch 319 0 6433(_assignment(_alias((temp_ip2bus_data(d_7_0))(ip2bus_data(t_0_7))))(_trgt(94(d_7_0)))(_sens(88(t_0_7))))))
				(line__6434(_arch 320 0 6434(_assignment(_alias((temp_ip2bus_data(d_15_8))(ip2bus_data(t_8_15))))(_trgt(94(d_15_8)))(_sens(88(t_8_15))))))
				(line__6435(_arch 321 0 6435(_assignment(_alias((temp_ip2bus_data(d_23_16))(ip2bus_data(t_16_23))))(_trgt(94(d_23_16)))(_sens(88(t_16_23))))))
				(line__6436(_arch 322 0 6436(_assignment(_alias((temp_ip2bus_data(d_31_24))(ip2bus_data(t_24_31))))(_trgt(94(d_31_24)))(_sens(88(t_24_31))))))
				(line__6438(_arch 323 0 6438(_assignment(_alias((temp_ip2bus_data(d_39_32))(ip2bus_data(t_32_39))))(_trgt(94(d_39_32)))(_sens(88(t_32_39))))))
				(line__6439(_arch 324 0 6439(_assignment(_alias((temp_ip2bus_data(d_47_40))(ip2bus_data(t_40_47))))(_trgt(94(d_47_40)))(_sens(88(t_40_47))))))
				(line__6440(_arch 325 0 6440(_assignment(_alias((temp_ip2bus_data(d_55_48))(ip2bus_data(t_48_55))))(_trgt(94(d_55_48)))(_sens(88(t_48_55))))))
				(line__6441(_arch 326 0 6441(_assignment(_alias((temp_ip2bus_data(d_63_56))(ip2bus_data(t_56_63))))(_trgt(94(d_63_56)))(_sens(88(t_56_63))))))
				(line__6444(_arch 327 0 6444(_assignment(_alias((bus2ip_be(0))(temp_bus2ip_be(0))))(_trgt(104(0)))(_sens(95(0))))))
				(line__6445(_arch 328 0 6445(_assignment(_alias((bus2ip_be(1))(temp_bus2ip_be(1))))(_trgt(104(1)))(_sens(95(1))))))
				(line__6446(_arch 329 0 6446(_assignment(_alias((bus2ip_be(2))(temp_bus2ip_be(2))))(_trgt(104(2)))(_sens(95(2))))))
				(line__6447(_arch 330 0 6447(_assignment(_alias((bus2ip_be(3))(temp_bus2ip_be(3))))(_trgt(104(3)))(_sens(95(3))))))
				(line__6448(_arch 331 0 6448(_assignment(_alias((bus2ip_be(4))(temp_bus2ip_be(4))))(_trgt(104(4)))(_sens(95(4))))))
				(line__6449(_arch 332 0 6449(_assignment(_alias((bus2ip_be(5))(temp_bus2ip_be(5))))(_trgt(104(5)))(_sens(95(5))))))
				(line__6450(_arch 333 0 6450(_assignment(_alias((bus2ip_be(6))(temp_bus2ip_be(6))))(_trgt(104(6)))(_sens(95(6))))))
				(line__6451(_arch 334 0 6451(_assignment(_alias((bus2ip_be(7))(temp_bus2ip_be(7))))(_trgt(104(7)))(_sens(95(7))))))
				(line__6455(_arch 335 0 6455(_assignment(_trgt(131))(_sens(95(d_1_0))))))
				(line__6456(_arch 336 0 6456(_assignment(_trgt(132))(_sens(95(d_3_0))))))
				(line__6457(_arch 337 0 6457(_assignment(_trgt(133))(_sens(95(d_5_0))))))
				(line__6460(_arch 338 0 6460(_assignment(_trgt(91(2)))(_sens(95(7))(95(6))(95(5))(95(4))(95(3))(95(2))(95(1))(95(0))(128)(131)(132)(133)))))
				(line__6471(_arch 339 0 6471(_assignment(_trgt(91(1)))(_sens(95(7))(95(6))(95(5))(95(4))(95(3))(95(2))(95(1))(95(0))(128)(131)))))
				(line__6480(_arch 340 0 6480(_assignment(_trgt(91(0)))(_sens(95(3))(95(2))(95(1))(95(0))(128)))))
				(line__6484(_arch 341 0 6484(_assignment(_trgt(89))(_sens(90(t_0_28))(91(t_0_2))(99)))))
			)
		)
		(_part (95(0))(95(1))(95(2))(95(3))(95(4))(95(5))(95(6))(95(7))
		)
	)
	(_inst EMC_CTRL_I 0 6505(_ent emc_common_v3_0_5 EMC)
		(_gen
			((C_NUM_BANKS_MEM)(_code 438))
			((C_IPIF_DWIDTH)(_code 439))
			((C_IPIF_AWIDTH)(_code 440))
			((C_PAGE_SIZE)(_code 441))
			((C_MEM0_BASEADDR)(_code 442))
			((C_MEM0_HIGHADDR)(_code 443))
			((C_MEM1_BASEADDR)(_code 444))
			((C_MEM1_HIGHADDR)(_code 445))
			((C_MEM2_BASEADDR)(_code 446))
			((C_MEM2_HIGHADDR)(_code 447))
			((C_MEM3_BASEADDR)(_code 448))
			((C_MEM3_HIGHADDR)(_code 449))
			((C_INCLUDE_NEGEDGE_IOREGS)(_code 450))
			((C_PAGEMODE_FLASH_0)(_code 451))
			((C_PAGEMODE_FLASH_1)(_code 452))
			((C_PAGEMODE_FLASH_2)(_code 453))
			((C_PAGEMODE_FLASH_3)(_code 454))
			((C_MEM0_WIDTH)(_code 455))
			((C_MEM1_WIDTH)(_code 456))
			((C_MEM2_WIDTH)(_code 457))
			((C_MEM3_WIDTH)(_code 458))
			((C_MAX_MEM_WIDTH)(_code 459))
			((C_MEM0_TYPE)(_code 460))
			((C_MEM1_TYPE)(_code 461))
			((C_MEM2_TYPE)(_code 462))
			((C_MEM3_TYPE)(_code 463))
			((C_PARITY_TYPE_0)(_code 464))
			((C_PARITY_TYPE_1)(_code 465))
			((C_PARITY_TYPE_2)(_code 466))
			((C_PARITY_TYPE_3)(_code 467))
			((C_INCLUDE_DATAWIDTH_MATCHING_0)(_code 468))
			((C_INCLUDE_DATAWIDTH_MATCHING_1)(_code 469))
			((C_INCLUDE_DATAWIDTH_MATCHING_2)(_code 470))
			((C_INCLUDE_DATAWIDTH_MATCHING_3)(_code 471))
			((C_BUS_CLOCK_PERIOD_PS)(_code 472))
			((C_SYNCH_MEM_0)(_code 473))
			((C_SYNCH_PIPEDELAY_0)(_code 474))
			((C_TCEDV_PS_MEM_0)(_code 475))
			((C_TAVDV_PS_MEM_0)(_code 476))
			((C_TPACC_PS_FLASH_0)(_code 477))
			((C_THZCE_PS_MEM_0)(_code 478))
			((C_THZOE_PS_MEM_0)(_code 479))
			((C_TWC_PS_MEM_0)(_code 480))
			((C_TWP_PS_MEM_0)(_code 481))
			((C_TWPH_PS_MEM_0)(_code 482))
			((C_TLZWE_PS_MEM_0)(_code 483))
			((C_WR_REC_TIME_MEM_0)(_code 484))
			((C_SYNCH_MEM_1)(_code 485))
			((C_SYNCH_PIPEDELAY_1)(_code 486))
			((C_TCEDV_PS_MEM_1)(_code 487))
			((C_TAVDV_PS_MEM_1)(_code 488))
			((C_TPACC_PS_FLASH_1)(_code 489))
			((C_THZCE_PS_MEM_1)(_code 490))
			((C_THZOE_PS_MEM_1)(_code 491))
			((C_TWC_PS_MEM_1)(_code 492))
			((C_TWP_PS_MEM_1)(_code 493))
			((C_TWPH_PS_MEM_1)(_code 494))
			((C_TLZWE_PS_MEM_1)(_code 495))
			((C_WR_REC_TIME_MEM_1)(_code 496))
			((C_SYNCH_MEM_2)(_code 497))
			((C_SYNCH_PIPEDELAY_2)(_code 498))
			((C_TCEDV_PS_MEM_2)(_code 499))
			((C_TAVDV_PS_MEM_2)(_code 500))
			((C_TPACC_PS_FLASH_2)(_code 501))
			((C_THZCE_PS_MEM_2)(_code 502))
			((C_THZOE_PS_MEM_2)(_code 503))
			((C_TWC_PS_MEM_2)(_code 504))
			((C_TWP_PS_MEM_2)(_code 505))
			((C_TWPH_PS_MEM_2)(_code 506))
			((C_TLZWE_PS_MEM_2)(_code 507))
			((C_WR_REC_TIME_MEM_2)(_code 508))
			((C_SYNCH_MEM_3)(_code 509))
			((C_SYNCH_PIPEDELAY_3)(_code 510))
			((C_TCEDV_PS_MEM_3)(_code 511))
			((C_TAVDV_PS_MEM_3)(_code 512))
			((C_TPACC_PS_FLASH_3)(_code 513))
			((C_THZCE_PS_MEM_3)(_code 514))
			((C_THZOE_PS_MEM_3)(_code 515))
			((C_TWC_PS_MEM_3)(_code 516))
			((C_TWP_PS_MEM_3)(_code 517))
			((C_TWPH_PS_MEM_3)(_code 518))
			((C_TLZWE_PS_MEM_3)(_code 519))
			((C_WR_REC_TIME_MEM_3)(_code 520))
		)
		(_port
			((Bus2IP_Clk)(s_axi_aclk))
			((RdClk)(RdClk))
			((Bus2IP_Reset)(Bus2IP_Reset))
			((Bus2IP_Addr)(bus2ip_addr))
			((Bus2IP_BE)(bus2ip_be))
			((Bus2IP_Data)(bus2ip_data))
			((Bus2IP_RNW)(bus2ip_rnw))
			((Bus2IP_Burst)(bus2ip_burst))
			((Bus2IP_WrReq)(bus2ip_wrreq_i))
			((Bus2IP_RdReq)(bus2ip_rdreq_i))
			((Bus2IP_Mem_CS)(bus2ip_cs))
			((Bus2IP_BurstLength)(bus2ip_burstlength))
			((Linear_flash_brst_rd_flag)(Linear_flash_brst_rd_flag))
			((Linear_flash_rd_data_ack)(Linear_flash_rd_data_ack))
			((Bus2IP_RdReq_emc)(Bus2IP_RdReq_emc))
			((Bus2IP_WrReq_emc)(Bus2IP_WrReq_emc))
			((IP2Bus_Data)(ip2bus_data))
			((IP2Bus_errAck)(ip2bus_errack))
			((IP2Bus_retry)(_open))
			((IP2Bus_toutSup)(_open))
			((IP2Bus_RdAck)(ip2bus_rdack))
			((IP2Bus_WrAck)(ip2bus_wrack))
			((IP2Bus_AddrAck)(ip2bus_addrack))
			((parity_error_adrss)(parity_error_adrss))
			((parity_error_mem)(parity_error_MEM))
			((Type_of_xfer)(Type_of_xfer))
			((psram_page_mode)(psram_page_mode))
			((original_wrce)(original_wrce))
			((Mem_DQ_I)(mem_dq_i_i))
			((Mem_DQ_O)(mem_dq_o_i))
			((Mem_DQ_T)(mem_dq_t_i))
			((Mem_DQ_PRTY_I)(mem_dq_parity_i_i))
			((Mem_DQ_PRTY_O)(mem_dq_parity_o_i))
			((Mem_DQ_PRTY_T)(mem_dq_parity_t_i))
			((Mem_A)(mem_a_i))
			((Mem_RPN)(Mem_RPN))
			((Mem_CEN)(mem_cen_i))
			((Mem_OEN)(mem_oen_i))
			((Mem_WEN)(mem_wen_i))
			((Mem_QWEN)(mem_qwen_i))
			((Mem_BEN)(mem_ben_i))
			((Mem_CE)(mem_ce_i))
			((Mem_ADV_LDN)(mem_adv_ldn_i))
			((Mem_LBON)(Mem_LBON))
			((Mem_CKEN)(mem_cken_i))
			((Mem_RNW)(Mem_RNW))
			((Cre_reg_en)(Cre_reg_en_reduced))
			((Mem_WAIT)(Mem_WAIT_reg))
			((Synch_mem12)(synch_mem))
			((last_addr1)(last_addr1))
			((pr_idle)(pr_idle))
			((axi_trans_size_reg)(axi_trans_size_reg_int))
			((axi_wvalid)(S_AXI_MEM_WVALID))
			((axi_wlast)(S_AXI_MEM_WLAST))
			((axi_arsize)(axi_arsize))
			((Parity_err)(Parity_err_i))
		)
	)
	(_generate STARTUP_GEN 0 6672(_if 521)
		(_inst STARTUP_BLOCK 0 6679(_ent . startup_wrapper)
			(_gen
				((C_FAMILY)(_code 522))
				((PROG_USR)(_code 523))
				((SIM_CCLK_FREQ)(_code 524))
			)
			(_port
				((aclk)(s_axi_aclk))
				((arst)(s_axi_aresetn))
				((cfgclk)(cfgclk))
				((cfgmclk)(cfgmclk))
				((di)(mem_dq_i_st_blk(d_3_0)))
				((eos)(eos))
				((do)(mem_dq_o_st_blk(d_3_0)))
				((dts)(mem_dq_t_st_blk(d_3_0)))
				((fcsbo)(mem_cen_i(0)))
				((gsr)(gsr))
				((gts)(gts))
				((keyclearb)(keyclearb))
				((usrcclko)(s_axi_aclk))
				((usrcclkts)(usrcclkts))
				((usrdoneo)(usrdoneo))
				((usrdonets)(usrdonets))
			)
		)
		(_object
			(_prcs
				(line__6674(_arch 343 0 6674(_assignment(_trgt(187(_range 525)))(_sens(55(_range 526)))(_read(55(_range 527))))))
				(line__6675(_arch 344 0 6675(_assignment(_alias((mem_dq_i_en(d_3_0))(mem_dq_i_st_blk(d_3_0))))(_trgt(187(d_3_0)))(_sens(109(d_3_0))))))
				(line__6676(_arch 345 0 6676(_assignment(_alias((mem_dq_o_st_blk(d_3_0))(mem_dq_o_en(d_3_0))))(_trgt(110(d_3_0)))(_sens(185(d_3_0))))))
				(line__6677(_arch 346 0 6677(_assignment(_alias((mem_dq_t_st_blk(d_3_0))(mem_dq_t_en(d_3_0))))(_trgt(111(d_3_0)))(_sens(186(d_3_0))))))
			)
		)
	)
	(_generate NO_STARTUP_GEN 0 6708(_if 528)
		(_object
			(_prcs
				(line__6709(_arch 347 0 6709(_assignment(_trgt(187(_range 529)))(_sens(55(_range 530)))(_read(55(_range 531))))))
				(line__6710(_arch 348 0 6710(_assignment(_alias((mem_cen(0))(mem_cen_i(0))))(_trgt(63(0)))(_sens(118(0))))))
			)
		)
		(_part (118(0))
		)
	)
	(_object
		(_type(_int ~STRING~12 0 3432(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_FAMILY 0 0 3432(_ent(_string \"virtex6"\))))
		(_type(_int ~STRING~121 0 3433(_array -1((_uto i 1 i 2147483647)))))
		(_gen(_int C_INSTANCE 1 0 3433(_ent(_string \"axi_emc_inst"\))))
		(_gen(_int C_AXI_CLK_PERIOD_PS -2 0 3434 \10000\ (_ent((i 10000)))))
		(_gen(_int C_LFLASH_PERIOD_PS -2 0 3435 \20000\ (_ent((i 20000)))))
		(_type(_int ~INTEGER~range~0~to~1~12 0 3436(_scalar (_to i 0 i 1))))
		(_gen(_int C_LINEAR_FLASH_SYNC_BURST 2 0 3436 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~122 0 3438(_scalar (_to i 0 i 1))))
		(_gen(_int C_USE_STARTUP 3 0 3438 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~4~12 0 3439(_scalar (_to i 0 i 4))))
		(_gen(_int C_PORT_DIFF 4 0 3439 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~5~to~5~12 0 3441(_scalar (_to i 5 i 5))))
		(_gen(_int C_S_AXI_REG_ADDR_WIDTH 5 0 3441 \5\ (_ent((i 5)))))
		(_type(_int ~INTEGER~range~32~to~32~12 0 3442(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI_REG_DATA_WIDTH 6 0 3442 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~0~to~1~123 0 3444(_scalar (_to i 0 i 1))))
		(_gen(_int C_S_AXI_EN_REG 7 0 3444 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~32~to~32~124 0 3449(_scalar (_to i 32 i 32))))
		(_gen(_int C_S_AXI_MEM_ADDR_WIDTH 8 0 3449 \32\ (_ent gms((i 32)))))
		(_gen(_int C_S_AXI_MEM_DATA_WIDTH -2 0 3450 \32\ (_ent gms((i 32)))))
		(_type(_int ~INTEGER~range~1~to~16~12 0 3451(_scalar (_to i 1 i 16))))
		(_gen(_int C_S_AXI_MEM_ID_WIDTH 9 0 3451 \4\ (_ent gms((i 4)))))
		(_type(_int ~STD_LOGIC_VECTOR~12 0 3453(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_S_AXI_MEM0_BASEADDR 10 0 3453(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~125 0 3454(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_S_AXI_MEM0_HIGHADDR 11 0 3454(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~126 0 3455(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_S_AXI_MEM1_BASEADDR 12 0 3455(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~127 0 3456(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_S_AXI_MEM1_HIGHADDR 13 0 3456(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~128 0 3457(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_S_AXI_MEM2_BASEADDR 14 0 3457(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~129 0 3458(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_S_AXI_MEM2_HIGHADDR 15 0 3458(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1210 0 3459(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_S_AXI_MEM3_BASEADDR 16 0 3459(_ent(_string \"11111111111111111111111111111111"\))))
		(_type(_int ~STD_LOGIC_VECTOR~1211 0 3460(_array -3((_uto i 0 i 2147483647)))))
		(_gen(_int C_S_AXI_MEM3_HIGHADDR 17 0 3460(_ent(_string \"00000000000000000000000000000000"\))))
		(_type(_int ~INTEGER~range~0~to~1~1212 0 3463(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_NEGEDGE_IOREGS 18 0 3463 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~4~12 0 3465(_scalar (_to i 1 i 4))))
		(_gen(_int C_NUM_BANKS_MEM 19 0 3465 \1\ (_ent gms((i 1)))))
		(_type(_int ~INTEGER~range~0~to~5~12 0 3467(_scalar (_to i 0 i 5))))
		(_gen(_int C_MEM0_TYPE 20 0 3467 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~5~1213 0 3468(_scalar (_to i 0 i 5))))
		(_gen(_int C_MEM1_TYPE 21 0 3468 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~5~1214 0 3469(_scalar (_to i 0 i 5))))
		(_gen(_int C_MEM2_TYPE 22 0 3469 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~5~1215 0 3470(_scalar (_to i 0 i 5))))
		(_gen(_int C_MEM3_TYPE 23 0 3470 \0\ (_ent((i 0)))))
		(_gen(_int C_MEM0_WIDTH -2 0 3472 \32\ (_ent((i 32)))))
		(_gen(_int C_MEM1_WIDTH -2 0 3473 \32\ (_ent((i 32)))))
		(_gen(_int C_MEM2_WIDTH -2 0 3474 \32\ (_ent((i 32)))))
		(_gen(_int C_MEM3_WIDTH -2 0 3475 \32\ (_ent((i 32)))))
		(_gen(_int C_MAX_MEM_WIDTH -2 0 3477 \32\ (_ent gms((i 32)))))
		(_gen(_int C_PAGE_SIZE -2 0 3479 \16\ (_ent((i 16)))))
		(_gen(_int C_MEM_A_MSB -2 0 3481 \31\ (_ent gms((i 31)))))
		(_gen(_int C_MEM_A_LSB -2 0 3482 \0\ (_ent gms((i 0)))))
		(_type(_int ~INTEGER~range~0~to~2~12 0 3485(_scalar (_to i 0 i 2))))
		(_gen(_int C_PARITY_TYPE_MEM_0 24 0 3485 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~2~1216 0 3486(_scalar (_to i 0 i 2))))
		(_gen(_int C_PARITY_TYPE_MEM_1 25 0 3486 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~2~1217 0 3487(_scalar (_to i 0 i 2))))
		(_gen(_int C_PARITY_TYPE_MEM_2 26 0 3487 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~2~1218 0 3488(_scalar (_to i 0 i 2))))
		(_gen(_int C_PARITY_TYPE_MEM_3 27 0 3488 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1219 0 3490(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_DATAWIDTH_MATCHING_0 28 0 3490 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1220 0 3491(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_DATAWIDTH_MATCHING_1 29 0 3491 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1221 0 3492(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_DATAWIDTH_MATCHING_2 30 0 3492 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~0~to~1~1222 0 3493(_scalar (_to i 0 i 1))))
		(_gen(_int C_INCLUDE_DATAWIDTH_MATCHING_3 31 0 3493 \0\ (_ent((i 0)))))
		(_type(_int ~INTEGER~range~1~to~2~12 0 3497(_scalar (_to i 1 i 2))))
		(_gen(_int C_SYNCH_PIPEDELAY_0 32 0 3497 \2\ (_ent((i 2)))))
		(_gen(_int C_TCEDV_PS_MEM_0 -2 0 3498 \15000\ (_ent((i 15000)))))
		(_gen(_int C_TAVDV_PS_MEM_0 -2 0 3499 \15000\ (_ent((i 15000)))))
		(_gen(_int C_TPACC_PS_FLASH_0 -2 0 3500 \25000\ (_ent((i 25000)))))
		(_gen(_int C_THZCE_PS_MEM_0 -2 0 3501 \7000\ (_ent((i 7000)))))
		(_gen(_int C_THZOE_PS_MEM_0 -2 0 3502 \7000\ (_ent((i 7000)))))
		(_gen(_int C_TWC_PS_MEM_0 -2 0 3503 \15000\ (_ent((i 15000)))))
		(_gen(_int C_TWP_PS_MEM_0 -2 0 3504 \12000\ (_ent((i 12000)))))
		(_gen(_int C_TWPH_PS_MEM_0 -2 0 3505 \12000\ (_ent((i 12000)))))
		(_gen(_int C_TLZWE_PS_MEM_0 -2 0 3506 \0\ (_ent((i 0)))))
		(_gen(_int C_WR_REC_TIME_MEM_0 -2 0 3507 \270000000\ (_ent((i 270000000)))))
		(_type(_int ~INTEGER~range~1~to~2~1223 0 3509(_scalar (_to i 1 i 2))))
		(_gen(_int C_SYNCH_PIPEDELAY_1 33 0 3509 \2\ (_ent((i 2)))))
		(_gen(_int C_TCEDV_PS_MEM_1 -2 0 3510 \15000\ (_ent((i 15000)))))
		(_gen(_int C_TAVDV_PS_MEM_1 -2 0 3511 \15000\ (_ent((i 15000)))))
		(_gen(_int C_TPACC_PS_FLASH_1 -2 0 3512 \25000\ (_ent((i 25000)))))
		(_gen(_int C_THZCE_PS_MEM_1 -2 0 3513 \7000\ (_ent((i 7000)))))
		(_gen(_int C_THZOE_PS_MEM_1 -2 0 3514 \7000\ (_ent((i 7000)))))
		(_gen(_int C_TWC_PS_MEM_1 -2 0 3515 \15000\ (_ent((i 15000)))))
		(_gen(_int C_TWP_PS_MEM_1 -2 0 3516 \12000\ (_ent((i 12000)))))
		(_gen(_int C_TWPH_PS_MEM_1 -2 0 3517 \12000\ (_ent((i 12000)))))
		(_gen(_int C_TLZWE_PS_MEM_1 -2 0 3518 \0\ (_ent((i 0)))))
		(_gen(_int C_WR_REC_TIME_MEM_1 -2 0 3519 \270000000\ (_ent((i 270000000)))))
		(_type(_int ~INTEGER~range~1~to~2~1224 0 3521(_scalar (_to i 1 i 2))))
		(_gen(_int C_SYNCH_PIPEDELAY_2 34 0 3521 \2\ (_ent((i 2)))))
		(_gen(_int C_TCEDV_PS_MEM_2 -2 0 3522 \15000\ (_ent((i 15000)))))
		(_gen(_int C_TAVDV_PS_MEM_2 -2 0 3523 \15000\ (_ent((i 15000)))))
		(_gen(_int C_TPACC_PS_FLASH_2 -2 0 3524 \25000\ (_ent((i 25000)))))
		(_gen(_int C_THZCE_PS_MEM_2 -2 0 3525 \7000\ (_ent((i 7000)))))
		(_gen(_int C_THZOE_PS_MEM_2 -2 0 3526 \7000\ (_ent((i 7000)))))
		(_gen(_int C_TWC_PS_MEM_2 -2 0 3527 \15000\ (_ent((i 15000)))))
		(_gen(_int C_TWP_PS_MEM_2 -2 0 3528 \12000\ (_ent((i 12000)))))
		(_gen(_int C_TWPH_PS_MEM_2 -2 0 3529 \12000\ (_ent((i 12000)))))
		(_gen(_int C_TLZWE_PS_MEM_2 -2 0 3530 \0\ (_ent((i 0)))))
		(_gen(_int C_WR_REC_TIME_MEM_2 -2 0 3531 \270000000\ (_ent((i 270000000)))))
		(_type(_int ~INTEGER~range~1~to~2~1225 0 3533(_scalar (_to i 1 i 2))))
		(_gen(_int C_SYNCH_PIPEDELAY_3 35 0 3533 \2\ (_ent((i 2)))))
		(_gen(_int C_TCEDV_PS_MEM_3 -2 0 3534 \15000\ (_ent((i 15000)))))
		(_gen(_int C_TAVDV_PS_MEM_3 -2 0 3535 \15000\ (_ent((i 15000)))))
		(_gen(_int C_TPACC_PS_FLASH_3 -2 0 3536 \25000\ (_ent((i 25000)))))
		(_gen(_int C_THZCE_PS_MEM_3 -2 0 3537 \7000\ (_ent((i 7000)))))
		(_gen(_int C_THZOE_PS_MEM_3 -2 0 3538 \7000\ (_ent((i 7000)))))
		(_gen(_int C_TWC_PS_MEM_3 -2 0 3539 \15000\ (_ent((i 15000)))))
		(_gen(_int C_TWP_PS_MEM_3 -2 0 3540 \12000\ (_ent((i 12000)))))
		(_gen(_int C_TWPH_PS_MEM_3 -2 0 3541 \12000\ (_ent((i 12000)))))
		(_gen(_int C_TLZWE_PS_MEM_3 -2 0 3542 \0\ (_ent((i 0)))))
		(_gen(_int C_WR_REC_TIME_MEM_3 -2 0 3543 \270000000\ (_ent((i 270000000)))))
		(_port(_int s_axi_aclk -3 0 3549(_ent(_in)(_event))))
		(_port(_int s_axi_aresetn -3 0 3550(_ent(_in))))
		(_port(_int rdclk -3 0 3551(_ent(_in)(_event))))
		(_type(_int ~STD_LOGIC_VECTOR{4~downto~0}~12 0 3555(_array -3((_dto i 4 i 0)))))
		(_port(_int s_axi_reg_awaddr 36 0 3555(_ent(_in))))
		(_port(_int s_axi_reg_awvalid -3 0 3557(_ent(_in))))
		(_port(_int s_axi_reg_awready -3 0 3558(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~12 0 3561(_array -3((_dto i 31 i 0)))))
		(_port(_int s_axi_reg_wdata 37 0 3561(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~12 0 3563(_array -3((_dto i 3 i 0)))))
		(_port(_int s_axi_reg_wstrb 38 0 3563(_ent(_in))))
		(_port(_int s_axi_reg_wvalid -3 0 3565(_ent(_in))))
		(_port(_int s_axi_reg_wready -3 0 3566(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~12 0 3569(_array -3((_dto i 1 i 0)))))
		(_port(_int s_axi_reg_bresp 39 0 3569(_ent(_out))))
		(_port(_int s_axi_reg_bvalid -3 0 3570(_ent(_out))))
		(_port(_int s_axi_reg_bready -3 0 3571(_ent(_in))))
		(_port(_int s_axi_reg_araddr 36 0 3573(_ent(_in))))
		(_port(_int s_axi_reg_arvalid -3 0 3575(_ent(_in))))
		(_port(_int s_axi_reg_arready -3 0 3576(_ent(_out))))
		(_port(_int s_axi_reg_rdata 37 0 3578(_ent(_out))))
		(_port(_int s_axi_reg_rresp 39 0 3580(_ent(_out))))
		(_port(_int s_axi_reg_rvalid -3 0 3581(_ent(_out))))
		(_port(_int s_axi_reg_rready -3 0 3582(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_ID_WIDTH-1}~downto~0}~12 0 3586(_array -3((_dto c 532 i 0)))))
		(_port(_int s_axi_mem_awid 40 0 3586(_ent(_in))))
		(_port(_int s_axi_mem_awaddr 37 0 3588(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~12 0 3589(_array -3((_dto i 7 i 0)))))
		(_port(_int s_axi_mem_awlen 41 0 3589(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~12 0 3590(_array -3((_dto i 2 i 0)))))
		(_port(_int s_axi_mem_awsize 42 0 3590(_ent(_in))))
		(_port(_int s_axi_mem_awburst 39 0 3591(_ent(_in))))
		(_port(_int s_axi_mem_awlock -3 0 3592(_ent(_in))))
		(_port(_int s_axi_mem_awcache 38 0 3593(_ent(_in))))
		(_port(_int s_axi_mem_awprot 42 0 3594(_ent(_in))))
		(_port(_int s_axi_mem_awvalid -3 0 3595(_ent(_in))))
		(_port(_int s_axi_mem_awready -3 0 3596(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_DATA_WIDTH-1}~downto~0}~12 0 3598(_array -3((_dto c 533 i 0)))))
		(_port(_int s_axi_mem_wdata 43 0 3598(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_S_AXI_MEM_DATA_WIDTH/8}-1}~downto~0}~12 0 3600(_array -3((_dto c 534 i 0)))))
		(_port(_int s_axi_mem_wstrb 44 0 3600(_ent(_in))))
		(_port(_int s_axi_mem_wlast -3 0 3602(_ent(_in))))
		(_port(_int s_axi_mem_wvalid -3 0 3603(_ent(_in))))
		(_port(_int s_axi_mem_wready -3 0 3604(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_ID_WIDTH-1}~downto~0}~1227 0 3606(_array -3((_dto c 535 i 0)))))
		(_port(_int s_axi_mem_bid 45 0 3606(_ent(_out))))
		(_port(_int s_axi_mem_bresp 39 0 3608(_ent(_out))))
		(_port(_int s_axi_mem_bvalid -3 0 3609(_ent(_out))))
		(_port(_int s_axi_mem_bready -3 0 3610(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_ID_WIDTH-1}~downto~0}~1229 0 3612(_array -3((_dto c 536 i 0)))))
		(_port(_int s_axi_mem_arid 46 0 3612(_ent(_in))))
		(_port(_int s_axi_mem_araddr 37 0 3613(_ent(_in))))
		(_port(_int s_axi_mem_arlen 41 0 3614(_ent(_in))))
		(_port(_int s_axi_mem_arsize 42 0 3615(_ent(_in))))
		(_port(_int s_axi_mem_arburst 39 0 3616(_ent(_in))))
		(_port(_int s_axi_mem_arlock -3 0 3617(_ent(_in))))
		(_port(_int s_axi_mem_arcache 38 0 3618(_ent(_in))))
		(_port(_int s_axi_mem_arprot 42 0 3619(_ent(_in))))
		(_port(_int s_axi_mem_arvalid -3 0 3620(_ent(_in))))
		(_port(_int s_axi_mem_arready -3 0 3621(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_ID_WIDTH-1}~downto~0}~1231 0 3624(_array -3((_dto c 537 i 0)))))
		(_port(_int s_axi_mem_rid 47 0 3624(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_DATA_WIDTH-1}~downto~0}~1233 0 3626(_array -3((_dto c 538 i 0)))))
		(_port(_int s_axi_mem_rdata 48 0 3626(_ent(_out))))
		(_port(_int s_axi_mem_rresp 39 0 3628(_ent(_out))))
		(_port(_int s_axi_mem_rlast -3 0 3629(_ent(_out))))
		(_port(_int s_axi_mem_rvalid -3 0 3630(_ent(_out))))
		(_port(_int s_axi_mem_rready -3 0 3631(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_MAX_MEM_WIDTH-1}~downto~C_PORT_DIFF}~12 0 3635(_array -3((_range 539)))))
		(_port(_int mem_dq_i 49 0 3635(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_MAX_MEM_WIDTH-1}~downto~C_PORT_DIFF}~1235 0 3636(_array -3((_range 540)))))
		(_port(_int mem_dq_o 50 0 3636(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_MAX_MEM_WIDTH-1}~downto~C_PORT_DIFF}~1237 0 3637(_array -3((_range 541)))))
		(_port(_int mem_dq_t 51 0 3637(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_MAX_MEM_WIDTH/8}-1}~downto~0}~12 0 3639(_array -3((_dto c 542 i 0)))))
		(_port(_int mem_dq_parity_i 52 0 3639(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_MAX_MEM_WIDTH/8}-1}~downto~0}~1239 0 3640(_array -3((_dto c 543 i 0)))))
		(_port(_int mem_dq_parity_o 53 0 3640(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_MAX_MEM_WIDTH/8}-1}~downto~0}~1241 0 3641(_array -3((_dto c 544 i 0)))))
		(_port(_int mem_dq_parity_t 54 0 3641(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_MEM_A_MSB~downto~C_MEM_A_LSB}~12 0 3643(_array -3((_range 545)))))
		(_port(_int mem_a 55 0 3643(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_BANKS_MEM-1}~downto~0}~12 0 3645(_array -3((_dto c 546 i 0)))))
		(_port(_int mem_ce 56 0 3645(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_BANKS_MEM-1}~downto~C_USE_STARTUP}~12 0 3646(_array -3((_range 547)))))
		(_port(_int mem_cen 57 0 3646(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_NUM_BANKS_MEM-1}~downto~0}~1243 0 3648(_array -3((_dto c 548 i 0)))))
		(_port(_int mem_oen 58 0 3648(_ent(_out))))
		(_port(_int mem_wen -3 0 3650(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_MAX_MEM_WIDTH/8-1}~downto~0}~12 0 3652(_array -3((_dto c 549 i 0)))))
		(_port(_int mem_ben 59 0 3652(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_MAX_MEM_WIDTH/8-1}~downto~0}~1245 0 3653(_array -3((_dto c 550 i 0)))))
		(_port(_int mem_qwen 60 0 3653(_ent(_out))))
		(_port(_int mem_rpn -3 0 3655(_ent(_out))))
		(_port(_int mem_adv_ldn -3 0 3657(_ent(_out))))
		(_port(_int mem_lbon -3 0 3659(_ent(_out))))
		(_port(_int mem_cken -3 0 3661(_ent(_out))))
		(_port(_int mem_rnw -3 0 3663(_ent(_out))))
		(_port(_int mem_cre -3 0 3665(_ent(_out))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NUM_BANKS_MEM-1~downto~0}~12 0 3666(_array -3((_dto c 551 i 0)))))
		(_port(_int mem_wait 61 0 3666(_ent(_in))))
		(_port(_int cfgclk -4 0 3668(_ent(_out))))
		(_port(_int cfgmclk -4 0 3669(_ent(_out))))
		(_port(_int eos -4 0 3670(_ent(_out))))
		(_port(_int gsr -4 0 3673(_ent(_in))))
		(_port(_int gts -4 0 3674(_ent(_in))))
		(_port(_int keyclearb -4 0 3675(_ent(_in))))
		(_port(_int usrcclkts -4 0 3677(_ent(_in))))
		(_port(_int usrdoneo -4 0 3678(_ent(_in))))
		(_port(_int usrdonets -4 0 3679(_ent(_in))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~64-C_S_AXI_MEM_ADDR_WIDTH-1}~13 0 3835(_array -3((_to i 0 c 552)))))
		(_cnst(_int ZERO_ADDR_PAD 62 0 3835(_arch((_others(i 2))))))
		(_type(_int ~INTEGER~range~0~to~5~13 0 3839(_scalar (_to i 0 i 5))))
		(_type(_int MEM_TYPE_ARRAY_TYPE 0 3839(_array 63((_to i 0 i 3)))))
		(_type(_int ~INTEGER~range~0~to~2~13 0 3841(_scalar (_to i 0 i 2))))
		(_type(_int MEM_PARITY_ARRAY_TYPE 0 3841(_array 65((_to i 0 i 3)))))
		(_type(_int ~INTEGER~range~0~to~1~13 0 3843(_scalar (_to i 0 i 1))))
		(_type(_int TYPE_PAGE_MODE_TYPE 0 3843(_array 67((_to i 0 i 3)))))
		(_type(_int ~SLV64_ARRAY_TYPE~13 0 3880(_array -6((_uto i 0 i 2147483647)))))
		(_cnst(_int AXI_ARD_ADDR_RANGE_ARRAY 69 0 3880(_arch gms(_code 553))))
		(_type(_int ~INTEGER_ARRAY_TYPE~13 0 3910(_array -2((_uto i 0 i 2147483647)))))
		(_cnst(_int AXI_ARD_NUM_CE_ARRAY 70 0 3910(_arch gms(_code 554))))
		(_cnst(_int C_S_AXI_MEM_SUPPORTS_WRITE -2 0 3914(_arch((i 1)))))
		(_cnst(_int C_S_AXI_MEM_SUPPORTS_READ -2 0 3915(_arch((i 1)))))
		(_sig(_int ip2bus_rdack -3 0 3921(_arch(_uni))))
		(_sig(_int ip2bus_wrack -3 0 3922(_arch(_uni))))
		(_sig(_int ip2bus_addrack -3 0 3923(_arch(_uni))))
		(_sig(_int ip2bus_errack -3 0 3924(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_S_AXI_MEM_DATA_WIDTH-1}}~13 0 3926(_array -3((_to i 0 c 555)))))
		(_sig(_int ip2bus_data 71 0 3926(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_S_AXI_MEM_ADDR_WIDTH-1}}~13 0 3927(_array -3((_to i 0 c 556)))))
		(_sig(_int bus2ip_addr 72 0 3927(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_S_AXI_MEM_ADDR_WIDTH-1}}~134 0 3928(_array -3((_to i 0 c 557)))))
		(_sig(_int bus2ip_addr_temp 73 0 3928(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~2}~13 0 3930(_array -3((_to i 0 i 2)))))
		(_sig(_int bus2ip_addr_reg 74 0 3930(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_S_AXI_MEM_DATA_WIDTH-1}}~136 0 3933(_array -3((_to i 0 c 558)))))
		(_sig(_int bus2ip_data 75 0 3933(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_DATA_WIDTH-1}~downto~0}~13 0 3935(_array -3((_dto c 559 i 0)))))
		(_sig(_int temp_bus2ip_data 76 0 3935(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_DATA_WIDTH-1}~downto~0}~138 0 3936(_array -3((_dto c 560 i 0)))))
		(_sig(_int temp_ip2bus_data 77 0 3936(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_S_AXI_MEM_DATA_WIDTH/8}-1}~downto~0}~13 0 3937(_array -3((_dto c 561 i 0)))))
		(_sig(_int temp_bus2ip_be 78 0 3937(_arch(_uni))))
		(_sig(_int bus2ip_rnw -3 0 3939(_arch(_uni))))
		(_sig(_int bus2ip_rdreq_i -3 0 3940(_arch(_uni))))
		(_sig(_int bus2ip_wrreq_i -3 0 3941(_arch(_uni))))
		(_sig(_int bus2ip_cs_i -3 0 3943(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{{AXI_ARD_ADDR_RANGE_ARRAY'LENGTH}/2}-1}~13 0 3945(_array -3((_to i 0 c 562)))))
		(_sig(_int bus2ip_cs 79 0 3945(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{{AXI_ARD_ADDR_RANGE_ARRAY'LENGTH}/2}-1~downto~0}~13 0 3949(_array -3((_dto c 563 i 0)))))
		(_sig(_int temp_bus2ip_cs 80 0 3949(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~calc_num_ce{AXI_ARD_NUM_CE_ARRAY}-1}~13 0 3952(_array -3((_to i 0 c 564)))))
		(_sig(_int bus2ip_rdce 81 0 3952(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~calc_num_ce{AXI_ARD_NUM_CE_ARRAY}-1}~1310 0 3954(_array -3((_to i 0 c 565)))))
		(_sig(_int bus2ip_wrce 82 0 3954(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_S_AXI_MEM_DATA_WIDTH/8}-1}~13 0 3957(_array -3((_to i 0 c 566)))))
		(_sig(_int bus2ip_be 83 0 3957(_arch(_uni))))
		(_sig(_int bus2ip_burst -3 0 3958(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_MAX_MEM_WIDTH-1}}~13 0 3960(_array -3((_to i 0 c 567)))))
		(_sig(_int mem_dq_o_i 84 0 3960(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_MAX_MEM_WIDTH-1}}~1312 0 3961(_array -3((_to i 0 c 568)))))
		(_sig(_int mem_dq_i_i 85 0 3961(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_MAX_MEM_WIDTH-1}}~1314 0 3962(_array -3((_to i 0 c 569)))))
		(_sig(_int mem_dq_t_i 86 0 3962(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~13 0 3964(_array -3((_dto i 3 i 0)))))
		(_sig(_int mem_dq_i_st_blk 87 0 3964(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_MAX_MEM_WIDTH-1~downto~0}~13 0 3965(_array -3((_dto c 570 i 0)))))
		(_sig(_int mem_dq_o_st_blk 88 0 3965(_arch(_uni))))
		(_sig(_int mem_dq_t_st_blk 88 0 3966(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_MAX_MEM_WIDTH/8-1}}~13 0 3968(_array -3((_to i 0 c 571)))))
		(_sig(_int mem_dq_parity_o_i 89 0 3968(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_MAX_MEM_WIDTH/8-1}}~1316 0 3969(_array -3((_to i 0 c 572)))))
		(_sig(_int mem_dq_parity_t_i 90 0 3969(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_MAX_MEM_WIDTH/8-1}}~1318 0 3970(_array -3((_to i 0 c 573)))))
		(_sig(_int mem_dq_parity_i_i 91 0 3970(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_S_AXI_MEM_ADDR_WIDTH-1}}~1320 0 3972(_array -3((_to i 0 c 574)))))
		(_sig(_int parity_error_adrss 92 0 3972(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{1~downto~0}~13 0 3973(_array -3((_dto i 1 i 0)))))
		(_sig(_int parity_error_MEM 93 0 3973(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{2~downto~0}~13 0 3974(_array -3((_dto i 2 i 0)))))
		(_sig(_int err_parity_bits 94 0 3974(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_BANKS_MEM-1}}~13 0 3976(_array -3((_to i 0 c 575)))))
		(_sig(_int mem_cen_i 95 0 3976(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_BANKS_MEM-1}}~1322 0 3977(_array -3((_to i 0 c 576)))))
		(_sig(_int mem_oen_i 96 0 3977(_arch(_uni))))
		(_sig(_int mem_wen_i -3 0 3978(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_MAX_MEM_WIDTH/8-1}}~1324 0 3979(_array -3((_to i 0 c 577)))))
		(_sig(_int mem_qwen_i 97 0 3979(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_MAX_MEM_WIDTH/8-1}}~1326 0 3980(_array -3((_to i 0 c 578)))))
		(_sig(_int mem_ben_i 98 0 3980(_arch(_uni))))
		(_sig(_int mem_adv_ldn_i -3 0 3981(_arch(_uni))))
		(_sig(_int mem_cken_i -3 0 3982(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_NUM_BANKS_MEM-1}}~1328 0 3983(_array -3((_to i 0 c 579)))))
		(_sig(_int mem_ce_i 99 0 3983(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~{C_S_AXI_MEM_ADDR_WIDTH-1}}~1330 0 3985(_array -3((_to i 0 c 580)))))
		(_sig(_int mem_a_i 100 0 3985(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{0~to~7}~13 0 3986(_array -3((_to i 0 i 7)))))
		(_sig(_int bus2ip_burstlength 101 0 3986(_arch(_uni))))
		(_sig(_int Type_of_xfer -3 0 3988(_arch(_uni))))
		(_sig(_int psram_page_mode -3 0 3989(_arch(_uni))))
		(_sig(_int bus2ip_reset -3 0 3990(_arch(_uni))))
		(_sig(_int temp_single_0 -3 0 3991(_arch(_uni))))
		(_sig(_int temp_single_1 -3 0 3992(_arch(_uni))))
		(_sig(_int temp_single_2 -3 0 3993(_arch(_uni))))
		(_sig(_int or_reduced_rdce_d1 -3 0 3995(_arch(_uni))))
		(_sig(_int or_reduced_wrce -3 0 3996(_arch(_uni))))
		(_sig(_int bus2ip_wrreq_reg -3 0 3997(_arch(_uni))))
		(_sig(_int original_wrce -3 0 3998(_arch(_uni))))
		(_sig(_int Bus2IP_RdReq_emc -3 0 4000(_arch(_uni))))
		(_sig(_int Bus2IP_WrReq_emc -3 0 4001(_arch(_uni))))
		(_sig(_int synch_mem -3 0 4002(_arch(_uni))))
		(_sig(_int last_addr1 -3 0 4002(_arch(_uni))))
		(_sig(_int axi_trans_size_reg_int 93 0 4003(_arch(_uni))))
		(_sig(_int axi_lite_ip2bus_wrack_d1 -3 0 4004(_arch(_uni))))
		(_sig(_int axi_arsize 94 0 4005(_arch(_uni((_others(i 2)))))))
		(_type(_int ~INTEGER~range~0~to~4~13 0 4015(_scalar (_to i 0 i 4))))
		(_type(_int ~INTEGER~range~0~to~4~1331 0 4036(_scalar (_to i 0 i 4))))
		(_type(_int ~INTEGER~range~0~to~4~1333 0 4056(_scalar (_to i 0 i 4))))
		(_cnst(_int MEM_TYPE_ARRAY 64 0 4109(_arch gms(_code 581))))
		(_cnst(_int MEM_PARITY_ARRAY 66 0 4119(_arch gms(_code 582))))
		(_type(_int ~INTEGER~range~0~to~1~1335 0 4128(_scalar (_to i 0 i 1))))
		(_cnst(_int GLOBAL_PSRAM_MEM 105 0 4128(_arch gms(_code 583))))
		(_type(_int ~INTEGER~range~0~to~1~1336 0 4132(_scalar (_to i 0 i 1))))
		(_cnst(_int GLOBAL_PSRAM_FLASH_MEM 106 0 4132(_arch gms(_code 584))))
		(_type(_int ~INTEGER~range~0~to~1~1337 0 4137(_scalar (_to i 0 i 1))))
		(_cnst(_int GLOBAL_PARITY_MEM 107 0 4137(_arch gms(_code 585))))
		(_cnst(_int C_SYNCH_MEM_0 -2 0 4141(_arch gms(_code 586))))
		(_cnst(_int C_SYNCH_MEM_1 -2 0 4142(_arch gms(_code 587))))
		(_cnst(_int C_SYNCH_MEM_2 -2 0 4143(_arch gms(_code 588))))
		(_cnst(_int C_SYNCH_MEM_3 -2 0 4144(_arch gms(_code 589))))
		(_cnst(_int C_PAGEMODE_FLASH_0 -2 0 4146(_arch gms(_code 590))))
		(_cnst(_int C_PAGEMODE_FLASH_1 -2 0 4147(_arch gms(_code 591))))
		(_cnst(_int C_PAGEMODE_FLASH_2 -2 0 4148(_arch gms(_code 592))))
		(_cnst(_int C_PAGEMODE_FLASH_3 -2 0 4149(_arch gms(_code 593))))
		(_cnst(_int PAGE_MODE_ARRAY 68 0 4151(_arch gms(_code 594))))
		(_type(_int ~INTEGER~range~0~to~1~1338 0 4159(_scalar (_to i 0 i 1))))
		(_cnst(_int GLOBAL_PAGE_MEM 108 0 4159(_arch gms(_code 595))))
		(_type(_int ~STD_LOGIC_VECTOR{7~downto~0}~13 0 4166(_array -3((_dto i 7 i 0)))))
		(_sig(_int bus2ip_ce_lite_cmb 109 0 4166(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{C_NUM_BANKS_MEM-1~downto~0}~13 0 4167(_array -3((_dto c 596 i 0)))))
		(_sig(_int sync_mode 110 0 4167(_arch(_uni((_others(i 2)))))))
		(_sig(_int Cre_reg_en 110 0 4168(_arch(_uni((_others(i 2)))))))
		(_sig(_int Cre_reg_en_reduced -3 0 4169(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_REG_DATA_WIDTH-1}~downto~0}~13 0 4170(_array -3((_dto c 597 i 0)))))
		(_sig(_int CTRL_REG 111 0 4170(_arch(_uni))))
		(_sig(_int Linear_flash_brst_rd_flag -3 0 4172(_arch(_uni((i 2))))))
		(_sig(_int Linear_flash_rd_data_ack -3 0 4173(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{31~downto~0}~13 0 4174(_array -3((_dto i 31 i 0)))))
		(_sig(_int mem_a_io 112 0 4174(_arch(_uni))))
		(_sig(_int mem_wait_io 110 0 4175(_arch(_uni))))
		(_sig(_int Mem_WAIT_reg -3 0 4176(_arch(_uni((i 2))))))
		(_sig(_int Mem_WAIT_reg_d1 -3 0 4177(_arch(_uni((i 2))))))
		(_sig(_int Mem_WAIT_reg_d2 -3 0 4178(_arch(_uni((i 2))))))
		(_sig(_int Mem_WAIT_reg_one_hot -3 0 4179(_arch(_uni((i 2))))))
		(_type(_int ~STD_LOGIC_VECTOR{15~downto~0}~13 0 4182(_array -3((_dto i 15 i 0)))))
		(_sig(_int CTRL_REG_DATA 113 0 4182(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_ADDR_WIDTH-1}~downto~0}~13 0 4183(_array -3((_dto c 598 i 0)))))
		(_sig(_int CTRL_REG_ADDR 114 0 4183(_arch(_uni((_others(i 2)))))))
		(_sig(_int sync_burst_data_ack -3 0 4184(_arch(_uni))))
		(_sig(_int sync_data_select -3 0 4185(_arch(_uni))))
		(_type(_int ~INTEGER~range~0~to~15~13 0 4187(_scalar (_to i 0 i 15))))
		(_cnst(_int FREQ_FACT_INT 115 0 4187(_arch gms(_code 599))))
		(_type(_int ~STD_LOGIC_VECTOR{3~downto~0}~1340 0 4189(_array -3((_dto i 3 i 0)))))
		(_cnst(_int FLASH_FREQ_FACTOR 116 0 4189(_arch gms(_code 600))))
		(_sig(_int test_rd -3 0 4192(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_ADDR_WIDTH-1}~downto~0}~1342 0 4193(_array -3((_dto c 601 i 0)))))
		(_sig(_int ADDR_PROGRAM 117 0 4193(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_ADDR_WIDTH-1}~downto~0}~1344 0 4194(_array -3((_dto c 602 i 0)))))
		(_sig(_int ADDR_PROGRAM_D 118 0 4194(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_ADDR_WIDTH-1}~downto~0}~1346 0 4195(_array -3((_dto c 603 i 0)))))
		(_sig(_int ADDR_SYNCH_BURST_RD 119 0 4195(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_S_AXI_MEM_ADDR_WIDTH-1}~downto~0}~1348 0 4196(_array -3((_dto c 604 i 0)))))
		(_sig(_int ADDR_SYNCH_BURST_RD_D 120 0 4196(_arch(_uni))))
		(_sig(_int Addr_select -3 0 4197(_arch(_uni((i 2))))))
		(_sig(_int S_AXI_MEM_BVALID1 -3 0 4198(_arch(_uni))))
		(_sig(_int S_AXI_MEM_WREADY1 -3 0 4199(_arch(_uni))))
		(_sig(_int S_AXI_MEM_ARREADY1 -3 0 4200(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{{C_S_AXI_MEM_DATA_WIDTH/8}-1}~downto~0}~1350 0 4202(_array -3((_dto c 605 i 0)))))
		(_sig(_int temp_strb 121 0 4202(_arch(_uni((_others(i 3)))))))
		(_sig(_int temp_prog_cmd_data 113 0 4203(_arch(_uni(_string \"0000000001000000"\)))))
		(_sig(_int Mem_WAIT_temp0 -3 0 4205(_arch(_uni((i 2))))))
		(_sig(_int Mem_WAIT_temp1 -3 0 4206(_arch(_uni((i 2))))))
		(_sig(_int Mem_WAIT_temp2 -3 0 4207(_arch(_uni((i 2))))))
		(_sig(_int Mem_WAIT_temp3 -3 0 4208(_arch(_uni((i 2))))))
		(_sig(_int Mem_WAIT_cmb_delay -3 0 4209(_arch(_uni((i 2))))))
		(_sig(_int Parity_err_i -3 0 4210(_arch(_uni))))
		(_sig(_int s_axi_reg_bvalid_i -3 0 4211(_arch(_uni))))
		(_sig(_int s_axi_reg_awready_i -3 0 4212(_arch(_uni))))
		(_sig(_int pr_idle -3 0 4213(_arch(_uni))))
		(_sig(_int axi_sm_ns_IDLE -3 0 4213(_arch(_uni))))
		(_sig(_int mem_cre_int -3 0 4214(_arch(_uni))))
		(_sig(_int mem_a_int 112 0 4215(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_MAX_MEM_WIDTH-1}~downto~0}~13 0 4216(_array -3((_dto c 606 i 0)))))
		(_sig(_int mem_dq_o_en 122 0 4216(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_MAX_MEM_WIDTH-1}~downto~0}~1352 0 4217(_array -3((_dto c 607 i 0)))))
		(_sig(_int mem_dq_t_en 123 0 4217(_arch(_uni))))
		(_type(_int ~STD_LOGIC_VECTOR{{C_MAX_MEM_WIDTH-1}~downto~0}~1354 0 4218(_array -3((_dto c 608 i 0)))))
		(_sig(_int mem_dq_i_en 124 0 4218(_arch(_uni))))
		(_prcs
			(line__4228(_arch 0 0 4228(_assignment(_alias((s_axi_mem_bvalid)(S_AXI_MEM_BVALID1)))(_simpleassign BUF)(_trgt(37))(_sens(168)))))
			(line__4229(_arch 1 0 4229(_assignment(_alias((s_axi_mem_wready)(S_AXI_MEM_WREADY1)))(_simpleassign BUF)(_trgt(34))(_sens(169)))))
			(line__4230(_arch 2 0 4230(_assignment(_alias((s_axi_mem_arready)(S_AXI_MEM_ARREADY1)))(_simpleassign BUF)(_trgt(48))(_sens(170)))))
			(line__4232(_arch 3 0 4232(_assignment(_trgt(56(_range 609)))(_sens(185(_range 610)))(_read(185(_range 611))))))
			(line__4233(_arch 4 0 4233(_assignment(_trgt(57(_range 612)))(_sens(186(_range 613)))(_read(186(_range 614))))))
			(line__4240(_arch 5 0 4240(_assignment(_trgt(152))(_sens(126)(150)(163)(165)(167)))))
			(line__4244(_arch 6 0 4244(_assignment(_alias((mem_wen)(mem_wen_i)))(_simpleassign BUF)(_trgt(65))(_sens(120)))))
			(line__4245(_arch 7 0 4245(_assignment(_alias((mem_adv_ldn)(mem_adv_ldn_i)))(_simpleassign BUF)(_trgt(69))(_sens(123)))))
			(line__4246(_arch 8 0 4246(_assignment(_alias((mem_cken)(mem_cken_i)))(_simpleassign BUF)(_trgt(71))(_sens(124)))))
			(line__4247(_arch 9 0 4247(_assignment(_alias((err_parity_bits)(parity_error_MEM)(Parity_err_i)))(_trgt(117))(_sens(116)(178)))))
			(line__4250(_arch 10 0 4250(_assignment(_trgt(61))(_sens(184(_range 615)))(_read(184(_range 616))))))
			(line__4251(_arch 11 0 4251(_assignment(_alias((mem_cre)(mem_cre_int)))(_simpleassign BUF)(_trgt(73))(_sens(183)))))
			(INPUT_MEM_A_REG_PROCESS(_arch 12 0 4252(_prcs(_trgt(184))(_sens(2)(152))(_dssslsensitivity 1))))
			(INPUT_MEM_WAIT_REG_PROCESS(_arch 13 0 4259(_prcs(_simple)(_trgt(153(_range 617)))(_sens(2))(_read(74(_range 618))))))
			(line__4266(_arch 14 0 4266(_prcs(_trgt(144))(_sens(0)(144)(170)(42)(47))(_dssslsensitivity 1))))
			(line__6324(_arch 277 0 6324(_assignment(_trgt(135))(_sens(103)))))
			(RD_CE_PIPE_PROCESS(_arch 278 0 6326(_prcs(_trgt(134)(136))(_sens(0)(102)(135))(_dssslsensitivity 1))))
			(line__6334(_arch 279 0 6334(_assignment(_alias((original_wrce)(or_reduced_wrce)))(_simpleassign BUF)(_trgt(137))(_sens(135)))))
			(line__6336(_arch 280 0 6336(_assignment(_alias((bus2ip_wrreq_i)(Bus2IP_WrReq_emc)))(_simpleassign BUF)(_trgt(98))(_sens(139)))))
			(line__6339(_arch 281 0 6339(_assignment(_trgt(97))(_sens(102)(138)(140)))))
			(line__6340(_arch 282 0 6340(_assignment(_trgt(99))(_sens(101)))))
			(RESET_TOGGLE(_arch 342 0 6496(_prcs(_trgt(130))(_sens(0)(1))(_dssslsensitivity 1))))
		)
		(_subprogram
			(_int get_AXI_ARD_ADDR_RANGE_ARRAY 349 0 3848(_arch(_func)))
			(_int get_axi_ard_num_ce_array 350 0 3886(_arch(_func)))
			(_int not_all_psram 351 0 4012(_arch(_func)))
			(_int not_all_page 352 0 4033(_arch(_func)))
			(_int not_all_parity 353 0 4053(_arch(_func)))
			(_int sync_get_val 354 0 4073(_arch(_func)))
			(_int page_get_val 355 0 4084(_arch(_func -2)))
			(_int psram_or_lflash_sync 356 0 4096(_arch(_func)))
			(_ext calc_num_ce(2 0))
		)
		(_type(_ext ~extstd.standard.CHARACTER(0 CHARACTER)))
		(_type(_ext ~extstd.standard.INTEGER(0 INTEGER)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC(1 STD_LOGIC)))
		(_type(_ext ~extieee.std_logic_1164.STD_ULOGIC(1 STD_ULOGIC)))
		(_type(_ext ~extaxi_emc_v3_0_20.emc_pkg.SLV64_ARRAY_TYPE(2 SLV64_ARRAY_TYPE)))
		(_type(_ext ~extaxi_emc_v3_0_20.emc_pkg.SLV64_TYPE(2 SLV64_TYPE)))
		(_type(_ext ~extaxi_emc_v3_0_20.emc_pkg.INTEGER_ARRAY_TYPE(2 INTEGER_ARRAY_TYPE)))
		(_type(_ext ~extieee.std_logic_1164.STD_LOGIC_VECTOR(1 STD_LOGIC_VECTOR)))
		(_type(_ext ~extieee.std_logic_arith.SIGNED(3 SIGNED)))
		(_type(_ext ~extstd.standard.BOOLEAN(0 BOOLEAN)))
		(_type(_ext ~extstd.standard.STRING(0 STRING)))
		(_type(_ext ~extstd.standard.NATURAL(0 NATURAL)))
	)
	(_use(std(standard))(ieee(std_logic_1164))(.(emc_pkg))(ieee(std_logic_arith))(ieee(STD_LOGIC_SIGNED))(ieee(std_logic_misc))(ieee(STD_LOGIC_UNSIGNED))(unisim(VCOMPONENTS)))
	(_static
		(514)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(33686018 50463234)
		(33686018 33751554)
		(33686018 33686274)
		(33686018 33686019)
		(50463234 33686018)
		(33751554 33686018)
		(33686274 33686018)
		(33686019 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(33686018 33686018)
		(131586)
		(131586)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(33686018 33686018 33686018 33686018 33686018 33686018 33686018 33686018)
		(514)
		(197122)
		(197378)
		(197123)
		(197379)
		(33686018 33686018 33686018 33686018 33686018 33686018 33751554 33686274)
		(1397506374 69)
	)
	(_model . imp 619 -1)
)
