INFO: [VRFC 10-2263] Analyzing Verilog file "C:/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2458] undeclared symbol cmp, assumed default net type wire [C:/sp18_team69/vivado_final/vivado_final.srcs/sources_1/imports/riscv_core/ALU.v:17]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/sp18_team69/vivado_final/vivado_final.srcs/sim_1/imports/testbenches/ALU_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU_testbench
