# This file is automatically generated.
# It contains project source information necessary for synthesis and implementation.

# IP: d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/sources_1/bd/top/ip/top_blk_mem_gen_0_1/top_blk_mem_gen_0_1.xci
# IP: The module: 'top_blk_mem_gen_0_1' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/ip/top_blk_mem_gen_0_1/top_blk_mem_gen_0_1_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'top_blk_mem_gen_0_1'. Do not add the DONT_TOUCH constraint.
set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet

# IP: d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.srcs/sources_1/bd/top/ip/top_blk_mem_gen_0_1/top_blk_mem_gen_0_1.xci
# IP: The module: 'top_blk_mem_gen_0_1' is the root of the design. Do not add the DONT_TOUCH constraint.

# XDC: d:/NTT_Xilinx/NTT_Vivado/inplace_DIF_md_4096/inplace_DIF_md_4096.gen/sources_1/bd/top/ip/top_blk_mem_gen_0_1/top_blk_mem_gen_0_1_ooc.xdc
# XDC: The top module name and the constraint reference have the same name: 'top_blk_mem_gen_0_1'. Do not add the DONT_TOUCH constraint.
#dup# set_property KEEP_HIERARCHY SOFT [get_cells U0 -quiet] -quiet
