in_source: |-
  let greet = "Who are you?\n";
  let name = read();
  print_string(greet);
  print_string("\n");
  print_string("Hello, ");
  print_string(name);
in_stdin: |-
  Artem
static_mem: |
  87 104 111 32 97 114 101 32 121 111 117 63 10 0 10 0 72 101 108 108 111 44 32 0
out_log: |
  DEBUG virtual_machine:simulation TICK:   0 PC:   0  MEM_OUT: r4 0 reg: 'r0': 0, 'r1': 0, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 0, 'r14': 2047, 'r15': 0, 'r16': 24 	  ('0'@Opcode.LD_LITERAL:Register.r4 0)
  DEBUG virtual_machine:simulation TICK:   3 PC:   1  MEM_OUT: r4 0 reg: 'r0': 0, 'r1': 1, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': Register.r4, 'r14': 2047, 'r15': 0, 'r16': 24 	  ('1'@Opcode.PUSH:Register.r4 0)
  DEBUG virtual_machine:simulation TICK:   8 PC:   2  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 2, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 0, 'r14': 2046, 'r15': 0, 'r16': 24 	  ('2'@Opcode.LD_LITERAL:Register.r5 0)
  DEBUG virtual_machine:simulation TICK:  11 PC:   3  MEM_OUT: r5 0 reg: 'r0': 0, 'r1': 3, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': Register.r5, 'r14': 2046, 'r15': 0, 'r16': 24 	  ('3'@Opcode.ST_STACK:Register.r5 0)
  DEBUG virtual_machine:simulation TICK:  16 PC:   4  MEM_OUT: r6 0 reg: 'r0': 0, 'r1': 4, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 0, 'r14': 2046, 'r15': 0, 'r16': 24 	  ('4'@Opcode.LD_LITERAL:Register.r6 0)
  DEBUG virtual_machine:simulation TICK:  19 PC:   5  MEM_OUT: r6 0 reg: 'r0': 0, 'r1': 5, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': Register.r6, 'r14': 2046, 'r15': 0, 'r16': 24 	  ('5'@Opcode.PUSH:Register.r6 0)
  DEBUG virtual_machine:simulation TICK:  24 PC:   6  MEM_OUT: r8 0 reg: 'r0': 0, 'r1': 6, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 0, 'r14': 2045, 'r15': 0, 'r16': 24 	  ('6'@Opcode.PUSH:Register.r8 0)
  DEBUG virtual_machine:simulation TICK:  29 PC:   7  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 7, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': 0, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('7'@Opcode.LD_LITERAL:Register.r9 0)
  DEBUG virtual_machine:simulation TICK:  32 PC:   8  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 8, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': Register.r9, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('8'@Opcode.LD_LITERAL:Register.r11 0)
  DEBUG virtual_machine:simulation TICK:  35 PC:   9  MEM_OUT: r16 r8 reg: 'r0': 0, 'r1': 9, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': Register.r11, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('9'@Opcode.MV:Register.r16 Register.r8)
  DEBUG virtual_machine:simulation TICK:  39 PC:  10  MEM_OUT: r8 r12 reg: 'r0': 0, 'r1': 10, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 0, 'r13': Register.r16, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('10'@Opcode.MV:Register.r8 Register.r12)
  DEBUG virtual_machine:simulation TICK:  43 PC:  11  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 11, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 24, 'r13': Register.r8, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('11'@Opcode.READ:Register.r9 0)
  DEBUG virtual_machine:simulation TICK:  46 PC:  12  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 12, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 65, 'r10': 0, 'r11': 0, 'r12': 24, 'r13': Register.r9, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('12'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK:  51 PC:  13  MEM_OUT: 18 0 reg: 'r0': 0, 'r1': 13, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 65, 'r10': 0, 'r11': 0, 'r12': 24, 'r13': Register.r9, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('13'@Opcode.JE:18 0)
  DEBUG virtual_machine:simulation TICK:  53 PC:  14  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 14, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 65, 'r10': 0, 'r11': 0, 'r12': 24, 'r13': 18, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('14'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK:  56 PC:  15  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 15, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 65, 'r10': 0, 'r11': 1, 'r12': 24, 'r13': Register.r11, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('15'@Opcode.INC:Register.r12 0)
  DEBUG virtual_machine:simulation TICK:  59 PC:  16  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 16, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 65, 'r10': 0, 'r11': 1, 'r12': 25, 'r13': Register.r12, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('16'@Opcode.ST:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK:  65 PC:  17  MEM_OUT: 11 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 65, 'r10': 0, 'r11': 1, 'r12': 25, 'r13': 65, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('17'@Opcode.JMP:11 0)
  DEBUG virtual_machine:simulation TICK:  67 PC:  11  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 11, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 65, 'r10': 0, 'r11': 1, 'r12': 25, 'r13': 11, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('11'@Opcode.READ:Register.r9 0)
  DEBUG virtual_machine:simulation TICK:  70 PC:  12  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 12, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 114, 'r10': 0, 'r11': 1, 'r12': 25, 'r13': Register.r9, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('12'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK:  75 PC:  13  MEM_OUT: 18 0 reg: 'r0': 0, 'r1': 13, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 114, 'r10': 0, 'r11': 1, 'r12': 25, 'r13': Register.r9, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('13'@Opcode.JE:18 0)
  DEBUG virtual_machine:simulation TICK:  77 PC:  14  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 14, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 114, 'r10': 0, 'r11': 1, 'r12': 25, 'r13': 18, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('14'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK:  80 PC:  15  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 15, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 114, 'r10': 0, 'r11': 2, 'r12': 25, 'r13': Register.r11, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('15'@Opcode.INC:Register.r12 0)
  DEBUG virtual_machine:simulation TICK:  83 PC:  16  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 16, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 114, 'r10': 0, 'r11': 2, 'r12': 26, 'r13': Register.r12, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('16'@Opcode.ST:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK:  89 PC:  17  MEM_OUT: 11 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 114, 'r10': 0, 'r11': 2, 'r12': 26, 'r13': 114, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('17'@Opcode.JMP:11 0)
  DEBUG virtual_machine:simulation TICK:  91 PC:  11  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 11, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 114, 'r10': 0, 'r11': 2, 'r12': 26, 'r13': 11, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('11'@Opcode.READ:Register.r9 0)
  DEBUG virtual_machine:simulation TICK:  94 PC:  12  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 12, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 116, 'r10': 0, 'r11': 2, 'r12': 26, 'r13': Register.r9, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('12'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK:  99 PC:  13  MEM_OUT: 18 0 reg: 'r0': 0, 'r1': 13, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 116, 'r10': 0, 'r11': 2, 'r12': 26, 'r13': Register.r9, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('13'@Opcode.JE:18 0)
  DEBUG virtual_machine:simulation TICK: 101 PC:  14  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 14, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 116, 'r10': 0, 'r11': 2, 'r12': 26, 'r13': 18, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('14'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 104 PC:  15  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 15, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 116, 'r10': 0, 'r11': 3, 'r12': 26, 'r13': Register.r11, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('15'@Opcode.INC:Register.r12 0)
  DEBUG virtual_machine:simulation TICK: 107 PC:  16  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 16, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 116, 'r10': 0, 'r11': 3, 'r12': 27, 'r13': Register.r12, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('16'@Opcode.ST:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 113 PC:  17  MEM_OUT: 11 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 116, 'r10': 0, 'r11': 3, 'r12': 27, 'r13': 116, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('17'@Opcode.JMP:11 0)
  DEBUG virtual_machine:simulation TICK: 115 PC:  11  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 11, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 116, 'r10': 0, 'r11': 3, 'r12': 27, 'r13': 11, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('11'@Opcode.READ:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 118 PC:  12  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 12, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 101, 'r10': 0, 'r11': 3, 'r12': 27, 'r13': Register.r9, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('12'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 123 PC:  13  MEM_OUT: 18 0 reg: 'r0': 0, 'r1': 13, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 101, 'r10': 0, 'r11': 3, 'r12': 27, 'r13': Register.r9, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('13'@Opcode.JE:18 0)
  DEBUG virtual_machine:simulation TICK: 125 PC:  14  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 14, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 101, 'r10': 0, 'r11': 3, 'r12': 27, 'r13': 18, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('14'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 128 PC:  15  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 15, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 101, 'r10': 0, 'r11': 4, 'r12': 27, 'r13': Register.r11, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('15'@Opcode.INC:Register.r12 0)
  DEBUG virtual_machine:simulation TICK: 131 PC:  16  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 16, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 101, 'r10': 0, 'r11': 4, 'r12': 28, 'r13': Register.r12, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('16'@Opcode.ST:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 137 PC:  17  MEM_OUT: 11 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 101, 'r10': 0, 'r11': 4, 'r12': 28, 'r13': 101, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('17'@Opcode.JMP:11 0)
  DEBUG virtual_machine:simulation TICK: 139 PC:  11  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 11, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 101, 'r10': 0, 'r11': 4, 'r12': 28, 'r13': 11, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('11'@Opcode.READ:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 142 PC:  12  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 12, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 109, 'r10': 0, 'r11': 4, 'r12': 28, 'r13': Register.r9, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('12'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 147 PC:  13  MEM_OUT: 18 0 reg: 'r0': 0, 'r1': 13, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 109, 'r10': 0, 'r11': 4, 'r12': 28, 'r13': Register.r9, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('13'@Opcode.JE:18 0)
  DEBUG virtual_machine:simulation TICK: 149 PC:  14  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 14, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 109, 'r10': 0, 'r11': 4, 'r12': 28, 'r13': 18, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('14'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 152 PC:  15  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 15, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 109, 'r10': 0, 'r11': 5, 'r12': 28, 'r13': Register.r11, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('15'@Opcode.INC:Register.r12 0)
  DEBUG virtual_machine:simulation TICK: 155 PC:  16  MEM_OUT: r9 r12 reg: 'r0': 0, 'r1': 16, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 109, 'r10': 0, 'r11': 5, 'r12': 29, 'r13': Register.r12, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('16'@Opcode.ST:Register.r9 Register.r12)
  DEBUG virtual_machine:simulation TICK: 161 PC:  17  MEM_OUT: 11 0 reg: 'r0': 0, 'r1': 17, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 109, 'r10': 0, 'r11': 5, 'r12': 29, 'r13': 109, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('17'@Opcode.JMP:11 0)
  DEBUG virtual_machine:simulation TICK: 163 PC:  11  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 11, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 109, 'r10': 0, 'r11': 5, 'r12': 29, 'r13': 11, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('11'@Opcode.READ:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 166 PC:  12  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 12, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 0, 'r10': 0, 'r11': 5, 'r12': 29, 'r13': Register.r9, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('12'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 171 PC:  13  MEM_OUT: 18 0 reg: 'r0': 0, 'r1': 13, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 0, 'r10': 0, 'r11': 5, 'r12': 29, 'r13': Register.r9, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('13'@Opcode.JE:18 0)
  DEBUG virtual_machine:simulation TICK: 173 PC:  18  MEM_OUT: r12 0 reg: 'r0': 0, 'r1': 18, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 0, 'r10': 0, 'r11': 5, 'r12': 29, 'r13': 18, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('18'@Opcode.INC:Register.r12 0)
  DEBUG virtual_machine:simulation TICK: 176 PC:  19  MEM_OUT: r0 r12 reg: 'r0': 0, 'r1': 19, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 0, 'r10': 0, 'r11': 5, 'r12': 30, 'r13': Register.r12, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('19'@Opcode.ST:Register.r0 Register.r12)
  DEBUG virtual_machine:simulation TICK: 182 PC:  20  MEM_OUT: r8 0 reg: 'r0': 0, 'r1': 20, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 24, 'r9': 0, 'r10': 0, 'r11': 5, 'r12': 30, 'r13': 0, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('20'@Opcode.INC:Register.r8 0)
  DEBUG virtual_machine:simulation TICK: 185 PC:  21  MEM_OUT: r8 r9 reg: 'r0': 0, 'r1': 21, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 25, 'r9': 0, 'r10': 0, 'r11': 5, 'r12': 30, 'r13': Register.r8, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('21'@Opcode.MV:Register.r8 Register.r9)
  DEBUG virtual_machine:simulation TICK: 189 PC:  22  MEM_OUT: r8 r11 reg: 'r0': 0, 'r1': 22, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 25, 'r9': 25, 'r10': 0, 'r11': 5, 'r12': 30, 'r13': Register.r8, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('22'@Opcode.ADD:Register.r8 Register.r11)
  DEBUG virtual_machine:simulation TICK: 192 PC:  23  MEM_OUT: r8 r16 reg: 'r0': 0, 'r1': 23, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 30, 'r9': 25, 'r10': 0, 'r11': 5, 'r12': 30, 'r13': Register.r8, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('23'@Opcode.ST:Register.r8 Register.r16)
  DEBUG virtual_machine:simulation TICK: 198 PC:  24  MEM_OUT: r16 r11 reg: 'r0': 0, 'r1': 24, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 30, 'r9': 25, 'r10': 0, 'r11': 5, 'r12': 30, 'r13': 30, 'r14': 2044, 'r15': 0, 'r16': 24 	  ('24'@Opcode.ADD:Register.r16 Register.r11)
  DEBUG virtual_machine:simulation TICK: 201 PC:  25  MEM_OUT: r16 0 reg: 'r0': 0, 'r1': 25, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 30, 'r9': 25, 'r10': 0, 'r11': 5, 'r12': 30, 'r13': Register.r16, 'r14': 2044, 'r15': 0, 'r16': 29 	  ('25'@Opcode.INC:Register.r16 0)
  DEBUG virtual_machine:simulation TICK: 204 PC:  26  MEM_OUT: r8 0 reg: 'r0': 0, 'r1': 26, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 30, 'r9': 25, 'r10': 0, 'r11': 5, 'r12': 30, 'r13': Register.r16, 'r14': 2044, 'r15': 0, 'r16': 30 	  ('26'@Opcode.POP:Register.r8 0)
  DEBUG virtual_machine:simulation TICK: 210 PC:  27  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 27, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 25, 'r10': 0, 'r11': 5, 'r12': 30, 'r13': 0, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('27'@Opcode.ST_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 215 PC:  28  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 28, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 25, 'r10': 0, 'r11': 5, 'r12': 30, 'r13': 25, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('28'@Opcode.LD_STACK:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 220 PC:  29  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 29, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 5, 'r12': 30, 'r13': 0, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('29'@Opcode.MV:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 224 PC:  30  MEM_OUT: r9 r9 reg: 'r0': 0, 'r1': 30, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 0, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('30'@Opcode.LD:Register.r9 Register.r9)
  DEBUG virtual_machine:simulation TICK: 229 PC:  31  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 87, 'r10': 0, 'r11': 0, 'r12': 30, 'r13': 87, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('31'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 234 PC:  32  MEM_OUT: 37 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 87, 'r10': 0, 'r11': 0, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('32'@Opcode.JE:37 0)
  DEBUG virtual_machine:simulation TICK: 236 PC:  33  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 87, 'r10': 0, 'r11': 0, 'r12': 30, 'r13': 37, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('33'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 240 PC:  34  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 87, 'r10': 0, 'r11': 0, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('34'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 243 PC:  35  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 87, 'r10': 0, 'r11': 1, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('35'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 248 PC:  36  MEM_OUT: 31 0 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 104, 'r10': 0, 'r11': 1, 'r12': 30, 'r13': 104, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('36'@Opcode.JMP:31 0)
  DEBUG virtual_machine:simulation TICK: 250 PC:  31  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 104, 'r10': 0, 'r11': 1, 'r12': 30, 'r13': 31, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('31'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 255 PC:  32  MEM_OUT: 37 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 104, 'r10': 0, 'r11': 1, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('32'@Opcode.JE:37 0)
  DEBUG virtual_machine:simulation TICK: 257 PC:  33  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 104, 'r10': 0, 'r11': 1, 'r12': 30, 'r13': 37, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('33'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 261 PC:  34  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 104, 'r10': 0, 'r11': 1, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('34'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 264 PC:  35  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 104, 'r10': 0, 'r11': 2, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('35'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 269 PC:  36  MEM_OUT: 31 0 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 2, 'r12': 30, 'r13': 111, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('36'@Opcode.JMP:31 0)
  DEBUG virtual_machine:simulation TICK: 271 PC:  31  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 2, 'r12': 30, 'r13': 31, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('31'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 276 PC:  32  MEM_OUT: 37 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 2, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('32'@Opcode.JE:37 0)
  DEBUG virtual_machine:simulation TICK: 278 PC:  33  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 2, 'r12': 30, 'r13': 37, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('33'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 282 PC:  34  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 2, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('34'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 285 PC:  35  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 3, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('35'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 290 PC:  36  MEM_OUT: 31 0 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 3, 'r12': 30, 'r13': 32, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('36'@Opcode.JMP:31 0)
  DEBUG virtual_machine:simulation TICK: 292 PC:  31  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 3, 'r12': 30, 'r13': 31, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('31'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 297 PC:  32  MEM_OUT: 37 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 3, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('32'@Opcode.JE:37 0)
  DEBUG virtual_machine:simulation TICK: 299 PC:  33  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 3, 'r12': 30, 'r13': 37, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('33'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 303 PC:  34  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 3, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('34'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 306 PC:  35  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 4, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('35'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 311 PC:  36  MEM_OUT: 31 0 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 97, 'r10': 0, 'r11': 4, 'r12': 30, 'r13': 97, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('36'@Opcode.JMP:31 0)
  DEBUG virtual_machine:simulation TICK: 313 PC:  31  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 97, 'r10': 0, 'r11': 4, 'r12': 30, 'r13': 31, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('31'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 318 PC:  32  MEM_OUT: 37 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 97, 'r10': 0, 'r11': 4, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('32'@Opcode.JE:37 0)
  DEBUG virtual_machine:simulation TICK: 320 PC:  33  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 97, 'r10': 0, 'r11': 4, 'r12': 30, 'r13': 37, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('33'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 324 PC:  34  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 97, 'r10': 0, 'r11': 4, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('34'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 327 PC:  35  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 97, 'r10': 0, 'r11': 5, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('35'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 332 PC:  36  MEM_OUT: 31 0 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 0, 'r11': 5, 'r12': 30, 'r13': 114, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('36'@Opcode.JMP:31 0)
  DEBUG virtual_machine:simulation TICK: 334 PC:  31  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 0, 'r11': 5, 'r12': 30, 'r13': 31, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('31'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 339 PC:  32  MEM_OUT: 37 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 0, 'r11': 5, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('32'@Opcode.JE:37 0)
  DEBUG virtual_machine:simulation TICK: 341 PC:  33  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 0, 'r11': 5, 'r12': 30, 'r13': 37, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('33'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 345 PC:  34  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 0, 'r11': 5, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('34'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 348 PC:  35  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 0, 'r11': 6, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('35'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 353 PC:  36  MEM_OUT: 31 0 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 6, 'r12': 30, 'r13': 101, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('36'@Opcode.JMP:31 0)
  DEBUG virtual_machine:simulation TICK: 355 PC:  31  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 6, 'r12': 30, 'r13': 31, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('31'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 360 PC:  32  MEM_OUT: 37 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 6, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('32'@Opcode.JE:37 0)
  DEBUG virtual_machine:simulation TICK: 362 PC:  33  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 6, 'r12': 30, 'r13': 37, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('33'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 366 PC:  34  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 6, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('34'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 369 PC:  35  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 7, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('35'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 374 PC:  36  MEM_OUT: 31 0 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 7, 'r12': 30, 'r13': 32, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('36'@Opcode.JMP:31 0)
  DEBUG virtual_machine:simulation TICK: 376 PC:  31  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 7, 'r12': 30, 'r13': 31, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('31'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 381 PC:  32  MEM_OUT: 37 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 7, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('32'@Opcode.JE:37 0)
  DEBUG virtual_machine:simulation TICK: 383 PC:  33  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 7, 'r12': 30, 'r13': 37, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('33'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 387 PC:  34  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 7, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('34'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 390 PC:  35  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 8, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('35'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 395 PC:  36  MEM_OUT: 31 0 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 121, 'r10': 0, 'r11': 8, 'r12': 30, 'r13': 121, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('36'@Opcode.JMP:31 0)
  DEBUG virtual_machine:simulation TICK: 397 PC:  31  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 121, 'r10': 0, 'r11': 8, 'r12': 30, 'r13': 31, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('31'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 402 PC:  32  MEM_OUT: 37 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 121, 'r10': 0, 'r11': 8, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('32'@Opcode.JE:37 0)
  DEBUG virtual_machine:simulation TICK: 404 PC:  33  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 121, 'r10': 0, 'r11': 8, 'r12': 30, 'r13': 37, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('33'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 408 PC:  34  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 121, 'r10': 0, 'r11': 8, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('34'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 411 PC:  35  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 121, 'r10': 0, 'r11': 9, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('35'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 416 PC:  36  MEM_OUT: 31 0 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 9, 'r12': 30, 'r13': 111, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('36'@Opcode.JMP:31 0)
  DEBUG virtual_machine:simulation TICK: 418 PC:  31  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 9, 'r12': 30, 'r13': 31, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('31'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 423 PC:  32  MEM_OUT: 37 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 9, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('32'@Opcode.JE:37 0)
  DEBUG virtual_machine:simulation TICK: 425 PC:  33  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 9, 'r12': 30, 'r13': 37, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('33'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 429 PC:  34  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 9, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('34'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 432 PC:  35  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 10, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('35'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 437 PC:  36  MEM_OUT: 31 0 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 117, 'r10': 0, 'r11': 10, 'r12': 30, 'r13': 117, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('36'@Opcode.JMP:31 0)
  DEBUG virtual_machine:simulation TICK: 439 PC:  31  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 117, 'r10': 0, 'r11': 10, 'r12': 30, 'r13': 31, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('31'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 444 PC:  32  MEM_OUT: 37 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 117, 'r10': 0, 'r11': 10, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('32'@Opcode.JE:37 0)
  DEBUG virtual_machine:simulation TICK: 446 PC:  33  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 117, 'r10': 0, 'r11': 10, 'r12': 30, 'r13': 37, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('33'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 450 PC:  34  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 117, 'r10': 0, 'r11': 10, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('34'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 453 PC:  35  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 117, 'r10': 0, 'r11': 11, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('35'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 458 PC:  36  MEM_OUT: 31 0 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 63, 'r10': 0, 'r11': 11, 'r12': 30, 'r13': 63, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('36'@Opcode.JMP:31 0)
  DEBUG virtual_machine:simulation TICK: 460 PC:  31  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 63, 'r10': 0, 'r11': 11, 'r12': 30, 'r13': 31, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('31'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 465 PC:  32  MEM_OUT: 37 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 63, 'r10': 0, 'r11': 11, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('32'@Opcode.JE:37 0)
  DEBUG virtual_machine:simulation TICK: 467 PC:  33  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 63, 'r10': 0, 'r11': 11, 'r12': 30, 'r13': 37, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('33'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 471 PC:  34  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 63, 'r10': 0, 'r11': 11, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('34'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 474 PC:  35  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 63, 'r10': 0, 'r11': 12, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('35'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 479 PC:  36  MEM_OUT: 31 0 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 10, 'r10': 0, 'r11': 12, 'r12': 30, 'r13': 10, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('36'@Opcode.JMP:31 0)
  DEBUG virtual_machine:simulation TICK: 481 PC:  31  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 10, 'r10': 0, 'r11': 12, 'r12': 30, 'r13': 31, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('31'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 486 PC:  32  MEM_OUT: 37 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 10, 'r10': 0, 'r11': 12, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('32'@Opcode.JE:37 0)
  DEBUG virtual_machine:simulation TICK: 488 PC:  33  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 33, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 10, 'r10': 0, 'r11': 12, 'r12': 30, 'r13': 37, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('33'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 492 PC:  34  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 34, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 10, 'r10': 0, 'r11': 12, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('34'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 495 PC:  35  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 35, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 10, 'r10': 0, 'r11': 13, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('35'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 500 PC:  36  MEM_OUT: 31 0 reg: 'r0': 0, 'r1': 36, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 13, 'r12': 30, 'r13': 0, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('36'@Opcode.JMP:31 0)
  DEBUG virtual_machine:simulation TICK: 502 PC:  31  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 31, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 13, 'r12': 30, 'r13': 31, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('31'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 507 PC:  32  MEM_OUT: 37 0 reg: 'r0': 0, 'r1': 32, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 13, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('32'@Opcode.JE:37 0)
  DEBUG virtual_machine:simulation TICK: 509 PC:  37  MEM_OUT: r9 14 reg: 'r0': 0, 'r1': 37, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 13, 'r12': 30, 'r13': 37, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('37'@Opcode.LD_LITERAL:Register.r9 14)
  DEBUG virtual_machine:simulation TICK: 512 PC:  38  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 38, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 14, 'r10': 0, 'r11': 13, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('38'@Opcode.MV:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 516 PC:  39  MEM_OUT: r9 r9 reg: 'r0': 0, 'r1': 39, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 14, 'r10': 0, 'r11': 14, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('39'@Opcode.LD:Register.r9 Register.r9)
  DEBUG virtual_machine:simulation TICK: 521 PC:  40  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 10, 'r10': 0, 'r11': 14, 'r12': 30, 'r13': 10, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('40'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 526 PC:  41  MEM_OUT: 46 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 10, 'r10': 0, 'r11': 14, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('41'@Opcode.JE:46 0)
  DEBUG virtual_machine:simulation TICK: 528 PC:  42  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 42, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 10, 'r10': 0, 'r11': 14, 'r12': 30, 'r13': 46, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('42'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 532 PC:  43  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 43, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 10, 'r10': 0, 'r11': 14, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('43'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 535 PC:  44  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 44, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 10, 'r10': 0, 'r11': 15, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('44'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 540 PC:  45  MEM_OUT: 40 0 reg: 'r0': 0, 'r1': 45, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 15, 'r12': 30, 'r13': 0, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('45'@Opcode.JMP:40 0)
  DEBUG virtual_machine:simulation TICK: 542 PC:  40  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 40, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 15, 'r12': 30, 'r13': 40, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('40'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 547 PC:  41  MEM_OUT: 46 0 reg: 'r0': 0, 'r1': 41, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 15, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('41'@Opcode.JE:46 0)
  DEBUG virtual_machine:simulation TICK: 549 PC:  46  MEM_OUT: r9 16 reg: 'r0': 0, 'r1': 46, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 15, 'r12': 30, 'r13': 46, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('46'@Opcode.LD_LITERAL:Register.r9 16)
  DEBUG virtual_machine:simulation TICK: 552 PC:  47  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 47, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 16, 'r10': 0, 'r11': 15, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('47'@Opcode.MV:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 556 PC:  48  MEM_OUT: r9 r9 reg: 'r0': 0, 'r1': 48, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 16, 'r10': 0, 'r11': 16, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('48'@Opcode.LD:Register.r9 Register.r9)
  DEBUG virtual_machine:simulation TICK: 561 PC:  49  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 72, 'r10': 0, 'r11': 16, 'r12': 30, 'r13': 72, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('49'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 566 PC:  50  MEM_OUT: 55 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 72, 'r10': 0, 'r11': 16, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('50'@Opcode.JE:55 0)
  DEBUG virtual_machine:simulation TICK: 568 PC:  51  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 72, 'r10': 0, 'r11': 16, 'r12': 30, 'r13': 55, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('51'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 572 PC:  52  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 72, 'r10': 0, 'r11': 16, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('52'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 575 PC:  53  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 72, 'r10': 0, 'r11': 17, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('53'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 580 PC:  54  MEM_OUT: 49 0 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 17, 'r12': 30, 'r13': 101, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('54'@Opcode.JMP:49 0)
  DEBUG virtual_machine:simulation TICK: 582 PC:  49  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 17, 'r12': 30, 'r13': 49, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('49'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 587 PC:  50  MEM_OUT: 55 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 17, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('50'@Opcode.JE:55 0)
  DEBUG virtual_machine:simulation TICK: 589 PC:  51  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 17, 'r12': 30, 'r13': 55, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('51'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 593 PC:  52  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 17, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('52'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 596 PC:  53  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 18, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('53'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 601 PC:  54  MEM_OUT: 49 0 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 18, 'r12': 30, 'r13': 108, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('54'@Opcode.JMP:49 0)
  DEBUG virtual_machine:simulation TICK: 603 PC:  49  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 18, 'r12': 30, 'r13': 49, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('49'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 608 PC:  50  MEM_OUT: 55 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 18, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('50'@Opcode.JE:55 0)
  DEBUG virtual_machine:simulation TICK: 610 PC:  51  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 18, 'r12': 30, 'r13': 55, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('51'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 614 PC:  52  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 18, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('52'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 617 PC:  53  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 19, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('53'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 622 PC:  54  MEM_OUT: 49 0 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 19, 'r12': 30, 'r13': 108, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('54'@Opcode.JMP:49 0)
  DEBUG virtual_machine:simulation TICK: 624 PC:  49  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 19, 'r12': 30, 'r13': 49, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('49'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 629 PC:  50  MEM_OUT: 55 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 19, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('50'@Opcode.JE:55 0)
  DEBUG virtual_machine:simulation TICK: 631 PC:  51  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 19, 'r12': 30, 'r13': 55, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('51'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 635 PC:  52  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 19, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('52'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 638 PC:  53  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 108, 'r10': 0, 'r11': 20, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('53'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 643 PC:  54  MEM_OUT: 49 0 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 20, 'r12': 30, 'r13': 111, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('54'@Opcode.JMP:49 0)
  DEBUG virtual_machine:simulation TICK: 645 PC:  49  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 20, 'r12': 30, 'r13': 49, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('49'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 650 PC:  50  MEM_OUT: 55 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 20, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('50'@Opcode.JE:55 0)
  DEBUG virtual_machine:simulation TICK: 652 PC:  51  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 20, 'r12': 30, 'r13': 55, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('51'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 656 PC:  52  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 20, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('52'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 659 PC:  53  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 111, 'r10': 0, 'r11': 21, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('53'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 664 PC:  54  MEM_OUT: 49 0 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 44, 'r10': 0, 'r11': 21, 'r12': 30, 'r13': 44, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('54'@Opcode.JMP:49 0)
  DEBUG virtual_machine:simulation TICK: 666 PC:  49  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 44, 'r10': 0, 'r11': 21, 'r12': 30, 'r13': 49, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('49'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 671 PC:  50  MEM_OUT: 55 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 44, 'r10': 0, 'r11': 21, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('50'@Opcode.JE:55 0)
  DEBUG virtual_machine:simulation TICK: 673 PC:  51  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 44, 'r10': 0, 'r11': 21, 'r12': 30, 'r13': 55, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('51'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 677 PC:  52  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 44, 'r10': 0, 'r11': 21, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('52'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 680 PC:  53  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 44, 'r10': 0, 'r11': 22, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('53'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 685 PC:  54  MEM_OUT: 49 0 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 22, 'r12': 30, 'r13': 32, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('54'@Opcode.JMP:49 0)
  DEBUG virtual_machine:simulation TICK: 687 PC:  49  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 22, 'r12': 30, 'r13': 49, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('49'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 692 PC:  50  MEM_OUT: 55 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 22, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('50'@Opcode.JE:55 0)
  DEBUG virtual_machine:simulation TICK: 694 PC:  51  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 51, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 22, 'r12': 30, 'r13': 55, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('51'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 698 PC:  52  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 52, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 22, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('52'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 701 PC:  53  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 53, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 32, 'r10': 0, 'r11': 23, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('53'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 706 PC:  54  MEM_OUT: 49 0 reg: 'r0': 0, 'r1': 54, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 23, 'r12': 30, 'r13': 0, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('54'@Opcode.JMP:49 0)
  DEBUG virtual_machine:simulation TICK: 708 PC:  49  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 49, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 23, 'r12': 30, 'r13': 49, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('49'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 713 PC:  50  MEM_OUT: 55 0 reg: 'r0': 0, 'r1': 50, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 23, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('50'@Opcode.JE:55 0)
  DEBUG virtual_machine:simulation TICK: 715 PC:  55  MEM_OUT: r9 1 reg: 'r0': 0, 'r1': 55, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 23, 'r12': 30, 'r13': 55, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('55'@Opcode.LD_STACK:Register.r9 1)
  DEBUG virtual_machine:simulation TICK: 720 PC:  56  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 56, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 25, 'r10': 0, 'r11': 23, 'r12': 30, 'r13': 25, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('56'@Opcode.MV:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 724 PC:  57  MEM_OUT: r9 r9 reg: 'r0': 0, 'r1': 57, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 25, 'r10': 0, 'r11': 25, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('57'@Opcode.LD:Register.r9 Register.r9)
  DEBUG virtual_machine:simulation TICK: 729 PC:  58  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 58, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 65, 'r10': 0, 'r11': 25, 'r12': 30, 'r13': 65, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('58'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 734 PC:  59  MEM_OUT: 64 0 reg: 'r0': 0, 'r1': 59, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 65, 'r10': 0, 'r11': 25, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('59'@Opcode.JE:64 0)
  DEBUG virtual_machine:simulation TICK: 736 PC:  60  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 60, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 65, 'r10': 0, 'r11': 25, 'r12': 30, 'r13': 64, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('60'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 740 PC:  61  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 61, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 65, 'r10': 0, 'r11': 25, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('61'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 743 PC:  62  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 62, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 65, 'r10': 0, 'r11': 26, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('62'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 748 PC:  63  MEM_OUT: 58 0 reg: 'r0': 0, 'r1': 63, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 0, 'r11': 26, 'r12': 30, 'r13': 114, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('63'@Opcode.JMP:58 0)
  DEBUG virtual_machine:simulation TICK: 750 PC:  58  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 58, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 0, 'r11': 26, 'r12': 30, 'r13': 58, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('58'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 755 PC:  59  MEM_OUT: 64 0 reg: 'r0': 0, 'r1': 59, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 0, 'r11': 26, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('59'@Opcode.JE:64 0)
  DEBUG virtual_machine:simulation TICK: 757 PC:  60  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 60, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 0, 'r11': 26, 'r12': 30, 'r13': 64, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('60'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 761 PC:  61  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 61, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 0, 'r11': 26, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('61'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 764 PC:  62  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 62, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 114, 'r10': 0, 'r11': 27, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('62'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 769 PC:  63  MEM_OUT: 58 0 reg: 'r0': 0, 'r1': 63, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 116, 'r10': 0, 'r11': 27, 'r12': 30, 'r13': 116, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('63'@Opcode.JMP:58 0)
  DEBUG virtual_machine:simulation TICK: 771 PC:  58  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 58, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 116, 'r10': 0, 'r11': 27, 'r12': 30, 'r13': 58, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('58'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 776 PC:  59  MEM_OUT: 64 0 reg: 'r0': 0, 'r1': 59, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 116, 'r10': 0, 'r11': 27, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('59'@Opcode.JE:64 0)
  DEBUG virtual_machine:simulation TICK: 778 PC:  60  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 60, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 116, 'r10': 0, 'r11': 27, 'r12': 30, 'r13': 64, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('60'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 782 PC:  61  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 61, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 116, 'r10': 0, 'r11': 27, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('61'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 785 PC:  62  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 62, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 116, 'r10': 0, 'r11': 28, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('62'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 790 PC:  63  MEM_OUT: 58 0 reg: 'r0': 0, 'r1': 63, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 28, 'r12': 30, 'r13': 101, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('63'@Opcode.JMP:58 0)
  DEBUG virtual_machine:simulation TICK: 792 PC:  58  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 58, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 28, 'r12': 30, 'r13': 58, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('58'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 797 PC:  59  MEM_OUT: 64 0 reg: 'r0': 0, 'r1': 59, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 28, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('59'@Opcode.JE:64 0)
  DEBUG virtual_machine:simulation TICK: 799 PC:  60  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 60, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 28, 'r12': 30, 'r13': 64, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('60'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 803 PC:  61  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 61, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 28, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('61'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 806 PC:  62  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 62, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 101, 'r10': 0, 'r11': 29, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('62'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 811 PC:  63  MEM_OUT: 58 0 reg: 'r0': 0, 'r1': 63, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 109, 'r10': 0, 'r11': 29, 'r12': 30, 'r13': 109, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('63'@Opcode.JMP:58 0)
  DEBUG virtual_machine:simulation TICK: 813 PC:  58  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 58, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 109, 'r10': 0, 'r11': 29, 'r12': 30, 'r13': 58, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('58'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 818 PC:  59  MEM_OUT: 64 0 reg: 'r0': 0, 'r1': 59, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 109, 'r10': 0, 'r11': 29, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('59'@Opcode.JE:64 0)
  DEBUG virtual_machine:simulation TICK: 820 PC:  60  MEM_OUT: r9 0 reg: 'r0': 0, 'r1': 60, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 109, 'r10': 0, 'r11': 29, 'r12': 30, 'r13': 64, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('60'@Opcode.PRINT:Register.r9 0)
  DEBUG virtual_machine:simulation TICK: 824 PC:  61  MEM_OUT: r11 0 reg: 'r0': 0, 'r1': 61, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 109, 'r10': 0, 'r11': 29, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('61'@Opcode.INC:Register.r11 0)
  DEBUG virtual_machine:simulation TICK: 827 PC:  62  MEM_OUT: r9 r11 reg: 'r0': 0, 'r1': 62, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 109, 'r10': 0, 'r11': 30, 'r12': 30, 'r13': Register.r11, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('62'@Opcode.LD:Register.r9 Register.r11)
  DEBUG virtual_machine:simulation TICK: 832 PC:  63  MEM_OUT: 58 0 reg: 'r0': 0, 'r1': 63, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 30, 'r12': 30, 'r13': 0, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('63'@Opcode.JMP:58 0)
  DEBUG virtual_machine:simulation TICK: 834 PC:  58  MEM_OUT: r9 r0 reg: 'r0': 0, 'r1': 58, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 30, 'r12': 30, 'r13': 58, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('58'@Opcode.CMP:Register.r9 Register.r0)
  DEBUG virtual_machine:simulation TICK: 839 PC:  59  MEM_OUT: 64 0 reg: 'r0': 0, 'r1': 59, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 30, 'r12': 30, 'r13': Register.r9, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('59'@Opcode.JE:64 0)
  DEBUG virtual_machine:simulation TICK: 841 PC:  64  MEM_OUT: 0 0 reg: 'r0': 0, 'r1': 64, 'r2': 0, 'r3': 0, 'r4': 0, 'r5': 0, 'r6': 0, 'r7': 0, 'r8': 0, 'r9': 0, 'r10': 0, 'r11': 30, 'r12': 30, 'r13': 64, 'r14': 2045, 'r15': 0, 'r16': 30 	  ('64'@Opcode.HALT:0 0)
  INFO virtual_machine:simulation output_buffer: 'Who are you?\n\nHello, Artem'

out_stdout: |
  ============================================================
  Who are you?

  Hello, Artem
  instr_counter:  235 ticks: 842
out_code: |-
  [{"index": 0, "opcode": "LD_LITERAL", "arg1": "r4", "arg2": 0},
   {"index": 1, "opcode": "PUSH", "arg1": "r4", "arg2": 0},
   {"index": 2, "opcode": "LD_LITERAL", "arg1": "r5", "arg2": 0},
   {"index": 3, "opcode": "ST_STACK", "arg1": "r5", "arg2": 0},
   {"index": 4, "opcode": "LD_LITERAL", "arg1": "r6", "arg2": 0},
   {"index": 5, "opcode": "PUSH", "arg1": "r6", "arg2": 0},
   {"index": 6, "opcode": "PUSH", "arg1": "r8", "arg2": 0},
   {"index": 7, "opcode": "LD_LITERAL", "arg1": "r9", "arg2": 0},
   {"index": 8, "opcode": "LD_LITERAL", "arg1": "r11", "arg2": 0},
   {"index": 9, "opcode": "MV", "arg1": "r16", "arg2": "r8"},
   {"index": 10, "opcode": "MV", "arg1": "r8", "arg2": "r12"},
   {"index": 11, "opcode": "READ", "arg1": "r9", "arg2": 0},
   {"index": 12, "opcode": "CMP", "arg1": "r9", "arg2": "r0"},
   {"index": 13, "opcode": "JE", "arg1": 18, "arg2": 0},
   {"index": 14, "opcode": "INC", "arg1": "r11", "arg2": 0},
   {"index": 15, "opcode": "INC", "arg1": "r12", "arg2": 0},
   {"index": 16, "opcode": "ST", "arg1": "r9", "arg2": "r12"},
   {"index": 17, "opcode": "JMP", "arg1": 11, "arg2": 0},
   {"index": 18, "opcode": "INC", "arg1": "r12", "arg2": 0},
   {"index": 19, "opcode": "ST", "arg1": "r0", "arg2": "r12"},
   {"index": 20, "opcode": "INC", "arg1": "r8", "arg2": 0},
   {"index": 21, "opcode": "MV", "arg1": "r8", "arg2": "r9"},
   {"index": 22, "opcode": "ADD", "arg1": "r8", "arg2": "r11"},
   {"index": 23, "opcode": "ST", "arg1": "r8", "arg2": "r16"},
   {"index": 24, "opcode": "ADD", "arg1": "r16", "arg2": "r11"},
   {"index": 25, "opcode": "INC", "arg1": "r16", "arg2": 0},
   {"index": 26, "opcode": "POP", "arg1": "r8", "arg2": 0},
   {"index": 27, "opcode": "ST_STACK", "arg1": "r9", "arg2": 1},
   {"index": 28, "opcode": "LD_STACK", "arg1": "r9", "arg2": 0},
   {"index": 29, "opcode": "MV", "arg1": "r9", "arg2": "r11"},
   {"index": 30, "opcode": "LD", "arg1": "r9", "arg2": "r9"},
   {"index": 31, "opcode": "CMP", "arg1": "r9", "arg2": "r0"},
   {"index": 32, "opcode": "JE", "arg1": 37, "arg2": 0},
   {"index": 33, "opcode": "PRINT", "arg1": "r9", "arg2": 0},
   {"index": 34, "opcode": "INC", "arg1": "r11", "arg2": 0},
   {"index": 35, "opcode": "LD", "arg1": "r9", "arg2": "r11"},
   {"index": 36, "opcode": "JMP", "arg1": 31, "arg2": 0},
   {"index": 37, "opcode": "LD_LITERAL", "arg1": "r9", "arg2": 14},
   {"index": 38, "opcode": "MV", "arg1": "r9", "arg2": "r11"},
   {"index": 39, "opcode": "LD", "arg1": "r9", "arg2": "r9"},
   {"index": 40, "opcode": "CMP", "arg1": "r9", "arg2": "r0"},
   {"index": 41, "opcode": "JE", "arg1": 46, "arg2": 0},
   {"index": 42, "opcode": "PRINT", "arg1": "r9", "arg2": 0},
   {"index": 43, "opcode": "INC", "arg1": "r11", "arg2": 0},
   {"index": 44, "opcode": "LD", "arg1": "r9", "arg2": "r11"},
   {"index": 45, "opcode": "JMP", "arg1": 40, "arg2": 0},
   {"index": 46, "opcode": "LD_LITERAL", "arg1": "r9", "arg2": 16},
   {"index": 47, "opcode": "MV", "arg1": "r9", "arg2": "r11"},
   {"index": 48, "opcode": "LD", "arg1": "r9", "arg2": "r9"},
   {"index": 49, "opcode": "CMP", "arg1": "r9", "arg2": "r0"},
   {"index": 50, "opcode": "JE", "arg1": 55, "arg2": 0},
   {"index": 51, "opcode": "PRINT", "arg1": "r9", "arg2": 0},
   {"index": 52, "opcode": "INC", "arg1": "r11", "arg2": 0},
   {"index": 53, "opcode": "LD", "arg1": "r9", "arg2": "r11"},
   {"index": 54, "opcode": "JMP", "arg1": 49, "arg2": 0},
   {"index": 55, "opcode": "LD_STACK", "arg1": "r9", "arg2": 1},
   {"index": 56, "opcode": "MV", "arg1": "r9", "arg2": "r11"},
   {"index": 57, "opcode": "LD", "arg1": "r9", "arg2": "r9"},
   {"index": 58, "opcode": "CMP", "arg1": "r9", "arg2": "r0"},
   {"index": 59, "opcode": "JE", "arg1": 64, "arg2": 0},
   {"index": 60, "opcode": "PRINT", "arg1": "r9", "arg2": 0},
   {"index": 61, "opcode": "INC", "arg1": "r11", "arg2": 0},
   {"index": 62, "opcode": "LD", "arg1": "r9", "arg2": "r11"},
   {"index": 63, "opcode": "JMP", "arg1": 58, "arg2": 0},
   {"index": 64, "opcode": "HALT", "arg1": 0, "arg2": 0}]
