Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Sun Oct 29 23:17:24 2017
| Host         : ECE400-9SR2JH2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file nexys4DDR_timing_summary_routed.rpt -rpx nexys4DDR_timing_summary_routed.rpx
| Design       : nexys4DDR
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.641        0.000                      0                  986        0.084        0.000                      0                  986        3.750        0.000                       0                   404  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.641        0.000                      0                  986        0.084        0.000                      0                  986        3.750        0.000                       0                   404  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.641ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 1.668ns (24.398%)  route 5.169ns (75.602%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.629     5.231    U_MAN_RECEIVER/U_CORREL_ABN_LOW/clk
    SLICE_X13Y107        FDSE                                         r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDSE (Prop_fdse_C_Q)         0.456     5.687 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/Q
                         net (fo=4, routed)           0.873     6.560    U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg_n_0_[12]
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.153     6.713 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_40/O
                         net (fo=1, routed)           0.927     7.640    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_40_n_0
    SLICE_X13Y107        LUT5 (Prop_lut5_I3_O)        0.355     7.995 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_28/O
                         net (fo=2, routed)           0.810     8.805    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_28_n_0
    SLICE_X13Y106        LUT5 (Prop_lut5_I0_O)        0.332     9.137 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_9/O
                         net (fo=1, routed)           0.670     9.807    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_9_n_0
    SLICE_X13Y106        LUT6 (Prop_lut6_I1_O)        0.124     9.931 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_3/O
                         net (fo=4, routed)           0.788    10.719    U_MAN_RECEIVER/U_CORREL_EOF/shreg_reg[1]_0
    SLICE_X7Y103         LUT5 (Prop_lut5_I0_O)        0.124    10.843 r  U_MAN_RECEIVER/U_CORREL_EOF/Q[1]_i_2/O
                         net (fo=8, routed)           0.562    11.405    U_MAN_RECEIVER/U_SAMP_COUNTER/abn_bit_seen
    SLICE_X6Y103         LUT5 (Prop_lut5_I0_O)        0.124    11.529 r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1/O
                         net (fo=6, routed)           0.539    12.068    U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1_n_0
    SLICE_X6Y103         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.587    15.009    U_MAN_RECEIVER/U_SAMP_COUNTER/clk
    SLICE_X6Y103         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[2]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X6Y103         FDRE (Setup_fdre_C_R)       -0.524    14.709    U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 1.668ns (24.398%)  route 5.169ns (75.602%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.629     5.231    U_MAN_RECEIVER/U_CORREL_ABN_LOW/clk
    SLICE_X13Y107        FDSE                                         r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDSE (Prop_fdse_C_Q)         0.456     5.687 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/Q
                         net (fo=4, routed)           0.873     6.560    U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg_n_0_[12]
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.153     6.713 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_40/O
                         net (fo=1, routed)           0.927     7.640    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_40_n_0
    SLICE_X13Y107        LUT5 (Prop_lut5_I3_O)        0.355     7.995 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_28/O
                         net (fo=2, routed)           0.810     8.805    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_28_n_0
    SLICE_X13Y106        LUT5 (Prop_lut5_I0_O)        0.332     9.137 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_9/O
                         net (fo=1, routed)           0.670     9.807    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_9_n_0
    SLICE_X13Y106        LUT6 (Prop_lut6_I1_O)        0.124     9.931 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_3/O
                         net (fo=4, routed)           0.788    10.719    U_MAN_RECEIVER/U_CORREL_EOF/shreg_reg[1]_0
    SLICE_X7Y103         LUT5 (Prop_lut5_I0_O)        0.124    10.843 r  U_MAN_RECEIVER/U_CORREL_EOF/Q[1]_i_2/O
                         net (fo=8, routed)           0.562    11.405    U_MAN_RECEIVER/U_SAMP_COUNTER/abn_bit_seen
    SLICE_X6Y103         LUT5 (Prop_lut5_I0_O)        0.124    11.529 r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1/O
                         net (fo=6, routed)           0.539    12.068    U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1_n_0
    SLICE_X6Y103         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.587    15.009    U_MAN_RECEIVER/U_SAMP_COUNTER/clk
    SLICE_X6Y103         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[3]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X6Y103         FDRE (Setup_fdre_C_R)       -0.524    14.709    U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 1.668ns (24.398%)  route 5.169ns (75.602%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.629     5.231    U_MAN_RECEIVER/U_CORREL_ABN_LOW/clk
    SLICE_X13Y107        FDSE                                         r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDSE (Prop_fdse_C_Q)         0.456     5.687 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/Q
                         net (fo=4, routed)           0.873     6.560    U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg_n_0_[12]
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.153     6.713 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_40/O
                         net (fo=1, routed)           0.927     7.640    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_40_n_0
    SLICE_X13Y107        LUT5 (Prop_lut5_I3_O)        0.355     7.995 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_28/O
                         net (fo=2, routed)           0.810     8.805    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_28_n_0
    SLICE_X13Y106        LUT5 (Prop_lut5_I0_O)        0.332     9.137 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_9/O
                         net (fo=1, routed)           0.670     9.807    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_9_n_0
    SLICE_X13Y106        LUT6 (Prop_lut6_I1_O)        0.124     9.931 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_3/O
                         net (fo=4, routed)           0.788    10.719    U_MAN_RECEIVER/U_CORREL_EOF/shreg_reg[1]_0
    SLICE_X7Y103         LUT5 (Prop_lut5_I0_O)        0.124    10.843 r  U_MAN_RECEIVER/U_CORREL_EOF/Q[1]_i_2/O
                         net (fo=8, routed)           0.562    11.405    U_MAN_RECEIVER/U_SAMP_COUNTER/abn_bit_seen
    SLICE_X6Y103         LUT5 (Prop_lut5_I0_O)        0.124    11.529 r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1/O
                         net (fo=6, routed)           0.539    12.068    U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1_n_0
    SLICE_X6Y103         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.587    15.009    U_MAN_RECEIVER/U_SAMP_COUNTER/clk
    SLICE_X6Y103         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[4]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X6Y103         FDRE (Setup_fdre_C_R)       -0.524    14.709    U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.641ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 1.668ns (24.398%)  route 5.169ns (75.602%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.629     5.231    U_MAN_RECEIVER/U_CORREL_ABN_LOW/clk
    SLICE_X13Y107        FDSE                                         r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDSE (Prop_fdse_C_Q)         0.456     5.687 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/Q
                         net (fo=4, routed)           0.873     6.560    U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg_n_0_[12]
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.153     6.713 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_40/O
                         net (fo=1, routed)           0.927     7.640    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_40_n_0
    SLICE_X13Y107        LUT5 (Prop_lut5_I3_O)        0.355     7.995 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_28/O
                         net (fo=2, routed)           0.810     8.805    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_28_n_0
    SLICE_X13Y106        LUT5 (Prop_lut5_I0_O)        0.332     9.137 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_9/O
                         net (fo=1, routed)           0.670     9.807    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_9_n_0
    SLICE_X13Y106        LUT6 (Prop_lut6_I1_O)        0.124     9.931 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_3/O
                         net (fo=4, routed)           0.788    10.719    U_MAN_RECEIVER/U_CORREL_EOF/shreg_reg[1]_0
    SLICE_X7Y103         LUT5 (Prop_lut5_I0_O)        0.124    10.843 r  U_MAN_RECEIVER/U_CORREL_EOF/Q[1]_i_2/O
                         net (fo=8, routed)           0.562    11.405    U_MAN_RECEIVER/U_SAMP_COUNTER/abn_bit_seen
    SLICE_X6Y103         LUT5 (Prop_lut5_I0_O)        0.124    11.529 r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1/O
                         net (fo=6, routed)           0.539    12.068    U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1_n_0
    SLICE_X6Y103         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.587    15.009    U_MAN_RECEIVER/U_SAMP_COUNTER/clk
    SLICE_X6Y103         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[5]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X6Y103         FDRE (Setup_fdre_C_R)       -0.524    14.709    U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  2.641    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 1.668ns (24.398%)  route 5.169ns (75.602%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.629     5.231    U_MAN_RECEIVER/U_CORREL_ABN_LOW/clk
    SLICE_X13Y107        FDSE                                         r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDSE (Prop_fdse_C_Q)         0.456     5.687 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/Q
                         net (fo=4, routed)           0.873     6.560    U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg_n_0_[12]
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.153     6.713 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_40/O
                         net (fo=1, routed)           0.927     7.640    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_40_n_0
    SLICE_X13Y107        LUT5 (Prop_lut5_I3_O)        0.355     7.995 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_28/O
                         net (fo=2, routed)           0.810     8.805    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_28_n_0
    SLICE_X13Y106        LUT5 (Prop_lut5_I0_O)        0.332     9.137 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_9/O
                         net (fo=1, routed)           0.670     9.807    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_9_n_0
    SLICE_X13Y106        LUT6 (Prop_lut6_I1_O)        0.124     9.931 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_3/O
                         net (fo=4, routed)           0.788    10.719    U_MAN_RECEIVER/U_CORREL_EOF/shreg_reg[1]_0
    SLICE_X7Y103         LUT5 (Prop_lut5_I0_O)        0.124    10.843 r  U_MAN_RECEIVER/U_CORREL_EOF/Q[1]_i_2/O
                         net (fo=8, routed)           0.562    11.405    U_MAN_RECEIVER/U_SAMP_COUNTER/abn_bit_seen
    SLICE_X6Y103         LUT5 (Prop_lut5_I0_O)        0.124    11.529 r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1/O
                         net (fo=6, routed)           0.539    12.068    U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1_n_0
    SLICE_X7Y103         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.587    15.009    U_MAN_RECEIVER/U_SAMP_COUNTER/clk
    SLICE_X7Y103         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X7Y103         FDRE (Setup_fdre_C_R)       -0.429    14.804    U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             2.736ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.837ns  (logic 1.668ns (24.398%)  route 5.169ns (75.602%))
  Logic Levels:           6  (LUT3=1 LUT5=4 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.629     5.231    U_MAN_RECEIVER/U_CORREL_ABN_LOW/clk
    SLICE_X13Y107        FDSE                                         r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDSE (Prop_fdse_C_Q)         0.456     5.687 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/Q
                         net (fo=4, routed)           0.873     6.560    U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg_n_0_[12]
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.153     6.713 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_40/O
                         net (fo=1, routed)           0.927     7.640    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_40_n_0
    SLICE_X13Y107        LUT5 (Prop_lut5_I3_O)        0.355     7.995 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_28/O
                         net (fo=2, routed)           0.810     8.805    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_28_n_0
    SLICE_X13Y106        LUT5 (Prop_lut5_I0_O)        0.332     9.137 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_9/O
                         net (fo=1, routed)           0.670     9.807    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_9_n_0
    SLICE_X13Y106        LUT6 (Prop_lut6_I1_O)        0.124     9.931 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_3/O
                         net (fo=4, routed)           0.788    10.719    U_MAN_RECEIVER/U_CORREL_EOF/shreg_reg[1]_0
    SLICE_X7Y103         LUT5 (Prop_lut5_I0_O)        0.124    10.843 r  U_MAN_RECEIVER/U_CORREL_EOF/Q[1]_i_2/O
                         net (fo=8, routed)           0.562    11.405    U_MAN_RECEIVER/U_SAMP_COUNTER/abn_bit_seen
    SLICE_X6Y103         LUT5 (Prop_lut5_I0_O)        0.124    11.529 r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1/O
                         net (fo=6, routed)           0.539    12.068    U_MAN_RECEIVER/U_SAMP_COUNTER/Q[5]_i_1_n_0
    SLICE_X7Y103         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.587    15.009    U_MAN_RECEIVER/U_SAMP_COUNTER/clk
    SLICE_X7Y103         FDRE                                         r  U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[1]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X7Y103         FDRE (Setup_fdre_C_R)       -0.429    14.804    U_MAN_RECEIVER/U_SAMP_COUNTER/Q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.804    
                         arrival time                         -12.068    
  -------------------------------------------------------------------
                         slack                                  2.736    

Slack (MET) :             3.630ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_RECEIVE_FSM/error_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.401ns  (logic 1.668ns (26.059%)  route 4.733ns (73.941%))
  Logic Levels:           6  (LUT3=1 LUT5=3 LUT6=2)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.629     5.231    U_MAN_RECEIVER/U_CORREL_ABN_LOW/clk
    SLICE_X13Y107        FDSE                                         r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDSE (Prop_fdse_C_Q)         0.456     5.687 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/Q
                         net (fo=4, routed)           0.873     6.560    U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg_n_0_[12]
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.153     6.713 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_40/O
                         net (fo=1, routed)           0.927     7.640    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_40_n_0
    SLICE_X13Y107        LUT5 (Prop_lut5_I3_O)        0.355     7.995 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_28/O
                         net (fo=2, routed)           0.810     8.805    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_28_n_0
    SLICE_X13Y106        LUT5 (Prop_lut5_I0_O)        0.332     9.137 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_9/O
                         net (fo=1, routed)           0.670     9.807    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_9_n_0
    SLICE_X13Y106        LUT6 (Prop_lut6_I1_O)        0.124     9.931 f  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_3/O
                         net (fo=4, routed)           0.899    10.830    U_MAN_RECEIVER/U_SAMP_COUNTER/shreg_reg[1]
    SLICE_X7Y103         LUT5 (Prop_lut5_I4_O)        0.124    10.954 f  U_MAN_RECEIVER/U_SAMP_COUNTER/state[1]_i_3__0/O
                         net (fo=3, routed)           0.554    11.508    U_MAN_RECEIVER/U_CORREL_EOF/Q_reg[4]
    SLICE_X7Y104         LUT6 (Prop_lut6_I2_O)        0.124    11.632 r  U_MAN_RECEIVER/U_CORREL_EOF/error_i_1/O
                         net (fo=1, routed)           0.000    11.632    U_MAN_RECEIVER/U_RECEIVE_FSM/Q_reg[1]
    SLICE_X7Y104         FDRE                                         r  U_MAN_RECEIVER/U_RECEIVE_FSM/error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.587    15.009    U_MAN_RECEIVER/U_RECEIVE_FSM/clk
    SLICE_X7Y104         FDRE                                         r  U_MAN_RECEIVER/U_RECEIVE_FSM/error_reg/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)        0.029    15.262    U_MAN_RECEIVER/U_RECEIVE_FSM/error_reg
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                         -11.632    
  -------------------------------------------------------------------
                         slack                                  3.630    

Slack (MET) :             3.703ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_RECEIVE_FSM/one_byte_seen_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.380ns  (logic 1.668ns (26.145%)  route 4.712ns (73.855%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.629     5.231    U_MAN_RECEIVER/U_CORREL_ABN_LOW/clk
    SLICE_X13Y107        FDSE                                         r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDSE (Prop_fdse_C_Q)         0.456     5.687 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/Q
                         net (fo=4, routed)           0.873     6.560    U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg_n_0_[12]
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.153     6.713 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_40/O
                         net (fo=1, routed)           0.927     7.640    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_40_n_0
    SLICE_X13Y107        LUT5 (Prop_lut5_I3_O)        0.355     7.995 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_28/O
                         net (fo=2, routed)           0.810     8.805    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_28_n_0
    SLICE_X13Y106        LUT5 (Prop_lut5_I0_O)        0.332     9.137 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_9/O
                         net (fo=1, routed)           0.670     9.807    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_9_n_0
    SLICE_X13Y106        LUT6 (Prop_lut6_I1_O)        0.124     9.931 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_3/O
                         net (fo=4, routed)           0.788    10.719    U_MAN_RECEIVER/U_CORREL_EOF/shreg_reg[1]_0
    SLICE_X7Y103         LUT5 (Prop_lut5_I0_O)        0.124    10.843 f  U_MAN_RECEIVER/U_CORREL_EOF/Q[1]_i_2/O
                         net (fo=8, routed)           0.644    11.487    U_MAN_RECEIVER/U_RECEIVE_FSM/abn_bit_seen
    SLICE_X6Y104         LUT4 (Prop_lut4_I2_O)        0.124    11.611 r  U_MAN_RECEIVER/U_RECEIVE_FSM/one_byte_seen_i_1/O
                         net (fo=1, routed)           0.000    11.611    U_MAN_RECEIVER/U_RECEIVE_FSM/one_byte_seen_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  U_MAN_RECEIVER/U_RECEIVE_FSM/one_byte_seen_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.587    15.009    U_MAN_RECEIVER/U_RECEIVE_FSM/clk
    SLICE_X6Y104         FDRE                                         r  U_MAN_RECEIVER/U_RECEIVE_FSM/one_byte_seen_reg/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X6Y104         FDRE (Setup_fdre_C_D)        0.081    15.314    U_MAN_RECEIVER/U_RECEIVE_FSM/one_byte_seen_reg
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                         -11.611    
  -------------------------------------------------------------------
                         slack                                  3.703    

Slack (MET) :             3.714ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_RECEIVE_FSM/reset_counters_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.406ns  (logic 1.694ns (26.445%)  route 4.712ns (73.555%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.629     5.231    U_MAN_RECEIVER/U_CORREL_ABN_LOW/clk
    SLICE_X13Y107        FDSE                                         r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDSE (Prop_fdse_C_Q)         0.456     5.687 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/Q
                         net (fo=4, routed)           0.873     6.560    U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg_n_0_[12]
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.153     6.713 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_40/O
                         net (fo=1, routed)           0.927     7.640    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_40_n_0
    SLICE_X13Y107        LUT5 (Prop_lut5_I3_O)        0.355     7.995 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_28/O
                         net (fo=2, routed)           0.810     8.805    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_28_n_0
    SLICE_X13Y106        LUT5 (Prop_lut5_I0_O)        0.332     9.137 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_9/O
                         net (fo=1, routed)           0.670     9.807    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_9_n_0
    SLICE_X13Y106        LUT6 (Prop_lut6_I1_O)        0.124     9.931 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_3/O
                         net (fo=4, routed)           0.788    10.719    U_MAN_RECEIVER/U_CORREL_EOF/shreg_reg[1]_0
    SLICE_X7Y103         LUT5 (Prop_lut5_I0_O)        0.124    10.843 f  U_MAN_RECEIVER/U_CORREL_EOF/Q[1]_i_2/O
                         net (fo=8, routed)           0.644    11.487    U_MAN_RECEIVER/U_RECEIVE_FSM/abn_bit_seen
    SLICE_X6Y104         LUT4 (Prop_lut4_I2_O)        0.150    11.637 r  U_MAN_RECEIVER/U_RECEIVE_FSM/reset_counters_i_1/O
                         net (fo=1, routed)           0.000    11.637    U_MAN_RECEIVER/U_RECEIVE_FSM/reset_counters_i_1_n_0
    SLICE_X6Y104         FDRE                                         r  U_MAN_RECEIVER/U_RECEIVE_FSM/reset_counters_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.587    15.009    U_MAN_RECEIVER/U_RECEIVE_FSM/clk
    SLICE_X6Y104         FDRE                                         r  U_MAN_RECEIVER/U_RECEIVE_FSM/reset_counters_reg/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X6Y104         FDRE (Setup_fdre_C_D)        0.118    15.351    U_MAN_RECEIVER/U_RECEIVE_FSM/reset_counters_reg
  -------------------------------------------------------------------
                         required time                         15.351    
                         arrival time                         -11.637    
  -------------------------------------------------------------------
                         slack                                  3.714    

Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MAN_RECEIVER/U_RECEIVE_FSM/eof_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.300ns  (logic 1.668ns (26.477%)  route 4.632ns (73.523%))
  Logic Levels:           6  (LUT3=1 LUT4=1 LUT5=3 LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.231ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.629     5.231    U_MAN_RECEIVER/U_CORREL_ABN_LOW/clk
    SLICE_X13Y107        FDSE                                         r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y107        FDSE (Prop_fdse_C_Q)         0.456     5.687 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg[12]/Q
                         net (fo=4, routed)           0.873     6.560    U_MAN_RECEIVER/U_CORREL_ABN_LOW/shreg_reg_n_0_[12]
    SLICE_X13Y107        LUT3 (Prop_lut3_I1_O)        0.153     6.713 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_40/O
                         net (fo=1, routed)           0.927     7.640    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_40_n_0
    SLICE_X13Y107        LUT5 (Prop_lut5_I3_O)        0.355     7.995 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_28/O
                         net (fo=2, routed)           0.810     8.805    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_28_n_0
    SLICE_X13Y106        LUT5 (Prop_lut5_I0_O)        0.332     9.137 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_9/O
                         net (fo=1, routed)           0.670     9.807    U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_9_n_0
    SLICE_X13Y106        LUT6 (Prop_lut6_I1_O)        0.124     9.931 r  U_MAN_RECEIVER/U_CORREL_ABN_LOW/Q[1]_i_3/O
                         net (fo=4, routed)           0.899    10.830    U_MAN_RECEIVER/U_SAMP_COUNTER/shreg_reg[1]
    SLICE_X7Y103         LUT5 (Prop_lut5_I4_O)        0.124    10.954 r  U_MAN_RECEIVER/U_SAMP_COUNTER/state[1]_i_3__0/O
                         net (fo=3, routed)           0.453    11.407    U_MAN_RECEIVER/U_RECEIVE_FSM/Q_reg[4]
    SLICE_X7Y104         LUT4 (Prop_lut4_I2_O)        0.124    11.531 r  U_MAN_RECEIVER/U_RECEIVE_FSM/eof_i_1/O
                         net (fo=1, routed)           0.000    11.531    U_MAN_RECEIVER/U_RECEIVE_FSM/n_eof
    SLICE_X7Y104         FDRE                                         r  U_MAN_RECEIVER/U_RECEIVE_FSM/eof_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.587    15.009    U_MAN_RECEIVER/U_RECEIVE_FSM/clk
    SLICE_X7Y104         FDRE                                         r  U_MAN_RECEIVER/U_RECEIVE_FSM/eof_reg/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.233    
    SLICE_X7Y104         FDRE (Setup_fdre_C_D)        0.031    15.264    U_MAN_RECEIVER/U_RECEIVE_FSM/eof_reg
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -11.531    
  -------------------------------------------------------------------
                         slack                                  3.733    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U_MAN_RECEIVER/U_DATA_REG/shreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_0_3_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.119%)  route 0.130ns (47.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.596     1.515    U_MAN_RECEIVER/U_DATA_REG/clk
    SLICE_X4Y108         FDRE                                         r  U_MAN_RECEIVER/U_DATA_REG/shreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y108         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_MAN_RECEIVER/U_DATA_REG/shreg_reg[0]/Q
                         net (fo=2, routed)           0.130     1.786    U_FIFO/mem_reg_0_3_0_5/DIA0
    SLICE_X2Y108         RAMD32                                       r  U_FIFO/mem_reg_0_3_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.870     2.035    U_FIFO/mem_reg_0_3_0_5/WCLK
    SLICE_X2Y108         RAMD32                                       r  U_FIFO/mem_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y108         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.702    U_FIFO/mem_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.786    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_MAN_RECEIVER/U_DATA_REG/shreg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_0_3_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.882%)  route 0.142ns (50.118%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.596     1.515    U_MAN_RECEIVER/U_DATA_REG/clk
    SLICE_X4Y107         FDRE                                         r  U_MAN_RECEIVER/U_DATA_REG/shreg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_MAN_RECEIVER/U_DATA_REG/shreg_reg[6]/Q
                         net (fo=3, routed)           0.142     1.798    U_FIFO/mem_reg_0_3_6_7/DIA0
    SLICE_X2Y107         RAMD32                                       r  U_FIFO/mem_reg_0_3_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.870     2.035    U_FIFO/mem_reg_0_3_6_7/WCLK
    SLICE_X2Y107         RAMD32                                       r  U_FIFO/mem_reg_0_3_6_7/RAMA/CLK
                         clock pessimism             -0.479     1.555    
    SLICE_X2Y107         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.702    U_FIFO/mem_reg_0_3_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.702    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_0_3_0_5/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.519%)  route 0.293ns (67.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.597     1.516    U_FIFO/clk
    SLICE_X1Y108         FDRE                                         r  U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_FIFO/wp_reg[1]/Q
                         net (fo=21, routed)          0.293     1.950    U_FIFO/mem_reg_0_3_0_5/ADDRD1
    SLICE_X2Y108         RAMD32                                       r  U_FIFO/mem_reg_0_3_0_5/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.870     2.035    U_FIFO/mem_reg_0_3_0_5/WCLK
    SLICE_X2Y108         RAMD32                                       r  U_FIFO/mem_reg_0_3_0_5/RAMA/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y108         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.841    U_FIFO/mem_reg_0_3_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_0_3_0_5/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.519%)  route 0.293ns (67.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.597     1.516    U_FIFO/clk
    SLICE_X1Y108         FDRE                                         r  U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_FIFO/wp_reg[1]/Q
                         net (fo=21, routed)          0.293     1.950    U_FIFO/mem_reg_0_3_0_5/ADDRD1
    SLICE_X2Y108         RAMD32                                       r  U_FIFO/mem_reg_0_3_0_5/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.870     2.035    U_FIFO/mem_reg_0_3_0_5/WCLK
    SLICE_X2Y108         RAMD32                                       r  U_FIFO/mem_reg_0_3_0_5/RAMA_D1/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y108         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.841    U_FIFO/mem_reg_0_3_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_0_3_0_5/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.519%)  route 0.293ns (67.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.597     1.516    U_FIFO/clk
    SLICE_X1Y108         FDRE                                         r  U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_FIFO/wp_reg[1]/Q
                         net (fo=21, routed)          0.293     1.950    U_FIFO/mem_reg_0_3_0_5/ADDRD1
    SLICE_X2Y108         RAMD32                                       r  U_FIFO/mem_reg_0_3_0_5/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.870     2.035    U_FIFO/mem_reg_0_3_0_5/WCLK
    SLICE_X2Y108         RAMD32                                       r  U_FIFO/mem_reg_0_3_0_5/RAMB/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y108         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.841    U_FIFO/mem_reg_0_3_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_0_3_0_5/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.519%)  route 0.293ns (67.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.597     1.516    U_FIFO/clk
    SLICE_X1Y108         FDRE                                         r  U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_FIFO/wp_reg[1]/Q
                         net (fo=21, routed)          0.293     1.950    U_FIFO/mem_reg_0_3_0_5/ADDRD1
    SLICE_X2Y108         RAMD32                                       r  U_FIFO/mem_reg_0_3_0_5/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.870     2.035    U_FIFO/mem_reg_0_3_0_5/WCLK
    SLICE_X2Y108         RAMD32                                       r  U_FIFO/mem_reg_0_3_0_5/RAMB_D1/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y108         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.841    U_FIFO/mem_reg_0_3_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_0_3_0_5/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.519%)  route 0.293ns (67.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.597     1.516    U_FIFO/clk
    SLICE_X1Y108         FDRE                                         r  U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_FIFO/wp_reg[1]/Q
                         net (fo=21, routed)          0.293     1.950    U_FIFO/mem_reg_0_3_0_5/ADDRD1
    SLICE_X2Y108         RAMD32                                       r  U_FIFO/mem_reg_0_3_0_5/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.870     2.035    U_FIFO/mem_reg_0_3_0_5/WCLK
    SLICE_X2Y108         RAMD32                                       r  U_FIFO/mem_reg_0_3_0_5/RAMC/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y108         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.841    U_FIFO/mem_reg_0_3_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_0_3_0_5/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.519%)  route 0.293ns (67.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.597     1.516    U_FIFO/clk
    SLICE_X1Y108         FDRE                                         r  U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_FIFO/wp_reg[1]/Q
                         net (fo=21, routed)          0.293     1.950    U_FIFO/mem_reg_0_3_0_5/ADDRD1
    SLICE_X2Y108         RAMD32                                       r  U_FIFO/mem_reg_0_3_0_5/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.870     2.035    U_FIFO/mem_reg_0_3_0_5/WCLK
    SLICE_X2Y108         RAMD32                                       r  U_FIFO/mem_reg_0_3_0_5/RAMC_D1/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y108         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.841    U_FIFO/mem_reg_0_3_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_0_3_0_5/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.519%)  route 0.293ns (67.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.597     1.516    U_FIFO/clk
    SLICE_X1Y108         FDRE                                         r  U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_FIFO/wp_reg[1]/Q
                         net (fo=21, routed)          0.293     1.950    U_FIFO/mem_reg_0_3_0_5/ADDRD1
    SLICE_X2Y108         RAMS32                                       r  U_FIFO/mem_reg_0_3_0_5/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.870     2.035    U_FIFO/mem_reg_0_3_0_5/WCLK
    SLICE_X2Y108         RAMS32                                       r  U_FIFO/mem_reg_0_3_0_5/RAMD/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y108         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.841    U_FIFO/mem_reg_0_3_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_FIFO/wp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FIFO/mem_reg_0_3_0_5/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.519%)  route 0.293ns (67.481%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.597     1.516    U_FIFO/clk
    SLICE_X1Y108         FDRE                                         r  U_FIFO/wp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_FIFO/wp_reg[1]/Q
                         net (fo=21, routed)          0.293     1.950    U_FIFO/mem_reg_0_3_0_5/ADDRD1
    SLICE_X2Y108         RAMS32                                       r  U_FIFO/mem_reg_0_3_0_5/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.870     2.035    U_FIFO/mem_reg_0_3_0_5/WCLK
    SLICE_X2Y108         RAMS32                                       r  U_FIFO/mem_reg_0_3_0_5/RAMD_D1/CLK
                         clock pessimism             -0.502     1.532    
    SLICE_X2Y108         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.841    U_FIFO/mem_reg_0_3_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y108    U_ASYNCH_TX/U_BAUD_PULSE/dq1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y108    U_ASYNCH_TX/U_BAUD_PULSE/dq2_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y109    U_ASYNCH_TX/U_BAUD_RATE/enb_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X3Y109    U_ASYNCH_TX/U_FSM/state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y108    U_ASYNCH_TX/U_FSM/state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y106    U_D0/q_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y106    U_D0/q_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X1Y106    U_D0/q_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X0Y106    U_D0/q_reg[3]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    U_FIFO/mem_reg_0_3_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    U_FIFO/mem_reg_0_3_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    U_FIFO/mem_reg_0_3_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107    U_FIFO/mem_reg_0_3_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107    U_FIFO/mem_reg_0_3_6_7/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107    U_FIFO/mem_reg_0_3_6_7/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107    U_FIFO/mem_reg_0_3_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107    U_FIFO/mem_reg_0_3_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107    U_FIFO/mem_reg_0_3_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107    U_FIFO/mem_reg_0_3_6_7/RAMD/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    U_FIFO/mem_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    U_FIFO/mem_reg_0_3_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    U_FIFO/mem_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    U_FIFO/mem_reg_0_3_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    U_FIFO/mem_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y108    U_FIFO/mem_reg_0_3_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107    U_FIFO/mem_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107    U_FIFO/mem_reg_0_3_6_7/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107    U_FIFO/mem_reg_0_3_6_7/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X2Y107    U_FIFO/mem_reg_0_3_6_7/RAMA_D1/CLK



